-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version"

-- DATE "11/26/2018 18:15:04"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

PACKAGE project_data_type IS

TYPE SEVEN_SEGMENT_N_O_6_0_type IS ARRAY (6 DOWNTO 0) OF std_logic;
TYPE SEVEN_SEGMENT_N_O_6_0_7_0_type IS ARRAY (7 DOWNTO 0) OF SEVEN_SEGMENT_N_O_6_0_type;
SUBTYPE SEVEN_SEGMENT_N_O_type IS SEVEN_SEGMENT_N_O_6_0_7_0_type;

END project_data_type;

LIBRARY CYCLONEII;
LIBRARY IEEE;
LIBRARY WORK;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE WORK.PROJECT_DATA_TYPE.ALL;

ENTITY 	project IS
    PORT (
	CLOCK_50_I : IN std_logic;
	PUSH_BUTTON_I : IN std_logic_vector(3 DOWNTO 0);
	SWITCH_I : IN std_logic_vector(17 DOWNTO 0);
	SEVEN_SEGMENT_N_O : OUT SEVEN_SEGMENT_N_O_type;
	LED_GREEN_O : OUT std_logic_vector(8 DOWNTO 0);
	VGA_CLOCK_O : OUT std_logic;
	VGA_HSYNC_O : OUT std_logic;
	VGA_VSYNC_O : OUT std_logic;
	VGA_BLANK_O : OUT std_logic;
	VGA_SYNC_O : OUT std_logic;
	VGA_RED_O : OUT std_logic_vector(9 DOWNTO 0);
	VGA_GREEN_O : OUT std_logic_vector(9 DOWNTO 0);
	VGA_BLUE_O : OUT std_logic_vector(9 DOWNTO 0);
	SRAM_DATA_IO : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_ADDRESS_O : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_UB_N_O : OUT std_logic;
	SRAM_LB_N_O : OUT std_logic;
	SRAM_WE_N_O : OUT std_logic;
	SRAM_CE_N_O : OUT std_logic;
	SRAM_OE_N_O : OUT std_logic;
	UART_RX_I : IN std_logic;
	UART_TX_O : OUT std_logic
	);
END project;

-- Design Ports Information
-- SRAM_DATA_IO[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PUSH_BUTTON_I[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SEVEN_SEGMENT_N_O[0][0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_CLOCK_O	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_HSYNC_O	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_VSYNC_O	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLANK_O	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_SYNC_O	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_UB_N_O	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_LB_N_O	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_WE_N_O	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_CE_N_O	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_OE_N_O	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TX_O	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50_I	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_RX_I	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF project IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50_I : std_logic;
SIGNAL ww_PUSH_BUTTON_I : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SWITCH_I : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SEVEN_SEGMENT_N_O : SEVEN_SEGMENT_N_O_type;
SIGNAL ww_LED_GREEN_O : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_VGA_CLOCK_O : std_logic;
SIGNAL ww_VGA_HSYNC_O : std_logic;
SIGNAL ww_VGA_VSYNC_O : std_logic;
SIGNAL ww_VGA_BLANK_O : std_logic;
SIGNAL ww_VGA_SYNC_O : std_logic;
SIGNAL ww_VGA_RED_O : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_GREEN_O : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_BLUE_O : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_SRAM_ADDRESS_O : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_UB_N_O : std_logic;
SIGNAL ww_SRAM_LB_N_O : std_logic;
SIGNAL ww_SRAM_WE_N_O : std_logic;
SIGNAL ww_SRAM_CE_N_O : std_logic;
SIGNAL ww_SRAM_OE_N_O : std_logic;
SIGNAL ww_UART_RX_I : std_logic;
SIGNAL ww_UART_TX_O : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \resetn~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50_I~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~6_combout\ : std_logic;
SIGNAL \UART_unit|Add1~4_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~16_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~26_combout\ : std_logic;
SIGNAL \UART_unit|Add1~32_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~32_combout\ : std_logic;
SIGNAL \UART_unit|Add1~38_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~38_combout\ : std_logic;
SIGNAL \UART_unit|Add1~41_combout\ : std_logic;
SIGNAL \UART_unit|Add1~45\ : std_logic;
SIGNAL \UART_unit|Add1~47_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[1]~20_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[3]~24_combout\ : std_logic;
SIGNAL \M1_unit|U_address[1]~20_combout\ : std_logic;
SIGNAL \M1_unit|U_address[3]~24_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[3]~25_combout\ : std_logic;
SIGNAL \M1_unit|V_address[3]~24_combout\ : std_logic;
SIGNAL \M1_unit|Add14~4_combout\ : std_logic;
SIGNAL \M1_unit|Add14~8_combout\ : std_logic;
SIGNAL \M1_unit|Add14~10_combout\ : std_logic;
SIGNAL \M1_unit|Add14~12_combout\ : std_logic;
SIGNAL \UART_timer[2]~30_combout\ : std_logic;
SIGNAL \UART_timer[5]~36_combout\ : std_logic;
SIGNAL \UART_timer[7]~40_combout\ : std_logic;
SIGNAL \UART_timer[18]~62_combout\ : std_logic;
SIGNAL \UART_timer[21]~68_combout\ : std_logic;
SIGNAL \UART_timer[23]~72_combout\ : std_logic;
SIGNAL \M1_unit|U_address[5]~30_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[5]~29_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[5]~30_combout\ : std_logic;
SIGNAL \M1_unit|V_address[5]~29_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[12]~43_combout\ : std_logic;
SIGNAL \M1_unit|U_address[12]~44_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[12]~44_combout\ : std_logic;
SIGNAL \M1_unit|V_address[12]~43_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[14]~47_combout\ : std_logic;
SIGNAL \M1_unit|U_address[14]~48_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[14]~48_combout\ : std_logic;
SIGNAL \M1_unit|V_address[14]~47_combout\ : std_logic;
SIGNAL \M1_unit|U_address[15]~50_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[15]~49_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[15]~50_combout\ : std_logic;
SIGNAL \M1_unit|V_address[15]~49_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[1]~15_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[2]~17_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[4]~21_combout\ : std_logic;
SIGNAL \M1_unit|Column_counter[3]~13_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[13]~13_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[5]~26_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[12]~40_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M1_unit|Add7~2_combout\ : std_logic;
SIGNAL \M1_unit|Add7~8_combout\ : std_logic;
SIGNAL \M1_unit|Add7~10_combout\ : std_logic;
SIGNAL \M1_unit|Add7~12_combout\ : std_logic;
SIGNAL \M1_unit|Add7~14_combout\ : std_logic;
SIGNAL \M1_unit|Add7~20_combout\ : std_logic;
SIGNAL \M1_unit|Add7~30_combout\ : std_logic;
SIGNAL \M1_unit|Add7~32_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M1_unit|Add7~34_combout\ : std_logic;
SIGNAL \M1_unit|Add7~40_combout\ : std_logic;
SIGNAL \M1_unit|Add7~42_combout\ : std_logic;
SIGNAL \M1_unit|Add7~44_combout\ : std_logic;
SIGNAL \M1_unit|Add7~46_combout\ : std_logic;
SIGNAL \M1_unit|Add7~52_combout\ : std_logic;
SIGNAL \M1_unit|Add7~61\ : std_logic;
SIGNAL \M1_unit|Add7~62_combout\ : std_logic;
SIGNAL \M1_unit|G_register[17]~50_combout\ : std_logic;
SIGNAL \M1_unit|G_register[20]~56_combout\ : std_logic;
SIGNAL \M1_unit|G_register[21]~58_combout\ : std_logic;
SIGNAL \M1_unit|G_register[22]~60_combout\ : std_logic;
SIGNAL \M1_unit|G_register[23]~62_combout\ : std_logic;
SIGNAL \M1_unit|G_register[28]~72_combout\ : std_logic;
SIGNAL \M1_unit|R_register[18]~52_combout\ : std_logic;
SIGNAL \M1_unit|R_register[19]~54_combout\ : std_logic;
SIGNAL \M1_unit|R_register[20]~56_combout\ : std_logic;
SIGNAL \M1_unit|R_register[25]~66_combout\ : std_logic;
SIGNAL \M1_unit|R_register[28]~72_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \M1_unit|B_register[16]~48_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M1_unit|B_register[30]~76_combout\ : std_logic;
SIGNAL \M1_unit|Add28~0_combout\ : std_logic;
SIGNAL \M1_unit|Add30~0_combout\ : std_logic;
SIGNAL \M1_unit|Add28~3_combout\ : std_logic;
SIGNAL \M1_unit|Add16~2_combout\ : std_logic;
SIGNAL \M1_unit|Add19~4_combout\ : std_logic;
SIGNAL \M1_unit|Add30~4_combout\ : std_logic;
SIGNAL \M1_unit|Add28~6_combout\ : std_logic;
SIGNAL \M1_unit|Add19~6_combout\ : std_logic;
SIGNAL \M1_unit|Add28~8_combout\ : std_logic;
SIGNAL \M1_unit|Add30~6_combout\ : std_logic;
SIGNAL \M1_unit|Add19~9\ : std_logic;
SIGNAL \M1_unit|Add16~8_combout\ : std_logic;
SIGNAL \M1_unit|Add19~11\ : std_logic;
SIGNAL \M1_unit|Add19~10_combout\ : std_logic;
SIGNAL \M1_unit|Add16~10_combout\ : std_logic;
SIGNAL \M1_unit|Add19~13\ : std_logic;
SIGNAL \M1_unit|Add19~12_combout\ : std_logic;
SIGNAL \M1_unit|Add19~15\ : std_logic;
SIGNAL \M1_unit|Add19~14_combout\ : std_logic;
SIGNAL \M1_unit|Add30~15\ : std_logic;
SIGNAL \M1_unit|Add16~14_combout\ : std_logic;
SIGNAL \M1_unit|Add28~20_combout\ : std_logic;
SIGNAL \M1_unit|Add19~16_combout\ : std_logic;
SIGNAL \M1_unit|Add30~16_combout\ : std_logic;
SIGNAL \M1_unit|Add26~10_combout\ : std_logic;
SIGNAL \M1_unit|Add26~21_combout\ : std_logic;
SIGNAL \M1_unit|Add26~23_combout\ : std_logic;
SIGNAL \M1_unit|Add26~27_combout\ : std_logic;
SIGNAL \M1_unit|Add18~0_combout\ : std_logic;
SIGNAL \M1_unit|Add15~0_combout\ : std_logic;
SIGNAL \M1_unit|Add15~6_combout\ : std_logic;
SIGNAL \M1_unit|Add15~10_combout\ : std_logic;
SIGNAL \M1_unit|Add15~12_combout\ : std_logic;
SIGNAL \M1_unit|Add15~14_combout\ : std_logic;
SIGNAL \M1_unit|Add27~0_combout\ : std_logic;
SIGNAL \M1_unit|Add27~2_combout\ : std_logic;
SIGNAL \M1_unit|Add27~14_combout\ : std_logic;
SIGNAL \M1_unit|Add27~18_combout\ : std_logic;
SIGNAL \M1_unit|Add26~49_combout\ : std_logic;
SIGNAL \M1_unit|Add26~53_combout\ : std_logic;
SIGNAL \M1_unit|Add26~55_combout\ : std_logic;
SIGNAL \M1_unit|Add27~34_combout\ : std_logic;
SIGNAL \M1_unit|Add27~47\ : std_logic;
SIGNAL \M1_unit|Add27~48_combout\ : std_logic;
SIGNAL \M1_unit|Add31~0_combout\ : std_logic;
SIGNAL \M1_unit|Add17~0_combout\ : std_logic;
SIGNAL \M1_unit|Add31~2_combout\ : std_logic;
SIGNAL \M1_unit|Add31~4_combout\ : std_logic;
SIGNAL \M1_unit|Add17~4_combout\ : std_logic;
SIGNAL \M1_unit|Add31~6_combout\ : std_logic;
SIGNAL \M1_unit|Add31~8_combout\ : std_logic;
SIGNAL \M1_unit|Add20~10_combout\ : std_logic;
SIGNAL \M1_unit|Add17~10_combout\ : std_logic;
SIGNAL \M1_unit|Add29~10_combout\ : std_logic;
SIGNAL \M1_unit|Add31~12_combout\ : std_logic;
SIGNAL \M1_unit|Add20~14_combout\ : std_logic;
SIGNAL \M1_unit|Add31~15\ : std_logic;
SIGNAL \M1_unit|Add17~14_combout\ : std_logic;
SIGNAL \M1_unit|Add29~15\ : std_logic;
SIGNAL \M1_unit|Add31~16_combout\ : std_logic;
SIGNAL \M1_unit|Add29~16_combout\ : std_logic;
SIGNAL \M1_unit|Add5~0_combout\ : std_logic;
SIGNAL \M1_unit|Add4~2_combout\ : std_logic;
SIGNAL \M1_unit|Add4~4_combout\ : std_logic;
SIGNAL \M1_unit|Add5~4_combout\ : std_logic;
SIGNAL \M1_unit|Add4~6_combout\ : std_logic;
SIGNAL \M1_unit|Add5~6_combout\ : std_logic;
SIGNAL \M1_unit|Add4~8_combout\ : std_logic;
SIGNAL \M1_unit|Add5~8_combout\ : std_logic;
SIGNAL \M1_unit|Add5~10_combout\ : std_logic;
SIGNAL \M1_unit|Add4~12_combout\ : std_logic;
SIGNAL \M1_unit|Add5~16_combout\ : std_logic;
SIGNAL \M1_unit|Add4~20_combout\ : std_logic;
SIGNAL \M1_unit|Add3~8_combout\ : std_logic;
SIGNAL \M1_unit|Add4~26_combout\ : std_logic;
SIGNAL \M1_unit|Add3~18_combout\ : std_logic;
SIGNAL \M1_unit|Add4~34_combout\ : std_logic;
SIGNAL \M1_unit|Add11~2_combout\ : std_logic;
SIGNAL \M1_unit|Add12~2_combout\ : std_logic;
SIGNAL \M1_unit|Add11~4_combout\ : std_logic;
SIGNAL \M1_unit|Add12~6_combout\ : std_logic;
SIGNAL \M1_unit|Add12~8_combout\ : std_logic;
SIGNAL \M1_unit|Add12~10_combout\ : std_logic;
SIGNAL \M1_unit|Add12~14_combout\ : std_logic;
SIGNAL \M1_unit|Add11~16_combout\ : std_logic;
SIGNAL \M1_unit|Add12~16_combout\ : std_logic;
SIGNAL \M1_unit|Add12~24_combout\ : std_logic;
SIGNAL \M1_unit|Add11~26_combout\ : std_logic;
SIGNAL \M1_unit|Add11~34_combout\ : std_logic;
SIGNAL \M1_unit|Add4~36_combout\ : std_logic;
SIGNAL \M1_unit|Add4~38_combout\ : std_logic;
SIGNAL \M1_unit|Add3~26_combout\ : std_logic;
SIGNAL \M1_unit|Add4~42_combout\ : std_logic;
SIGNAL \M1_unit|Add3~30_combout\ : std_logic;
SIGNAL \M1_unit|Add4~48_combout\ : std_logic;
SIGNAL \M1_unit|Add4~58_combout\ : std_logic;
SIGNAL \M1_unit|Add3~47\ : std_logic;
SIGNAL \M1_unit|Add3~48_combout\ : std_logic;
SIGNAL \M1_unit|Add11~36_combout\ : std_logic;
SIGNAL \M1_unit|Add11~38_combout\ : std_logic;
SIGNAL \M1_unit|Add12~38_combout\ : std_logic;
SIGNAL \M1_unit|Add11~48_combout\ : std_logic;
SIGNAL \M1_unit|Add12~56_combout\ : std_logic;
SIGNAL \M1_unit|Add11~58_combout\ : std_logic;
SIGNAL \M1_unit|Add11~61\ : std_logic;
SIGNAL \M1_unit|Add12~61\ : std_logic;
SIGNAL \M1_unit|Add11~62_combout\ : std_logic;
SIGNAL \M1_unit|Add12~62_combout\ : std_logic;
SIGNAL \SRAM_address[8]~10_combout\ : std_logic;
SIGNAL \SRAM_address[14]~22_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~13_combout\ : std_logic;
SIGNAL \VGA_unit|Equal1~0_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~1_combout\ : std_logic;
SIGNAL \Equal2~1_combout\ : std_logic;
SIGNAL \top_state[2]~3_combout\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \always0~1_combout\ : std_logic;
SIGNAL \always0~6_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~0_combout\ : std_logic;
SIGNAL \UART_rx_enable~regout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[14]~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector213~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector213~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector213~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector211~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector211~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector211~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector210~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector210~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector210~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector209~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~28_combout\ : std_logic;
SIGNAL \M1_unit|Selector208~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector208~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector206~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector206~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector206~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector204~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector204~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector204~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector203~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector203~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector203~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector202~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector202~1_combout\ : std_logic;
SIGNAL \UART_unit|Add1~49_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Equal2~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan4~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~0_combout\ : std_logic;
SIGNAL \SRAM_address[3]~36_combout\ : std_logic;
SIGNAL \M1_unit|Row_counter~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~19_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~21_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~24_combout\ : std_logic;
SIGNAL \VGA_unit|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_unit|LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_unit|LessThan2~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~25_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan0~1_combout\ : std_logic;
SIGNAL \PB_unit|WideOr0~1_combout\ : std_logic;
SIGNAL \UART_unit|Add1~51_combout\ : std_logic;
SIGNAL \UART_unit|Selector3~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Add1~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector0~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|always0~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector2~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[3]~13_combout\ : std_logic;
SIGNAL \VGA_unit|always0~8_combout\ : std_logic;
SIGNAL \VGA_unit|always0~11_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][8]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][9]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][10]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][11]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][13]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][3]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][11]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][4]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][12]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector218~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector218~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector216~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector215~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector215~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector215~2_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[2]~2_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[2]~3_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[2]~4_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[1]~5_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~3_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~30_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~38_combout\ : std_logic;
SIGNAL \M1_unit|WideNor0~1_combout\ : std_logic;
SIGNAL \M1_unit|Add28~2_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[0][0]~regout\ : std_logic;
SIGNAL \M1_unit|Add28~5_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[2][2]~regout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[0][3]~regout\ : std_logic;
SIGNAL \M1_unit|Add28~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector433~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector432~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector431~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[4][6]~regout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[4][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector430~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector429~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector398~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector398~4_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[3][4]~regout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[3][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector464~1_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[3][7]~regout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[3][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector453~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector446~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector184~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_3~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector277~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector182~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector307~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector322~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector180~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector313~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector179~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector178~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector239~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector238~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector176~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector174~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector285~0_combout\ : std_logic;
SIGNAL \M1_unit|LessThan2~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector152~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector149~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector149~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector148~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector148~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector147~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector147~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector97~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector144~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector144~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector143~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector140~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector128~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector124~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector124~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector121~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector121~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector121~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector249~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector248~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector294~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector246~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector119~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector84~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector83~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_1~4_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_count[0]~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector140~3_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~34_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][3]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][5]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][8]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][9]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][10]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][13]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[12]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DATA_IO[0]~0\ : std_logic;
SIGNAL \SRAM_DATA_IO[1]~1\ : std_logic;
SIGNAL \SRAM_DATA_IO[2]~2\ : std_logic;
SIGNAL \SRAM_DATA_IO[3]~3\ : std_logic;
SIGNAL \SRAM_DATA_IO[4]~4\ : std_logic;
SIGNAL \SRAM_DATA_IO[5]~5\ : std_logic;
SIGNAL \SRAM_DATA_IO[6]~6\ : std_logic;
SIGNAL \SRAM_DATA_IO[7]~7\ : std_logic;
SIGNAL \SRAM_DATA_IO[8]~8\ : std_logic;
SIGNAL \SRAM_DATA_IO[9]~9\ : std_logic;
SIGNAL \SRAM_DATA_IO[10]~10\ : std_logic;
SIGNAL \SRAM_DATA_IO[11]~11\ : std_logic;
SIGNAL \SRAM_DATA_IO[12]~12\ : std_logic;
SIGNAL \SRAM_DATA_IO[13]~13\ : std_logic;
SIGNAL \SRAM_DATA_IO[14]~14\ : std_logic;
SIGNAL \SRAM_DATA_IO[15]~15\ : std_logic;
SIGNAL \CLOCK_50_I~combout\ : std_logic;
SIGNAL \CLOCK_50_I~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \M1_unit|Column_counter[0]~7_combout\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\ : std_logic;
SIGNAL \resetn~combout\ : std_logic;
SIGNAL \resetn~clkctrl_outclk\ : std_logic;
SIGNAL \M1_unit|M1_state~31_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~28_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~7_regout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_6~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~32_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~9_regout\ : std_logic;
SIGNAL \M1_unit|M1_state~29_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~5_regout\ : std_logic;
SIGNAL \M1_unit|M1_state~35_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_11~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_4~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr17~2_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_10~0_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~17_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_12~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~30_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~6_regout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_9~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_5~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr17~3_combout\ : std_logic;
SIGNAL \M1_unit|Add14~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_OUT_11~0_combout\ : std_logic;
SIGNAL \M1_unit|Add14~1\ : std_logic;
SIGNAL \M1_unit|Add14~2_combout\ : std_logic;
SIGNAL \M1_unit|Add14~3\ : std_logic;
SIGNAL \M1_unit|Add14~5\ : std_logic;
SIGNAL \M1_unit|Add14~6_combout\ : std_logic;
SIGNAL \M1_unit|Row_counter~2_combout\ : std_logic;
SIGNAL \M1_unit|Add14~7\ : std_logic;
SIGNAL \M1_unit|Add14~9\ : std_logic;
SIGNAL \M1_unit|Add14~11\ : std_logic;
SIGNAL \M1_unit|Add14~13\ : std_logic;
SIGNAL \M1_unit|Add14~15\ : std_logic;
SIGNAL \M1_unit|Add14~16_combout\ : std_logic;
SIGNAL \M1_unit|Add14~14_combout\ : std_logic;
SIGNAL \M1_unit|Row_counter~0_combout\ : std_logic;
SIGNAL \M1_unit|Equal0~0_combout\ : std_logic;
SIGNAL \M1_unit|Row_counter~3_combout\ : std_logic;
SIGNAL \M1_unit|Equal0~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector221~0_combout\ : std_logic;
SIGNAL \M1_unit|Equal0~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector219~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_end~regout\ : std_logic;
SIGNAL \M1_start~0_combout\ : std_logic;
SIGNAL \M1_start~regout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_1~2_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_5~4_combout\ : std_logic;
SIGNAL \M1_unit|WideOr8~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_IDLE~1_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_1~3_combout\ : std_logic;
SIGNAL \M1_unit|WideNor0~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_IDLE~2_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~24_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~25_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~4_regout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_3~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_9~4_combout\ : std_logic;
SIGNAL \M1_unit|Column_counter[0]~21_combout\ : std_logic;
SIGNAL \M1_unit|Column_counter[0]~8\ : std_logic;
SIGNAL \M1_unit|Column_counter[1]~10\ : std_logic;
SIGNAL \M1_unit|Column_counter[2]~11_combout\ : std_logic;
SIGNAL \M1_unit|Column_counter[2]~12\ : std_logic;
SIGNAL \M1_unit|Column_counter[3]~14\ : std_logic;
SIGNAL \M1_unit|Column_counter[4]~15_combout\ : std_logic;
SIGNAL \M1_unit|Column_counter[1]~9_combout\ : std_logic;
SIGNAL \M1_unit|LessThan2~0_combout\ : std_logic;
SIGNAL \M1_unit|Column_counter[4]~16\ : std_logic;
SIGNAL \M1_unit|Column_counter[5]~18\ : std_logic;
SIGNAL \M1_unit|Column_counter[6]~19_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~26_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~17_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~33_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_2~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector121~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_4~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr11~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~27_combout\ : std_logic;
SIGNAL \M1_unit|M1_state~8_regout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_7~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_8~4_combout\ : std_logic;
SIGNAL \M1_unit|WideOr36~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr23~4_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_OUT_7~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_7~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_OUT_1~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_OUT_1~1_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~16_combout\ : std_logic;
SIGNAL \M1_unit|WideOr35~2_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_0~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_4~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr7~0_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~15_combout\ : std_logic;
SIGNAL \M1_unit|WideNor0~2_combout\ : std_logic;
SIGNAL \M1_unit|WideOr37~combout\ : std_logic;
SIGNAL \M1_unit|WideOr11~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr36~combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][2]~9_combout\ : std_logic;
SIGNAL \M1_unit|WideOr34~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr6~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr34~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[13]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector91~0_combout\ : std_logic;
SIGNAL \M1_unit|Y_register[13]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_IDLE~0_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[10]~18_combout\ : std_logic;
SIGNAL \M1_unit|Y_register[0]~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[14]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector90~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector89~0_combout\ : std_logic;
SIGNAL \M1_unit|Y_register[15]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector397~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector0~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector0~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector98~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector99~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector100~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector397~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector397~3_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_6~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr9~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector73~0_combout\ : std_logic;
SIGNAL \M1_unit|U_register[8]~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_6~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector254~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[0][7]~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[2][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector262~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[1][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector397~4_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_OUT_9~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr23~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector387~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector79~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector87~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector236~0_combout\ : std_logic;
SIGNAL \M1_unit|Column_counter[5]~17_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][7]~11_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][7]~1_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][7]~2_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector244~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[4][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector252~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[3][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector260~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[2][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector268~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[1][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector276~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[0][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector88~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector237~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][0]~regout\ : std_logic;
SIGNAL \M1_unit|Add15~1\ : std_logic;
SIGNAL \M1_unit|Add15~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector103~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector404~1_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_LEAD_7~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr13~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector111~0_combout\ : std_logic;
SIGNAL \M1_unit|V_register[2]~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector284~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][7]~10_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][7]~12_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector112~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector309~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][0]~4_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][0]~13_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[2][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector317~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector325~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[0][0]~regout\ : std_logic;
SIGNAL \M1_unit|Add18~1\ : std_logic;
SIGNAL \M1_unit|Add18~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector95~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector404~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector152~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[10]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector78~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[2]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector86~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector235~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector243~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[4][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector251~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[3][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector259~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[2][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector267~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[1][2]~regout\ : std_logic;
SIGNAL \M1_unit|WideOr42~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector253~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[3][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector80~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector261~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[2][0]~regout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector101~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector402~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[11]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector109~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector282~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector110~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector118~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector283~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][2]~regout\ : std_logic;
SIGNAL \M1_unit|Add18~3\ : std_logic;
SIGNAL \M1_unit|Add18~5\ : std_logic;
SIGNAL \M1_unit|Add18~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector93~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector402~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector85~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector234~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector77~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector242~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[4][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector250~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[3][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector258~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[2][3]~regout\ : std_logic;
SIGNAL \M1_unit|WideOr23~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector402~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector402~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector402~4_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[12]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector92~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector116~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector108~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector281~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][4]~regout\ : std_logic;
SIGNAL \M1_unit|Add18~7\ : std_logic;
SIGNAL \M1_unit|Add18~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector401~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector76~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector257~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[2][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector401~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector265~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[1][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector401~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector273~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[0][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector275~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[0][2]~regout\ : std_logic;
SIGNAL \M1_unit|Add15~3\ : std_logic;
SIGNAL \M1_unit|Add15~5\ : std_logic;
SIGNAL \M1_unit|Add15~7\ : std_logic;
SIGNAL \M1_unit|Add15~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector401~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector401~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector400~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector400~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector115~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector280~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector107~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector288~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[4][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector296~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[3][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector304~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[2][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector312~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector320~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[0][5]~regout\ : std_logic;
SIGNAL \M1_unit|Add18~9\ : std_logic;
SIGNAL \M1_unit|Add18~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector75~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector256~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[2][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector400~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector400~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector400~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector400~5_combout\ : std_logic;
SIGNAL \M1_unit|Selector399~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector399~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector74~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector82~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector247~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[3][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector255~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[2][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector263~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[1][6]~regout\ : std_logic;
SIGNAL \M1_unit|Add17~1\ : std_logic;
SIGNAL \M1_unit|Add17~2_combout\ : std_logic;
SIGNAL \M1_unit|Add29~1\ : std_logic;
SIGNAL \M1_unit|Add29~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector468~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr17~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector292~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[4][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector300~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[3][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector308~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[2][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector316~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector324~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[0][1]~regout\ : std_logic;
SIGNAL \M1_unit|Selector120~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector293~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[4][0]~regout\ : std_logic;
SIGNAL \M1_unit|Selector301~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[3][0]~regout\ : std_logic;
SIGNAL \M1_unit|Add20~1\ : std_logic;
SIGNAL \M1_unit|Add20~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector468~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector468~2_combout\ : std_logic;
SIGNAL \M1_unit|Add29~3\ : std_logic;
SIGNAL \M1_unit|Add29~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector467~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector315~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][2]~regout\ : std_logic;
SIGNAL \M1_unit|Selector323~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[0][2]~regout\ : std_logic;
SIGNAL \M1_unit|Add20~3\ : std_logic;
SIGNAL \M1_unit|Add20~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector467~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector467~2_combout\ : std_logic;
SIGNAL \M1_unit|Add29~5\ : std_logic;
SIGNAL \M1_unit|Add29~6_combout\ : std_logic;
SIGNAL \M1_unit|Add17~3\ : std_logic;
SIGNAL \M1_unit|Add17~5\ : std_logic;
SIGNAL \M1_unit|Add17~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector466~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector117~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector298~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[3][3]~regout\ : std_logic;
SIGNAL \M1_unit|Add20~5\ : std_logic;
SIGNAL \M1_unit|Add20~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector466~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector466~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector321~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[0][4]~regout\ : std_logic;
SIGNAL \M1_unit|Add20~7\ : std_logic;
SIGNAL \M1_unit|Add20~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector465~0_combout\ : std_logic;
SIGNAL \M1_unit|Add17~7\ : std_logic;
SIGNAL \M1_unit|Add17~8_combout\ : std_logic;
SIGNAL \M1_unit|Add29~7\ : std_logic;
SIGNAL \M1_unit|Add29~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector465~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector465~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector297~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[3][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector305~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[2][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector306~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[2][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector299~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[3][2]~regout\ : std_logic;
SIGNAL \M1_unit|Add31~1\ : std_logic;
SIGNAL \M1_unit|Add31~3\ : std_logic;
SIGNAL \M1_unit|Add31~5\ : std_logic;
SIGNAL \M1_unit|Add31~7\ : std_logic;
SIGNAL \M1_unit|Add31~9\ : std_logic;
SIGNAL \M1_unit|Add31~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector464~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector464~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector264~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[1][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector272~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[0][5]~regout\ : std_logic;
SIGNAL \M1_unit|Add17~9\ : std_logic;
SIGNAL \M1_unit|Add17~11\ : std_logic;
SIGNAL \M1_unit|Add17~12_combout\ : std_logic;
SIGNAL \M1_unit|Add29~9\ : std_logic;
SIGNAL \M1_unit|Add29~11\ : std_logic;
SIGNAL \M1_unit|Add29~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector463~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector114~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector295~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[3][6]~regout\ : std_logic;
SIGNAL \M1_unit|Add20~9\ : std_logic;
SIGNAL \M1_unit|Add20~11\ : std_logic;
SIGNAL \M1_unit|Add20~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector463~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector463~2_combout\ : std_logic;
SIGNAL \M1_unit|Add29~13\ : std_logic;
SIGNAL \M1_unit|Add29~14_combout\ : std_logic;
SIGNAL \M1_unit|Selector462~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector105~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector302~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[2][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector303~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[2][6]~regout\ : std_logic;
SIGNAL \M1_unit|Add31~11\ : std_logic;
SIGNAL \M1_unit|Add31~13\ : std_logic;
SIGNAL \M1_unit|Add31~14_combout\ : std_logic;
SIGNAL \M1_unit|Selector462~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector462~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector398~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector318~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[0][7]~regout\ : std_logic;
SIGNAL \M1_unit|Add20~13\ : std_logic;
SIGNAL \M1_unit|Add20~15\ : std_logic;
SIGNAL \M1_unit|Add20~16_combout\ : std_logic;
SIGNAL \M1_unit|Selector461~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector461~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector270~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[0][7]~regout\ : std_logic;
SIGNAL \M1_unit|Add17~13\ : std_logic;
SIGNAL \M1_unit|Add17~15\ : std_logic;
SIGNAL \M1_unit|Add17~16_combout\ : std_logic;
SIGNAL \M1_unit|Selector461~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector461~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector385~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector134~2_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector113~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector278~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector106~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector311~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector319~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[0][6]~regout\ : std_logic;
SIGNAL \M1_unit|Add18~11\ : std_logic;
SIGNAL \M1_unit|Add18~13\ : std_logic;
SIGNAL \M1_unit|Add18~14_combout\ : std_logic;
SIGNAL \M1_unit|Add21~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector398~0_combout\ : std_logic;
SIGNAL \M1_unit|Add25~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector398~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector398~5_combout\ : std_logic;
SIGNAL \M1_unit|Add18~15\ : std_logic;
SIGNAL \M1_unit|Add18~16_combout\ : std_logic;
SIGNAL \M1_unit|Selector81~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector230~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector231~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector232~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][5]~regout\ : std_logic;
SIGNAL \M1_unit|Add15~9\ : std_logic;
SIGNAL \M1_unit|Add15~11\ : std_logic;
SIGNAL \M1_unit|Add15~13\ : std_logic;
SIGNAL \M1_unit|Add15~15\ : std_logic;
SIGNAL \M1_unit|Add15~16_combout\ : std_logic;
SIGNAL \M1_unit|Selector397~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector397~5_combout\ : std_logic;
SIGNAL \M1_unit|Selector396~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector395~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector394~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector393~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector392~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector391~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector390~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector389~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector388~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector104~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector405~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector96~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector405~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector405~4_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M1_unit|Add3~1\ : std_logic;
SIGNAL \M1_unit|Add3~3\ : std_logic;
SIGNAL \M1_unit|Add3~5\ : std_logic;
SIGNAL \M1_unit|Add3~7\ : std_logic;
SIGNAL \M1_unit|Add3~9\ : std_logic;
SIGNAL \M1_unit|Add3~11\ : std_logic;
SIGNAL \M1_unit|Add3~13\ : std_logic;
SIGNAL \M1_unit|Add3~15\ : std_logic;
SIGNAL \M1_unit|Add3~17\ : std_logic;
SIGNAL \M1_unit|Add3~19\ : std_logic;
SIGNAL \M1_unit|Add3~21\ : std_logic;
SIGNAL \M1_unit|Add3~23\ : std_logic;
SIGNAL \M1_unit|Add3~25\ : std_logic;
SIGNAL \M1_unit|Add3~27\ : std_logic;
SIGNAL \M1_unit|Add3~28_combout\ : std_logic;
SIGNAL \M1_unit|Selector460~1_combout\ : std_logic;
SIGNAL \M1_unit|Add27~5\ : std_logic;
SIGNAL \M1_unit|Add27~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector459~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector459~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector153~3_combout\ : std_logic;
SIGNAL \M1_unit|Add27~7\ : std_logic;
SIGNAL \M1_unit|Add27~9\ : std_logic;
SIGNAL \M1_unit|Add27~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector457~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector457~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr30~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr43~combout\ : std_logic;
SIGNAL \M1_unit|Selector435~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector245~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[4][0]~regout\ : std_logic;
SIGNAL \M1_unit|Add16~1\ : std_logic;
SIGNAL \M1_unit|Add16~3\ : std_logic;
SIGNAL \M1_unit|Add16~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector435~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector435~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector435~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector435~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector157~0_combout\ : std_logic;
SIGNAL \M1_unit|V_prime_buf[13]~0_combout\ : std_logic;
SIGNAL \M1_unit|Add27~22_combout\ : std_logic;
SIGNAL \M1_unit|Selector451~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector451~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector450~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector450~1_combout\ : std_logic;
SIGNAL \M1_unit|Add3~24_combout\ : std_logic;
SIGNAL \M1_unit|Selector448~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector448~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector383~2_combout\ : std_logic;
SIGNAL \M1_unit|Add27~25\ : std_logic;
SIGNAL \M1_unit|Add27~27\ : std_logic;
SIGNAL \M1_unit|Add27~29\ : std_logic;
SIGNAL \M1_unit|Add27~31\ : std_logic;
SIGNAL \M1_unit|Add27~32_combout\ : std_logic;
SIGNAL \M1_unit|Selector382~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector381~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector380~2_combout\ : std_logic;
SIGNAL \M1_unit|Add3~29\ : std_logic;
SIGNAL \M1_unit|Add3~31\ : std_logic;
SIGNAL \M1_unit|Add3~33\ : std_logic;
SIGNAL \M1_unit|Add3~35\ : std_logic;
SIGNAL \M1_unit|Add3~37\ : std_logic;
SIGNAL \M1_unit|Add3~38_combout\ : std_logic;
SIGNAL \M1_unit|Add3~34_combout\ : std_logic;
SIGNAL \M1_unit|Selector233~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[5][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector241~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[4][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector266~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[1][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector269~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[1][0]~regout\ : std_logic;
SIGNAL \M1_unit|Add28~1\ : std_logic;
SIGNAL \M1_unit|Add28~4\ : std_logic;
SIGNAL \M1_unit|Add28~7\ : std_logic;
SIGNAL \M1_unit|Add28~9\ : std_logic;
SIGNAL \M1_unit|Add28~11_combout\ : std_logic;
SIGNAL \M1_unit|Add28~13_combout\ : std_logic;
SIGNAL \M1_unit|Selector289~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[4][4]~regout\ : std_logic;
SIGNAL \M1_unit|Selector290~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[4][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector291~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[4][2]~regout\ : std_logic;
SIGNAL \M1_unit|Add19~1\ : std_logic;
SIGNAL \M1_unit|Add19~3\ : std_logic;
SIGNAL \M1_unit|Add19~5\ : std_logic;
SIGNAL \M1_unit|Add19~7\ : std_logic;
SIGNAL \M1_unit|Add19~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector433~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector314~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][3]~regout\ : std_logic;
SIGNAL \M1_unit|Add30~1\ : std_logic;
SIGNAL \M1_unit|Add30~3\ : std_logic;
SIGNAL \M1_unit|Add30~5\ : std_logic;
SIGNAL \M1_unit|Add30~7\ : std_logic;
SIGNAL \M1_unit|Add30~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector433~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector433~3_combout\ : std_logic;
SIGNAL \M1_unit|Add30~9\ : std_logic;
SIGNAL \M1_unit|Add30~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector432~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector240~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[4][5]~regout\ : std_logic;
SIGNAL \M1_unit|Add28~12\ : std_logic;
SIGNAL \M1_unit|Add28~14_combout\ : std_logic;
SIGNAL \M1_unit|Add28~16_combout\ : std_logic;
SIGNAL \M1_unit|WideOr44~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector432~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector432~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector431~1_combout\ : std_logic;
SIGNAL \M1_unit|Add28~15\ : std_logic;
SIGNAL \M1_unit|Add28~17_combout\ : std_logic;
SIGNAL \M1_unit|Add28~19_combout\ : std_logic;
SIGNAL \M1_unit|Selector271~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[0][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector274~0_combout\ : std_logic;
SIGNAL \M1_unit|U_shift_reg[0][3]~regout\ : std_logic;
SIGNAL \M1_unit|Add16~5\ : std_logic;
SIGNAL \M1_unit|Add16~7\ : std_logic;
SIGNAL \M1_unit|Add16~9\ : std_logic;
SIGNAL \M1_unit|Add16~11\ : std_logic;
SIGNAL \M1_unit|Add16~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector279~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[5][6]~regout\ : std_logic;
SIGNAL \M1_unit|Selector287~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[4][6]~regout\ : std_logic;
SIGNAL \M1_unit|Add30~11\ : std_logic;
SIGNAL \M1_unit|Add30~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector431~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector431~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector310~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[1][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector430~2_combout\ : std_logic;
SIGNAL \M1_unit|Add4~46_combout\ : std_logic;
SIGNAL \M1_unit|Add26~60_combout\ : std_logic;
SIGNAL \M1_unit|Add16~13\ : std_logic;
SIGNAL \M1_unit|Add16~15\ : std_logic;
SIGNAL \M1_unit|Add16~16_combout\ : std_logic;
SIGNAL \M1_unit|Add28~18\ : std_logic;
SIGNAL \M1_unit|Add28~21\ : std_logic;
SIGNAL \M1_unit|Add28~22_combout\ : std_logic;
SIGNAL \M1_unit|Selector429~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector429~2_combout\ : std_logic;
SIGNAL \M1_unit|Add26~9\ : std_logic;
SIGNAL \M1_unit|Add26~11\ : std_logic;
SIGNAL \M1_unit|Add26~13_combout\ : std_logic;
SIGNAL \M1_unit|Add26~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector428~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~14\ : std_logic;
SIGNAL \M1_unit|Add26~15_combout\ : std_logic;
SIGNAL \M1_unit|Selector427~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~16\ : std_logic;
SIGNAL \M1_unit|Add26~17_combout\ : std_logic;
SIGNAL \M1_unit|Selector426~0_combout\ : std_logic;
SIGNAL \M1_unit|Add3~22_combout\ : std_logic;
SIGNAL \M1_unit|Selector424~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector423~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector421~0_combout\ : std_logic;
SIGNAL \M1_unit|Add16~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector437~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector437~0_combout\ : std_logic;
SIGNAL \M1_unit|Add19~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector437~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector437~3_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M1_unit|Add3~16_combout\ : std_logic;
SIGNAL \M1_unit|Add3~14_combout\ : std_logic;
SIGNAL \M1_unit|Add3~12_combout\ : std_logic;
SIGNAL \M1_unit|Add3~10_combout\ : std_logic;
SIGNAL \M1_unit|Add3~6_combout\ : std_logic;
SIGNAL \M1_unit|Add3~2_combout\ : std_logic;
SIGNAL \M1_unit|Add3~0_combout\ : std_logic;
SIGNAL \M1_unit|Add4~1\ : std_logic;
SIGNAL \M1_unit|Add4~3\ : std_logic;
SIGNAL \M1_unit|Add4~5\ : std_logic;
SIGNAL \M1_unit|Add4~7\ : std_logic;
SIGNAL \M1_unit|Add4~9\ : std_logic;
SIGNAL \M1_unit|Add4~11\ : std_logic;
SIGNAL \M1_unit|Add4~13\ : std_logic;
SIGNAL \M1_unit|Add4~15\ : std_logic;
SIGNAL \M1_unit|Add4~17\ : std_logic;
SIGNAL \M1_unit|Add4~19\ : std_logic;
SIGNAL \M1_unit|Add4~21\ : std_logic;
SIGNAL \M1_unit|Add4~23\ : std_logic;
SIGNAL \M1_unit|Add4~25\ : std_logic;
SIGNAL \M1_unit|Add4~27\ : std_logic;
SIGNAL \M1_unit|Add4~29\ : std_logic;
SIGNAL \M1_unit|Add4~31\ : std_logic;
SIGNAL \M1_unit|Add4~32_combout\ : std_logic;
SIGNAL \M1_unit|Add4~30_combout\ : std_logic;
SIGNAL \M1_unit|Add4~28_combout\ : std_logic;
SIGNAL \M1_unit|Selector455~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector455~1_combout\ : std_logic;
SIGNAL \M1_unit|Add27~11\ : std_logic;
SIGNAL \M1_unit|Add27~13\ : std_logic;
SIGNAL \M1_unit|Add27~15\ : std_logic;
SIGNAL \M1_unit|Add27~16_combout\ : std_logic;
SIGNAL \M1_unit|Selector454~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector454~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector453~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \M1_unit|Add11~1\ : std_logic;
SIGNAL \M1_unit|Add11~3\ : std_logic;
SIGNAL \M1_unit|Add11~5\ : std_logic;
SIGNAL \M1_unit|Add11~7\ : std_logic;
SIGNAL \M1_unit|Add11~9\ : std_logic;
SIGNAL \M1_unit|Add11~11\ : std_logic;
SIGNAL \M1_unit|Add11~13\ : std_logic;
SIGNAL \M1_unit|Add11~15\ : std_logic;
SIGNAL \M1_unit|Add11~17\ : std_logic;
SIGNAL \M1_unit|Add11~19\ : std_logic;
SIGNAL \M1_unit|Add11~21\ : std_logic;
SIGNAL \M1_unit|Add11~23\ : std_logic;
SIGNAL \M1_unit|Add11~25\ : std_logic;
SIGNAL \M1_unit|Add11~27\ : std_logic;
SIGNAL \M1_unit|Add11~29\ : std_logic;
SIGNAL \M1_unit|Add11~31\ : std_logic;
SIGNAL \M1_unit|Add11~32_combout\ : std_logic;
SIGNAL \M1_unit|Add11~30_combout\ : std_logic;
SIGNAL \M1_unit|Add11~28_combout\ : std_logic;
SIGNAL \M1_unit|Add11~24_combout\ : std_logic;
SIGNAL \M1_unit|Add11~22_combout\ : std_logic;
SIGNAL \M1_unit|Add11~14_combout\ : std_logic;
SIGNAL \M1_unit|Add11~10_combout\ : std_logic;
SIGNAL \M1_unit|Add11~8_combout\ : std_logic;
SIGNAL \M1_unit|Add11~6_combout\ : std_logic;
SIGNAL \M1_unit|Add12~1\ : std_logic;
SIGNAL \M1_unit|Add12~3\ : std_logic;
SIGNAL \M1_unit|Add12~5\ : std_logic;
SIGNAL \M1_unit|Add12~7\ : std_logic;
SIGNAL \M1_unit|Add12~9\ : std_logic;
SIGNAL \M1_unit|Add12~11\ : std_logic;
SIGNAL \M1_unit|Add12~13\ : std_logic;
SIGNAL \M1_unit|Add12~15\ : std_logic;
SIGNAL \M1_unit|Add12~17\ : std_logic;
SIGNAL \M1_unit|Add12~19\ : std_logic;
SIGNAL \M1_unit|Add12~21\ : std_logic;
SIGNAL \M1_unit|Add12~23\ : std_logic;
SIGNAL \M1_unit|Add12~25\ : std_logic;
SIGNAL \M1_unit|Add12~27\ : std_logic;
SIGNAL \M1_unit|Add12~29\ : std_logic;
SIGNAL \M1_unit|Add12~31\ : std_logic;
SIGNAL \M1_unit|Add12~32_combout\ : std_logic;
SIGNAL \M1_unit|Selector136~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Selector158~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~33\ : std_logic;
SIGNAL \M1_unit|Add5~35\ : std_logic;
SIGNAL \M1_unit|Add5~36_combout\ : std_logic;
SIGNAL \M1_unit|Selector166~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~30\ : std_logic;
SIGNAL \M1_unit|Add26~31_combout\ : std_logic;
SIGNAL \M1_unit|Selector419~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~32\ : std_logic;
SIGNAL \M1_unit|Add26~33_combout\ : std_logic;
SIGNAL \M1_unit|Selector418~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~34\ : std_logic;
SIGNAL \M1_unit|Add26~35_combout\ : std_logic;
SIGNAL \M1_unit|Selector417~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M1_unit|Add5~37\ : std_logic;
SIGNAL \M1_unit|Add5~39\ : std_logic;
SIGNAL \M1_unit|Add5~41\ : std_logic;
SIGNAL \M1_unit|Add5~42_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Selector446~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector445~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector445~1_combout\ : std_logic;
SIGNAL \M1_unit|Add27~33\ : std_logic;
SIGNAL \M1_unit|Add27~35\ : std_logic;
SIGNAL \M1_unit|Add27~36_combout\ : std_logic;
SIGNAL \M1_unit|Selector444~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector444~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector443~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector443~1_combout\ : std_logic;
SIGNAL \M1_unit|Add27~37\ : std_logic;
SIGNAL \M1_unit|Add27~39\ : std_logic;
SIGNAL \M1_unit|Add27~40_combout\ : std_logic;
SIGNAL \M1_unit|Selector442~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector442~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector441~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector441~2_combout\ : std_logic;
SIGNAL \M1_unit|Add26~36\ : std_logic;
SIGNAL \M1_unit|Add26~38\ : std_logic;
SIGNAL \M1_unit|Add26~39_combout\ : std_logic;
SIGNAL \M1_unit|Selector415~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~40\ : std_logic;
SIGNAL \M1_unit|Add26~41_combout\ : std_logic;
SIGNAL \M1_unit|Selector414~0_combout\ : std_logic;
SIGNAL \M1_unit|Add27~41\ : std_logic;
SIGNAL \M1_unit|Add27~43\ : std_logic;
SIGNAL \M1_unit|Add27~45\ : std_logic;
SIGNAL \M1_unit|Add27~46_combout\ : std_logic;
SIGNAL \M1_unit|Selector439~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector439~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector438~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector438~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~7\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~9\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~11\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M1_unit|Add5~47\ : std_logic;
SIGNAL \M1_unit|Add5~48_combout\ : std_logic;
SIGNAL \M1_unit|Selector160~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~42\ : std_logic;
SIGNAL \M1_unit|Add26~43_combout\ : std_logic;
SIGNAL \M1_unit|Selector413~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~44\ : std_logic;
SIGNAL \M1_unit|Add26~45_combout\ : std_logic;
SIGNAL \M1_unit|Selector412~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~46\ : std_logic;
SIGNAL \M1_unit|Add26~47_combout\ : std_logic;
SIGNAL \M1_unit|Selector411~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector410~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Selector378~2_combout\ : std_logic;
SIGNAL \M1_unit|Add27~42_combout\ : std_logic;
SIGNAL \M1_unit|Selector377~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector376~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector375~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector374~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M1_unit|Add3~39\ : std_logic;
SIGNAL \M1_unit|Add3~41\ : std_logic;
SIGNAL \M1_unit|Add3~42_combout\ : std_logic;
SIGNAL \M1_unit|Add4~53\ : std_logic;
SIGNAL \M1_unit|Add4~55\ : std_logic;
SIGNAL \M1_unit|Add4~56_combout\ : std_logic;
SIGNAL \M1_unit|Add5~49\ : std_logic;
SIGNAL \M1_unit|Add5~51\ : std_logic;
SIGNAL \M1_unit|Add5~53\ : std_logic;
SIGNAL \M1_unit|Add5~55\ : std_logic;
SIGNAL \M1_unit|Add5~56_combout\ : std_logic;
SIGNAL \M1_unit|Selector156~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~48\ : std_logic;
SIGNAL \M1_unit|Add26~50\ : std_logic;
SIGNAL \M1_unit|Add26~51_combout\ : std_logic;
SIGNAL \M1_unit|Selector409~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector408~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector407~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~52\ : std_logic;
SIGNAL \M1_unit|Add26~54\ : std_logic;
SIGNAL \M1_unit|Add26~56\ : std_logic;
SIGNAL \M1_unit|Add26~57_combout\ : std_logic;
SIGNAL \M1_unit|Selector406~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~15\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~17\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~19\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M1_unit|Add3~40_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M1_unit|Add11~43\ : std_logic;
SIGNAL \M1_unit|Add11~45\ : std_logic;
SIGNAL \M1_unit|Add11~47\ : std_logic;
SIGNAL \M1_unit|Add11~49\ : std_logic;
SIGNAL \M1_unit|Add11~51\ : std_logic;
SIGNAL \M1_unit|Add11~53\ : std_logic;
SIGNAL \M1_unit|Add11~55\ : std_logic;
SIGNAL \M1_unit|Add11~56_combout\ : std_logic;
SIGNAL \M1_unit|Add11~54_combout\ : std_logic;
SIGNAL \M1_unit|Add11~52_combout\ : std_logic;
SIGNAL \M1_unit|Add11~50_combout\ : std_logic;
SIGNAL \M1_unit|Add11~44_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~33\ : std_logic;
SIGNAL \M1_unit|Add12~35\ : std_logic;
SIGNAL \M1_unit|Add12~37\ : std_logic;
SIGNAL \M1_unit|Add12~39\ : std_logic;
SIGNAL \M1_unit|Add12~41\ : std_logic;
SIGNAL \M1_unit|Add12~43\ : std_logic;
SIGNAL \M1_unit|Add12~45\ : std_logic;
SIGNAL \M1_unit|Add12~47\ : std_logic;
SIGNAL \M1_unit|Add12~49\ : std_logic;
SIGNAL \M1_unit|Add12~51\ : std_logic;
SIGNAL \M1_unit|Add12~53\ : std_logic;
SIGNAL \M1_unit|Add12~55\ : std_logic;
SIGNAL \M1_unit|Add12~57\ : std_logic;
SIGNAL \M1_unit|Add12~58_combout\ : std_logic;
SIGNAL \M1_unit|Selector123~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector123~1_combout\ : std_logic;
SIGNAL \M1_unit|U_prime_buf[2]~0_combout\ : std_logic;
SIGNAL \M1_unit|Add27~44_combout\ : std_logic;
SIGNAL \M1_unit|Selector440~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector440~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~21\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M1_unit|Add5~57\ : std_logic;
SIGNAL \M1_unit|Add5~58_combout\ : std_logic;
SIGNAL \M1_unit|Selector155~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector163~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~37_combout\ : std_logic;
SIGNAL \M1_unit|Selector416~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M1_unit|Add12~48_combout\ : std_logic;
SIGNAL \M1_unit|Selector128~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector128~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector136~3_combout\ : std_logic;
SIGNAL \M1_unit|Add27~17\ : std_logic;
SIGNAL \M1_unit|Add27~19\ : std_logic;
SIGNAL \M1_unit|Add27~20_combout\ : std_logic;
SIGNAL \M1_unit|Selector452~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector452~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Add4~24_combout\ : std_logic;
SIGNAL \M1_unit|Add4~22_combout\ : std_logic;
SIGNAL \M1_unit|Add4~18_combout\ : std_logic;
SIGNAL \M1_unit|Add4~16_combout\ : std_logic;
SIGNAL \M1_unit|Add4~14_combout\ : std_logic;
SIGNAL \M1_unit|Add4~10_combout\ : std_logic;
SIGNAL \M1_unit|Add4~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~1\ : std_logic;
SIGNAL \M1_unit|Add5~3\ : std_logic;
SIGNAL \M1_unit|Add5~5\ : std_logic;
SIGNAL \M1_unit|Add5~7\ : std_logic;
SIGNAL \M1_unit|Add5~9\ : std_logic;
SIGNAL \M1_unit|Add5~11\ : std_logic;
SIGNAL \M1_unit|Add5~13\ : std_logic;
SIGNAL \M1_unit|Add5~15\ : std_logic;
SIGNAL \M1_unit|Add5~17\ : std_logic;
SIGNAL \M1_unit|Add5~19\ : std_logic;
SIGNAL \M1_unit|Add5~21\ : std_logic;
SIGNAL \M1_unit|Add5~23\ : std_logic;
SIGNAL \M1_unit|Add5~25\ : std_logic;
SIGNAL \M1_unit|Add5~27\ : std_logic;
SIGNAL \M1_unit|Add5~29\ : std_logic;
SIGNAL \M1_unit|Add5~31\ : std_logic;
SIGNAL \M1_unit|Add5~32_combout\ : std_logic;
SIGNAL \M1_unit|Selector168~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~26\ : std_logic;
SIGNAL \M1_unit|Add26~28\ : std_logic;
SIGNAL \M1_unit|Add26~29_combout\ : std_logic;
SIGNAL \M1_unit|Selector420~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M1_unit|Add3~43\ : std_logic;
SIGNAL \M1_unit|Add3~44_combout\ : std_logic;
SIGNAL \M1_unit|Add4~57\ : std_logic;
SIGNAL \M1_unit|Add4~59\ : std_logic;
SIGNAL \M1_unit|Add4~60_combout\ : std_logic;
SIGNAL \M1_unit|Add5~59\ : std_logic;
SIGNAL \M1_unit|Add5~60_combout\ : std_logic;
SIGNAL \M1_unit|Selector154~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~43\ : std_logic;
SIGNAL \M1_unit|Add5~44_combout\ : std_logic;
SIGNAL \M1_unit|Selector162~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~28_combout\ : std_logic;
SIGNAL \M1_unit|Selector170~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~26_combout\ : std_logic;
SIGNAL \M1_unit|Selector171~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~18\ : std_logic;
SIGNAL \M1_unit|Add26~20\ : std_logic;
SIGNAL \M1_unit|Add26~22\ : std_logic;
SIGNAL \M1_unit|Add26~24\ : std_logic;
SIGNAL \M1_unit|Add26~25_combout\ : std_logic;
SIGNAL \M1_unit|Selector422~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|Add4~33\ : std_logic;
SIGNAL \M1_unit|Add4~35\ : std_logic;
SIGNAL \M1_unit|Add4~37\ : std_logic;
SIGNAL \M1_unit|Add4~39\ : std_logic;
SIGNAL \M1_unit|Add4~40_combout\ : std_logic;
SIGNAL \M1_unit|Add5~40_combout\ : std_logic;
SIGNAL \M1_unit|Selector164~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~24_combout\ : std_logic;
SIGNAL \M1_unit|Selector172~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~19_combout\ : std_logic;
SIGNAL \M1_unit|Selector425~0_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M1_unit|Add4~41\ : std_logic;
SIGNAL \M1_unit|Add4~43\ : std_logic;
SIGNAL \M1_unit|Add4~44_combout\ : std_logic;
SIGNAL \M1_unit|Add5~45\ : std_logic;
SIGNAL \M1_unit|Add5~46_combout\ : std_logic;
SIGNAL \M1_unit|Selector161~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~30_combout\ : std_logic;
SIGNAL \M1_unit|Selector169~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~14_combout\ : std_logic;
SIGNAL \M1_unit|Selector177~0_combout\ : std_logic;
SIGNAL \M1_unit|Add26~8_combout\ : std_logic;
SIGNAL \M1_unit|Add26~59_combout\ : std_logic;
SIGNAL \M1_unit|Selector286~0_combout\ : std_logic;
SIGNAL \M1_unit|V_shift_reg[4][7]~regout\ : std_logic;
SIGNAL \M1_unit|Add30~13\ : std_logic;
SIGNAL \M1_unit|Add30~14_combout\ : std_logic;
SIGNAL \M1_unit|Selector430~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector430~3_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M1_unit|Add4~45\ : std_logic;
SIGNAL \M1_unit|Add4~47\ : std_logic;
SIGNAL \M1_unit|Add4~49\ : std_logic;
SIGNAL \M1_unit|Add4~51\ : std_logic;
SIGNAL \M1_unit|Add4~52_combout\ : std_logic;
SIGNAL \M1_unit|Add5~52_combout\ : std_logic;
SIGNAL \M1_unit|Selector126~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~52_combout\ : std_logic;
SIGNAL \M1_unit|Selector126~1_combout\ : std_logic;
SIGNAL \M1_unit|Add27~38_combout\ : std_logic;
SIGNAL \M1_unit|Selector379~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M1_unit|Add3~45\ : std_logic;
SIGNAL \M1_unit|Add3~46_combout\ : std_logic;
SIGNAL \M1_unit|Add11~57\ : std_logic;
SIGNAL \M1_unit|Add11~59\ : std_logic;
SIGNAL \M1_unit|Add11~60_combout\ : std_logic;
SIGNAL \M1_unit|Add12~59\ : std_logic;
SIGNAL \M1_unit|Add12~60_combout\ : std_logic;
SIGNAL \M1_unit|Selector122~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector122~1_combout\ : std_logic;
SIGNAL \M1_unit|Add12~44_combout\ : std_logic;
SIGNAL \M1_unit|Selector130~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector130~3_combout\ : std_logic;
SIGNAL \M1_unit|Add27~30_combout\ : std_logic;
SIGNAL \M1_unit|Selector447~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector447~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M1_unit|Add3~20_combout\ : std_logic;
SIGNAL \M1_unit|Add11~33\ : std_logic;
SIGNAL \M1_unit|Add11~35\ : std_logic;
SIGNAL \M1_unit|Add11~37\ : std_logic;
SIGNAL \M1_unit|Add11~39\ : std_logic;
SIGNAL \M1_unit|Add11~40_combout\ : std_logic;
SIGNAL \M1_unit|Add12~40_combout\ : std_logic;
SIGNAL \M1_unit|Selector132~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector132~3_combout\ : std_logic;
SIGNAL \M1_unit|Add27~26_combout\ : std_logic;
SIGNAL \M1_unit|Selector449~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector449~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M1_unit|Add5~38_combout\ : std_logic;
SIGNAL \M1_unit|Selector165~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~22_combout\ : std_logic;
SIGNAL \M1_unit|Selector173~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector181~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector434~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector434~1_combout\ : std_logic;
SIGNAL \M1_unit|Add16~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector434~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector434~3_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Add12~26_combout\ : std_logic;
SIGNAL \M1_unit|Selector139~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector139~3_combout\ : std_logic;
SIGNAL \M1_unit|Add27~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector456~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector456~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~23\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~25\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M1_unit|Add4~61\ : std_logic;
SIGNAL \M1_unit|Add4~62_combout\ : std_logic;
SIGNAL \M1_unit|Add5~61\ : std_logic;
SIGNAL \M1_unit|Add5~62_combout\ : std_logic;
SIGNAL \M1_unit|Selector153~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector159~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~34_combout\ : std_logic;
SIGNAL \M1_unit|Selector167~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~18_combout\ : std_logic;
SIGNAL \M1_unit|Selector175~0_combout\ : std_logic;
SIGNAL \M1_unit|Add5~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector183~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector436~0_combout\ : std_logic;
SIGNAL \M1_unit|Add19~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector436~1_combout\ : std_logic;
SIGNAL \M1_unit|Add30~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector436~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector436~3_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M1_unit|Add4~54_combout\ : std_logic;
SIGNAL \M1_unit|Add5~54_combout\ : std_logic;
SIGNAL \M1_unit|Selector125~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~54_combout\ : std_logic;
SIGNAL \M1_unit|Selector125~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector133~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector133~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector141~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~22_combout\ : std_logic;
SIGNAL \M1_unit|Selector141~1_combout\ : std_logic;
SIGNAL \M1_unit|Add27~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector458~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector458~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M1_unit|Add11~41\ : std_logic;
SIGNAL \M1_unit|Add11~42_combout\ : std_logic;
SIGNAL \M1_unit|Add12~42_combout\ : std_logic;
SIGNAL \M1_unit|Selector131~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector131~3_combout\ : std_logic;
SIGNAL \M1_unit|Add27~28_combout\ : std_logic;
SIGNAL \M1_unit|Selector384~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M1_unit|Add3~32_combout\ : std_logic;
SIGNAL \M1_unit|Add11~46_combout\ : std_logic;
SIGNAL \M1_unit|Add12~46_combout\ : std_logic;
SIGNAL \M1_unit|Selector129~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector129~1_combout\ : std_logic;
SIGNAL \M1_unit|Add12~30_combout\ : std_logic;
SIGNAL \M1_unit|Selector137~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector137~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector145~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector145~1_combout\ : std_logic;
SIGNAL \M1_unit|Add27~1\ : std_logic;
SIGNAL \M1_unit|Add27~3\ : std_logic;
SIGNAL \M1_unit|Add27~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector460~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector460~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Add11~12_combout\ : std_logic;
SIGNAL \M1_unit|Add12~12_combout\ : std_logic;
SIGNAL \M1_unit|Add12~28_combout\ : std_logic;
SIGNAL \M1_unit|Selector138~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector138~3_combout\ : std_logic;
SIGNAL \M1_unit|Add5~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector146~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector146~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector399~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector399~2_combout\ : std_logic;
SIGNAL \M1_unit|Add18~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector399~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector399~5_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|Add11~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector152~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector405~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector405~3_combout\ : std_logic;
SIGNAL \M1_unit|Add20~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector469~0_combout\ : std_logic;
SIGNAL \M1_unit|Add29~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector469~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector469~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|Add11~20_combout\ : std_logic;
SIGNAL \M1_unit|Add12~20_combout\ : std_logic;
SIGNAL \M1_unit|Add12~36_combout\ : std_logic;
SIGNAL \M1_unit|Selector134~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector134~4_combout\ : std_logic;
SIGNAL \M1_unit|Add5~20_combout\ : std_logic;
SIGNAL \M1_unit|Selector142~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector142~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector150~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector150~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector403~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector403~3_combout\ : std_logic;
SIGNAL \M1_unit|Add15~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector102~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector403~1_combout\ : std_logic;
SIGNAL \M1_unit|Add18~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector94~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector403~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector403~4_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|Add3~4_combout\ : std_logic;
SIGNAL \M1_unit|Add11~18_combout\ : std_logic;
SIGNAL \M1_unit|Add12~18_combout\ : std_logic;
SIGNAL \M1_unit|Selector143~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector151~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector151~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector404~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector404~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector404~4_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M1_unit|Add3~36_combout\ : std_logic;
SIGNAL \M1_unit|Add4~50_combout\ : std_logic;
SIGNAL \M1_unit|Add5~50_combout\ : std_logic;
SIGNAL \M1_unit|Selector127~0_combout\ : std_logic;
SIGNAL \M1_unit|Add12~50_combout\ : std_logic;
SIGNAL \M1_unit|Selector127~1_combout\ : std_logic;
SIGNAL \M1_unit|Add12~34_combout\ : std_logic;
SIGNAL \M1_unit|Selector135~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector135~3_combout\ : std_logic;
SIGNAL \M1_unit|Add27~21\ : std_logic;
SIGNAL \M1_unit|Add27~23\ : std_logic;
SIGNAL \M1_unit|Add27~24_combout\ : std_logic;
SIGNAL \M1_unit|Selector386~2_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~17_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~19_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~21_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~23_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~25_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~27_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~29_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~31_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~33_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~35_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~37_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~39_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~41_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~43_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~45_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~47_cout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~49\ : std_logic;
SIGNAL \M1_unit|R_register[17]~51\ : std_logic;
SIGNAL \M1_unit|R_register[18]~53\ : std_logic;
SIGNAL \M1_unit|R_register[19]~55\ : std_logic;
SIGNAL \M1_unit|R_register[20]~57\ : std_logic;
SIGNAL \M1_unit|R_register[21]~59\ : std_logic;
SIGNAL \M1_unit|R_register[22]~61\ : std_logic;
SIGNAL \M1_unit|R_register[23]~63\ : std_logic;
SIGNAL \M1_unit|R_register[24]~65\ : std_logic;
SIGNAL \M1_unit|R_register[25]~67\ : std_logic;
SIGNAL \M1_unit|R_register[26]~69\ : std_logic;
SIGNAL \M1_unit|R_register[27]~71\ : std_logic;
SIGNAL \M1_unit|R_register[28]~73\ : std_logic;
SIGNAL \M1_unit|R_register[29]~74_combout\ : std_logic;
SIGNAL \M1_unit|R_register[29]~75\ : std_logic;
SIGNAL \M1_unit|R_register[30]~76_combout\ : std_logic;
SIGNAL \M1_unit|R_register[27]~70_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~21_combout\ : std_logic;
SIGNAL \M1_unit|R_register[16]~48_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M1_unit|R_register[30]~77\ : std_logic;
SIGNAL \M1_unit|R_register[31]~78_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~22_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~17_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~19_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~21_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~23_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~25_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~27_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~29_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~31_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~33_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~35_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~37_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~39_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~41_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~43_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~45_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~47_cout\ : std_logic;
SIGNAL \M1_unit|B_register[16]~49\ : std_logic;
SIGNAL \M1_unit|B_register[17]~51\ : std_logic;
SIGNAL \M1_unit|B_register[18]~53\ : std_logic;
SIGNAL \M1_unit|B_register[19]~55\ : std_logic;
SIGNAL \M1_unit|B_register[20]~57\ : std_logic;
SIGNAL \M1_unit|B_register[21]~59\ : std_logic;
SIGNAL \M1_unit|B_register[22]~61\ : std_logic;
SIGNAL \M1_unit|B_register[23]~63\ : std_logic;
SIGNAL \M1_unit|B_register[24]~64_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M1_unit|B_register[24]~65\ : std_logic;
SIGNAL \M1_unit|B_register[25]~67\ : std_logic;
SIGNAL \M1_unit|B_register[26]~68_combout\ : std_logic;
SIGNAL \M1_unit|B_register[25]~66_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~23_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M1_unit|B_register[26]~69\ : std_logic;
SIGNAL \M1_unit|B_register[27]~71\ : std_logic;
SIGNAL \M1_unit|B_register[28]~72_combout\ : std_logic;
SIGNAL \M1_unit|B_register[27]~70_combout\ : std_logic;
SIGNAL \M1_unit|B_register[28]~73\ : std_logic;
SIGNAL \M1_unit|B_register[29]~74_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~24_combout\ : std_logic;
SIGNAL \M1_unit|Mult2|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M1_unit|B_register[29]~75\ : std_logic;
SIGNAL \M1_unit|B_register[30]~77\ : std_logic;
SIGNAL \M1_unit|B_register[31]~78_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~25_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[9]~16_combout\ : std_logic;
SIGNAL \M1_unit|WideOr18~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[0]~10_combout\ : std_logic;
SIGNAL \UART_RX_I~combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data_in~feeder_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data_in~regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector22~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[6]~25_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[3]~14_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|always0~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Equal2~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|always0~2_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|data_buffer[3]~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector23~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector24~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[5]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[7]~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[6]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[0]~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector25~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector26~0_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[0]~2_combout\ : std_logic;
SIGNAL \UART_unit|Selector26~0_combout\ : std_logic;
SIGNAL \UART_unit|Selector26~1_combout\ : std_logic;
SIGNAL \UART_timer[0]~27\ : std_logic;
SIGNAL \UART_timer[1]~28_combout\ : std_logic;
SIGNAL \always0~9_combout\ : std_logic;
SIGNAL \UART_timer[1]~29\ : std_logic;
SIGNAL \UART_timer[2]~31\ : std_logic;
SIGNAL \UART_timer[3]~33\ : std_logic;
SIGNAL \UART_timer[4]~34_combout\ : std_logic;
SIGNAL \UART_timer[4]~35\ : std_logic;
SIGNAL \UART_timer[5]~37\ : std_logic;
SIGNAL \UART_timer[6]~38_combout\ : std_logic;
SIGNAL \UART_timer[6]~39\ : std_logic;
SIGNAL \UART_timer[7]~41\ : std_logic;
SIGNAL \UART_timer[8]~42_combout\ : std_logic;
SIGNAL \UART_timer[8]~43\ : std_logic;
SIGNAL \UART_timer[9]~45\ : std_logic;
SIGNAL \UART_timer[10]~46_combout\ : std_logic;
SIGNAL \UART_timer[10]~47\ : std_logic;
SIGNAL \UART_timer[11]~48_combout\ : std_logic;
SIGNAL \UART_timer[11]~49\ : std_logic;
SIGNAL \UART_timer[12]~50_combout\ : std_logic;
SIGNAL \UART_timer[12]~51\ : std_logic;
SIGNAL \UART_timer[13]~52_combout\ : std_logic;
SIGNAL \UART_timer[13]~53\ : std_logic;
SIGNAL \UART_timer[14]~54_combout\ : std_logic;
SIGNAL \UART_timer[14]~55\ : std_logic;
SIGNAL \UART_timer[15]~56_combout\ : std_logic;
SIGNAL \UART_timer[15]~57\ : std_logic;
SIGNAL \UART_timer[16]~59\ : std_logic;
SIGNAL \UART_timer[17]~60_combout\ : std_logic;
SIGNAL \UART_timer[17]~61\ : std_logic;
SIGNAL \UART_timer[18]~63\ : std_logic;
SIGNAL \UART_timer[19]~65\ : std_logic;
SIGNAL \UART_timer[20]~66_combout\ : std_logic;
SIGNAL \UART_timer[20]~67\ : std_logic;
SIGNAL \UART_timer[21]~69\ : std_logic;
SIGNAL \UART_timer[22]~70_combout\ : std_logic;
SIGNAL \UART_timer[22]~71\ : std_logic;
SIGNAL \UART_timer[23]~73\ : std_logic;
SIGNAL \UART_timer[24]~74_combout\ : std_logic;
SIGNAL \UART_timer[24]~75\ : std_logic;
SIGNAL \UART_timer[25]~76_combout\ : std_logic;
SIGNAL \always0~7_combout\ : std_logic;
SIGNAL \UART_timer[9]~44_combout\ : std_logic;
SIGNAL \always0~2_combout\ : std_logic;
SIGNAL \always0~3_combout\ : std_logic;
SIGNAL \UART_timer[0]~26_combout\ : std_logic;
SIGNAL \UART_timer[3]~32_combout\ : std_logic;
SIGNAL \always0~0_combout\ : std_logic;
SIGNAL \always0~4_combout\ : std_logic;
SIGNAL \UART_timer[19]~64_combout\ : std_logic;
SIGNAL \UART_timer[16]~58_combout\ : std_logic;
SIGNAL \always0~5_combout\ : std_logic;
SIGNAL \always0~8_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ : std_logic;
SIGNAL \UART_unit|Add1~1\ : std_logic;
SIGNAL \UART_unit|Add1~2_combout\ : std_logic;
SIGNAL \UART_unit|Add1~52_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[14]~0_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[14]~2_combout\ : std_logic;
SIGNAL \UART_unit|Add1~3\ : std_logic;
SIGNAL \UART_unit|Add1~5\ : std_logic;
SIGNAL \UART_unit|Add1~6_combout\ : std_logic;
SIGNAL \UART_unit|Add1~50_combout\ : std_logic;
SIGNAL \UART_unit|Add1~7\ : std_logic;
SIGNAL \UART_unit|Add1~8_combout\ : std_logic;
SIGNAL \UART_unit|Add1~10_combout\ : std_logic;
SIGNAL \UART_unit|Add1~9\ : std_logic;
SIGNAL \UART_unit|Add1~11_combout\ : std_logic;
SIGNAL \UART_unit|Add1~13_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~3_combout\ : std_logic;
SIGNAL \UART_unit|Add1~12\ : std_logic;
SIGNAL \UART_unit|Add1~15\ : std_logic;
SIGNAL \UART_unit|Add1~17_combout\ : std_logic;
SIGNAL \UART_unit|Add1~19_combout\ : std_logic;
SIGNAL \UART_unit|Add1~18\ : std_logic;
SIGNAL \UART_unit|Add1~20_combout\ : std_logic;
SIGNAL \UART_unit|Add1~22_combout\ : std_logic;
SIGNAL \UART_unit|Add1~21\ : std_logic;
SIGNAL \UART_unit|Add1~23_combout\ : std_logic;
SIGNAL \UART_unit|Add1~25_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~2_combout\ : std_logic;
SIGNAL \UART_unit|Add1~24\ : std_logic;
SIGNAL \UART_unit|Add1~26_combout\ : std_logic;
SIGNAL \UART_unit|Add1~28_combout\ : std_logic;
SIGNAL \UART_unit|Add1~27\ : std_logic;
SIGNAL \UART_unit|Add1~29_combout\ : std_logic;
SIGNAL \UART_unit|Add1~31_combout\ : std_logic;
SIGNAL \UART_unit|Add1~30\ : std_logic;
SIGNAL \UART_unit|Add1~33\ : std_logic;
SIGNAL \UART_unit|Add1~35_combout\ : std_logic;
SIGNAL \UART_unit|Add1~37_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~1_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~4_combout\ : std_logic;
SIGNAL \UART_unit|Add1~0_combout\ : std_logic;
SIGNAL \UART_unit|Add1~53_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~5_combout\ : std_logic;
SIGNAL \UART_unit|Add1~34_combout\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \UART_unit|Add1~40_combout\ : std_logic;
SIGNAL \UART_unit|Add1~43_combout\ : std_logic;
SIGNAL \UART_unit|Add1~36\ : std_logic;
SIGNAL \UART_unit|Add1~39\ : std_logic;
SIGNAL \UART_unit|Add1~42\ : std_logic;
SIGNAL \UART_unit|Add1~44_combout\ : std_logic;
SIGNAL \UART_unit|Add1~46_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Equal1~3_combout\ : std_logic;
SIGNAL \Equal1~4_combout\ : std_logic;
SIGNAL \Equal1~5_combout\ : std_logic;
SIGNAL \top_state[0]~7_combout\ : std_logic;
SIGNAL \top_state[1]~6_combout\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \top_state[2]~4_combout\ : std_logic;
SIGNAL \top_state[2]~5_combout\ : std_logic;
SIGNAL \top_state[2]~8_combout\ : std_logic;
SIGNAL \top_state[2]~2_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][0]~0_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[0]~16_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[13]~43\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[14]~44_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[14]~45\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[15]~46_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[6]~28_combout\ : std_logic;
SIGNAL \PB_unit|LessThan0~0_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[3]~22_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~1_combout\ : std_logic;
SIGNAL \PB_unit|LessThan0~1_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[8]~32_combout\ : std_logic;
SIGNAL \PB_unit|LessThan0~2_combout\ : std_logic;
SIGNAL \PB_unit|LessThan0~3_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[0]~17\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[1]~18_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[1]~19\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[2]~20_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[2]~21\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[3]~23\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[4]~24_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[4]~25\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[5]~27\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[6]~29\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[7]~30_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[7]~31\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[8]~33\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[9]~34_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[9]~35\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[10]~37\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[11]~38_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[11]~39\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[12]~41\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[13]~42_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~4_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_div_count[10]~36_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~0_combout\ : std_logic;
SIGNAL \PB_unit|Equal0~2_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz~0_combout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz~regout\ : std_logic;
SIGNAL \PB_unit|clock_1kHz_buf~regout\ : std_logic;
SIGNAL \PB_unit|always3~0_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][0]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][1]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][1]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][2]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][2]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][3]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][4]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][4]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][5]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][5]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][6]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][6]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][7]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][8]~regout\ : std_logic;
SIGNAL \PB_unit|debounce_shift_reg[0][9]~regout\ : std_logic;
SIGNAL \PB_unit|WideOr0~0_combout\ : std_logic;
SIGNAL \PB_unit|WideOr0~2_combout\ : std_logic;
SIGNAL \Selector0~7_combout\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \UART_rx_initialize~regout\ : std_logic;
SIGNAL \UART_unit|UART_rx_unload_data~regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Empty~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Empty~regout\ : std_logic;
SIGNAL \UART_unit|new_line_count[0]~3_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[0]~0_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[0]~4_combout\ : std_logic;
SIGNAL \UART_unit|new_line_count[0]~5_combout\ : std_logic;
SIGNAL \UART_unit|Add0~0_combout\ : std_logic;
SIGNAL \UART_unit|Equal1~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~17_combout\ : std_logic;
SIGNAL \UART_unit|Selector3~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~18_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~11_regout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~16_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~13_regout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~14_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~15_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state~12_regout\ : std_logic;
SIGNAL \UART_unit|Selector7~2_combout\ : std_logic;
SIGNAL \UART_unit|Selector7~3_combout\ : std_logic;
SIGNAL \UART_unit|UART_rx_enable~regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[3]~6_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector0~1_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~12_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~15_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~8_regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[3]~12_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[0]~11\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[1]~16\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[2]~18\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[3]~19_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[3]~20\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[4]~22\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[5]~23_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[5]~24\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[6]~26\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[7]~27_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[7]~28\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[8]~30\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[9]~31_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|clock_count[8]~29_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Equal2~2_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[3]~14_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~13_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~14_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state~9_regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector27~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector28~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Selector29~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[0]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~0_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[7]~1_combout\ : std_logic;
SIGNAL \SRAM_write_data[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr6~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector0~2_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_we_n~regout\ : std_logic;
SIGNAL \UART_unit|SRAM_we_n~0_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_we_n~1_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_we_n~regout\ : std_logic;
SIGNAL \SRAM_we_n~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_WE_N_O~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_WE_N_O~regout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~2_combout\ : std_logic;
SIGNAL \M1_unit|R_register[17]~50_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~27_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[1]~1_combout\ : std_logic;
SIGNAL \M1_unit|B_register[17]~50_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~28_combout\ : std_logic;
SIGNAL \SRAM_write_data[1]~1_combout\ : std_logic;
SIGNAL \M1_unit|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M1_unit|Add7~1\ : std_logic;
SIGNAL \M1_unit|Add7~3\ : std_logic;
SIGNAL \M1_unit|Add7~5\ : std_logic;
SIGNAL \M1_unit|Add7~7\ : std_logic;
SIGNAL \M1_unit|Add7~9\ : std_logic;
SIGNAL \M1_unit|Add7~11\ : std_logic;
SIGNAL \M1_unit|Add7~13\ : std_logic;
SIGNAL \M1_unit|Add7~15\ : std_logic;
SIGNAL \M1_unit|Add7~17\ : std_logic;
SIGNAL \M1_unit|Add7~19\ : std_logic;
SIGNAL \M1_unit|Add7~21\ : std_logic;
SIGNAL \M1_unit|Add7~23\ : std_logic;
SIGNAL \M1_unit|Add7~25\ : std_logic;
SIGNAL \M1_unit|Add7~27\ : std_logic;
SIGNAL \M1_unit|Add7~29\ : std_logic;
SIGNAL \M1_unit|Add7~31\ : std_logic;
SIGNAL \M1_unit|Add7~33\ : std_logic;
SIGNAL \M1_unit|Add7~35\ : std_logic;
SIGNAL \M1_unit|Add7~37\ : std_logic;
SIGNAL \M1_unit|Add7~39\ : std_logic;
SIGNAL \M1_unit|Add7~41\ : std_logic;
SIGNAL \M1_unit|Add7~43\ : std_logic;
SIGNAL \M1_unit|Add7~45\ : std_logic;
SIGNAL \M1_unit|Add7~47\ : std_logic;
SIGNAL \M1_unit|Add7~49\ : std_logic;
SIGNAL \M1_unit|Add7~51\ : std_logic;
SIGNAL \M1_unit|Add7~53\ : std_logic;
SIGNAL \M1_unit|Add7~55\ : std_logic;
SIGNAL \M1_unit|Add7~57\ : std_logic;
SIGNAL \M1_unit|Add7~58_combout\ : std_logic;
SIGNAL \M1_unit|Add7~56_combout\ : std_logic;
SIGNAL \M1_unit|Add7~54_combout\ : std_logic;
SIGNAL \M1_unit|Add7~50_combout\ : std_logic;
SIGNAL \M1_unit|Add7~48_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M1_unit|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M1_unit|Add7~38_combout\ : std_logic;
SIGNAL \M1_unit|Add7~36_combout\ : std_logic;
SIGNAL \M1_unit|Add7~28_combout\ : std_logic;
SIGNAL \M1_unit|Add7~26_combout\ : std_logic;
SIGNAL \M1_unit|Add7~24_combout\ : std_logic;
SIGNAL \M1_unit|Add7~22_combout\ : std_logic;
SIGNAL \M1_unit|Add7~18_combout\ : std_logic;
SIGNAL \M1_unit|Add7~16_combout\ : std_logic;
SIGNAL \M1_unit|Add7~6_combout\ : std_logic;
SIGNAL \M1_unit|Add7~4_combout\ : std_logic;
SIGNAL \M1_unit|Add7~0_combout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~17_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~19_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~21_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~23_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~25_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~27_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~29_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~31_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~33_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~35_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~37_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~39_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~41_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~43_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~45_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~47_cout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~49\ : std_logic;
SIGNAL \M1_unit|G_register[17]~51\ : std_logic;
SIGNAL \M1_unit|G_register[18]~53\ : std_logic;
SIGNAL \M1_unit|G_register[19]~55\ : std_logic;
SIGNAL \M1_unit|G_register[20]~57\ : std_logic;
SIGNAL \M1_unit|G_register[21]~59\ : std_logic;
SIGNAL \M1_unit|G_register[22]~61\ : std_logic;
SIGNAL \M1_unit|G_register[23]~63\ : std_logic;
SIGNAL \M1_unit|G_register[24]~65\ : std_logic;
SIGNAL \M1_unit|G_register[25]~67\ : std_logic;
SIGNAL \M1_unit|G_register[26]~69\ : std_logic;
SIGNAL \M1_unit|G_register[27]~71\ : std_logic;
SIGNAL \M1_unit|G_register[28]~73\ : std_logic;
SIGNAL \M1_unit|G_register[29]~74_combout\ : std_logic;
SIGNAL \M1_unit|Add7~59\ : std_logic;
SIGNAL \M1_unit|Add7~60_combout\ : std_logic;
SIGNAL \M1_unit|G_register[29]~75\ : std_logic;
SIGNAL \M1_unit|G_register[30]~76_combout\ : std_logic;
SIGNAL \M1_unit|G_register[27]~70_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~18_combout\ : std_logic;
SIGNAL \M1_unit|G_register[18]~52_combout\ : std_logic;
SIGNAL \M1_unit|G_register[25]~66_combout\ : std_logic;
SIGNAL \M1_unit|G_register[26]~68_combout\ : std_logic;
SIGNAL \M1_unit|G_register[24]~64_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~17_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~29_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[2]~2_combout\ : std_logic;
SIGNAL \M1_unit|B_register[18]~52_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~31_combout\ : std_logic;
SIGNAL \SRAM_address[4]~38_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[2]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~3_combout\ : std_logic;
SIGNAL \SRAM_write_data[2]~2_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~4_combout\ : std_logic;
SIGNAL \M1_unit|G_register[19]~54_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~32_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[3]~3_combout\ : std_logic;
SIGNAL \M1_unit|B_register[19]~54_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~34_combout\ : std_logic;
SIGNAL \SRAM_write_data[3]~3_combout\ : std_logic;
SIGNAL \M1_unit|R_register[26]~68_combout\ : std_logic;
SIGNAL \M1_unit|R_register[24]~64_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~20_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~36_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[4]~4_combout\ : std_logic;
SIGNAL \M1_unit|B_register[20]~56_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~37_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~5_combout\ : std_logic;
SIGNAL \SRAM_write_data[4]~4_combout\ : std_logic;
SIGNAL \M1_unit|R_register[21]~58_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~39_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[5]~5_combout\ : std_logic;
SIGNAL \M1_unit|B_register[21]~58_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~40_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~6_combout\ : std_logic;
SIGNAL \SRAM_write_data[5]~5_combout\ : std_logic;
SIGNAL \M1_unit|R_register[22]~60_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~42_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[6]~6_combout\ : std_logic;
SIGNAL \M1_unit|B_register[22]~60_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~43_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~7_combout\ : std_logic;
SIGNAL \SRAM_write_data[6]~6_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RX_data[7]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data~8_combout\ : std_logic;
SIGNAL \M1_unit|R_register[23]~62_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~45_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[7]~7_combout\ : std_logic;
SIGNAL \M1_unit|B_register[23]~62_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~46_combout\ : std_logic;
SIGNAL \SRAM_write_data[7]~7_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[8]~8_combout\ : std_logic;
SIGNAL \M1_unit|G_register[16]~48_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~19_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[8]~feeder_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[8]~9_combout\ : std_logic;
SIGNAL \SRAM_write_data[8]~8_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[9]~9_combout\ : std_logic;
SIGNAL \M1_unit|G_register[30]~77\ : std_logic;
SIGNAL \M1_unit|G_register[31]~78_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~26_combout\ : std_logic;
SIGNAL \SRAM_write_data[9]~9_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[10]~10_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[10]~feeder_combout\ : std_logic;
SIGNAL \SRAM_write_data[10]~10_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[11]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~33_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[11]~11_combout\ : std_logic;
SIGNAL \SRAM_write_data[11]~11_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[12]~12_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~35_combout\ : std_logic;
SIGNAL \SRAM_write_data[12]~12_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[13]~feeder_combout\ : std_logic;
SIGNAL \SRAM_write_data[13]~13_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[14]~14_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~41_combout\ : std_logic;
SIGNAL \SRAM_write_data[14]~14_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_write_data[15]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data[15]~15_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_write_data~44_combout\ : std_logic;
SIGNAL \SRAM_write_data[15]~15_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[0]~11\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[1]~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[2]~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[0]~11\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[1]~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[2]~15\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[3]~17\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[4]~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|counter_enable~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|counter_enable~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[4]~19\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[5]~21\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[6]~23\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[7]~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[7]~25\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[8]~27\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[9]~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[8]~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[5]~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan0~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[1]~13\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[2]~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[0]~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[3]~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[7]~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan2~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[1]~13\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[2]~15\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[3]~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[3]~17\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[4]~19\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[5]~21\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[6]~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[6]~23\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[7]~25\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[8]~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[8]~27\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[9]~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[5]~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[4]~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[0]~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~1\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~3\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~5\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~7\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~9\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~11\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~13\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~15\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~17\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~14_combout\ : std_logic;
SIGNAL \VGA_unit|always0~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~4_combout\ : std_logic;
SIGNAL \VGA_unit|Equal1~1_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~53_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add0~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add0~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add0~2_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~2_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~29_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~30_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~16_regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~8_combout\ : std_logic;
SIGNAL \VGA_unit|always0~3_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~1_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~2_combout\ : std_logic;
SIGNAL \Equal2~2_combout\ : std_logic;
SIGNAL \Selector0~5_combout\ : std_logic;
SIGNAL \Selector0~4_combout\ : std_logic;
SIGNAL \Selector0~6_combout\ : std_logic;
SIGNAL \VGA_enable~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~14_regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~27_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~15_regout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~0_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[1]~4_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~1\ : std_logic;
SIGNAL \VGA_unit|Add1~3\ : std_logic;
SIGNAL \VGA_unit|Add1~5\ : std_logic;
SIGNAL \VGA_unit|Add1~7\ : std_logic;
SIGNAL \VGA_unit|Add1~8_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~6_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~4_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~51_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~3_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~1\ : std_logic;
SIGNAL \VGA_unit|Add0~2_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~50_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~3\ : std_logic;
SIGNAL \VGA_unit|Add0~4_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~10_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~9\ : std_logic;
SIGNAL \VGA_unit|Add1~12\ : std_logic;
SIGNAL \VGA_unit|Add1~14_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~5\ : std_logic;
SIGNAL \VGA_unit|Add0~7\ : std_logic;
SIGNAL \VGA_unit|Add0~8_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~16_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~9\ : std_logic;
SIGNAL \VGA_unit|Add0~10_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~15\ : std_logic;
SIGNAL \VGA_unit|Add1~17_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~19_combout\ : std_logic;
SIGNAL \SRAM_address[4]~0_combout\ : std_logic;
SIGNAL \SRAM_address[7]~8_combout\ : std_logic;
SIGNAL \SRAM_address~2_combout\ : std_logic;
SIGNAL \SRAM_address[7]~9_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[0]~18_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[3]~28_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[0]~19\ : std_logic;
SIGNAL \M1_unit|RGB_address[1]~21\ : std_logic;
SIGNAL \M1_unit|RGB_address[2]~22_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[2]~23\ : std_logic;
SIGNAL \M1_unit|RGB_address[3]~25\ : std_logic;
SIGNAL \M1_unit|RGB_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[4]~27\ : std_logic;
SIGNAL \M1_unit|RGB_address[5]~30\ : std_logic;
SIGNAL \M1_unit|RGB_address[6]~31_combout\ : std_logic;
SIGNAL \M1_unit|V_address[0]~18_combout\ : std_logic;
SIGNAL \M1_unit|M1_state.M1_COMMON_7~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr8~1_combout\ : std_logic;
SIGNAL \M1_unit|LessThan0~0_combout\ : std_logic;
SIGNAL \M1_unit|LessThan0~1_combout\ : std_logic;
SIGNAL \M1_unit|V_address[5]~28_combout\ : std_logic;
SIGNAL \M1_unit|V_address[0]~19\ : std_logic;
SIGNAL \M1_unit|V_address[1]~21\ : std_logic;
SIGNAL \M1_unit|V_address[2]~22_combout\ : std_logic;
SIGNAL \M1_unit|V_address[2]~23\ : std_logic;
SIGNAL \M1_unit|V_address[3]~25\ : std_logic;
SIGNAL \M1_unit|V_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|V_address[4]~27\ : std_logic;
SIGNAL \M1_unit|V_address[5]~30\ : std_logic;
SIGNAL \M1_unit|V_address[6]~31_combout\ : std_logic;
SIGNAL \M1_unit|U_address[0]~18_combout\ : std_logic;
SIGNAL \M1_unit|U_address[13]~28_combout\ : std_logic;
SIGNAL \M1_unit|U_address[13]~29_combout\ : std_logic;
SIGNAL \M1_unit|U_address[0]~19\ : std_logic;
SIGNAL \M1_unit|U_address[1]~21\ : std_logic;
SIGNAL \M1_unit|U_address[2]~22_combout\ : std_logic;
SIGNAL \M1_unit|U_address[2]~23\ : std_logic;
SIGNAL \M1_unit|U_address[3]~25\ : std_logic;
SIGNAL \M1_unit|U_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|U_address[4]~27\ : std_logic;
SIGNAL \M1_unit|U_address[5]~31\ : std_logic;
SIGNAL \M1_unit|U_address[6]~32_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~9_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~8_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~19_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~10_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[0]~19_combout\ : std_logic;
SIGNAL \M1_unit|WideOr6~2_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[10]~29_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[0]~20\ : std_logic;
SIGNAL \M1_unit|Y_address[1]~22\ : std_logic;
SIGNAL \M1_unit|Y_address[2]~23_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[2]~24\ : std_logic;
SIGNAL \M1_unit|Y_address[3]~26\ : std_logic;
SIGNAL \M1_unit|Y_address[4]~27_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[4]~28\ : std_logic;
SIGNAL \M1_unit|Y_address[5]~31\ : std_logic;
SIGNAL \M1_unit|Y_address[6]~32_combout\ : std_logic;
SIGNAL \M1_unit|Selector212~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector212~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector212~2_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~18_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~12_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~14_combout\ : std_logic;
SIGNAL \SRAM_address[6]~6_combout\ : std_logic;
SIGNAL \UART_unit|Add1~14_combout\ : std_logic;
SIGNAL \UART_unit|Add1~16_combout\ : std_logic;
SIGNAL \SRAM_address[6]~7_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~11_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~6_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~13_combout\ : std_logic;
SIGNAL \SRAM_address[5]~4_combout\ : std_logic;
SIGNAL \SRAM_address[5]~5_combout\ : std_logic;
SIGNAL \M1_unit|Selector214~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector214~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector214~2_combout\ : std_logic;
SIGNAL \SRAM_address[4]~1_combout\ : std_logic;
SIGNAL \SRAM_address[4]~3_combout\ : std_logic;
SIGNAL \unit0|WideOr6~0_combout\ : std_logic;
SIGNAL \unit0|WideOr5~0_combout\ : std_logic;
SIGNAL \unit0|WideOr4~0_combout\ : std_logic;
SIGNAL \unit0|WideOr3~0_combout\ : std_logic;
SIGNAL \unit0|WideOr2~0_combout\ : std_logic;
SIGNAL \unit0|WideOr1~0_combout\ : std_logic;
SIGNAL \unit0|WideOr0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~11\ : std_logic;
SIGNAL \VGA_unit|Add0~13\ : std_logic;
SIGNAL \VGA_unit|Add0~14_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~12_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~18\ : std_logic;
SIGNAL \VGA_unit|Add1~20_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~22_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~21\ : std_logic;
SIGNAL \VGA_unit|Add1~23_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~25_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~24\ : std_logic;
SIGNAL \VGA_unit|Add1~27\ : std_logic;
SIGNAL \VGA_unit|Add1~29_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~15\ : std_logic;
SIGNAL \VGA_unit|Add0~17\ : std_logic;
SIGNAL \VGA_unit|Add0~18_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~31_combout\ : std_logic;
SIGNAL \M1_unit|V_address[6]~32\ : std_logic;
SIGNAL \M1_unit|V_address[7]~33_combout\ : std_logic;
SIGNAL \M1_unit|V_address[7]~34\ : std_logic;
SIGNAL \M1_unit|V_address[8]~35_combout\ : std_logic;
SIGNAL \M1_unit|V_address[8]~36\ : std_logic;
SIGNAL \M1_unit|V_address[9]~37_combout\ : std_logic;
SIGNAL \M1_unit|V_address[9]~38\ : std_logic;
SIGNAL \M1_unit|V_address[10]~39_combout\ : std_logic;
SIGNAL \M1_unit|V_address[10]~40\ : std_logic;
SIGNAL \M1_unit|V_address[11]~41_combout\ : std_logic;
SIGNAL \M1_unit|U_address[6]~33\ : std_logic;
SIGNAL \M1_unit|U_address[7]~34_combout\ : std_logic;
SIGNAL \M1_unit|U_address[7]~35\ : std_logic;
SIGNAL \M1_unit|U_address[8]~36_combout\ : std_logic;
SIGNAL \M1_unit|U_address[8]~37\ : std_logic;
SIGNAL \M1_unit|U_address[9]~38_combout\ : std_logic;
SIGNAL \M1_unit|U_address[9]~39\ : std_logic;
SIGNAL \M1_unit|U_address[10]~40_combout\ : std_logic;
SIGNAL \M1_unit|U_address[10]~41\ : std_logic;
SIGNAL \M1_unit|U_address[11]~42_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[6]~32\ : std_logic;
SIGNAL \M1_unit|RGB_address[7]~33_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[7]~34\ : std_logic;
SIGNAL \M1_unit|RGB_address[8]~35_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[8]~36\ : std_logic;
SIGNAL \M1_unit|RGB_address[9]~37_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[9]~38\ : std_logic;
SIGNAL \M1_unit|RGB_address[10]~39_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[10]~40\ : std_logic;
SIGNAL \M1_unit|RGB_address[11]~41_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[6]~33\ : std_logic;
SIGNAL \M1_unit|Y_address[7]~34_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[7]~35\ : std_logic;
SIGNAL \M1_unit|Y_address[8]~36_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[8]~37\ : std_logic;
SIGNAL \M1_unit|Y_address[9]~38_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[9]~39\ : std_logic;
SIGNAL \M1_unit|Y_address[10]~40_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[10]~41\ : std_logic;
SIGNAL \M1_unit|Y_address[11]~42_combout\ : std_logic;
SIGNAL \M1_unit|Selector207~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector207~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector207~2_combout\ : std_logic;
SIGNAL \SRAM_address[11]~16_combout\ : std_logic;
SIGNAL \SRAM_address[11]~17_combout\ : std_logic;
SIGNAL \M1_unit|Selector208~2_combout\ : std_logic;
SIGNAL \SRAM_address[10]~14_combout\ : std_logic;
SIGNAL \SRAM_address[10]~15_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[17]~11_combout\ : std_logic;
SIGNAL \M1_unit|Selector209~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector209~2_combout\ : std_logic;
SIGNAL \SRAM_address[9]~12_combout\ : std_logic;
SIGNAL \SRAM_address[9]~13_combout\ : std_logic;
SIGNAL \SRAM_address[8]~11_combout\ : std_logic;
SIGNAL \unit1|WideOr6~0_combout\ : std_logic;
SIGNAL \unit1|WideOr5~0_combout\ : std_logic;
SIGNAL \unit1|WideOr4~0_combout\ : std_logic;
SIGNAL \unit1|WideOr3~0_combout\ : std_logic;
SIGNAL \unit1|WideOr2~0_combout\ : std_logic;
SIGNAL \unit1|WideOr1~0_combout\ : std_logic;
SIGNAL \unit1|WideOr0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~30\ : std_logic;
SIGNAL \VGA_unit|Add1~33\ : std_logic;
SIGNAL \VGA_unit|Add1~35_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~19\ : std_logic;
SIGNAL \VGA_unit|Add0~21\ : std_logic;
SIGNAL \VGA_unit|Add0~22_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~37_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~23\ : std_logic;
SIGNAL \VGA_unit|Add0~24_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~40_combout\ : std_logic;
SIGNAL \SRAM_address[14]~23_combout\ : std_logic;
SIGNAL \M1_unit|U_address[11]~43\ : std_logic;
SIGNAL \M1_unit|U_address[12]~45\ : std_logic;
SIGNAL \M1_unit|U_address[13]~46_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[11]~43\ : std_logic;
SIGNAL \M1_unit|Y_address[12]~45\ : std_logic;
SIGNAL \M1_unit|Y_address[13]~46_combout\ : std_logic;
SIGNAL \M1_unit|Selector205~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector205~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector205~2_combout\ : std_logic;
SIGNAL \SRAM_address[13]~20_combout\ : std_logic;
SIGNAL \SRAM_address[13]~21_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~20_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~34_combout\ : std_logic;
SIGNAL \SRAM_address[12]~18_combout\ : std_logic;
SIGNAL \SRAM_address[12]~19_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~25\ : std_logic;
SIGNAL \VGA_unit|Add0~26_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~36\ : std_logic;
SIGNAL \VGA_unit|Add1~39\ : std_logic;
SIGNAL \VGA_unit|Add1~41_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~43_combout\ : std_logic;
SIGNAL \SRAM_address[15]~24_combout\ : std_logic;
SIGNAL \SRAM_address[15]~25_combout\ : std_logic;
SIGNAL \unit2|WideOr6~0_combout\ : std_logic;
SIGNAL \unit2|WideOr5~0_combout\ : std_logic;
SIGNAL \unit2|WideOr4~0_combout\ : std_logic;
SIGNAL \unit2|WideOr3~0_combout\ : std_logic;
SIGNAL \unit2|WideOr2~0_combout\ : std_logic;
SIGNAL \unit2|WideOr1~0_combout\ : std_logic;
SIGNAL \unit2|WideOr0~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector202~2_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~42\ : std_logic;
SIGNAL \VGA_unit|Add1~44_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~27\ : std_logic;
SIGNAL \VGA_unit|Add0~28_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~46_combout\ : std_logic;
SIGNAL \SRAM_address[16]~26_combout\ : std_logic;
SIGNAL \M1_unit|V_address[11]~42\ : std_logic;
SIGNAL \M1_unit|V_address[12]~44\ : std_logic;
SIGNAL \M1_unit|V_address[13]~45_combout\ : std_logic;
SIGNAL \M1_unit|V_address[13]~46\ : std_logic;
SIGNAL \M1_unit|V_address[14]~48\ : std_logic;
SIGNAL \M1_unit|V_address[15]~50\ : std_logic;
SIGNAL \M1_unit|V_address[16]~51_combout\ : std_logic;
SIGNAL \M1_unit|V_address[16]~52\ : std_logic;
SIGNAL \M1_unit|V_address[17]~53_combout\ : std_logic;
SIGNAL \M1_unit|U_address[13]~47\ : std_logic;
SIGNAL \M1_unit|U_address[14]~49\ : std_logic;
SIGNAL \M1_unit|U_address[15]~51\ : std_logic;
SIGNAL \M1_unit|U_address[16]~52_combout\ : std_logic;
SIGNAL \M1_unit|U_address[16]~53\ : std_logic;
SIGNAL \M1_unit|U_address[17]~54_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[11]~42\ : std_logic;
SIGNAL \M1_unit|RGB_address[12]~44\ : std_logic;
SIGNAL \M1_unit|RGB_address[13]~45_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[13]~46\ : std_logic;
SIGNAL \M1_unit|RGB_address[14]~48\ : std_logic;
SIGNAL \M1_unit|RGB_address[15]~50\ : std_logic;
SIGNAL \M1_unit|RGB_address[16]~51_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[16]~52\ : std_logic;
SIGNAL \M1_unit|RGB_address[17]~53_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[13]~47\ : std_logic;
SIGNAL \M1_unit|Y_address[14]~49\ : std_logic;
SIGNAL \M1_unit|Y_address[15]~51\ : std_logic;
SIGNAL \M1_unit|Y_address[16]~52_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[16]~53\ : std_logic;
SIGNAL \M1_unit|Y_address[17]~54_combout\ : std_logic;
SIGNAL \M1_unit|Selector201~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector201~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector201~2_combout\ : std_logic;
SIGNAL \SRAM_address[17]~28_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~45\ : std_logic;
SIGNAL \VGA_unit|Add1~47_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~29\ : std_logic;
SIGNAL \VGA_unit|Add0~30_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~49_combout\ : std_logic;
SIGNAL \SRAM_address[17]~29_combout\ : std_logic;
SIGNAL \unit3|Decoder0~12_combout\ : std_logic;
SIGNAL \SRAM_address[16]~27_combout\ : std_logic;
SIGNAL \unit3|Decoder0~13_combout\ : std_logic;
SIGNAL \unit3|Decoder0~14_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_read_data[1]~feeder_combout\ : std_logic;
SIGNAL \unit4|WideOr6~0_combout\ : std_logic;
SIGNAL \unit4|WideOr5~0_combout\ : std_logic;
SIGNAL \unit4|WideOr4~0_combout\ : std_logic;
SIGNAL \unit4|WideOr3~0_combout\ : std_logic;
SIGNAL \unit4|WideOr2~0_combout\ : std_logic;
SIGNAL \unit4|WideOr1~0_combout\ : std_logic;
SIGNAL \unit4|WideOr0~0_combout\ : std_logic;
SIGNAL \unit5|WideOr6~0_combout\ : std_logic;
SIGNAL \unit5|WideOr5~0_combout\ : std_logic;
SIGNAL \unit5|WideOr4~0_combout\ : std_logic;
SIGNAL \unit5|WideOr3~0_combout\ : std_logic;
SIGNAL \unit5|WideOr2~0_combout\ : std_logic;
SIGNAL \unit5|WideOr1~0_combout\ : std_logic;
SIGNAL \unit5|WideOr0~0_combout\ : std_logic;
SIGNAL \unit6|WideOr6~0_combout\ : std_logic;
SIGNAL \unit6|WideOr5~0_combout\ : std_logic;
SIGNAL \unit6|WideOr4~0_combout\ : std_logic;
SIGNAL \unit6|WideOr3~0_combout\ : std_logic;
SIGNAL \unit6|WideOr2~0_combout\ : std_logic;
SIGNAL \unit6|WideOr1~0_combout\ : std_logic;
SIGNAL \unit6|WideOr0~0_combout\ : std_logic;
SIGNAL \unit7|WideOr6~0_combout\ : std_logic;
SIGNAL \unit7|WideOr5~0_combout\ : std_logic;
SIGNAL \unit7|WideOr4~0_combout\ : std_logic;
SIGNAL \unit7|WideOr3~0_combout\ : std_logic;
SIGNAL \unit7|WideOr2~0_combout\ : std_logic;
SIGNAL \unit7|WideOr1~0_combout\ : std_logic;
SIGNAL \unit7|WideOr0~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[0]~4_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[3]~7_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[0]~5\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[1]~8_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[1]~9\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[2]~10_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[2]~11\ : std_logic;
SIGNAL \UART_unit|UART_RX|Frame_error[3]~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[6]~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_BLANK~combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan7~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~1_combout\ : std_logic;
SIGNAL \VGA_unit|always0~9_combout\ : std_logic;
SIGNAL \VGA_unit|always0~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~2_combout\ : std_logic;
SIGNAL \VGA_unit|always0~12_combout\ : std_logic;
SIGNAL \VGA_unit|always0~13_combout\ : std_logic;
SIGNAL \VGA_unit|always0~5_combout\ : std_logic;
SIGNAL \VGA_unit|always0~4_combout\ : std_logic;
SIGNAL \VGA_unit|always0~6_combout\ : std_logic;
SIGNAL \VGA_unit|always0~7_combout\ : std_logic;
SIGNAL \VGA_unit|always0~15_combout\ : std_logic;
SIGNAL \VGA_unit|always0~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~17_regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~23_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][0]~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][0]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red[5]~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][1]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][2]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~9_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][3]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~11_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][12]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][8]~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][12]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][4]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~13_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][5]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~15_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][6]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][14]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~17_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~9_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][15]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][7]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~19_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][8]~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][8]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][0]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][9]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][1]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][10]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][2]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~9_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][13]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~11_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][14]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][6]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~13_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][15]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][7]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][7]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~15_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][0]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][8]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][8]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][1]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][9]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][2]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][10]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][10]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][11]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][3]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][12]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][12]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][4]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~9_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][5]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][13]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][13]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~11_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][14]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][6]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~13_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][15]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][7]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~15_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~7_combout\ : std_logic;
SIGNAL \M1_unit|Selector218~2_combout\ : std_logic;
SIGNAL \SRAM_address[0]~30_combout\ : std_logic;
SIGNAL \SRAM_address[0]~31_combout\ : std_logic;
SIGNAL \M1_unit|V_address[1]~20_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[1]~21_combout\ : std_logic;
SIGNAL \M1_unit|Selector217~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector217~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector217~2_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~2_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~52_combout\ : std_logic;
SIGNAL \SRAM_address[1]~32_combout\ : std_logic;
SIGNAL \SRAM_address[1]~33_combout\ : std_logic;
SIGNAL \M1_unit|Selector216~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector216~2_combout\ : std_logic;
SIGNAL \SRAM_address[2]~34_combout\ : std_logic;
SIGNAL \SRAM_address[2]~35_combout\ : std_logic;
SIGNAL \SRAM_address[3]~37_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[5]~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[7]~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[8]~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[11]~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_ADDRESS_O[17]~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \SRAM_unit|SRAM_LB_N_O~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_LB_N_O~regout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_CE_N_O~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_CE_N_O~regout\ : std_logic;
SIGNAL \M1_unit|Y_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \M1_unit|V_prime_buf\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|U_prime_buf\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|SRAM_write_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \M1_unit|Row_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \M1_unit|RGB_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Common_Y_Value\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|B_register\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PB_unit|push_button_status\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PB_unit|clock_1kHz_div_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \VGA_unit|VGA_red\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_blue\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|oVGA_R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|oVGA_B\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|H_Cont\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UART_unit|SRAM_write_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UART_unit|UART_RX|data_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \UART_unit|UART_RX|clock_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UART_unit|UART_RX|Frame_error\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SRAM_unit|SRAM_write_data_buf\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SRAM_unit|SRAM_ADDRESS_O\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Mult0|auto_generated|w247w\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \M1_unit|Mult1|auto_generated|w247w\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \M1_unit|Mult2|auto_generated|w253w\ : std_logic_vector(50 DOWNTO 0);
SIGNAL top_state : std_logic_vector(2 DOWNTO 0);
SIGNAL UART_timer : std_logic_vector(25 DOWNTO 0);
SIGNAL \M1_unit|Y_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|V_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \M1_unit|V_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|U_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \M1_unit|U_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|R_register\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|G_register\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|Column_counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PB_unit|push_button_status_buf\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA_unit|VGA_green\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|oVGA_G\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|V_Cont\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UART_unit|new_line_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \UART_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \UART_unit|UART_RX|data_buffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_unit|UART_RX|RX_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SRAM_unit|SRAM_read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SWITCH_I~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \PUSH_BUTTON_I~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|ALT_INV__clk0~clkctrl_outclk\ : std_logic;
SIGNAL \SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\ : std_logic;
SIGNAL \SRAM_unit|ALT_INV_SRAM_WE_N_O~regout\ : std_logic;
SIGNAL \ALT_INV_VGA_enable~regout\ : std_logic;
SIGNAL \ALT_INV_SRAM_we_n~0_combout\ : std_logic;
SIGNAL \unit7|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit6|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit5|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit4|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_SRAM_address[17]~29_combout\ : std_logic;
SIGNAL \unit2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit0|ALT_INV_WideOr0~0_combout\ : std_logic;

BEGIN

ww_CLOCK_50_I <= CLOCK_50_I;
ww_PUSH_BUTTON_I <= PUSH_BUTTON_I;
ww_SWITCH_I <= SWITCH_I;
SEVEN_SEGMENT_N_O <= ww_SEVEN_SEGMENT_N_O;
LED_GREEN_O <= ww_LED_GREEN_O;
VGA_CLOCK_O <= ww_VGA_CLOCK_O;
VGA_HSYNC_O <= ww_VGA_HSYNC_O;
VGA_VSYNC_O <= ww_VGA_VSYNC_O;
VGA_BLANK_O <= ww_VGA_BLANK_O;
VGA_SYNC_O <= ww_VGA_SYNC_O;
VGA_RED_O <= ww_VGA_RED_O;
VGA_GREEN_O <= ww_VGA_GREEN_O;
VGA_BLUE_O <= ww_VGA_BLUE_O;
SRAM_ADDRESS_O <= ww_SRAM_ADDRESS_O;
SRAM_UB_N_O <= ww_SRAM_UB_N_O;
SRAM_LB_N_O <= ww_SRAM_LB_N_O;
SRAM_WE_N_O <= ww_SRAM_WE_N_O;
SRAM_CE_N_O <= ww_SRAM_CE_N_O;
SRAM_OE_N_O <= ww_SRAM_OE_N_O;
ww_UART_RX_I <= UART_RX_I;
UART_TX_O <= ww_UART_TX_O;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_INCLK_bus\ <= (gnd & \CLOCK_50_I~combout\);

\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0\ <= \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\(0);
\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1\ <= \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\(1);
\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2\ <= \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\(2);

\M1_unit|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT34\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT33\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT32\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT28\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT24\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT20\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT16\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT12\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT8\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT4\ & 
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \M1_unit|Mult1|auto_generated|mac_mult1~dataout\ & \M1_unit|Mult1|auto_generated|mac_mult1~0\);

\M1_unit|Mult1|auto_generated|mac_out2~0\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|Mult1|auto_generated|w247w\(0) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|Mult1|auto_generated|w247w\(1) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|Mult1|auto_generated|w247w\(2) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|Mult1|auto_generated|w247w\(3) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|Mult1|auto_generated|w247w\(4) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|Mult1|auto_generated|w247w\(5) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|Mult1|auto_generated|w247w\(6) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|Mult1|auto_generated|w247w\(7) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|Mult1|auto_generated|w247w\(8) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|Mult1|auto_generated|w247w\(9) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|Mult1|auto_generated|w247w\(10) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|Mult1|auto_generated|w247w\(11) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|Mult1|auto_generated|w247w\(12) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|Mult1|auto_generated|w247w\(13) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|Mult1|auto_generated|w247w\(14) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|Mult1|auto_generated|w247w\(15) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|Mult1|auto_generated|w247w\(16) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\M1_unit|Mult1|auto_generated|w247w\(17) <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34\ <= \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\M1_unit|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT32\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \M1_unit|Mult0|auto_generated|mac_mult1~dataout\ & \M1_unit|Mult0|auto_generated|mac_mult1~0\);

\M1_unit|Mult0|auto_generated|mac_out2~0\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|Mult0|auto_generated|w247w\(0) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|Mult0|auto_generated|w247w\(1) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|Mult0|auto_generated|w247w\(2) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|Mult0|auto_generated|w247w\(3) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|Mult0|auto_generated|w247w\(4) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|Mult0|auto_generated|w247w\(5) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|Mult0|auto_generated|w247w\(6) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|Mult0|auto_generated|w247w\(7) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|Mult0|auto_generated|w247w\(8) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|Mult0|auto_generated|w247w\(9) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|Mult0|auto_generated|w247w\(10) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|Mult0|auto_generated|w247w\(11) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|Mult0|auto_generated|w247w\(12) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|Mult0|auto_generated|w247w\(13) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|Mult0|auto_generated|w247w\(14) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|Mult0|auto_generated|w247w\(15) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|Mult0|auto_generated|w247w\(16) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\M1_unit|Mult0|auto_generated|w247w\(17) <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\M1_unit|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT30\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT29\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT28\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT27\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT25\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT24\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT21\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT20\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT17\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT16\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT13\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT12\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT9\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT8\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT5\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT4\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT1\ & \M1_unit|Mult1|auto_generated|mac_mult3~dataout\ & \M1_unit|Mult1|auto_generated|mac_mult3~4\ & 
\M1_unit|Mult1|auto_generated|mac_mult3~3\ & \M1_unit|Mult1|auto_generated|mac_mult3~2\ & \M1_unit|Mult1|auto_generated|mac_mult3~1\ & \M1_unit|Mult1|auto_generated|mac_mult3~0\);

\M1_unit|Mult1|auto_generated|mac_out4~0\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\M1_unit|Mult1|auto_generated|mac_out4~1\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\M1_unit|Mult1|auto_generated|mac_out4~2\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\M1_unit|Mult1|auto_generated|mac_out4~3\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\M1_unit|Mult1|auto_generated|mac_out4~4\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\M1_unit|Mult1|auto_generated|mac_out4~dataout\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT30\ <= \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\M1_unit|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT29\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT28\ & 
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT25\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT24\ & 
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT20\ & 
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT16\ & 
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT12\ & 
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT8\ & 
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT4\ & 
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \M1_unit|Mult0|auto_generated|mac_mult3~dataout\ & \M1_unit|Mult0|auto_generated|mac_mult3~4\ & 
\M1_unit|Mult0|auto_generated|mac_mult3~3\ & \M1_unit|Mult0|auto_generated|mac_mult3~2\ & \M1_unit|Mult0|auto_generated|mac_mult3~1\ & \M1_unit|Mult0|auto_generated|mac_mult3~0\);

\M1_unit|Mult0|auto_generated|mac_out4~0\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\M1_unit|Mult0|auto_generated|mac_out4~1\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\M1_unit|Mult0|auto_generated|mac_out4~2\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\M1_unit|Mult0|auto_generated|mac_out4~3\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\M1_unit|Mult0|auto_generated|mac_out4~4\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\M1_unit|Mult0|auto_generated|mac_out4~dataout\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT35\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT34\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT33\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT32\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT31\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT30\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT29\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT28\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT27\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT26\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT25\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT24\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT23\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT22\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT21\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT20\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT19\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT17\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT16\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\M1_unit|Mult2|auto_generated|mac_mult1~dataout\);

\M1_unit|Mult2|auto_generated|w253w\(0) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|w253w\(1) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|w253w\(2) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|w253w\(3) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|w253w\(4) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|w253w\(5) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|w253w\(6) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|w253w\(7) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|w253w\(8) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|w253w\(9) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|w253w\(10) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|w253w\(11) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|w253w\(12) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|w253w\(13) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|w253w\(14) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|w253w\(15) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|w253w\(16) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|w253w\(17) <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT33\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT34\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT35\ <= \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_out4_DATAA_bus\ <= (\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT31\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT30\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT29\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT28\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT27\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT26\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT25\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT24\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT23\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT22\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT21\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT20\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT19\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT18\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT17\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT16\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT15\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT14\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT13\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT12\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT11\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT10\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT9\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT8\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT7\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT6\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT5\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT4\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT3\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT2\ & \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT1\ & 
\M1_unit|Mult2|auto_generated|mac_mult3~dataout\ & \M1_unit|Mult2|auto_generated|mac_mult3~3\ & \M1_unit|Mult2|auto_generated|mac_mult3~2\ & \M1_unit|Mult2|auto_generated|mac_mult3~1\ & \M1_unit|Mult2|auto_generated|mac_mult3~0\);

\M1_unit|Mult2|auto_generated|mac_out4~0\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|mac_out4~1\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|mac_out4~2\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|mac_out4~3\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|mac_out4~dataout\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT21\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT22\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT23\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT24\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT25\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT26\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT27\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT28\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT29\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT30\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT31\ <= \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\(35);

\M1_unit|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\M1_unit|Selector420~0_combout\ & \M1_unit|Selector421~0_combout\ & \M1_unit|Selector422~0_combout\ & \M1_unit|Selector423~0_combout\ & \M1_unit|Selector424~0_combout\ & 
\M1_unit|Selector425~0_combout\ & \M1_unit|Selector426~0_combout\ & \M1_unit|Selector427~0_combout\ & \M1_unit|Selector428~0_combout\ & \M1_unit|Selector429~2_combout\ & \M1_unit|Selector430~3_combout\ & \M1_unit|Selector431~3_combout\ & 
\M1_unit|Selector432~3_combout\ & \M1_unit|Selector433~3_combout\ & \M1_unit|Selector434~3_combout\ & \M1_unit|Selector435~4_combout\ & \M1_unit|Selector436~3_combout\ & \M1_unit|Selector437~3_combout\);

\M1_unit|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr36~combout\ & \M1_unit|WideOr35~2_combout\ & gnd & \M1_unit|WideOr36~combout\ & \M1_unit|WideOr34~1_combout\ & gnd & gnd & gnd & 
\M1_unit|WideOr34~1_combout\ & gnd & \M1_unit|WideOr42~2_combout\ & \M1_unit|WideOr37~combout\ & gnd & \M1_unit|WideOr36~0_combout\ & \M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr36~combout\ & gnd);

\M1_unit|Mult1|auto_generated|mac_mult1~0\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|Mult1|auto_generated|mac_mult1~dataout\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT34\ <= \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M1_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\M1_unit|Selector388~2_combout\ & \M1_unit|Selector389~2_combout\ & \M1_unit|Selector390~2_combout\ & \M1_unit|Selector391~2_combout\ & \M1_unit|Selector392~2_combout\ & 
\M1_unit|Selector393~2_combout\ & \M1_unit|Selector394~2_combout\ & \M1_unit|Selector395~2_combout\ & \M1_unit|Selector396~2_combout\ & \M1_unit|Selector397~5_combout\ & \M1_unit|Selector398~5_combout\ & \M1_unit|Selector399~5_combout\ & 
\M1_unit|Selector400~5_combout\ & \M1_unit|Selector401~4_combout\ & \M1_unit|Selector402~4_combout\ & \M1_unit|Selector403~4_combout\ & \M1_unit|Selector404~4_combout\ & \M1_unit|Selector405~4_combout\);

\M1_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\M1_unit|WideOr34~1_combout\ & gnd & \M1_unit|WideOr35~2_combout\ & \M1_unit|WideOr36~combout\ & gnd & \M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr35~2_combout\ & gnd & \M1_unit|WideOr34~1_combout\
& \M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr34~1_combout\ & \M1_unit|WideNor0~2_combout\ & \M1_unit|WideOr36~combout\ & \M1_unit|WideOr37~combout\ & gnd & \M1_unit|WideOr36~0_combout\ & gnd);

\M1_unit|Mult0|auto_generated|mac_mult1~0\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|Mult0|auto_generated|mac_mult1~dataout\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M1_unit|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr36~combout\ & \M1_unit|WideOr35~2_combout\ & gnd & \M1_unit|WideOr36~combout\ & \M1_unit|WideOr34~1_combout\ & gnd & gnd & gnd & 
\M1_unit|WideOr34~1_combout\ & gnd & \M1_unit|WideOr42~2_combout\ & \M1_unit|WideOr37~combout\ & gnd & \M1_unit|WideOr36~0_combout\ & \M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr36~combout\ & gnd);

\M1_unit|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\M1_unit|Selector406~0_combout\ & \M1_unit|Selector407~0_combout\ & \M1_unit|Selector408~0_combout\ & \M1_unit|Selector409~0_combout\ & \M1_unit|Selector410~0_combout\ & 
\M1_unit|Selector411~0_combout\ & \M1_unit|Selector412~0_combout\ & \M1_unit|Selector413~0_combout\ & \M1_unit|Selector414~0_combout\ & \M1_unit|Selector415~0_combout\ & \M1_unit|Selector416~0_combout\ & \M1_unit|Selector417~0_combout\ & 
\M1_unit|Selector418~0_combout\ & \M1_unit|Selector419~0_combout\ & gnd & gnd & gnd & gnd);

\M1_unit|Mult1|auto_generated|mac_mult3~0\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M1_unit|Mult1|auto_generated|mac_mult3~1\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M1_unit|Mult1|auto_generated|mac_mult3~2\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M1_unit|Mult1|auto_generated|mac_mult3~3\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M1_unit|Mult1|auto_generated|mac_mult3~4\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M1_unit|Mult1|auto_generated|mac_mult3~dataout\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT30\ <= \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M1_unit|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\M1_unit|WideOr34~1_combout\ & gnd & \M1_unit|WideOr35~2_combout\ & \M1_unit|WideOr36~combout\ & gnd & \M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr35~2_combout\ & gnd & \M1_unit|WideOr34~1_combout\
& \M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr34~1_combout\ & \M1_unit|WideOr34~1_combout\ & \M1_unit|WideNor0~2_combout\ & \M1_unit|WideOr36~combout\ & \M1_unit|WideOr37~combout\ & gnd & \M1_unit|WideOr36~0_combout\ & gnd);

\M1_unit|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\M1_unit|Selector374~2_combout\ & \M1_unit|Selector375~2_combout\ & \M1_unit|Selector376~2_combout\ & \M1_unit|Selector377~2_combout\ & \M1_unit|Selector378~2_combout\ & 
\M1_unit|Selector379~2_combout\ & \M1_unit|Selector380~2_combout\ & \M1_unit|Selector381~2_combout\ & \M1_unit|Selector382~2_combout\ & \M1_unit|Selector383~2_combout\ & \M1_unit|Selector384~2_combout\ & \M1_unit|Selector385~2_combout\ & 
\M1_unit|Selector386~2_combout\ & \M1_unit|Selector387~2_combout\ & gnd & gnd & gnd & gnd);

\M1_unit|Mult0|auto_generated|mac_mult3~0\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M1_unit|Mult0|auto_generated|mac_mult3~1\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M1_unit|Mult0|auto_generated|mac_mult3~2\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M1_unit|Mult0|auto_generated|mac_mult3~3\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M1_unit|Mult0|auto_generated|mac_mult3~4\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M1_unit|Mult0|auto_generated|mac_mult3~dataout\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\M1_unit|WideOr35~2_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & \M1_unit|WideOr35~2_combout\ & gnd & gnd & \M1_unit|WideOr42~2_combout\ & gnd & gnd & \M1_unit|WideOr42~2_combout\ & 
\M1_unit|WideOr42~2_combout\ & \M1_unit|WideOr36~0_combout\ & \M1_unit|WideOr42~2_combout\ & \M1_unit|WideOr42~2_combout\);

\M1_unit|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\M1_unit|Selector452~1_combout\ & \M1_unit|Selector453~1_combout\ & \M1_unit|Selector454~1_combout\ & \M1_unit|Selector455~1_combout\ & \M1_unit|Selector456~1_combout\ & 
\M1_unit|Selector457~1_combout\ & \M1_unit|Selector458~1_combout\ & \M1_unit|Selector459~1_combout\ & \M1_unit|Selector460~2_combout\ & \M1_unit|Selector461~3_combout\ & \M1_unit|Selector462~2_combout\ & \M1_unit|Selector463~2_combout\ & 
\M1_unit|Selector464~2_combout\ & \M1_unit|Selector465~2_combout\ & \M1_unit|Selector466~2_combout\ & \M1_unit|Selector467~2_combout\ & \M1_unit|Selector468~2_combout\ & \M1_unit|Selector469~2_combout\);

\M1_unit|Mult2|auto_generated|mac_mult1~dataout\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT23\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT24\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT25\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT26\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT27\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT28\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT29\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT30\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT31\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT32\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT33\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT34\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT35\ <= \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M1_unit|Mult2|auto_generated|mac_mult3_DATAA_bus\ <= (\M1_unit|WideOr35~2_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & \M1_unit|WideOr35~2_combout\ & gnd & gnd & \M1_unit|WideOr42~2_combout\ & gnd & gnd & \M1_unit|WideOr42~2_combout\ & 
\M1_unit|WideOr42~2_combout\ & \M1_unit|WideOr36~0_combout\ & \M1_unit|WideOr42~2_combout\ & \M1_unit|WideOr42~2_combout\);

\M1_unit|Mult2|auto_generated|mac_mult3_DATAB_bus\ <= (\M1_unit|Selector438~2_combout\ & \M1_unit|Selector439~2_combout\ & \M1_unit|Selector440~2_combout\ & \M1_unit|Selector441~2_combout\ & \M1_unit|Selector442~2_combout\ & 
\M1_unit|Selector443~1_combout\ & \M1_unit|Selector444~1_combout\ & \M1_unit|Selector445~1_combout\ & \M1_unit|Selector446~1_combout\ & \M1_unit|Selector447~1_combout\ & \M1_unit|Selector448~1_combout\ & \M1_unit|Selector449~1_combout\ & 
\M1_unit|Selector450~1_combout\ & \M1_unit|Selector451~1_combout\ & gnd & gnd & gnd & gnd);

\M1_unit|Mult2|auto_generated|mac_mult3~0\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M1_unit|Mult2|auto_generated|mac_mult3~1\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M1_unit|Mult2|auto_generated|mac_mult3~2\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M1_unit|Mult2|auto_generated|mac_mult3~3\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M1_unit|Mult2|auto_generated|mac_mult3~dataout\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT1\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT2\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT3\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT4\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT5\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT6\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT7\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT8\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT9\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT10\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT11\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT12\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT13\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT14\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT15\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT16\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT17\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT18\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT19\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT20\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT21\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT22\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT23\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT24\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT25\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT26\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT27\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT28\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT29\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT30\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT31\ <= \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(35);

\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0\);

\resetn~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \resetn~combout\);

\CLOCK_50_I~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50_I~combout\);
\SRAM_unit|Clock_100_PLL_inst|altpll_component|ALT_INV__clk0~clkctrl_outclk\ <= NOT \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk\;
\SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\ <= NOT \SRAM_unit|SRAM_CE_N_O~regout\;
\SRAM_unit|ALT_INV_SRAM_WE_N_O~regout\ <= NOT \SRAM_unit|SRAM_WE_N_O~regout\;
\ALT_INV_VGA_enable~regout\ <= NOT \VGA_enable~regout\;
\ALT_INV_SRAM_we_n~0_combout\ <= NOT \SRAM_we_n~0_combout\;
\unit7|ALT_INV_WideOr0~0_combout\ <= NOT \unit7|WideOr0~0_combout\;
\unit6|ALT_INV_WideOr0~0_combout\ <= NOT \unit6|WideOr0~0_combout\;
\unit5|ALT_INV_WideOr0~0_combout\ <= NOT \unit5|WideOr0~0_combout\;
\unit4|ALT_INV_WideOr0~0_combout\ <= NOT \unit4|WideOr0~0_combout\;
\ALT_INV_SRAM_address[17]~29_combout\ <= NOT \SRAM_address[17]~29_combout\;
\unit2|ALT_INV_WideOr0~0_combout\ <= NOT \unit2|WideOr0~0_combout\;
\unit1|ALT_INV_WideOr0~0_combout\ <= NOT \unit1|WideOr0~0_combout\;
\unit0|ALT_INV_WideOr0~0_combout\ <= NOT \unit0|WideOr0~0_combout\;

-- Location: LCCOMB_X27_Y26_N10
\VGA_unit|VGA_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~6_combout\ = (\VGA_unit|VGA_unit|V_Cont\(3) & (\VGA_unit|VGA_unit|Add1~5\ & VCC)) # (!\VGA_unit|VGA_unit|V_Cont\(3) & (!\VGA_unit|VGA_unit|Add1~5\))
-- \VGA_unit|VGA_unit|Add1~7\ = CARRY((!\VGA_unit|VGA_unit|V_Cont\(3) & !\VGA_unit|VGA_unit|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(3),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~5\,
	combout => \VGA_unit|VGA_unit|Add1~6_combout\,
	cout => \VGA_unit|VGA_unit|Add1~7\);

-- Location: LCFF_X43_Y10_N11
\UART_timer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[2]~30_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(2));

-- Location: LCFF_X43_Y10_N17
\UART_timer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[5]~36_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(5));

-- Location: LCFF_X43_Y10_N21
\UART_timer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[7]~40_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(7));

-- Location: LCFF_X43_Y9_N11
\UART_timer[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[18]~62_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(18));

-- Location: LCFF_X43_Y9_N17
\UART_timer[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[21]~68_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(21));

-- Location: LCFF_X43_Y9_N21
\UART_timer[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[23]~72_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(23));

-- Location: LCCOMB_X41_Y8_N18
\UART_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~4_combout\ = (\UART_unit|SRAM_address\(2) & (\UART_unit|Add1~3\ $ (GND))) # (!\UART_unit|SRAM_address\(2) & (!\UART_unit|Add1~3\ & VCC))
-- \UART_unit|Add1~5\ = CARRY((\UART_unit|SRAM_address\(2) & !\UART_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(2),
	datad => VCC,
	cin => \UART_unit|Add1~3\,
	combout => \UART_unit|Add1~4_combout\,
	cout => \UART_unit|Add1~5\);

-- Location: LCFF_X42_Y12_N25
\M1_unit|U_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[5]~30_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(5));

-- Location: LCFF_X40_Y12_N25
\M1_unit|RGB_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[5]~29_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(5));

-- Location: LCFF_X43_Y12_N25
\M1_unit|Y_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[5]~30_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(5));

-- Location: LCFF_X41_Y12_N25
\M1_unit|V_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[5]~29_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(5));

-- Location: LCCOMB_X38_Y9_N16
\VGA_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~16_combout\ = (\VGA_unit|SRAM_address\(10) & ((GND) # (!\VGA_unit|Add0~15\))) # (!\VGA_unit|SRAM_address\(10) & (\VGA_unit|Add0~15\ $ (GND)))
-- \VGA_unit|Add0~17\ = CARRY((\VGA_unit|SRAM_address\(10)) # (!\VGA_unit|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(10),
	datad => VCC,
	cin => \VGA_unit|Add0~15\,
	combout => \VGA_unit|Add0~16_combout\,
	cout => \VGA_unit|Add0~17\);

-- Location: LCCOMB_X37_Y9_N2
\VGA_unit|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~26_combout\ = (\VGA_unit|SRAM_address\(10) & (\VGA_unit|Add1~24\ $ (GND))) # (!\VGA_unit|SRAM_address\(10) & (!\VGA_unit|Add1~24\ & VCC))
-- \VGA_unit|Add1~27\ = CARRY((\VGA_unit|SRAM_address\(10) & !\VGA_unit|Add1~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(10),
	datad => VCC,
	cin => \VGA_unit|Add1~24\,
	combout => \VGA_unit|Add1~26_combout\,
	cout => \VGA_unit|Add1~27\);

-- Location: LCFF_X40_Y11_N7
\M1_unit|RGB_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[12]~43_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(12));

-- Location: LCFF_X42_Y11_N7
\M1_unit|U_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[12]~44_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(12));

-- Location: LCFF_X43_Y11_N7
\M1_unit|Y_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[12]~44_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(12));

-- Location: LCFF_X41_Y11_N7
\M1_unit|V_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[12]~43_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(12));

-- Location: LCCOMB_X41_Y7_N6
\UART_unit|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~32_combout\ = (\UART_unit|SRAM_address\(12) & (\UART_unit|Add1~30\ $ (GND))) # (!\UART_unit|SRAM_address\(12) & (!\UART_unit|Add1~30\ & VCC))
-- \UART_unit|Add1~33\ = CARRY((\UART_unit|SRAM_address\(12) & !\UART_unit|Add1~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(12),
	datad => VCC,
	cin => \UART_unit|Add1~30\,
	combout => \UART_unit|Add1~32_combout\,
	cout => \UART_unit|Add1~33\);

-- Location: LCCOMB_X37_Y9_N6
\VGA_unit|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~32_combout\ = (\VGA_unit|SRAM_address\(12) & (\VGA_unit|Add1~30\ $ (GND))) # (!\VGA_unit|SRAM_address\(12) & (!\VGA_unit|Add1~30\ & VCC))
-- \VGA_unit|Add1~33\ = CARRY((\VGA_unit|SRAM_address\(12) & !\VGA_unit|Add1~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(12),
	datad => VCC,
	cin => \VGA_unit|Add1~30\,
	combout => \VGA_unit|Add1~32_combout\,
	cout => \VGA_unit|Add1~33\);

-- Location: LCFF_X40_Y11_N11
\M1_unit|RGB_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[14]~47_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(14));

-- Location: LCFF_X42_Y11_N11
\M1_unit|U_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[14]~48_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(14));

-- Location: LCFF_X43_Y11_N11
\M1_unit|Y_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[14]~48_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(14));

-- Location: LCFF_X41_Y11_N11
\M1_unit|V_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[14]~47_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(14));

-- Location: LCCOMB_X41_Y7_N10
\UART_unit|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~38_combout\ = (\UART_unit|SRAM_address\(14) & (\UART_unit|Add1~36\ $ (GND))) # (!\UART_unit|SRAM_address\(14) & (!\UART_unit|Add1~36\ & VCC))
-- \UART_unit|Add1~39\ = CARRY((\UART_unit|SRAM_address\(14) & !\UART_unit|Add1~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(14),
	datad => VCC,
	cin => \UART_unit|Add1~36\,
	combout => \UART_unit|Add1~38_combout\,
	cout => \UART_unit|Add1~39\);

-- Location: LCCOMB_X37_Y9_N10
\VGA_unit|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~38_combout\ = (\VGA_unit|SRAM_address\(14) & (\VGA_unit|Add1~36\ $ (GND))) # (!\VGA_unit|SRAM_address\(14) & (!\VGA_unit|Add1~36\ & VCC))
-- \VGA_unit|Add1~39\ = CARRY((\VGA_unit|SRAM_address\(14) & !\VGA_unit|Add1~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(14),
	datad => VCC,
	cin => \VGA_unit|Add1~36\,
	combout => \VGA_unit|Add1~38_combout\,
	cout => \VGA_unit|Add1~39\);

-- Location: LCFF_X42_Y11_N13
\M1_unit|U_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[15]~50_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(15));

-- Location: LCFF_X40_Y11_N13
\M1_unit|RGB_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[15]~49_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(15));

-- Location: LCFF_X43_Y11_N13
\M1_unit|Y_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[15]~50_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(15));

-- Location: LCFF_X41_Y11_N13
\M1_unit|V_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[15]~49_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(15));

-- Location: LCCOMB_X41_Y7_N12
\UART_unit|Add1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~41_combout\ = (\UART_unit|SRAM_address\(15) & (!\UART_unit|Add1~39\)) # (!\UART_unit|SRAM_address\(15) & ((\UART_unit|Add1~39\) # (GND)))
-- \UART_unit|Add1~42\ = CARRY((!\UART_unit|Add1~39\) # (!\UART_unit|SRAM_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(15),
	datad => VCC,
	cin => \UART_unit|Add1~39\,
	combout => \UART_unit|Add1~41_combout\,
	cout => \UART_unit|Add1~42\);

-- Location: LCCOMB_X41_Y7_N14
\UART_unit|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~44_combout\ = (\UART_unit|SRAM_address\(16) & (\UART_unit|Add1~42\ $ (GND))) # (!\UART_unit|SRAM_address\(16) & (!\UART_unit|Add1~42\ & VCC))
-- \UART_unit|Add1~45\ = CARRY((\UART_unit|SRAM_address\(16) & !\UART_unit|Add1~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(16),
	datad => VCC,
	cin => \UART_unit|Add1~42\,
	combout => \UART_unit|Add1~44_combout\,
	cout => \UART_unit|Add1~45\);

-- Location: LCCOMB_X41_Y7_N16
\UART_unit|Add1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~47_combout\ = \UART_unit|Add1~45\ $ (\UART_unit|SRAM_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_address\(17),
	cin => \UART_unit|Add1~45\,
	combout => \UART_unit|Add1~47_combout\);

-- Location: LCFF_X43_Y6_N17
\UART_unit|UART_RX|clock_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[4]~21_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(4));

-- Location: LCFF_X43_Y6_N11
\UART_unit|UART_RX|clock_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[1]~15_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(1));

-- Location: LCFF_X43_Y6_N13
\UART_unit|UART_RX|clock_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[2]~17_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(2));

-- Location: LCFF_X40_Y12_N21
\M1_unit|RGB_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[3]~24_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(3));

-- Location: LCFF_X40_Y12_N17
\M1_unit|RGB_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[1]~20_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(1));

-- Location: LCCOMB_X40_Y12_N16
\M1_unit|RGB_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[1]~20_combout\ = (\M1_unit|RGB_address\(1) & (!\M1_unit|RGB_address[0]~19\)) # (!\M1_unit|RGB_address\(1) & ((\M1_unit|RGB_address[0]~19\) # (GND)))
-- \M1_unit|RGB_address[1]~21\ = CARRY((!\M1_unit|RGB_address[0]~19\) # (!\M1_unit|RGB_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(1),
	datad => VCC,
	cin => \M1_unit|RGB_address[0]~19\,
	combout => \M1_unit|RGB_address[1]~20_combout\,
	cout => \M1_unit|RGB_address[1]~21\);

-- Location: LCCOMB_X40_Y12_N20
\M1_unit|RGB_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[3]~24_combout\ = (\M1_unit|RGB_address\(3) & (!\M1_unit|RGB_address[2]~23\)) # (!\M1_unit|RGB_address\(3) & ((\M1_unit|RGB_address[2]~23\) # (GND)))
-- \M1_unit|RGB_address[3]~25\ = CARRY((!\M1_unit|RGB_address[2]~23\) # (!\M1_unit|RGB_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(3),
	datad => VCC,
	cin => \M1_unit|RGB_address[2]~23\,
	combout => \M1_unit|RGB_address[3]~24_combout\,
	cout => \M1_unit|RGB_address[3]~25\);

-- Location: LCFF_X40_Y13_N21
\M1_unit|Column_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Column_counter[3]~13_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_COMMON_9~4_combout\,
	ena => \M1_unit|Column_counter[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Column_counter\(3));

-- Location: LCFF_X42_Y12_N21
\M1_unit|U_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[3]~24_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(3));

-- Location: LCFF_X42_Y12_N17
\M1_unit|U_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[1]~20_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(1));

-- Location: LCCOMB_X42_Y12_N16
\M1_unit|U_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[1]~20_combout\ = (\M1_unit|U_address\(1) & (!\M1_unit|U_address[0]~19\)) # (!\M1_unit|U_address\(1) & ((\M1_unit|U_address[0]~19\) # (GND)))
-- \M1_unit|U_address[1]~21\ = CARRY((!\M1_unit|U_address[0]~19\) # (!\M1_unit|U_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(1),
	datad => VCC,
	cin => \M1_unit|U_address[0]~19\,
	combout => \M1_unit|U_address[1]~20_combout\,
	cout => \M1_unit|U_address[1]~21\);

-- Location: LCCOMB_X42_Y12_N20
\M1_unit|U_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[3]~24_combout\ = (\M1_unit|U_address\(3) & (!\M1_unit|U_address[2]~23\)) # (!\M1_unit|U_address\(3) & ((\M1_unit|U_address[2]~23\) # (GND)))
-- \M1_unit|U_address[3]~25\ = CARRY((!\M1_unit|U_address[2]~23\) # (!\M1_unit|U_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(3),
	datad => VCC,
	cin => \M1_unit|U_address[2]~23\,
	combout => \M1_unit|U_address[3]~24_combout\,
	cout => \M1_unit|U_address[3]~25\);

-- Location: LCFF_X43_Y12_N21
\M1_unit|Y_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[3]~25_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(3));

-- Location: LCCOMB_X43_Y12_N20
\M1_unit|Y_address[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[3]~25_combout\ = (\M1_unit|Y_address\(3) & (!\M1_unit|Y_address[2]~24\)) # (!\M1_unit|Y_address\(3) & ((\M1_unit|Y_address[2]~24\) # (GND)))
-- \M1_unit|Y_address[3]~26\ = CARRY((!\M1_unit|Y_address[2]~24\) # (!\M1_unit|Y_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(3),
	datad => VCC,
	cin => \M1_unit|Y_address[2]~24\,
	combout => \M1_unit|Y_address[3]~25_combout\,
	cout => \M1_unit|Y_address[3]~26\);

-- Location: LCFF_X41_Y12_N21
\M1_unit|V_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[3]~24_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(3));

-- Location: LCCOMB_X41_Y12_N20
\M1_unit|V_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[3]~24_combout\ = (\M1_unit|V_address\(3) & (!\M1_unit|V_address[2]~23\)) # (!\M1_unit|V_address\(3) & ((\M1_unit|V_address[2]~23\) # (GND)))
-- \M1_unit|V_address[3]~25\ = CARRY((!\M1_unit|V_address[2]~23\) # (!\M1_unit|V_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(3),
	datad => VCC,
	cin => \M1_unit|V_address[2]~23\,
	combout => \M1_unit|V_address[3]~24_combout\,
	cout => \M1_unit|V_address[3]~25\);

-- Location: LCCOMB_X41_Y13_N6
\M1_unit|Add14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~4_combout\ = (\M1_unit|Row_counter\(2) & (\M1_unit|Add14~3\ $ (GND))) # (!\M1_unit|Row_counter\(2) & (!\M1_unit|Add14~3\ & VCC))
-- \M1_unit|Add14~5\ = CARRY((\M1_unit|Row_counter\(2) & !\M1_unit|Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Row_counter\(2),
	datad => VCC,
	cin => \M1_unit|Add14~3\,
	combout => \M1_unit|Add14~4_combout\,
	cout => \M1_unit|Add14~5\);

-- Location: LCCOMB_X41_Y13_N10
\M1_unit|Add14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~8_combout\ = (\M1_unit|Row_counter\(4) & (\M1_unit|Add14~7\ $ (GND))) # (!\M1_unit|Row_counter\(4) & (!\M1_unit|Add14~7\ & VCC))
-- \M1_unit|Add14~9\ = CARRY((\M1_unit|Row_counter\(4) & !\M1_unit|Add14~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Row_counter\(4),
	datad => VCC,
	cin => \M1_unit|Add14~7\,
	combout => \M1_unit|Add14~8_combout\,
	cout => \M1_unit|Add14~9\);

-- Location: LCCOMB_X41_Y13_N12
\M1_unit|Add14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~10_combout\ = (\M1_unit|Row_counter\(5) & (!\M1_unit|Add14~9\)) # (!\M1_unit|Row_counter\(5) & ((\M1_unit|Add14~9\) # (GND)))
-- \M1_unit|Add14~11\ = CARRY((!\M1_unit|Add14~9\) # (!\M1_unit|Row_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Row_counter\(5),
	datad => VCC,
	cin => \M1_unit|Add14~9\,
	combout => \M1_unit|Add14~10_combout\,
	cout => \M1_unit|Add14~11\);

-- Location: LCCOMB_X41_Y13_N14
\M1_unit|Add14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~12_combout\ = (\M1_unit|Row_counter\(6) & (\M1_unit|Add14~11\ $ (GND))) # (!\M1_unit|Row_counter\(6) & (!\M1_unit|Add14~11\ & VCC))
-- \M1_unit|Add14~13\ = CARRY((\M1_unit|Row_counter\(6) & !\M1_unit|Add14~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Row_counter\(6),
	datad => VCC,
	cin => \M1_unit|Add14~11\,
	combout => \M1_unit|Add14~12_combout\,
	cout => \M1_unit|Add14~13\);

-- Location: LCCOMB_X43_Y10_N10
\UART_timer[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[2]~30_combout\ = (UART_timer(2) & (\UART_timer[1]~29\ $ (GND))) # (!UART_timer(2) & (!\UART_timer[1]~29\ & VCC))
-- \UART_timer[2]~31\ = CARRY((UART_timer(2) & !\UART_timer[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(2),
	datad => VCC,
	cin => \UART_timer[1]~29\,
	combout => \UART_timer[2]~30_combout\,
	cout => \UART_timer[2]~31\);

-- Location: LCCOMB_X43_Y10_N16
\UART_timer[5]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[5]~36_combout\ = (UART_timer(5) & (!\UART_timer[4]~35\)) # (!UART_timer(5) & ((\UART_timer[4]~35\) # (GND)))
-- \UART_timer[5]~37\ = CARRY((!\UART_timer[4]~35\) # (!UART_timer(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(5),
	datad => VCC,
	cin => \UART_timer[4]~35\,
	combout => \UART_timer[5]~36_combout\,
	cout => \UART_timer[5]~37\);

-- Location: LCCOMB_X43_Y10_N20
\UART_timer[7]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[7]~40_combout\ = (UART_timer(7) & (!\UART_timer[6]~39\)) # (!UART_timer(7) & ((\UART_timer[6]~39\) # (GND)))
-- \UART_timer[7]~41\ = CARRY((!\UART_timer[6]~39\) # (!UART_timer(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(7),
	datad => VCC,
	cin => \UART_timer[6]~39\,
	combout => \UART_timer[7]~40_combout\,
	cout => \UART_timer[7]~41\);

-- Location: LCCOMB_X43_Y9_N10
\UART_timer[18]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[18]~62_combout\ = (UART_timer(18) & (\UART_timer[17]~61\ $ (GND))) # (!UART_timer(18) & (!\UART_timer[17]~61\ & VCC))
-- \UART_timer[18]~63\ = CARRY((UART_timer(18) & !\UART_timer[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(18),
	datad => VCC,
	cin => \UART_timer[17]~61\,
	combout => \UART_timer[18]~62_combout\,
	cout => \UART_timer[18]~63\);

-- Location: LCCOMB_X43_Y9_N16
\UART_timer[21]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[21]~68_combout\ = (UART_timer(21) & (!\UART_timer[20]~67\)) # (!UART_timer(21) & ((\UART_timer[20]~67\) # (GND)))
-- \UART_timer[21]~69\ = CARRY((!\UART_timer[20]~67\) # (!UART_timer(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(21),
	datad => VCC,
	cin => \UART_timer[20]~67\,
	combout => \UART_timer[21]~68_combout\,
	cout => \UART_timer[21]~69\);

-- Location: LCCOMB_X43_Y9_N20
\UART_timer[23]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[23]~72_combout\ = (UART_timer(23) & (!\UART_timer[22]~71\)) # (!UART_timer(23) & ((\UART_timer[22]~71\) # (GND)))
-- \UART_timer[23]~73\ = CARRY((!\UART_timer[22]~71\) # (!UART_timer(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(23),
	datad => VCC,
	cin => \UART_timer[22]~71\,
	combout => \UART_timer[23]~72_combout\,
	cout => \UART_timer[23]~73\);

-- Location: LCCOMB_X42_Y12_N24
\M1_unit|U_address[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[5]~30_combout\ = (\M1_unit|U_address\(5) & (!\M1_unit|U_address[4]~27\)) # (!\M1_unit|U_address\(5) & ((\M1_unit|U_address[4]~27\) # (GND)))
-- \M1_unit|U_address[5]~31\ = CARRY((!\M1_unit|U_address[4]~27\) # (!\M1_unit|U_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(5),
	datad => VCC,
	cin => \M1_unit|U_address[4]~27\,
	combout => \M1_unit|U_address[5]~30_combout\,
	cout => \M1_unit|U_address[5]~31\);

-- Location: LCCOMB_X40_Y12_N24
\M1_unit|RGB_address[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[5]~29_combout\ = (\M1_unit|RGB_address\(5) & (!\M1_unit|RGB_address[4]~27\)) # (!\M1_unit|RGB_address\(5) & ((\M1_unit|RGB_address[4]~27\) # (GND)))
-- \M1_unit|RGB_address[5]~30\ = CARRY((!\M1_unit|RGB_address[4]~27\) # (!\M1_unit|RGB_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(5),
	datad => VCC,
	cin => \M1_unit|RGB_address[4]~27\,
	combout => \M1_unit|RGB_address[5]~29_combout\,
	cout => \M1_unit|RGB_address[5]~30\);

-- Location: LCCOMB_X43_Y12_N24
\M1_unit|Y_address[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[5]~30_combout\ = (\M1_unit|Y_address\(5) & (!\M1_unit|Y_address[4]~28\)) # (!\M1_unit|Y_address\(5) & ((\M1_unit|Y_address[4]~28\) # (GND)))
-- \M1_unit|Y_address[5]~31\ = CARRY((!\M1_unit|Y_address[4]~28\) # (!\M1_unit|Y_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(5),
	datad => VCC,
	cin => \M1_unit|Y_address[4]~28\,
	combout => \M1_unit|Y_address[5]~30_combout\,
	cout => \M1_unit|Y_address[5]~31\);

-- Location: LCCOMB_X41_Y12_N24
\M1_unit|V_address[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[5]~29_combout\ = (\M1_unit|V_address\(5) & (!\M1_unit|V_address[4]~27\)) # (!\M1_unit|V_address\(5) & ((\M1_unit|V_address[4]~27\) # (GND)))
-- \M1_unit|V_address[5]~30\ = CARRY((!\M1_unit|V_address[4]~27\) # (!\M1_unit|V_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(5),
	datad => VCC,
	cin => \M1_unit|V_address[4]~27\,
	combout => \M1_unit|V_address[5]~29_combout\,
	cout => \M1_unit|V_address[5]~30\);

-- Location: LCCOMB_X40_Y11_N6
\M1_unit|RGB_address[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[12]~43_combout\ = (\M1_unit|RGB_address\(12) & (\M1_unit|RGB_address[11]~42\ & VCC)) # (!\M1_unit|RGB_address\(12) & (!\M1_unit|RGB_address[11]~42\))
-- \M1_unit|RGB_address[12]~44\ = CARRY((!\M1_unit|RGB_address\(12) & !\M1_unit|RGB_address[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(12),
	datad => VCC,
	cin => \M1_unit|RGB_address[11]~42\,
	combout => \M1_unit|RGB_address[12]~43_combout\,
	cout => \M1_unit|RGB_address[12]~44\);

-- Location: LCCOMB_X42_Y11_N6
\M1_unit|U_address[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[12]~44_combout\ = (\M1_unit|U_address\(12) & (\M1_unit|U_address[11]~43\ & VCC)) # (!\M1_unit|U_address\(12) & (!\M1_unit|U_address[11]~43\))
-- \M1_unit|U_address[12]~45\ = CARRY((!\M1_unit|U_address\(12) & !\M1_unit|U_address[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(12),
	datad => VCC,
	cin => \M1_unit|U_address[11]~43\,
	combout => \M1_unit|U_address[12]~44_combout\,
	cout => \M1_unit|U_address[12]~45\);

-- Location: LCCOMB_X43_Y11_N6
\M1_unit|Y_address[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[12]~44_combout\ = (\M1_unit|Y_address\(12) & (\M1_unit|Y_address[11]~43\ $ (GND))) # (!\M1_unit|Y_address\(12) & (!\M1_unit|Y_address[11]~43\ & VCC))
-- \M1_unit|Y_address[12]~45\ = CARRY((\M1_unit|Y_address\(12) & !\M1_unit|Y_address[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(12),
	datad => VCC,
	cin => \M1_unit|Y_address[11]~43\,
	combout => \M1_unit|Y_address[12]~44_combout\,
	cout => \M1_unit|Y_address[12]~45\);

-- Location: LCCOMB_X41_Y11_N6
\M1_unit|V_address[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[12]~43_combout\ = (\M1_unit|V_address\(12) & (\M1_unit|V_address[11]~42\ $ (GND))) # (!\M1_unit|V_address\(12) & (!\M1_unit|V_address[11]~42\ & VCC))
-- \M1_unit|V_address[12]~44\ = CARRY((\M1_unit|V_address\(12) & !\M1_unit|V_address[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(12),
	datad => VCC,
	cin => \M1_unit|V_address[11]~42\,
	combout => \M1_unit|V_address[12]~43_combout\,
	cout => \M1_unit|V_address[12]~44\);

-- Location: LCCOMB_X40_Y11_N10
\M1_unit|RGB_address[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[14]~47_combout\ = (\M1_unit|RGB_address\(14) & (\M1_unit|RGB_address[13]~46\ $ (GND))) # (!\M1_unit|RGB_address\(14) & (!\M1_unit|RGB_address[13]~46\ & VCC))
-- \M1_unit|RGB_address[14]~48\ = CARRY((\M1_unit|RGB_address\(14) & !\M1_unit|RGB_address[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(14),
	datad => VCC,
	cin => \M1_unit|RGB_address[13]~46\,
	combout => \M1_unit|RGB_address[14]~47_combout\,
	cout => \M1_unit|RGB_address[14]~48\);

-- Location: LCCOMB_X42_Y11_N10
\M1_unit|U_address[14]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[14]~48_combout\ = (\M1_unit|U_address\(14) & (\M1_unit|U_address[13]~47\ $ (GND))) # (!\M1_unit|U_address\(14) & (!\M1_unit|U_address[13]~47\ & VCC))
-- \M1_unit|U_address[14]~49\ = CARRY((\M1_unit|U_address\(14) & !\M1_unit|U_address[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(14),
	datad => VCC,
	cin => \M1_unit|U_address[13]~47\,
	combout => \M1_unit|U_address[14]~48_combout\,
	cout => \M1_unit|U_address[14]~49\);

-- Location: LCCOMB_X43_Y11_N10
\M1_unit|Y_address[14]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[14]~48_combout\ = (\M1_unit|Y_address\(14) & (\M1_unit|Y_address[13]~47\ $ (GND))) # (!\M1_unit|Y_address\(14) & (!\M1_unit|Y_address[13]~47\ & VCC))
-- \M1_unit|Y_address[14]~49\ = CARRY((\M1_unit|Y_address\(14) & !\M1_unit|Y_address[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(14),
	datad => VCC,
	cin => \M1_unit|Y_address[13]~47\,
	combout => \M1_unit|Y_address[14]~48_combout\,
	cout => \M1_unit|Y_address[14]~49\);

-- Location: LCCOMB_X41_Y11_N10
\M1_unit|V_address[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[14]~47_combout\ = (\M1_unit|V_address\(14) & (\M1_unit|V_address[13]~46\ & VCC)) # (!\M1_unit|V_address\(14) & (!\M1_unit|V_address[13]~46\))
-- \M1_unit|V_address[14]~48\ = CARRY((!\M1_unit|V_address\(14) & !\M1_unit|V_address[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(14),
	datad => VCC,
	cin => \M1_unit|V_address[13]~46\,
	combout => \M1_unit|V_address[14]~47_combout\,
	cout => \M1_unit|V_address[14]~48\);

-- Location: LCCOMB_X42_Y11_N12
\M1_unit|U_address[15]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[15]~50_combout\ = (\M1_unit|U_address\(15) & ((GND) # (!\M1_unit|U_address[14]~49\))) # (!\M1_unit|U_address\(15) & (\M1_unit|U_address[14]~49\ $ (GND)))
-- \M1_unit|U_address[15]~51\ = CARRY((\M1_unit|U_address\(15)) # (!\M1_unit|U_address[14]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(15),
	datad => VCC,
	cin => \M1_unit|U_address[14]~49\,
	combout => \M1_unit|U_address[15]~50_combout\,
	cout => \M1_unit|U_address[15]~51\);

-- Location: LCCOMB_X40_Y11_N12
\M1_unit|RGB_address[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[15]~49_combout\ = (\M1_unit|RGB_address\(15) & (!\M1_unit|RGB_address[14]~48\)) # (!\M1_unit|RGB_address\(15) & ((\M1_unit|RGB_address[14]~48\) # (GND)))
-- \M1_unit|RGB_address[15]~50\ = CARRY((!\M1_unit|RGB_address[14]~48\) # (!\M1_unit|RGB_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(15),
	datad => VCC,
	cin => \M1_unit|RGB_address[14]~48\,
	combout => \M1_unit|RGB_address[15]~49_combout\,
	cout => \M1_unit|RGB_address[15]~50\);

-- Location: LCCOMB_X43_Y11_N12
\M1_unit|Y_address[15]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[15]~50_combout\ = (\M1_unit|Y_address\(15) & (!\M1_unit|Y_address[14]~49\)) # (!\M1_unit|Y_address\(15) & ((\M1_unit|Y_address[14]~49\) # (GND)))
-- \M1_unit|Y_address[15]~51\ = CARRY((!\M1_unit|Y_address[14]~49\) # (!\M1_unit|Y_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(15),
	datad => VCC,
	cin => \M1_unit|Y_address[14]~49\,
	combout => \M1_unit|Y_address[15]~50_combout\,
	cout => \M1_unit|Y_address[15]~51\);

-- Location: LCCOMB_X41_Y11_N12
\M1_unit|V_address[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[15]~49_combout\ = (\M1_unit|V_address\(15) & ((GND) # (!\M1_unit|V_address[14]~48\))) # (!\M1_unit|V_address\(15) & (\M1_unit|V_address[14]~48\ $ (GND)))
-- \M1_unit|V_address[15]~50\ = CARRY((\M1_unit|V_address\(15)) # (!\M1_unit|V_address[14]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(15),
	datad => VCC,
	cin => \M1_unit|V_address[14]~48\,
	combout => \M1_unit|V_address[15]~49_combout\,
	cout => \M1_unit|V_address[15]~50\);

-- Location: LCCOMB_X43_Y6_N10
\UART_unit|UART_RX|clock_count[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[1]~15_combout\ = (\UART_unit|UART_RX|clock_count\(1) & (!\UART_unit|UART_RX|clock_count[0]~11\)) # (!\UART_unit|UART_RX|clock_count\(1) & ((\UART_unit|UART_RX|clock_count[0]~11\) # (GND)))
-- \UART_unit|UART_RX|clock_count[1]~16\ = CARRY((!\UART_unit|UART_RX|clock_count[0]~11\) # (!\UART_unit|UART_RX|clock_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(1),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[0]~11\,
	combout => \UART_unit|UART_RX|clock_count[1]~15_combout\,
	cout => \UART_unit|UART_RX|clock_count[1]~16\);

-- Location: LCCOMB_X43_Y6_N12
\UART_unit|UART_RX|clock_count[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[2]~17_combout\ = (\UART_unit|UART_RX|clock_count\(2) & (\UART_unit|UART_RX|clock_count[1]~16\ $ (GND))) # (!\UART_unit|UART_RX|clock_count\(2) & (!\UART_unit|UART_RX|clock_count[1]~16\ & VCC))
-- \UART_unit|UART_RX|clock_count[2]~18\ = CARRY((\UART_unit|UART_RX|clock_count\(2) & !\UART_unit|UART_RX|clock_count[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(2),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[1]~16\,
	combout => \UART_unit|UART_RX|clock_count[2]~17_combout\,
	cout => \UART_unit|UART_RX|clock_count[2]~18\);

-- Location: LCCOMB_X43_Y6_N16
\UART_unit|UART_RX|clock_count[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[4]~21_combout\ = (\UART_unit|UART_RX|clock_count\(4) & (\UART_unit|UART_RX|clock_count[3]~20\ $ (GND))) # (!\UART_unit|UART_RX|clock_count\(4) & (!\UART_unit|UART_RX|clock_count[3]~20\ & VCC))
-- \UART_unit|UART_RX|clock_count[4]~22\ = CARRY((\UART_unit|UART_RX|clock_count\(4) & !\UART_unit|UART_RX|clock_count[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(4),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[3]~20\,
	combout => \UART_unit|UART_RX|clock_count[4]~21_combout\,
	cout => \UART_unit|UART_RX|clock_count[4]~22\);

-- Location: LCCOMB_X40_Y13_N20
\M1_unit|Column_counter[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Column_counter[3]~13_combout\ = (\M1_unit|Column_counter\(3) & (!\M1_unit|Column_counter[2]~12\)) # (!\M1_unit|Column_counter\(3) & ((\M1_unit|Column_counter[2]~12\) # (GND)))
-- \M1_unit|Column_counter[3]~14\ = CARRY((!\M1_unit|Column_counter[2]~12\) # (!\M1_unit|Column_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Column_counter\(3),
	datad => VCC,
	cin => \M1_unit|Column_counter[2]~12\,
	combout => \M1_unit|Column_counter[3]~13_combout\,
	cout => \M1_unit|Column_counter[3]~14\);

-- Location: LCFF_X37_Y13_N7
\M1_unit|SRAM_write_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[13]~13_combout\,
	sdata => \M1_unit|SRAM_write_data~38_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(13));

-- Location: LCFF_X44_Y11_N25
\PB_unit|clock_1kHz_div_count[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[12]~40_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(12));

-- Location: LCFF_X44_Y11_N11
\PB_unit|clock_1kHz_div_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[5]~26_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(5));

-- Location: LCFF_X42_Y20_N25
\M1_unit|G_register[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[28]~72_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(28));

-- Location: LCFF_X38_Y20_N19
\M1_unit|R_register[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[25]~66_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(25));

-- Location: LCFF_X38_Y20_N25
\M1_unit|R_register[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[28]~72_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(28));

-- Location: LCFF_X36_Y17_N1
\M1_unit|B_register[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[16]~48_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(16));

-- Location: LCFF_X36_Y17_N29
\M1_unit|B_register[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[30]~76_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(30));

-- Location: LCFF_X42_Y20_N3
\M1_unit|G_register[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[17]~50_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(17));

-- Location: LCFF_X38_Y20_N5
\M1_unit|R_register[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[18]~52_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(18));

-- Location: LCFF_X38_Y20_N7
\M1_unit|R_register[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[19]~54_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(19));

-- Location: LCFF_X42_Y20_N9
\M1_unit|G_register[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[20]~56_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(20));

-- Location: LCFF_X38_Y20_N9
\M1_unit|R_register[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[20]~56_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(20));

-- Location: LCFF_X42_Y20_N11
\M1_unit|G_register[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[21]~58_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(21));

-- Location: LCFF_X42_Y20_N13
\M1_unit|G_register[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[22]~60_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(22));

-- Location: LCFF_X42_Y20_N15
\M1_unit|G_register[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[23]~62_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(23));

-- Location: LCCOMB_X37_Y13_N6
\M1_unit|SRAM_write_data[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[13]~13_combout\ = (\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~39_combout\))) # (!\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~40_combout\,
	datab => \M1_unit|SRAM_write_data~39_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[13]~13_combout\);

-- Location: LCCOMB_X44_Y11_N10
\PB_unit|clock_1kHz_div_count[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[5]~26_combout\ = (\PB_unit|clock_1kHz_div_count\(5) & (!\PB_unit|clock_1kHz_div_count[4]~25\)) # (!\PB_unit|clock_1kHz_div_count\(5) & ((\PB_unit|clock_1kHz_div_count[4]~25\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[5]~27\ = CARRY((!\PB_unit|clock_1kHz_div_count[4]~25\) # (!\PB_unit|clock_1kHz_div_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(5),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[4]~25\,
	combout => \PB_unit|clock_1kHz_div_count[5]~26_combout\,
	cout => \PB_unit|clock_1kHz_div_count[5]~27\);

-- Location: LCCOMB_X44_Y11_N24
\PB_unit|clock_1kHz_div_count[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[12]~40_combout\ = (\PB_unit|clock_1kHz_div_count\(12) & (\PB_unit|clock_1kHz_div_count[11]~39\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(12) & (!\PB_unit|clock_1kHz_div_count[11]~39\ & VCC))
-- \PB_unit|clock_1kHz_div_count[12]~41\ = CARRY((\PB_unit|clock_1kHz_div_count\(12) & !\PB_unit|clock_1kHz_div_count[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(12),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[11]~39\,
	combout => \PB_unit|clock_1kHz_div_count[12]~40_combout\,
	cout => \PB_unit|clock_1kHz_div_count[12]~41\);

-- Location: DSPOUT_X39_Y18_N2
\M1_unit|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y21_N2
\M1_unit|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X41_Y21_N2
\M1_unit|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~2_combout\ = (\M1_unit|Common_Y_Value\(1) & ((\M1_unit|Mult0|auto_generated|w247w\(1) & (!\M1_unit|Add7~1\)) # (!\M1_unit|Mult0|auto_generated|w247w\(1) & (\M1_unit|Add7~1\ & VCC)))) # (!\M1_unit|Common_Y_Value\(1) & 
-- ((\M1_unit|Mult0|auto_generated|w247w\(1) & ((\M1_unit|Add7~1\) # (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(1) & (!\M1_unit|Add7~1\))))
-- \M1_unit|Add7~3\ = CARRY((\M1_unit|Common_Y_Value\(1) & (\M1_unit|Mult0|auto_generated|w247w\(1) & !\M1_unit|Add7~1\)) # (!\M1_unit|Common_Y_Value\(1) & ((\M1_unit|Mult0|auto_generated|w247w\(1)) # (!\M1_unit|Add7~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(1),
	datab => \M1_unit|Mult0|auto_generated|w247w\(1),
	datad => VCC,
	cin => \M1_unit|Add7~1\,
	combout => \M1_unit|Add7~2_combout\,
	cout => \M1_unit|Add7~3\);

-- Location: LCCOMB_X41_Y21_N8
\M1_unit|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~8_combout\ = ((\M1_unit|Common_Y_Value\(4) $ (\M1_unit|Mult0|auto_generated|w247w\(4) $ (\M1_unit|Add7~7\)))) # (GND)
-- \M1_unit|Add7~9\ = CARRY((\M1_unit|Common_Y_Value\(4) & ((!\M1_unit|Add7~7\) # (!\M1_unit|Mult0|auto_generated|w247w\(4)))) # (!\M1_unit|Common_Y_Value\(4) & (!\M1_unit|Mult0|auto_generated|w247w\(4) & !\M1_unit|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(4),
	datab => \M1_unit|Mult0|auto_generated|w247w\(4),
	datad => VCC,
	cin => \M1_unit|Add7~7\,
	combout => \M1_unit|Add7~8_combout\,
	cout => \M1_unit|Add7~9\);

-- Location: LCCOMB_X41_Y21_N10
\M1_unit|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~10_combout\ = (\M1_unit|Common_Y_Value\(5) & ((\M1_unit|Mult0|auto_generated|w247w\(5) & (!\M1_unit|Add7~9\)) # (!\M1_unit|Mult0|auto_generated|w247w\(5) & (\M1_unit|Add7~9\ & VCC)))) # (!\M1_unit|Common_Y_Value\(5) & 
-- ((\M1_unit|Mult0|auto_generated|w247w\(5) & ((\M1_unit|Add7~9\) # (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(5) & (!\M1_unit|Add7~9\))))
-- \M1_unit|Add7~11\ = CARRY((\M1_unit|Common_Y_Value\(5) & (\M1_unit|Mult0|auto_generated|w247w\(5) & !\M1_unit|Add7~9\)) # (!\M1_unit|Common_Y_Value\(5) & ((\M1_unit|Mult0|auto_generated|w247w\(5)) # (!\M1_unit|Add7~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(5),
	datab => \M1_unit|Mult0|auto_generated|w247w\(5),
	datad => VCC,
	cin => \M1_unit|Add7~9\,
	combout => \M1_unit|Add7~10_combout\,
	cout => \M1_unit|Add7~11\);

-- Location: LCCOMB_X41_Y21_N12
\M1_unit|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~12_combout\ = ((\M1_unit|Common_Y_Value\(6) $ (\M1_unit|Mult0|auto_generated|w247w\(6) $ (\M1_unit|Add7~11\)))) # (GND)
-- \M1_unit|Add7~13\ = CARRY((\M1_unit|Common_Y_Value\(6) & ((!\M1_unit|Add7~11\) # (!\M1_unit|Mult0|auto_generated|w247w\(6)))) # (!\M1_unit|Common_Y_Value\(6) & (!\M1_unit|Mult0|auto_generated|w247w\(6) & !\M1_unit|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(6),
	datab => \M1_unit|Mult0|auto_generated|w247w\(6),
	datad => VCC,
	cin => \M1_unit|Add7~11\,
	combout => \M1_unit|Add7~12_combout\,
	cout => \M1_unit|Add7~13\);

-- Location: LCCOMB_X41_Y21_N14
\M1_unit|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~14_combout\ = (\M1_unit|Common_Y_Value\(7) & ((\M1_unit|Mult0|auto_generated|w247w\(7) & (!\M1_unit|Add7~13\)) # (!\M1_unit|Mult0|auto_generated|w247w\(7) & (\M1_unit|Add7~13\ & VCC)))) # (!\M1_unit|Common_Y_Value\(7) & 
-- ((\M1_unit|Mult0|auto_generated|w247w\(7) & ((\M1_unit|Add7~13\) # (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(7) & (!\M1_unit|Add7~13\))))
-- \M1_unit|Add7~15\ = CARRY((\M1_unit|Common_Y_Value\(7) & (\M1_unit|Mult0|auto_generated|w247w\(7) & !\M1_unit|Add7~13\)) # (!\M1_unit|Common_Y_Value\(7) & ((\M1_unit|Mult0|auto_generated|w247w\(7)) # (!\M1_unit|Add7~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(7),
	datab => \M1_unit|Mult0|auto_generated|w247w\(7),
	datad => VCC,
	cin => \M1_unit|Add7~13\,
	combout => \M1_unit|Add7~14_combout\,
	cout => \M1_unit|Add7~15\);

-- Location: LCCOMB_X41_Y21_N20
\M1_unit|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~20_combout\ = ((\M1_unit|Mult0|auto_generated|w247w\(10) $ (\M1_unit|Common_Y_Value\(10) $ (\M1_unit|Add7~19\)))) # (GND)
-- \M1_unit|Add7~21\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(10) & (\M1_unit|Common_Y_Value\(10) & !\M1_unit|Add7~19\)) # (!\M1_unit|Mult0|auto_generated|w247w\(10) & ((\M1_unit|Common_Y_Value\(10)) # (!\M1_unit|Add7~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(10),
	datab => \M1_unit|Common_Y_Value\(10),
	datad => VCC,
	cin => \M1_unit|Add7~19\,
	combout => \M1_unit|Add7~20_combout\,
	cout => \M1_unit|Add7~21\);

-- Location: LCCOMB_X41_Y21_N30
\M1_unit|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~30_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(15) & ((\M1_unit|Common_Y_Value\(15) & (!\M1_unit|Add7~29\)) # (!\M1_unit|Common_Y_Value\(15) & ((\M1_unit|Add7~29\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w\(15) & 
-- ((\M1_unit|Common_Y_Value\(15) & (\M1_unit|Add7~29\ & VCC)) # (!\M1_unit|Common_Y_Value\(15) & (!\M1_unit|Add7~29\))))
-- \M1_unit|Add7~31\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(15) & ((!\M1_unit|Add7~29\) # (!\M1_unit|Common_Y_Value\(15)))) # (!\M1_unit|Mult0|auto_generated|w247w\(15) & (!\M1_unit|Common_Y_Value\(15) & !\M1_unit|Add7~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(15),
	datab => \M1_unit|Common_Y_Value\(15),
	datad => VCC,
	cin => \M1_unit|Add7~29\,
	combout => \M1_unit|Add7~30_combout\,
	cout => \M1_unit|Add7~31\);

-- Location: LCCOMB_X41_Y20_N0
\M1_unit|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~32_combout\ = ((\M1_unit|Common_Y_Value\(16) $ (\M1_unit|Mult0|auto_generated|w247w\(16) $ (\M1_unit|Add7~31\)))) # (GND)
-- \M1_unit|Add7~33\ = CARRY((\M1_unit|Common_Y_Value\(16) & ((!\M1_unit|Add7~31\) # (!\M1_unit|Mult0|auto_generated|w247w\(16)))) # (!\M1_unit|Common_Y_Value\(16) & (!\M1_unit|Mult0|auto_generated|w247w\(16) & !\M1_unit|Add7~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(16),
	datab => \M1_unit|Mult0|auto_generated|w247w\(16),
	datad => VCC,
	cin => \M1_unit|Add7~31\,
	combout => \M1_unit|Add7~32_combout\,
	cout => \M1_unit|Add7~33\);

-- Location: DSPOUT_X39_Y19_N2
\M1_unit|Mult1|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y19_N16
\M1_unit|Mult1|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~14_combout\ = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult1|auto_generated|op_1~13\)))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult1|auto_generated|op_1~13\)) # 
-- (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~15\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|Mult1|auto_generated|op_1~13\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~13\) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~13\,
	combout => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~15\);

-- Location: DSPOUT_X39_Y20_N2
\M1_unit|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X41_Y20_N2
\M1_unit|Add7~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~34_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(17) & ((\M1_unit|Common_Y_Value\(17) & (!\M1_unit|Add7~33\)) # (!\M1_unit|Common_Y_Value\(17) & ((\M1_unit|Add7~33\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w\(17) & 
-- ((\M1_unit|Common_Y_Value\(17) & (\M1_unit|Add7~33\ & VCC)) # (!\M1_unit|Common_Y_Value\(17) & (!\M1_unit|Add7~33\))))
-- \M1_unit|Add7~35\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(17) & ((!\M1_unit|Add7~33\) # (!\M1_unit|Common_Y_Value\(17)))) # (!\M1_unit|Mult0|auto_generated|w247w\(17) & (!\M1_unit|Common_Y_Value\(17) & !\M1_unit|Add7~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(17),
	datab => \M1_unit|Common_Y_Value\(17),
	datad => VCC,
	cin => \M1_unit|Add7~33\,
	combout => \M1_unit|Add7~34_combout\,
	cout => \M1_unit|Add7~35\);

-- Location: LCCOMB_X41_Y20_N8
\M1_unit|Add7~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~40_combout\ = ((\M1_unit|Common_Y_Value\(20) $ (\M1_unit|Mult0|auto_generated|op_1~4_combout\ $ (\M1_unit|Add7~39\)))) # (GND)
-- \M1_unit|Add7~41\ = CARRY((\M1_unit|Common_Y_Value\(20) & ((!\M1_unit|Add7~39\) # (!\M1_unit|Mult0|auto_generated|op_1~4_combout\))) # (!\M1_unit|Common_Y_Value\(20) & (!\M1_unit|Mult0|auto_generated|op_1~4_combout\ & !\M1_unit|Add7~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(20),
	datab => \M1_unit|Mult0|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~39\,
	combout => \M1_unit|Add7~40_combout\,
	cout => \M1_unit|Add7~41\);

-- Location: LCCOMB_X41_Y20_N10
\M1_unit|Add7~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~42_combout\ = (\M1_unit|Mult0|auto_generated|op_1~6_combout\ & ((\M1_unit|Common_Y_Value\(21) & (!\M1_unit|Add7~41\)) # (!\M1_unit|Common_Y_Value\(21) & ((\M1_unit|Add7~41\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout\ & 
-- ((\M1_unit|Common_Y_Value\(21) & (\M1_unit|Add7~41\ & VCC)) # (!\M1_unit|Common_Y_Value\(21) & (!\M1_unit|Add7~41\))))
-- \M1_unit|Add7~43\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add7~41\) # (!\M1_unit|Common_Y_Value\(21)))) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout\ & (!\M1_unit|Common_Y_Value\(21) & !\M1_unit|Add7~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Common_Y_Value\(21),
	datad => VCC,
	cin => \M1_unit|Add7~41\,
	combout => \M1_unit|Add7~42_combout\,
	cout => \M1_unit|Add7~43\);

-- Location: LCCOMB_X41_Y20_N12
\M1_unit|Add7~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~44_combout\ = ((\M1_unit|Common_Y_Value\(22) $ (\M1_unit|Mult0|auto_generated|op_1~8_combout\ $ (\M1_unit|Add7~43\)))) # (GND)
-- \M1_unit|Add7~45\ = CARRY((\M1_unit|Common_Y_Value\(22) & ((!\M1_unit|Add7~43\) # (!\M1_unit|Mult0|auto_generated|op_1~8_combout\))) # (!\M1_unit|Common_Y_Value\(22) & (!\M1_unit|Mult0|auto_generated|op_1~8_combout\ & !\M1_unit|Add7~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(22),
	datab => \M1_unit|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~43\,
	combout => \M1_unit|Add7~44_combout\,
	cout => \M1_unit|Add7~45\);

-- Location: LCCOMB_X41_Y20_N14
\M1_unit|Add7~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~46_combout\ = (\M1_unit|Common_Y_Value\(23) & ((\M1_unit|Mult0|auto_generated|op_1~10_combout\ & (!\M1_unit|Add7~45\)) # (!\M1_unit|Mult0|auto_generated|op_1~10_combout\ & (\M1_unit|Add7~45\ & VCC)))) # (!\M1_unit|Common_Y_Value\(23) & 
-- ((\M1_unit|Mult0|auto_generated|op_1~10_combout\ & ((\M1_unit|Add7~45\) # (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~10_combout\ & (!\M1_unit|Add7~45\))))
-- \M1_unit|Add7~47\ = CARRY((\M1_unit|Common_Y_Value\(23) & (\M1_unit|Mult0|auto_generated|op_1~10_combout\ & !\M1_unit|Add7~45\)) # (!\M1_unit|Common_Y_Value\(23) & ((\M1_unit|Mult0|auto_generated|op_1~10_combout\) # (!\M1_unit|Add7~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(23),
	datab => \M1_unit|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~45\,
	combout => \M1_unit|Add7~46_combout\,
	cout => \M1_unit|Add7~47\);

-- Location: LCCOMB_X41_Y20_N20
\M1_unit|Add7~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~52_combout\ = ((\M1_unit|Common_Y_Value\(26) $ (\M1_unit|Mult0|auto_generated|op_1~16_combout\ $ (\M1_unit|Add7~51\)))) # (GND)
-- \M1_unit|Add7~53\ = CARRY((\M1_unit|Common_Y_Value\(26) & ((!\M1_unit|Add7~51\) # (!\M1_unit|Mult0|auto_generated|op_1~16_combout\))) # (!\M1_unit|Common_Y_Value\(26) & (!\M1_unit|Mult0|auto_generated|op_1~16_combout\ & !\M1_unit|Add7~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(26),
	datab => \M1_unit|Mult0|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~51\,
	combout => \M1_unit|Add7~52_combout\,
	cout => \M1_unit|Add7~53\);

-- Location: LCCOMB_X41_Y20_N28
\M1_unit|Add7~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~60_combout\ = ((\M1_unit|Mult0|auto_generated|op_1~24_combout\ $ (\M1_unit|Common_Y_Value\(30) $ (\M1_unit|Add7~59\)))) # (GND)
-- \M1_unit|Add7~61\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~24_combout\ & (\M1_unit|Common_Y_Value\(30) & !\M1_unit|Add7~59\)) # (!\M1_unit|Mult0|auto_generated|op_1~24_combout\ & ((\M1_unit|Common_Y_Value\(30)) # (!\M1_unit|Add7~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Common_Y_Value\(30),
	datad => VCC,
	cin => \M1_unit|Add7~59\,
	combout => \M1_unit|Add7~60_combout\,
	cout => \M1_unit|Add7~61\);

-- Location: LCCOMB_X41_Y20_N30
\M1_unit|Add7~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~62_combout\ = \M1_unit|Common_Y_Value\(31) $ (\M1_unit|Add7~61\ $ (!\M1_unit|Mult0|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(31),
	datad => \M1_unit|Mult0|auto_generated|op_1~26_combout\,
	cin => \M1_unit|Add7~61\,
	combout => \M1_unit|Add7~62_combout\);

-- Location: LCCOMB_X42_Y20_N2
\M1_unit|G_register[17]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[17]~50_combout\ = (\M1_unit|Add7~34_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(17) & (!\M1_unit|G_register[16]~49\)) # (!\M1_unit|Mult1|auto_generated|w247w\(17) & (\M1_unit|G_register[16]~49\ & VCC)))) # 
-- (!\M1_unit|Add7~34_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(17) & ((\M1_unit|G_register[16]~49\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w247w\(17) & (!\M1_unit|G_register[16]~49\))))
-- \M1_unit|G_register[17]~51\ = CARRY((\M1_unit|Add7~34_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(17) & !\M1_unit|G_register[16]~49\)) # (!\M1_unit|Add7~34_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(17)) # (!\M1_unit|G_register[16]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~34_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(17),
	datad => VCC,
	cin => \M1_unit|G_register[16]~49\,
	combout => \M1_unit|G_register[17]~50_combout\,
	cout => \M1_unit|G_register[17]~51\);

-- Location: LCCOMB_X42_Y20_N8
\M1_unit|G_register[20]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[20]~56_combout\ = ((\M1_unit|Add7~40_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~4_combout\ $ (\M1_unit|G_register[19]~55\)))) # (GND)
-- \M1_unit|G_register[20]~57\ = CARRY((\M1_unit|Add7~40_combout\ & ((!\M1_unit|G_register[19]~55\) # (!\M1_unit|Mult1|auto_generated|op_1~4_combout\))) # (!\M1_unit|Add7~40_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~4_combout\ & 
-- !\M1_unit|G_register[19]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~40_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[19]~55\,
	combout => \M1_unit|G_register[20]~56_combout\,
	cout => \M1_unit|G_register[20]~57\);

-- Location: LCCOMB_X42_Y20_N10
\M1_unit|G_register[21]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[21]~58_combout\ = (\M1_unit|Add7~42_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|G_register[20]~57\)) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (\M1_unit|G_register[20]~57\ & VCC)))) # 
-- (!\M1_unit|Add7~42_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|G_register[20]~57\) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|G_register[20]~57\))))
-- \M1_unit|G_register[21]~59\ = CARRY((\M1_unit|Add7~42_combout\ & (\M1_unit|Mult1|auto_generated|op_1~6_combout\ & !\M1_unit|G_register[20]~57\)) # (!\M1_unit|Add7~42_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~6_combout\) # 
-- (!\M1_unit|G_register[20]~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~42_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[20]~57\,
	combout => \M1_unit|G_register[21]~58_combout\,
	cout => \M1_unit|G_register[21]~59\);

-- Location: LCCOMB_X42_Y20_N12
\M1_unit|G_register[22]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[22]~60_combout\ = ((\M1_unit|Add7~44_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~8_combout\ $ (\M1_unit|G_register[21]~59\)))) # (GND)
-- \M1_unit|G_register[22]~61\ = CARRY((\M1_unit|Add7~44_combout\ & ((!\M1_unit|G_register[21]~59\) # (!\M1_unit|Mult1|auto_generated|op_1~8_combout\))) # (!\M1_unit|Add7~44_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~8_combout\ & 
-- !\M1_unit|G_register[21]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~44_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[21]~59\,
	combout => \M1_unit|G_register[22]~60_combout\,
	cout => \M1_unit|G_register[22]~61\);

-- Location: LCCOMB_X42_Y20_N14
\M1_unit|G_register[23]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[23]~62_combout\ = (\M1_unit|Add7~46_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|G_register[22]~61\)) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (\M1_unit|G_register[22]~61\ & VCC)))) # 
-- (!\M1_unit|Add7~46_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|G_register[22]~61\) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|G_register[22]~61\))))
-- \M1_unit|G_register[23]~63\ = CARRY((\M1_unit|Add7~46_combout\ & (\M1_unit|Mult1|auto_generated|op_1~10_combout\ & !\M1_unit|G_register[22]~61\)) # (!\M1_unit|Add7~46_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~10_combout\) # 
-- (!\M1_unit|G_register[22]~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~46_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[22]~61\,
	combout => \M1_unit|G_register[23]~62_combout\,
	cout => \M1_unit|G_register[23]~63\);

-- Location: LCCOMB_X42_Y20_N24
\M1_unit|G_register[28]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[28]~72_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~20_combout\ $ (\M1_unit|Add7~56_combout\ $ (\M1_unit|G_register[27]~71\)))) # (GND)
-- \M1_unit|G_register[28]~73\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~20_combout\ & (\M1_unit|Add7~56_combout\ & !\M1_unit|G_register[27]~71\)) # (!\M1_unit|Mult1|auto_generated|op_1~20_combout\ & ((\M1_unit|Add7~56_combout\) # 
-- (!\M1_unit|G_register[27]~71\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Add7~56_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[27]~71\,
	combout => \M1_unit|G_register[28]~72_combout\,
	cout => \M1_unit|G_register[28]~73\);

-- Location: LCCOMB_X38_Y20_N4
\M1_unit|R_register[18]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[18]~52_combout\ = ((\M1_unit|Mult0|auto_generated|op_1~0_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~0_combout\ $ (!\M1_unit|R_register[17]~51\)))) # (GND)
-- \M1_unit|R_register[18]~53\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~0_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~0_combout\) # (!\M1_unit|R_register[17]~51\))) # (!\M1_unit|Mult0|auto_generated|op_1~0_combout\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~0_combout\ & !\M1_unit|R_register[17]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~0_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[17]~51\,
	combout => \M1_unit|R_register[18]~52_combout\,
	cout => \M1_unit|R_register[18]~53\);

-- Location: LCCOMB_X38_Y20_N6
\M1_unit|R_register[19]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[19]~54_combout\ = (\M1_unit|Mult0|auto_generated|op_1~2_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (\M1_unit|R_register[18]~53\ & VCC)) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & 
-- (!\M1_unit|R_register[18]~53\)))) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|R_register[18]~53\)) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|R_register[18]~53\) # 
-- (GND)))))
-- \M1_unit|R_register[19]~55\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~2_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & !\M1_unit|R_register[18]~53\)) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout\ & ((!\M1_unit|R_register[18]~53\) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[18]~53\,
	combout => \M1_unit|R_register[19]~54_combout\,
	cout => \M1_unit|R_register[19]~55\);

-- Location: LCCOMB_X38_Y20_N8
\M1_unit|R_register[20]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[20]~56_combout\ = ((\M1_unit|Mult0|auto_generated|op_1~4_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~4_combout\ $ (!\M1_unit|R_register[19]~55\)))) # (GND)
-- \M1_unit|R_register[20]~57\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~4_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~4_combout\) # (!\M1_unit|R_register[19]~55\))) # (!\M1_unit|Mult0|auto_generated|op_1~4_combout\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~4_combout\ & !\M1_unit|R_register[19]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[19]~55\,
	combout => \M1_unit|R_register[20]~56_combout\,
	cout => \M1_unit|R_register[20]~57\);

-- Location: LCCOMB_X38_Y20_N18
\M1_unit|R_register[25]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[25]~66_combout\ = (\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~14_combout\ & (\M1_unit|R_register[24]~65\ & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout\ & 
-- (!\M1_unit|R_register[24]~65\)))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~14_combout\ & (!\M1_unit|R_register[24]~65\)) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout\ & ((\M1_unit|R_register[24]~65\) # 
-- (GND)))))
-- \M1_unit|R_register[25]~67\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|Mult0|auto_generated|op_1~14_combout\ & !\M1_unit|R_register[24]~65\)) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((!\M1_unit|R_register[24]~65\) # 
-- (!\M1_unit|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[24]~65\,
	combout => \M1_unit|R_register[25]~66_combout\,
	cout => \M1_unit|R_register[25]~67\);

-- Location: LCCOMB_X38_Y20_N24
\M1_unit|R_register[28]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[28]~72_combout\ = ((\M1_unit|Mult0|auto_generated|op_1~20_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~20_combout\ $ (!\M1_unit|R_register[27]~71\)))) # (GND)
-- \M1_unit|R_register[28]~73\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~20_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~20_combout\) # (!\M1_unit|R_register[27]~71\))) # (!\M1_unit|Mult0|auto_generated|op_1~20_combout\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~20_combout\ & !\M1_unit|R_register[27]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[27]~71\,
	combout => \M1_unit|R_register[28]~72_combout\,
	cout => \M1_unit|R_register[28]~73\);

-- Location: DSPOUT_X39_Y17_N2
\M1_unit|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X36_Y17_N0
\M1_unit|B_register[16]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~48_combout\ = ((\M1_unit|Common_Y_Value\(16) $ (\M1_unit|Mult2|auto_generated|w253w\(16) $ (!\M1_unit|B_register[16]~47_cout\)))) # (GND)
-- \M1_unit|B_register[16]~49\ = CARRY((\M1_unit|Common_Y_Value\(16) & ((\M1_unit|Mult2|auto_generated|w253w\(16)) # (!\M1_unit|B_register[16]~47_cout\))) # (!\M1_unit|Common_Y_Value\(16) & (\M1_unit|Mult2|auto_generated|w253w\(16) & 
-- !\M1_unit|B_register[16]~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(16),
	datab => \M1_unit|Mult2|auto_generated|w253w\(16),
	datad => VCC,
	cin => \M1_unit|B_register[16]~47_cout\,
	combout => \M1_unit|B_register[16]~48_combout\,
	cout => \M1_unit|B_register[16]~49\);

-- Location: DSPOUT_X39_Y16_N2
\M1_unit|Mult2|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y17_N12
\M1_unit|Mult2|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~10_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ & (\M1_unit|Mult2|auto_generated|op_1~9\ & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ 
-- & (!\M1_unit|Mult2|auto_generated|op_1~9\)))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Mult2|auto_generated|op_1~9\)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~9\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~11\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\ & !\M1_unit|Mult2|auto_generated|op_1~9\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~9\) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~9\,
	combout => \M1_unit|Mult2|auto_generated|op_1~10_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~11\);

-- Location: LCCOMB_X38_Y17_N18
\M1_unit|Mult2|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~16_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\ $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\ $ (!\M1_unit|Mult2|auto_generated|op_1~15\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~17\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\) # (!\M1_unit|Mult2|auto_generated|op_1~15\))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Mult2|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~15\,
	combout => \M1_unit|Mult2|auto_generated|op_1~16_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~17\);

-- Location: LCCOMB_X36_Y17_N28
\M1_unit|B_register[30]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[30]~76_combout\ = ((\M1_unit|Common_Y_Value\(30) $ (\M1_unit|Mult2|auto_generated|op_1~24_combout\ $ (!\M1_unit|B_register[29]~75\)))) # (GND)
-- \M1_unit|B_register[30]~77\ = CARRY((\M1_unit|Common_Y_Value\(30) & ((\M1_unit|Mult2|auto_generated|op_1~24_combout\) # (!\M1_unit|B_register[29]~75\))) # (!\M1_unit|Common_Y_Value\(30) & (\M1_unit|Mult2|auto_generated|op_1~24_combout\ & 
-- !\M1_unit|B_register[29]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(30),
	datab => \M1_unit|Mult2|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|B_register[29]~75\,
	combout => \M1_unit|B_register[30]~76_combout\,
	cout => \M1_unit|B_register[30]~77\);

-- Location: LCCOMB_X43_Y14_N8
\M1_unit|Add28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~0_combout\ = (\M1_unit|U_shift_reg[4][0]~regout\ & (\M1_unit|U_shift_reg[1][0]~regout\ $ (VCC))) # (!\M1_unit|U_shift_reg[4][0]~regout\ & (\M1_unit|U_shift_reg[1][0]~regout\ & VCC))
-- \M1_unit|Add28~1\ = CARRY((\M1_unit|U_shift_reg[4][0]~regout\ & \M1_unit|U_shift_reg[1][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][0]~regout\,
	datab => \M1_unit|U_shift_reg[1][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add28~0_combout\,
	cout => \M1_unit|Add28~1\);

-- Location: LCCOMB_X37_Y14_N14
\M1_unit|Add30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add30~0_combout\ = (\M1_unit|V_shift_reg[4][0]~regout\ & (\M1_unit|V_shift_reg[1][0]~regout\ $ (VCC))) # (!\M1_unit|V_shift_reg[4][0]~regout\ & (\M1_unit|V_shift_reg[1][0]~regout\ & VCC))
-- \M1_unit|Add30~1\ = CARRY((\M1_unit|V_shift_reg[4][0]~regout\ & \M1_unit|V_shift_reg[1][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][0]~regout\,
	datab => \M1_unit|V_shift_reg[1][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add30~0_combout\,
	cout => \M1_unit|Add30~1\);

-- Location: LCCOMB_X43_Y14_N10
\M1_unit|Add28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~3_combout\ = (\M1_unit|U_shift_reg[4][1]~regout\ & ((\M1_unit|U_shift_reg[1][1]~regout\ & (\M1_unit|Add28~1\ & VCC)) # (!\M1_unit|U_shift_reg[1][1]~regout\ & (!\M1_unit|Add28~1\)))) # (!\M1_unit|U_shift_reg[4][1]~regout\ & 
-- ((\M1_unit|U_shift_reg[1][1]~regout\ & (!\M1_unit|Add28~1\)) # (!\M1_unit|U_shift_reg[1][1]~regout\ & ((\M1_unit|Add28~1\) # (GND)))))
-- \M1_unit|Add28~4\ = CARRY((\M1_unit|U_shift_reg[4][1]~regout\ & (!\M1_unit|U_shift_reg[1][1]~regout\ & !\M1_unit|Add28~1\)) # (!\M1_unit|U_shift_reg[4][1]~regout\ & ((!\M1_unit|Add28~1\) # (!\M1_unit|U_shift_reg[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][1]~regout\,
	datab => \M1_unit|U_shift_reg[1][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add28~1\,
	combout => \M1_unit|Add28~3_combout\,
	cout => \M1_unit|Add28~4\);

-- Location: LCCOMB_X42_Y14_N4
\M1_unit|Add16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add16~2_combout\ = (\M1_unit|U_shift_reg[0][1]~regout\ & ((\M1_unit|U_shift_reg[4][1]~regout\ & (\M1_unit|Add16~1\ & VCC)) # (!\M1_unit|U_shift_reg[4][1]~regout\ & (!\M1_unit|Add16~1\)))) # (!\M1_unit|U_shift_reg[0][1]~regout\ & 
-- ((\M1_unit|U_shift_reg[4][1]~regout\ & (!\M1_unit|Add16~1\)) # (!\M1_unit|U_shift_reg[4][1]~regout\ & ((\M1_unit|Add16~1\) # (GND)))))
-- \M1_unit|Add16~3\ = CARRY((\M1_unit|U_shift_reg[0][1]~regout\ & (!\M1_unit|U_shift_reg[4][1]~regout\ & !\M1_unit|Add16~1\)) # (!\M1_unit|U_shift_reg[0][1]~regout\ & ((!\M1_unit|Add16~1\) # (!\M1_unit|U_shift_reg[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][1]~regout\,
	datab => \M1_unit|U_shift_reg[4][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add16~1\,
	combout => \M1_unit|Add16~2_combout\,
	cout => \M1_unit|Add16~3\);

-- Location: LCCOMB_X36_Y16_N6
\M1_unit|Add19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~4_combout\ = ((\M1_unit|V_shift_reg[0][2]~regout\ $ (\M1_unit|V_shift_reg[4][2]~regout\ $ (!\M1_unit|Add19~3\)))) # (GND)
-- \M1_unit|Add19~5\ = CARRY((\M1_unit|V_shift_reg[0][2]~regout\ & ((\M1_unit|V_shift_reg[4][2]~regout\) # (!\M1_unit|Add19~3\))) # (!\M1_unit|V_shift_reg[0][2]~regout\ & (\M1_unit|V_shift_reg[4][2]~regout\ & !\M1_unit|Add19~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][2]~regout\,
	datab => \M1_unit|V_shift_reg[4][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add19~3\,
	combout => \M1_unit|Add19~4_combout\,
	cout => \M1_unit|Add19~5\);

-- Location: LCCOMB_X37_Y14_N18
\M1_unit|Add30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add30~4_combout\ = ((\M1_unit|V_shift_reg[4][2]~regout\ $ (\M1_unit|V_shift_reg[1][2]~regout\ $ (!\M1_unit|Add30~3\)))) # (GND)
-- \M1_unit|Add30~5\ = CARRY((\M1_unit|V_shift_reg[4][2]~regout\ & ((\M1_unit|V_shift_reg[1][2]~regout\) # (!\M1_unit|Add30~3\))) # (!\M1_unit|V_shift_reg[4][2]~regout\ & (\M1_unit|V_shift_reg[1][2]~regout\ & !\M1_unit|Add30~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][2]~regout\,
	datab => \M1_unit|V_shift_reg[1][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add30~3\,
	combout => \M1_unit|Add30~4_combout\,
	cout => \M1_unit|Add30~5\);

-- Location: LCCOMB_X43_Y14_N12
\M1_unit|Add28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~6_combout\ = ((\M1_unit|U_shift_reg[1][2]~regout\ $ (\M1_unit|U_shift_reg[4][2]~regout\ $ (!\M1_unit|Add28~4\)))) # (GND)
-- \M1_unit|Add28~7\ = CARRY((\M1_unit|U_shift_reg[1][2]~regout\ & ((\M1_unit|U_shift_reg[4][2]~regout\) # (!\M1_unit|Add28~4\))) # (!\M1_unit|U_shift_reg[1][2]~regout\ & (\M1_unit|U_shift_reg[4][2]~regout\ & !\M1_unit|Add28~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][2]~regout\,
	datab => \M1_unit|U_shift_reg[4][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add28~4\,
	combout => \M1_unit|Add28~6_combout\,
	cout => \M1_unit|Add28~7\);

-- Location: LCCOMB_X36_Y16_N8
\M1_unit|Add19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~6_combout\ = (\M1_unit|V_shift_reg[0][3]~regout\ & ((\M1_unit|V_shift_reg[4][3]~regout\ & (\M1_unit|Add19~5\ & VCC)) # (!\M1_unit|V_shift_reg[4][3]~regout\ & (!\M1_unit|Add19~5\)))) # (!\M1_unit|V_shift_reg[0][3]~regout\ & 
-- ((\M1_unit|V_shift_reg[4][3]~regout\ & (!\M1_unit|Add19~5\)) # (!\M1_unit|V_shift_reg[4][3]~regout\ & ((\M1_unit|Add19~5\) # (GND)))))
-- \M1_unit|Add19~7\ = CARRY((\M1_unit|V_shift_reg[0][3]~regout\ & (!\M1_unit|V_shift_reg[4][3]~regout\ & !\M1_unit|Add19~5\)) # (!\M1_unit|V_shift_reg[0][3]~regout\ & ((!\M1_unit|Add19~5\) # (!\M1_unit|V_shift_reg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][3]~regout\,
	datab => \M1_unit|V_shift_reg[4][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add19~5\,
	combout => \M1_unit|Add19~6_combout\,
	cout => \M1_unit|Add19~7\);

-- Location: LCCOMB_X43_Y14_N14
\M1_unit|Add28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~8_combout\ = (\M1_unit|U_shift_reg[4][3]~regout\ & ((\M1_unit|U_shift_reg[1][3]~regout\ & (\M1_unit|Add28~7\ & VCC)) # (!\M1_unit|U_shift_reg[1][3]~regout\ & (!\M1_unit|Add28~7\)))) # (!\M1_unit|U_shift_reg[4][3]~regout\ & 
-- ((\M1_unit|U_shift_reg[1][3]~regout\ & (!\M1_unit|Add28~7\)) # (!\M1_unit|U_shift_reg[1][3]~regout\ & ((\M1_unit|Add28~7\) # (GND)))))
-- \M1_unit|Add28~9\ = CARRY((\M1_unit|U_shift_reg[4][3]~regout\ & (!\M1_unit|U_shift_reg[1][3]~regout\ & !\M1_unit|Add28~7\)) # (!\M1_unit|U_shift_reg[4][3]~regout\ & ((!\M1_unit|Add28~7\) # (!\M1_unit|U_shift_reg[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][3]~regout\,
	datab => \M1_unit|U_shift_reg[1][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add28~7\,
	combout => \M1_unit|Add28~8_combout\,
	cout => \M1_unit|Add28~9\);

-- Location: LCCOMB_X37_Y14_N20
\M1_unit|Add30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add30~6_combout\ = (\M1_unit|V_shift_reg[4][3]~regout\ & ((\M1_unit|V_shift_reg[1][3]~regout\ & (\M1_unit|Add30~5\ & VCC)) # (!\M1_unit|V_shift_reg[1][3]~regout\ & (!\M1_unit|Add30~5\)))) # (!\M1_unit|V_shift_reg[4][3]~regout\ & 
-- ((\M1_unit|V_shift_reg[1][3]~regout\ & (!\M1_unit|Add30~5\)) # (!\M1_unit|V_shift_reg[1][3]~regout\ & ((\M1_unit|Add30~5\) # (GND)))))
-- \M1_unit|Add30~7\ = CARRY((\M1_unit|V_shift_reg[4][3]~regout\ & (!\M1_unit|V_shift_reg[1][3]~regout\ & !\M1_unit|Add30~5\)) # (!\M1_unit|V_shift_reg[4][3]~regout\ & ((!\M1_unit|Add30~5\) # (!\M1_unit|V_shift_reg[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][3]~regout\,
	datab => \M1_unit|V_shift_reg[1][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add30~5\,
	combout => \M1_unit|Add30~6_combout\,
	cout => \M1_unit|Add30~7\);

-- Location: LCCOMB_X36_Y16_N10
\M1_unit|Add19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~8_combout\ = ((\M1_unit|V_shift_reg[0][4]~regout\ $ (\M1_unit|V_shift_reg[4][4]~regout\ $ (!\M1_unit|Add19~7\)))) # (GND)
-- \M1_unit|Add19~9\ = CARRY((\M1_unit|V_shift_reg[0][4]~regout\ & ((\M1_unit|V_shift_reg[4][4]~regout\) # (!\M1_unit|Add19~7\))) # (!\M1_unit|V_shift_reg[0][4]~regout\ & (\M1_unit|V_shift_reg[4][4]~regout\ & !\M1_unit|Add19~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][4]~regout\,
	datab => \M1_unit|V_shift_reg[4][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add19~7\,
	combout => \M1_unit|Add19~8_combout\,
	cout => \M1_unit|Add19~9\);

-- Location: LCCOMB_X42_Y14_N10
\M1_unit|Add16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add16~8_combout\ = ((\M1_unit|U_shift_reg[0][4]~regout\ $ (\M1_unit|U_shift_reg[4][4]~regout\ $ (!\M1_unit|Add16~7\)))) # (GND)
-- \M1_unit|Add16~9\ = CARRY((\M1_unit|U_shift_reg[0][4]~regout\ & ((\M1_unit|U_shift_reg[4][4]~regout\) # (!\M1_unit|Add16~7\))) # (!\M1_unit|U_shift_reg[0][4]~regout\ & (\M1_unit|U_shift_reg[4][4]~regout\ & !\M1_unit|Add16~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][4]~regout\,
	datab => \M1_unit|U_shift_reg[4][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add16~7\,
	combout => \M1_unit|Add16~8_combout\,
	cout => \M1_unit|Add16~9\);

-- Location: LCCOMB_X36_Y16_N12
\M1_unit|Add19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~10_combout\ = (\M1_unit|V_shift_reg[4][5]~regout\ & ((\M1_unit|V_shift_reg[0][5]~regout\ & (\M1_unit|Add19~9\ & VCC)) # (!\M1_unit|V_shift_reg[0][5]~regout\ & (!\M1_unit|Add19~9\)))) # (!\M1_unit|V_shift_reg[4][5]~regout\ & 
-- ((\M1_unit|V_shift_reg[0][5]~regout\ & (!\M1_unit|Add19~9\)) # (!\M1_unit|V_shift_reg[0][5]~regout\ & ((\M1_unit|Add19~9\) # (GND)))))
-- \M1_unit|Add19~11\ = CARRY((\M1_unit|V_shift_reg[4][5]~regout\ & (!\M1_unit|V_shift_reg[0][5]~regout\ & !\M1_unit|Add19~9\)) # (!\M1_unit|V_shift_reg[4][5]~regout\ & ((!\M1_unit|Add19~9\) # (!\M1_unit|V_shift_reg[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][5]~regout\,
	datab => \M1_unit|V_shift_reg[0][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add19~9\,
	combout => \M1_unit|Add19~10_combout\,
	cout => \M1_unit|Add19~11\);

-- Location: LCCOMB_X42_Y14_N12
\M1_unit|Add16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add16~10_combout\ = (\M1_unit|U_shift_reg[4][5]~regout\ & ((\M1_unit|U_shift_reg[0][5]~regout\ & (\M1_unit|Add16~9\ & VCC)) # (!\M1_unit|U_shift_reg[0][5]~regout\ & (!\M1_unit|Add16~9\)))) # (!\M1_unit|U_shift_reg[4][5]~regout\ & 
-- ((\M1_unit|U_shift_reg[0][5]~regout\ & (!\M1_unit|Add16~9\)) # (!\M1_unit|U_shift_reg[0][5]~regout\ & ((\M1_unit|Add16~9\) # (GND)))))
-- \M1_unit|Add16~11\ = CARRY((\M1_unit|U_shift_reg[4][5]~regout\ & (!\M1_unit|U_shift_reg[0][5]~regout\ & !\M1_unit|Add16~9\)) # (!\M1_unit|U_shift_reg[4][5]~regout\ & ((!\M1_unit|Add16~9\) # (!\M1_unit|U_shift_reg[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][5]~regout\,
	datab => \M1_unit|U_shift_reg[0][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add16~9\,
	combout => \M1_unit|Add16~10_combout\,
	cout => \M1_unit|Add16~11\);

-- Location: LCCOMB_X36_Y16_N14
\M1_unit|Add19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~12_combout\ = ((\M1_unit|V_shift_reg[0][6]~regout\ $ (\M1_unit|V_shift_reg[4][6]~regout\ $ (!\M1_unit|Add19~11\)))) # (GND)
-- \M1_unit|Add19~13\ = CARRY((\M1_unit|V_shift_reg[0][6]~regout\ & ((\M1_unit|V_shift_reg[4][6]~regout\) # (!\M1_unit|Add19~11\))) # (!\M1_unit|V_shift_reg[0][6]~regout\ & (\M1_unit|V_shift_reg[4][6]~regout\ & !\M1_unit|Add19~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][6]~regout\,
	datab => \M1_unit|V_shift_reg[4][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add19~11\,
	combout => \M1_unit|Add19~12_combout\,
	cout => \M1_unit|Add19~13\);

-- Location: LCCOMB_X36_Y16_N16
\M1_unit|Add19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~14_combout\ = (\M1_unit|V_shift_reg[0][7]~regout\ & ((\M1_unit|V_shift_reg[4][7]~regout\ & (\M1_unit|Add19~13\ & VCC)) # (!\M1_unit|V_shift_reg[4][7]~regout\ & (!\M1_unit|Add19~13\)))) # (!\M1_unit|V_shift_reg[0][7]~regout\ & 
-- ((\M1_unit|V_shift_reg[4][7]~regout\ & (!\M1_unit|Add19~13\)) # (!\M1_unit|V_shift_reg[4][7]~regout\ & ((\M1_unit|Add19~13\) # (GND)))))
-- \M1_unit|Add19~15\ = CARRY((\M1_unit|V_shift_reg[0][7]~regout\ & (!\M1_unit|V_shift_reg[4][7]~regout\ & !\M1_unit|Add19~13\)) # (!\M1_unit|V_shift_reg[0][7]~regout\ & ((!\M1_unit|Add19~13\) # (!\M1_unit|V_shift_reg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][7]~regout\,
	datab => \M1_unit|V_shift_reg[4][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add19~13\,
	combout => \M1_unit|Add19~14_combout\,
	cout => \M1_unit|Add19~15\);

-- Location: LCCOMB_X37_Y14_N28
\M1_unit|Add30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add30~14_combout\ = (\M1_unit|V_shift_reg[1][7]~regout\ & ((\M1_unit|V_shift_reg[4][7]~regout\ & (\M1_unit|Add30~13\ & VCC)) # (!\M1_unit|V_shift_reg[4][7]~regout\ & (!\M1_unit|Add30~13\)))) # (!\M1_unit|V_shift_reg[1][7]~regout\ & 
-- ((\M1_unit|V_shift_reg[4][7]~regout\ & (!\M1_unit|Add30~13\)) # (!\M1_unit|V_shift_reg[4][7]~regout\ & ((\M1_unit|Add30~13\) # (GND)))))
-- \M1_unit|Add30~15\ = CARRY((\M1_unit|V_shift_reg[1][7]~regout\ & (!\M1_unit|V_shift_reg[4][7]~regout\ & !\M1_unit|Add30~13\)) # (!\M1_unit|V_shift_reg[1][7]~regout\ & ((!\M1_unit|Add30~13\) # (!\M1_unit|V_shift_reg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[1][7]~regout\,
	datab => \M1_unit|V_shift_reg[4][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add30~13\,
	combout => \M1_unit|Add30~14_combout\,
	cout => \M1_unit|Add30~15\);

-- Location: LCCOMB_X42_Y14_N16
\M1_unit|Add16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add16~14_combout\ = (\M1_unit|U_shift_reg[4][7]~regout\ & ((\M1_unit|U_shift_reg[0][7]~regout\ & (\M1_unit|Add16~13\ & VCC)) # (!\M1_unit|U_shift_reg[0][7]~regout\ & (!\M1_unit|Add16~13\)))) # (!\M1_unit|U_shift_reg[4][7]~regout\ & 
-- ((\M1_unit|U_shift_reg[0][7]~regout\ & (!\M1_unit|Add16~13\)) # (!\M1_unit|U_shift_reg[0][7]~regout\ & ((\M1_unit|Add16~13\) # (GND)))))
-- \M1_unit|Add16~15\ = CARRY((\M1_unit|U_shift_reg[4][7]~regout\ & (!\M1_unit|U_shift_reg[0][7]~regout\ & !\M1_unit|Add16~13\)) # (!\M1_unit|U_shift_reg[4][7]~regout\ & ((!\M1_unit|Add16~13\) # (!\M1_unit|U_shift_reg[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][7]~regout\,
	datab => \M1_unit|U_shift_reg[0][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add16~13\,
	combout => \M1_unit|Add16~14_combout\,
	cout => \M1_unit|Add16~15\);

-- Location: LCCOMB_X43_Y14_N22
\M1_unit|Add28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~20_combout\ = (\M1_unit|U_shift_reg[4][7]~regout\ & ((\M1_unit|U_shift_reg[1][7]~regout\ & (\M1_unit|Add28~18\ & VCC)) # (!\M1_unit|U_shift_reg[1][7]~regout\ & (!\M1_unit|Add28~18\)))) # (!\M1_unit|U_shift_reg[4][7]~regout\ & 
-- ((\M1_unit|U_shift_reg[1][7]~regout\ & (!\M1_unit|Add28~18\)) # (!\M1_unit|U_shift_reg[1][7]~regout\ & ((\M1_unit|Add28~18\) # (GND)))))
-- \M1_unit|Add28~21\ = CARRY((\M1_unit|U_shift_reg[4][7]~regout\ & (!\M1_unit|U_shift_reg[1][7]~regout\ & !\M1_unit|Add28~18\)) # (!\M1_unit|U_shift_reg[4][7]~regout\ & ((!\M1_unit|Add28~18\) # (!\M1_unit|U_shift_reg[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][7]~regout\,
	datab => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add28~18\,
	combout => \M1_unit|Add28~20_combout\,
	cout => \M1_unit|Add28~21\);

-- Location: LCCOMB_X36_Y16_N18
\M1_unit|Add19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~16_combout\ = !\M1_unit|Add19~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add19~15\,
	combout => \M1_unit|Add19~16_combout\);

-- Location: LCCOMB_X37_Y14_N30
\M1_unit|Add30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add30~16_combout\ = !\M1_unit|Add30~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add30~15\,
	combout => \M1_unit|Add30~16_combout\);

-- Location: LCCOMB_X37_Y19_N10
\M1_unit|Add26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~10_combout\ = (\M1_unit|V_prime_buf\(8) & (\M1_unit|Add26~9\ & VCC)) # (!\M1_unit|V_prime_buf\(8) & (!\M1_unit|Add26~9\))
-- \M1_unit|Add26~11\ = CARRY((!\M1_unit|V_prime_buf\(8) & !\M1_unit|Add26~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(8),
	datad => VCC,
	cin => \M1_unit|Add26~9\,
	combout => \M1_unit|Add26~10_combout\,
	cout => \M1_unit|Add26~11\);

-- Location: LCCOMB_X37_Y19_N20
\M1_unit|Add26~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~21_combout\ = (\M1_unit|V_prime_buf\(13) & ((GND) # (!\M1_unit|Add26~20\))) # (!\M1_unit|V_prime_buf\(13) & (\M1_unit|Add26~20\ $ (GND)))
-- \M1_unit|Add26~22\ = CARRY((\M1_unit|V_prime_buf\(13)) # (!\M1_unit|Add26~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(13),
	datad => VCC,
	cin => \M1_unit|Add26~20\,
	combout => \M1_unit|Add26~21_combout\,
	cout => \M1_unit|Add26~22\);

-- Location: LCCOMB_X37_Y19_N22
\M1_unit|Add26~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~23_combout\ = (\M1_unit|V_prime_buf\(14) & (\M1_unit|Add26~22\ & VCC)) # (!\M1_unit|V_prime_buf\(14) & (!\M1_unit|Add26~22\))
-- \M1_unit|Add26~24\ = CARRY((!\M1_unit|V_prime_buf\(14) & !\M1_unit|Add26~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(14),
	datad => VCC,
	cin => \M1_unit|Add26~22\,
	combout => \M1_unit|Add26~23_combout\,
	cout => \M1_unit|Add26~24\);

-- Location: LCCOMB_X37_Y19_N26
\M1_unit|Add26~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~27_combout\ = (\M1_unit|V_prime_buf\(16) & (\M1_unit|Add26~26\ & VCC)) # (!\M1_unit|V_prime_buf\(16) & (!\M1_unit|Add26~26\))
-- \M1_unit|Add26~28\ = CARRY((!\M1_unit|V_prime_buf\(16) & !\M1_unit|Add26~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(16),
	datad => VCC,
	cin => \M1_unit|Add26~26\,
	combout => \M1_unit|Add26~27_combout\,
	cout => \M1_unit|Add26~28\);

-- Location: LCCOMB_X37_Y16_N4
\M1_unit|Add18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add18~0_combout\ = (\M1_unit|V_shift_reg[5][0]~regout\ & (\M1_unit|V_shift_reg[0][0]~regout\ $ (VCC))) # (!\M1_unit|V_shift_reg[5][0]~regout\ & (\M1_unit|V_shift_reg[0][0]~regout\ & VCC))
-- \M1_unit|Add18~1\ = CARRY((\M1_unit|V_shift_reg[5][0]~regout\ & \M1_unit|V_shift_reg[0][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][0]~regout\,
	datab => \M1_unit|V_shift_reg[0][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add18~0_combout\,
	cout => \M1_unit|Add18~1\);

-- Location: LCCOMB_X42_Y16_N6
\M1_unit|Add15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~0_combout\ = (\M1_unit|U_shift_reg[0][0]~regout\ & (\M1_unit|U_shift_reg[5][0]~regout\ $ (VCC))) # (!\M1_unit|U_shift_reg[0][0]~regout\ & (\M1_unit|U_shift_reg[5][0]~regout\ & VCC))
-- \M1_unit|Add15~1\ = CARRY((\M1_unit|U_shift_reg[0][0]~regout\ & \M1_unit|U_shift_reg[5][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][0]~regout\,
	datab => \M1_unit|U_shift_reg[5][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add15~0_combout\,
	cout => \M1_unit|Add15~1\);

-- Location: LCCOMB_X42_Y16_N12
\M1_unit|Add15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~6_combout\ = (\M1_unit|U_shift_reg[0][3]~regout\ & ((\M1_unit|U_shift_reg[5][3]~regout\ & (\M1_unit|Add15~5\ & VCC)) # (!\M1_unit|U_shift_reg[5][3]~regout\ & (!\M1_unit|Add15~5\)))) # (!\M1_unit|U_shift_reg[0][3]~regout\ & 
-- ((\M1_unit|U_shift_reg[5][3]~regout\ & (!\M1_unit|Add15~5\)) # (!\M1_unit|U_shift_reg[5][3]~regout\ & ((\M1_unit|Add15~5\) # (GND)))))
-- \M1_unit|Add15~7\ = CARRY((\M1_unit|U_shift_reg[0][3]~regout\ & (!\M1_unit|U_shift_reg[5][3]~regout\ & !\M1_unit|Add15~5\)) # (!\M1_unit|U_shift_reg[0][3]~regout\ & ((!\M1_unit|Add15~5\) # (!\M1_unit|U_shift_reg[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][3]~regout\,
	datab => \M1_unit|U_shift_reg[5][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add15~5\,
	combout => \M1_unit|Add15~6_combout\,
	cout => \M1_unit|Add15~7\);

-- Location: LCCOMB_X42_Y16_N16
\M1_unit|Add15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~10_combout\ = (\M1_unit|U_shift_reg[0][5]~regout\ & ((\M1_unit|U_shift_reg[5][5]~regout\ & (\M1_unit|Add15~9\ & VCC)) # (!\M1_unit|U_shift_reg[5][5]~regout\ & (!\M1_unit|Add15~9\)))) # (!\M1_unit|U_shift_reg[0][5]~regout\ & 
-- ((\M1_unit|U_shift_reg[5][5]~regout\ & (!\M1_unit|Add15~9\)) # (!\M1_unit|U_shift_reg[5][5]~regout\ & ((\M1_unit|Add15~9\) # (GND)))))
-- \M1_unit|Add15~11\ = CARRY((\M1_unit|U_shift_reg[0][5]~regout\ & (!\M1_unit|U_shift_reg[5][5]~regout\ & !\M1_unit|Add15~9\)) # (!\M1_unit|U_shift_reg[0][5]~regout\ & ((!\M1_unit|Add15~9\) # (!\M1_unit|U_shift_reg[5][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][5]~regout\,
	datab => \M1_unit|U_shift_reg[5][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add15~9\,
	combout => \M1_unit|Add15~10_combout\,
	cout => \M1_unit|Add15~11\);

-- Location: LCCOMB_X42_Y16_N18
\M1_unit|Add15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~12_combout\ = ((\M1_unit|U_shift_reg[0][6]~regout\ $ (\M1_unit|U_shift_reg[5][6]~regout\ $ (!\M1_unit|Add15~11\)))) # (GND)
-- \M1_unit|Add15~13\ = CARRY((\M1_unit|U_shift_reg[0][6]~regout\ & ((\M1_unit|U_shift_reg[5][6]~regout\) # (!\M1_unit|Add15~11\))) # (!\M1_unit|U_shift_reg[0][6]~regout\ & (\M1_unit|U_shift_reg[5][6]~regout\ & !\M1_unit|Add15~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][6]~regout\,
	datab => \M1_unit|U_shift_reg[5][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add15~11\,
	combout => \M1_unit|Add15~12_combout\,
	cout => \M1_unit|Add15~13\);

-- Location: LCCOMB_X42_Y16_N20
\M1_unit|Add15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~14_combout\ = (\M1_unit|U_shift_reg[0][7]~regout\ & ((\M1_unit|U_shift_reg[5][7]~regout\ & (\M1_unit|Add15~13\ & VCC)) # (!\M1_unit|U_shift_reg[5][7]~regout\ & (!\M1_unit|Add15~13\)))) # (!\M1_unit|U_shift_reg[0][7]~regout\ & 
-- ((\M1_unit|U_shift_reg[5][7]~regout\ & (!\M1_unit|Add15~13\)) # (!\M1_unit|U_shift_reg[5][7]~regout\ & ((\M1_unit|Add15~13\) # (GND)))))
-- \M1_unit|Add15~15\ = CARRY((\M1_unit|U_shift_reg[0][7]~regout\ & (!\M1_unit|U_shift_reg[5][7]~regout\ & !\M1_unit|Add15~13\)) # (!\M1_unit|U_shift_reg[0][7]~regout\ & ((!\M1_unit|Add15~13\) # (!\M1_unit|U_shift_reg[5][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][7]~regout\,
	datab => \M1_unit|U_shift_reg[5][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add15~13\,
	combout => \M1_unit|Add15~14_combout\,
	cout => \M1_unit|Add15~15\);

-- Location: LCCOMB_X37_Y21_N8
\M1_unit|Add27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~0_combout\ = \M1_unit|U_prime_buf\(7) $ (VCC)
-- \M1_unit|Add27~1\ = CARRY(\M1_unit|U_prime_buf\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(7),
	datad => VCC,
	combout => \M1_unit|Add27~0_combout\,
	cout => \M1_unit|Add27~1\);

-- Location: LCCOMB_X37_Y21_N10
\M1_unit|Add27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~2_combout\ = (\M1_unit|U_prime_buf\(8) & (\M1_unit|Add27~1\ & VCC)) # (!\M1_unit|U_prime_buf\(8) & (!\M1_unit|Add27~1\))
-- \M1_unit|Add27~3\ = CARRY((!\M1_unit|U_prime_buf\(8) & !\M1_unit|Add27~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(8),
	datad => VCC,
	cin => \M1_unit|Add27~1\,
	combout => \M1_unit|Add27~2_combout\,
	cout => \M1_unit|Add27~3\);

-- Location: LCCOMB_X37_Y21_N22
\M1_unit|Add27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~14_combout\ = (\M1_unit|U_prime_buf\(14) & (\M1_unit|Add27~13\ & VCC)) # (!\M1_unit|U_prime_buf\(14) & (!\M1_unit|Add27~13\))
-- \M1_unit|Add27~15\ = CARRY((!\M1_unit|U_prime_buf\(14) & !\M1_unit|Add27~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(14),
	datad => VCC,
	cin => \M1_unit|Add27~13\,
	combout => \M1_unit|Add27~14_combout\,
	cout => \M1_unit|Add27~15\);

-- Location: LCCOMB_X37_Y21_N26
\M1_unit|Add27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~18_combout\ = (\M1_unit|U_prime_buf\(16) & (\M1_unit|Add27~17\ & VCC)) # (!\M1_unit|U_prime_buf\(16) & (!\M1_unit|Add27~17\))
-- \M1_unit|Add27~19\ = CARRY((!\M1_unit|U_prime_buf\(16) & !\M1_unit|Add27~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(16),
	datad => VCC,
	cin => \M1_unit|Add27~17\,
	combout => \M1_unit|Add27~18_combout\,
	cout => \M1_unit|Add27~19\);

-- Location: LCCOMB_X37_Y18_N16
\M1_unit|Add26~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~49_combout\ = (\M1_unit|V_prime_buf\(27) & ((GND) # (!\M1_unit|Add26~48\))) # (!\M1_unit|V_prime_buf\(27) & (\M1_unit|Add26~48\ $ (GND)))
-- \M1_unit|Add26~50\ = CARRY((\M1_unit|V_prime_buf\(27)) # (!\M1_unit|Add26~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(27),
	datad => VCC,
	cin => \M1_unit|Add26~48\,
	combout => \M1_unit|Add26~49_combout\,
	cout => \M1_unit|Add26~50\);

-- Location: LCCOMB_X37_Y18_N20
\M1_unit|Add26~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~53_combout\ = (\M1_unit|V_prime_buf\(29) & ((GND) # (!\M1_unit|Add26~52\))) # (!\M1_unit|V_prime_buf\(29) & (\M1_unit|Add26~52\ $ (GND)))
-- \M1_unit|Add26~54\ = CARRY((\M1_unit|V_prime_buf\(29)) # (!\M1_unit|Add26~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(29),
	datad => VCC,
	cin => \M1_unit|Add26~52\,
	combout => \M1_unit|Add26~53_combout\,
	cout => \M1_unit|Add26~54\);

-- Location: LCCOMB_X37_Y18_N22
\M1_unit|Add26~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~55_combout\ = (\M1_unit|V_prime_buf\(30) & (\M1_unit|Add26~54\ & VCC)) # (!\M1_unit|V_prime_buf\(30) & (!\M1_unit|Add26~54\))
-- \M1_unit|Add26~56\ = CARRY((!\M1_unit|V_prime_buf\(30) & !\M1_unit|Add26~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(30),
	datad => VCC,
	cin => \M1_unit|Add26~54\,
	combout => \M1_unit|Add26~55_combout\,
	cout => \M1_unit|Add26~56\);

-- Location: LCCOMB_X37_Y20_N10
\M1_unit|Add27~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~34_combout\ = (\M1_unit|U_prime_buf\(24) & (\M1_unit|Add27~33\ & VCC)) # (!\M1_unit|U_prime_buf\(24) & (!\M1_unit|Add27~33\))
-- \M1_unit|Add27~35\ = CARRY((!\M1_unit|U_prime_buf\(24) & !\M1_unit|Add27~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(24),
	datad => VCC,
	cin => \M1_unit|Add27~33\,
	combout => \M1_unit|Add27~34_combout\,
	cout => \M1_unit|Add27~35\);

-- Location: LCCOMB_X37_Y20_N22
\M1_unit|Add27~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~46_combout\ = (\M1_unit|U_prime_buf\(30) & (\M1_unit|Add27~45\ & VCC)) # (!\M1_unit|U_prime_buf\(30) & (!\M1_unit|Add27~45\))
-- \M1_unit|Add27~47\ = CARRY((!\M1_unit|U_prime_buf\(30) & !\M1_unit|Add27~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(30),
	datad => VCC,
	cin => \M1_unit|Add27~45\,
	combout => \M1_unit|Add27~46_combout\,
	cout => \M1_unit|Add27~47\);

-- Location: LCCOMB_X37_Y20_N24
\M1_unit|Add27~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~48_combout\ = \M1_unit|Add27~47\ $ (\M1_unit|U_prime_buf\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|U_prime_buf\(31),
	cin => \M1_unit|Add27~47\,
	combout => \M1_unit|Add27~48_combout\);

-- Location: LCCOMB_X37_Y15_N10
\M1_unit|Add31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~0_combout\ = (\M1_unit|V_shift_reg[3][0]~regout\ & (\M1_unit|V_shift_reg[2][0]~regout\ $ (VCC))) # (!\M1_unit|V_shift_reg[3][0]~regout\ & (\M1_unit|V_shift_reg[2][0]~regout\ & VCC))
-- \M1_unit|Add31~1\ = CARRY((\M1_unit|V_shift_reg[3][0]~regout\ & \M1_unit|V_shift_reg[2][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][0]~regout\,
	datab => \M1_unit|V_shift_reg[2][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add31~0_combout\,
	cout => \M1_unit|Add31~1\);

-- Location: LCCOMB_X42_Y18_N6
\M1_unit|Add17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~0_combout\ = (\M1_unit|U_shift_reg[0][0]~regout\ & (\M1_unit|U_shift_reg[3][0]~regout\ $ (VCC))) # (!\M1_unit|U_shift_reg[0][0]~regout\ & (\M1_unit|U_shift_reg[3][0]~regout\ & VCC))
-- \M1_unit|Add17~1\ = CARRY((\M1_unit|U_shift_reg[0][0]~regout\ & \M1_unit|U_shift_reg[3][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][0]~regout\,
	datab => \M1_unit|U_shift_reg[3][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add17~0_combout\,
	cout => \M1_unit|Add17~1\);

-- Location: LCCOMB_X37_Y15_N12
\M1_unit|Add31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~2_combout\ = (\M1_unit|V_shift_reg[3][1]~regout\ & ((\M1_unit|V_shift_reg[2][1]~regout\ & (\M1_unit|Add31~1\ & VCC)) # (!\M1_unit|V_shift_reg[2][1]~regout\ & (!\M1_unit|Add31~1\)))) # (!\M1_unit|V_shift_reg[3][1]~regout\ & 
-- ((\M1_unit|V_shift_reg[2][1]~regout\ & (!\M1_unit|Add31~1\)) # (!\M1_unit|V_shift_reg[2][1]~regout\ & ((\M1_unit|Add31~1\) # (GND)))))
-- \M1_unit|Add31~3\ = CARRY((\M1_unit|V_shift_reg[3][1]~regout\ & (!\M1_unit|V_shift_reg[2][1]~regout\ & !\M1_unit|Add31~1\)) # (!\M1_unit|V_shift_reg[3][1]~regout\ & ((!\M1_unit|Add31~1\) # (!\M1_unit|V_shift_reg[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][1]~regout\,
	datab => \M1_unit|V_shift_reg[2][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add31~1\,
	combout => \M1_unit|Add31~2_combout\,
	cout => \M1_unit|Add31~3\);

-- Location: LCCOMB_X37_Y15_N14
\M1_unit|Add31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~4_combout\ = ((\M1_unit|V_shift_reg[2][2]~regout\ $ (\M1_unit|V_shift_reg[3][2]~regout\ $ (!\M1_unit|Add31~3\)))) # (GND)
-- \M1_unit|Add31~5\ = CARRY((\M1_unit|V_shift_reg[2][2]~regout\ & ((\M1_unit|V_shift_reg[3][2]~regout\) # (!\M1_unit|Add31~3\))) # (!\M1_unit|V_shift_reg[2][2]~regout\ & (\M1_unit|V_shift_reg[3][2]~regout\ & !\M1_unit|Add31~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][2]~regout\,
	datab => \M1_unit|V_shift_reg[3][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add31~3\,
	combout => \M1_unit|Add31~4_combout\,
	cout => \M1_unit|Add31~5\);

-- Location: LCCOMB_X42_Y18_N10
\M1_unit|Add17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~4_combout\ = ((\M1_unit|U_shift_reg[3][2]~regout\ $ (\M1_unit|U_shift_reg[0][2]~regout\ $ (!\M1_unit|Add17~3\)))) # (GND)
-- \M1_unit|Add17~5\ = CARRY((\M1_unit|U_shift_reg[3][2]~regout\ & ((\M1_unit|U_shift_reg[0][2]~regout\) # (!\M1_unit|Add17~3\))) # (!\M1_unit|U_shift_reg[3][2]~regout\ & (\M1_unit|U_shift_reg[0][2]~regout\ & !\M1_unit|Add17~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][2]~regout\,
	datab => \M1_unit|U_shift_reg[0][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add17~3\,
	combout => \M1_unit|Add17~4_combout\,
	cout => \M1_unit|Add17~5\);

-- Location: LCCOMB_X37_Y15_N16
\M1_unit|Add31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~6_combout\ = (\M1_unit|V_shift_reg[3][3]~regout\ & ((\M1_unit|V_shift_reg[2][3]~regout\ & (\M1_unit|Add31~5\ & VCC)) # (!\M1_unit|V_shift_reg[2][3]~regout\ & (!\M1_unit|Add31~5\)))) # (!\M1_unit|V_shift_reg[3][3]~regout\ & 
-- ((\M1_unit|V_shift_reg[2][3]~regout\ & (!\M1_unit|Add31~5\)) # (!\M1_unit|V_shift_reg[2][3]~regout\ & ((\M1_unit|Add31~5\) # (GND)))))
-- \M1_unit|Add31~7\ = CARRY((\M1_unit|V_shift_reg[3][3]~regout\ & (!\M1_unit|V_shift_reg[2][3]~regout\ & !\M1_unit|Add31~5\)) # (!\M1_unit|V_shift_reg[3][3]~regout\ & ((!\M1_unit|Add31~5\) # (!\M1_unit|V_shift_reg[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][3]~regout\,
	datab => \M1_unit|V_shift_reg[2][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add31~5\,
	combout => \M1_unit|Add31~6_combout\,
	cout => \M1_unit|Add31~7\);

-- Location: LCCOMB_X37_Y15_N18
\M1_unit|Add31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~8_combout\ = ((\M1_unit|V_shift_reg[3][4]~regout\ $ (\M1_unit|V_shift_reg[2][4]~regout\ $ (!\M1_unit|Add31~7\)))) # (GND)
-- \M1_unit|Add31~9\ = CARRY((\M1_unit|V_shift_reg[3][4]~regout\ & ((\M1_unit|V_shift_reg[2][4]~regout\) # (!\M1_unit|Add31~7\))) # (!\M1_unit|V_shift_reg[3][4]~regout\ & (\M1_unit|V_shift_reg[2][4]~regout\ & !\M1_unit|Add31~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][4]~regout\,
	datab => \M1_unit|V_shift_reg[2][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add31~7\,
	combout => \M1_unit|Add31~8_combout\,
	cout => \M1_unit|Add31~9\);

-- Location: LCCOMB_X38_Y15_N24
\M1_unit|Add20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add20~10_combout\ = (\M1_unit|V_shift_reg[3][5]~regout\ & ((\M1_unit|V_shift_reg[0][5]~regout\ & (\M1_unit|Add20~9\ & VCC)) # (!\M1_unit|V_shift_reg[0][5]~regout\ & (!\M1_unit|Add20~9\)))) # (!\M1_unit|V_shift_reg[3][5]~regout\ & 
-- ((\M1_unit|V_shift_reg[0][5]~regout\ & (!\M1_unit|Add20~9\)) # (!\M1_unit|V_shift_reg[0][5]~regout\ & ((\M1_unit|Add20~9\) # (GND)))))
-- \M1_unit|Add20~11\ = CARRY((\M1_unit|V_shift_reg[3][5]~regout\ & (!\M1_unit|V_shift_reg[0][5]~regout\ & !\M1_unit|Add20~9\)) # (!\M1_unit|V_shift_reg[3][5]~regout\ & ((!\M1_unit|Add20~9\) # (!\M1_unit|V_shift_reg[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][5]~regout\,
	datab => \M1_unit|V_shift_reg[0][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add20~9\,
	combout => \M1_unit|Add20~10_combout\,
	cout => \M1_unit|Add20~11\);

-- Location: LCCOMB_X42_Y18_N16
\M1_unit|Add17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~10_combout\ = (\M1_unit|U_shift_reg[3][5]~regout\ & ((\M1_unit|U_shift_reg[0][5]~regout\ & (\M1_unit|Add17~9\ & VCC)) # (!\M1_unit|U_shift_reg[0][5]~regout\ & (!\M1_unit|Add17~9\)))) # (!\M1_unit|U_shift_reg[3][5]~regout\ & 
-- ((\M1_unit|U_shift_reg[0][5]~regout\ & (!\M1_unit|Add17~9\)) # (!\M1_unit|U_shift_reg[0][5]~regout\ & ((\M1_unit|Add17~9\) # (GND)))))
-- \M1_unit|Add17~11\ = CARRY((\M1_unit|U_shift_reg[3][5]~regout\ & (!\M1_unit|U_shift_reg[0][5]~regout\ & !\M1_unit|Add17~9\)) # (!\M1_unit|U_shift_reg[3][5]~regout\ & ((!\M1_unit|Add17~9\) # (!\M1_unit|U_shift_reg[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][5]~regout\,
	datab => \M1_unit|U_shift_reg[0][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add17~9\,
	combout => \M1_unit|Add17~10_combout\,
	cout => \M1_unit|Add17~11\);

-- Location: LCCOMB_X43_Y18_N22
\M1_unit|Add29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~10_combout\ = (\M1_unit|U_shift_reg[3][5]~regout\ & ((\M1_unit|U_shift_reg[2][5]~regout\ & (\M1_unit|Add29~9\ & VCC)) # (!\M1_unit|U_shift_reg[2][5]~regout\ & (!\M1_unit|Add29~9\)))) # (!\M1_unit|U_shift_reg[3][5]~regout\ & 
-- ((\M1_unit|U_shift_reg[2][5]~regout\ & (!\M1_unit|Add29~9\)) # (!\M1_unit|U_shift_reg[2][5]~regout\ & ((\M1_unit|Add29~9\) # (GND)))))
-- \M1_unit|Add29~11\ = CARRY((\M1_unit|U_shift_reg[3][5]~regout\ & (!\M1_unit|U_shift_reg[2][5]~regout\ & !\M1_unit|Add29~9\)) # (!\M1_unit|U_shift_reg[3][5]~regout\ & ((!\M1_unit|Add29~9\) # (!\M1_unit|U_shift_reg[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][5]~regout\,
	datab => \M1_unit|U_shift_reg[2][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add29~9\,
	combout => \M1_unit|Add29~10_combout\,
	cout => \M1_unit|Add29~11\);

-- Location: LCCOMB_X37_Y15_N22
\M1_unit|Add31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~12_combout\ = ((\M1_unit|V_shift_reg[3][6]~regout\ $ (\M1_unit|V_shift_reg[2][6]~regout\ $ (!\M1_unit|Add31~11\)))) # (GND)
-- \M1_unit|Add31~13\ = CARRY((\M1_unit|V_shift_reg[3][6]~regout\ & ((\M1_unit|V_shift_reg[2][6]~regout\) # (!\M1_unit|Add31~11\))) # (!\M1_unit|V_shift_reg[3][6]~regout\ & (\M1_unit|V_shift_reg[2][6]~regout\ & !\M1_unit|Add31~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][6]~regout\,
	datab => \M1_unit|V_shift_reg[2][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add31~11\,
	combout => \M1_unit|Add31~12_combout\,
	cout => \M1_unit|Add31~13\);

-- Location: LCCOMB_X38_Y15_N28
\M1_unit|Add20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add20~14_combout\ = (\M1_unit|V_shift_reg[3][7]~regout\ & ((\M1_unit|V_shift_reg[0][7]~regout\ & (\M1_unit|Add20~13\ & VCC)) # (!\M1_unit|V_shift_reg[0][7]~regout\ & (!\M1_unit|Add20~13\)))) # (!\M1_unit|V_shift_reg[3][7]~regout\ & 
-- ((\M1_unit|V_shift_reg[0][7]~regout\ & (!\M1_unit|Add20~13\)) # (!\M1_unit|V_shift_reg[0][7]~regout\ & ((\M1_unit|Add20~13\) # (GND)))))
-- \M1_unit|Add20~15\ = CARRY((\M1_unit|V_shift_reg[3][7]~regout\ & (!\M1_unit|V_shift_reg[0][7]~regout\ & !\M1_unit|Add20~13\)) # (!\M1_unit|V_shift_reg[3][7]~regout\ & ((!\M1_unit|Add20~13\) # (!\M1_unit|V_shift_reg[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][7]~regout\,
	datab => \M1_unit|V_shift_reg[0][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add20~13\,
	combout => \M1_unit|Add20~14_combout\,
	cout => \M1_unit|Add20~15\);

-- Location: LCCOMB_X37_Y15_N24
\M1_unit|Add31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~14_combout\ = (\M1_unit|V_shift_reg[3][7]~regout\ & ((\M1_unit|V_shift_reg[2][7]~regout\ & (\M1_unit|Add31~13\ & VCC)) # (!\M1_unit|V_shift_reg[2][7]~regout\ & (!\M1_unit|Add31~13\)))) # (!\M1_unit|V_shift_reg[3][7]~regout\ & 
-- ((\M1_unit|V_shift_reg[2][7]~regout\ & (!\M1_unit|Add31~13\)) # (!\M1_unit|V_shift_reg[2][7]~regout\ & ((\M1_unit|Add31~13\) # (GND)))))
-- \M1_unit|Add31~15\ = CARRY((\M1_unit|V_shift_reg[3][7]~regout\ & (!\M1_unit|V_shift_reg[2][7]~regout\ & !\M1_unit|Add31~13\)) # (!\M1_unit|V_shift_reg[3][7]~regout\ & ((!\M1_unit|Add31~13\) # (!\M1_unit|V_shift_reg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][7]~regout\,
	datab => \M1_unit|V_shift_reg[2][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add31~13\,
	combout => \M1_unit|Add31~14_combout\,
	cout => \M1_unit|Add31~15\);

-- Location: LCCOMB_X42_Y18_N20
\M1_unit|Add17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~14_combout\ = (\M1_unit|U_shift_reg[3][7]~regout\ & ((\M1_unit|U_shift_reg[0][7]~regout\ & (\M1_unit|Add17~13\ & VCC)) # (!\M1_unit|U_shift_reg[0][7]~regout\ & (!\M1_unit|Add17~13\)))) # (!\M1_unit|U_shift_reg[3][7]~regout\ & 
-- ((\M1_unit|U_shift_reg[0][7]~regout\ & (!\M1_unit|Add17~13\)) # (!\M1_unit|U_shift_reg[0][7]~regout\ & ((\M1_unit|Add17~13\) # (GND)))))
-- \M1_unit|Add17~15\ = CARRY((\M1_unit|U_shift_reg[3][7]~regout\ & (!\M1_unit|U_shift_reg[0][7]~regout\ & !\M1_unit|Add17~13\)) # (!\M1_unit|U_shift_reg[3][7]~regout\ & ((!\M1_unit|Add17~13\) # (!\M1_unit|U_shift_reg[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][7]~regout\,
	datab => \M1_unit|U_shift_reg[0][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add17~13\,
	combout => \M1_unit|Add17~14_combout\,
	cout => \M1_unit|Add17~15\);

-- Location: LCCOMB_X43_Y18_N26
\M1_unit|Add29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~14_combout\ = (\M1_unit|U_shift_reg[3][7]~regout\ & ((\M1_unit|U_shift_reg[2][7]~regout\ & (\M1_unit|Add29~13\ & VCC)) # (!\M1_unit|U_shift_reg[2][7]~regout\ & (!\M1_unit|Add29~13\)))) # (!\M1_unit|U_shift_reg[3][7]~regout\ & 
-- ((\M1_unit|U_shift_reg[2][7]~regout\ & (!\M1_unit|Add29~13\)) # (!\M1_unit|U_shift_reg[2][7]~regout\ & ((\M1_unit|Add29~13\) # (GND)))))
-- \M1_unit|Add29~15\ = CARRY((\M1_unit|U_shift_reg[3][7]~regout\ & (!\M1_unit|U_shift_reg[2][7]~regout\ & !\M1_unit|Add29~13\)) # (!\M1_unit|U_shift_reg[3][7]~regout\ & ((!\M1_unit|Add29~13\) # (!\M1_unit|U_shift_reg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][7]~regout\,
	datab => \M1_unit|U_shift_reg[2][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add29~13\,
	combout => \M1_unit|Add29~14_combout\,
	cout => \M1_unit|Add29~15\);

-- Location: LCCOMB_X37_Y15_N26
\M1_unit|Add31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~16_combout\ = !\M1_unit|Add31~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add31~15\,
	combout => \M1_unit|Add31~16_combout\);

-- Location: LCCOMB_X43_Y18_N28
\M1_unit|Add29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~16_combout\ = !\M1_unit|Add29~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add29~15\,
	combout => \M1_unit|Add29~16_combout\);

-- Location: LCCOMB_X34_Y21_N0
\M1_unit|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~0_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(0) & (\M1_unit|Add4~0_combout\ $ (VCC))) # (!\M1_unit|Mult2|auto_generated|w253w\(0) & (\M1_unit|Add4~0_combout\ & VCC))
-- \M1_unit|Add5~1\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(0) & \M1_unit|Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(0),
	datab => \M1_unit|Add4~0_combout\,
	datad => VCC,
	combout => \M1_unit|Add5~0_combout\,
	cout => \M1_unit|Add5~1\);

-- Location: LCCOMB_X35_Y21_N2
\M1_unit|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~2_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(1) & ((\M1_unit|Mult0|auto_generated|w247w\(1) & (!\M1_unit|Add4~1\)) # (!\M1_unit|Mult0|auto_generated|w247w\(1) & ((\M1_unit|Add4~1\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|w247w\(1) & ((\M1_unit|Mult0|auto_generated|w247w\(1) & (\M1_unit|Add4~1\ & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w\(1) & (!\M1_unit|Add4~1\))))
-- \M1_unit|Add4~3\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(1) & ((!\M1_unit|Add4~1\) # (!\M1_unit|Mult0|auto_generated|w247w\(1)))) # (!\M1_unit|Mult1|auto_generated|w247w\(1) & (!\M1_unit|Mult0|auto_generated|w247w\(1) & !\M1_unit|Add4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(1),
	datab => \M1_unit|Mult0|auto_generated|w247w\(1),
	datad => VCC,
	cin => \M1_unit|Add4~1\,
	combout => \M1_unit|Add4~2_combout\,
	cout => \M1_unit|Add4~3\);

-- Location: LCCOMB_X35_Y21_N4
\M1_unit|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~4_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(2) $ (\M1_unit|Mult0|auto_generated|w247w\(2) $ (\M1_unit|Add4~3\)))) # (GND)
-- \M1_unit|Add4~5\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(2) & (\M1_unit|Mult0|auto_generated|w247w\(2) & !\M1_unit|Add4~3\)) # (!\M1_unit|Mult1|auto_generated|w247w\(2) & ((\M1_unit|Mult0|auto_generated|w247w\(2)) # (!\M1_unit|Add4~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(2),
	datab => \M1_unit|Mult0|auto_generated|w247w\(2),
	datad => VCC,
	cin => \M1_unit|Add4~3\,
	combout => \M1_unit|Add4~4_combout\,
	cout => \M1_unit|Add4~5\);

-- Location: LCCOMB_X34_Y21_N4
\M1_unit|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~4_combout\ = ((\M1_unit|Add4~4_combout\ $ (\M1_unit|Mult2|auto_generated|w253w\(2) $ (!\M1_unit|Add5~3\)))) # (GND)
-- \M1_unit|Add5~5\ = CARRY((\M1_unit|Add4~4_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(2)) # (!\M1_unit|Add5~3\))) # (!\M1_unit|Add4~4_combout\ & (\M1_unit|Mult2|auto_generated|w253w\(2) & !\M1_unit|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~4_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(2),
	datad => VCC,
	cin => \M1_unit|Add5~3\,
	combout => \M1_unit|Add5~4_combout\,
	cout => \M1_unit|Add5~5\);

-- Location: LCCOMB_X35_Y21_N6
\M1_unit|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~6_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(3) & ((\M1_unit|Mult0|auto_generated|w247w\(3) & (!\M1_unit|Add4~5\)) # (!\M1_unit|Mult0|auto_generated|w247w\(3) & ((\M1_unit|Add4~5\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|w247w\(3) & ((\M1_unit|Mult0|auto_generated|w247w\(3) & (\M1_unit|Add4~5\ & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w\(3) & (!\M1_unit|Add4~5\))))
-- \M1_unit|Add4~7\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(3) & ((!\M1_unit|Add4~5\) # (!\M1_unit|Mult0|auto_generated|w247w\(3)))) # (!\M1_unit|Mult1|auto_generated|w247w\(3) & (!\M1_unit|Mult0|auto_generated|w247w\(3) & !\M1_unit|Add4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(3),
	datab => \M1_unit|Mult0|auto_generated|w247w\(3),
	datad => VCC,
	cin => \M1_unit|Add4~5\,
	combout => \M1_unit|Add4~6_combout\,
	cout => \M1_unit|Add4~7\);

-- Location: LCCOMB_X34_Y21_N6
\M1_unit|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~6_combout\ = (\M1_unit|Add4~6_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(3) & (\M1_unit|Add5~5\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w253w\(3) & (!\M1_unit|Add5~5\)))) # (!\M1_unit|Add4~6_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|w253w\(3) & (!\M1_unit|Add5~5\)) # (!\M1_unit|Mult2|auto_generated|w253w\(3) & ((\M1_unit|Add5~5\) # (GND)))))
-- \M1_unit|Add5~7\ = CARRY((\M1_unit|Add4~6_combout\ & (!\M1_unit|Mult2|auto_generated|w253w\(3) & !\M1_unit|Add5~5\)) # (!\M1_unit|Add4~6_combout\ & ((!\M1_unit|Add5~5\) # (!\M1_unit|Mult2|auto_generated|w253w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~6_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(3),
	datad => VCC,
	cin => \M1_unit|Add5~5\,
	combout => \M1_unit|Add5~6_combout\,
	cout => \M1_unit|Add5~7\);

-- Location: LCCOMB_X35_Y21_N8
\M1_unit|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~8_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(4) $ (\M1_unit|Mult0|auto_generated|w247w\(4) $ (\M1_unit|Add4~7\)))) # (GND)
-- \M1_unit|Add4~9\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(4) & (\M1_unit|Mult0|auto_generated|w247w\(4) & !\M1_unit|Add4~7\)) # (!\M1_unit|Mult1|auto_generated|w247w\(4) & ((\M1_unit|Mult0|auto_generated|w247w\(4)) # (!\M1_unit|Add4~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(4),
	datab => \M1_unit|Mult0|auto_generated|w247w\(4),
	datad => VCC,
	cin => \M1_unit|Add4~7\,
	combout => \M1_unit|Add4~8_combout\,
	cout => \M1_unit|Add4~9\);

-- Location: LCCOMB_X34_Y21_N8
\M1_unit|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~8_combout\ = ((\M1_unit|Add4~8_combout\ $ (\M1_unit|Mult2|auto_generated|w253w\(4) $ (!\M1_unit|Add5~7\)))) # (GND)
-- \M1_unit|Add5~9\ = CARRY((\M1_unit|Add4~8_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(4)) # (!\M1_unit|Add5~7\))) # (!\M1_unit|Add4~8_combout\ & (\M1_unit|Mult2|auto_generated|w253w\(4) & !\M1_unit|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~8_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(4),
	datad => VCC,
	cin => \M1_unit|Add5~7\,
	combout => \M1_unit|Add5~8_combout\,
	cout => \M1_unit|Add5~9\);

-- Location: LCCOMB_X34_Y21_N10
\M1_unit|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~10_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(5) & ((\M1_unit|Add4~10_combout\ & (\M1_unit|Add5~9\ & VCC)) # (!\M1_unit|Add4~10_combout\ & (!\M1_unit|Add5~9\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(5) & ((\M1_unit|Add4~10_combout\ 
-- & (!\M1_unit|Add5~9\)) # (!\M1_unit|Add4~10_combout\ & ((\M1_unit|Add5~9\) # (GND)))))
-- \M1_unit|Add5~11\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(5) & (!\M1_unit|Add4~10_combout\ & !\M1_unit|Add5~9\)) # (!\M1_unit|Mult2|auto_generated|w253w\(5) & ((!\M1_unit|Add5~9\) # (!\M1_unit|Add4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(5),
	datab => \M1_unit|Add4~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~9\,
	combout => \M1_unit|Add5~10_combout\,
	cout => \M1_unit|Add5~11\);

-- Location: LCCOMB_X35_Y21_N12
\M1_unit|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~12_combout\ = ((\M1_unit|Mult0|auto_generated|w247w\(6) $ (\M1_unit|Mult1|auto_generated|w247w\(6) $ (\M1_unit|Add4~11\)))) # (GND)
-- \M1_unit|Add4~13\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(6) & ((!\M1_unit|Add4~11\) # (!\M1_unit|Mult1|auto_generated|w247w\(6)))) # (!\M1_unit|Mult0|auto_generated|w247w\(6) & (!\M1_unit|Mult1|auto_generated|w247w\(6) & !\M1_unit|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(6),
	datab => \M1_unit|Mult1|auto_generated|w247w\(6),
	datad => VCC,
	cin => \M1_unit|Add4~11\,
	combout => \M1_unit|Add4~12_combout\,
	cout => \M1_unit|Add4~13\);

-- Location: LCCOMB_X34_Y21_N16
\M1_unit|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~16_combout\ = ((\M1_unit|Mult2|auto_generated|w253w\(8) $ (\M1_unit|Add4~16_combout\ $ (!\M1_unit|Add5~15\)))) # (GND)
-- \M1_unit|Add5~17\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(8) & ((\M1_unit|Add4~16_combout\) # (!\M1_unit|Add5~15\))) # (!\M1_unit|Mult2|auto_generated|w253w\(8) & (\M1_unit|Add4~16_combout\ & !\M1_unit|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(8),
	datab => \M1_unit|Add4~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~15\,
	combout => \M1_unit|Add5~16_combout\,
	cout => \M1_unit|Add5~17\);

-- Location: LCCOMB_X35_Y21_N20
\M1_unit|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~20_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(10) $ (\M1_unit|Add3~6_combout\ $ (\M1_unit|Add4~19\)))) # (GND)
-- \M1_unit|Add4~21\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(10) & (\M1_unit|Add3~6_combout\ & !\M1_unit|Add4~19\)) # (!\M1_unit|Mult1|auto_generated|w247w\(10) & ((\M1_unit|Add3~6_combout\) # (!\M1_unit|Add4~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(10),
	datab => \M1_unit|Add3~6_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~19\,
	combout => \M1_unit|Add4~20_combout\,
	cout => \M1_unit|Add4~21\);

-- Location: LCCOMB_X36_Y21_N16
\M1_unit|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~8_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(11) & (\M1_unit|Add3~7\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(11) & (!\M1_unit|Add3~7\ & VCC))
-- \M1_unit|Add3~9\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(11) & !\M1_unit|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|w247w\(11),
	datad => VCC,
	cin => \M1_unit|Add3~7\,
	combout => \M1_unit|Add3~8_combout\,
	cout => \M1_unit|Add3~9\);

-- Location: LCCOMB_X35_Y21_N26
\M1_unit|Add4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~26_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(13) & ((\M1_unit|Add3~12_combout\ & (!\M1_unit|Add4~25\)) # (!\M1_unit|Add3~12_combout\ & ((\M1_unit|Add4~25\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w247w\(13) & 
-- ((\M1_unit|Add3~12_combout\ & (\M1_unit|Add4~25\ & VCC)) # (!\M1_unit|Add3~12_combout\ & (!\M1_unit|Add4~25\))))
-- \M1_unit|Add4~27\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(13) & ((!\M1_unit|Add4~25\) # (!\M1_unit|Add3~12_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(13) & (!\M1_unit|Add3~12_combout\ & !\M1_unit|Add4~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(13),
	datab => \M1_unit|Add3~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~25\,
	combout => \M1_unit|Add4~26_combout\,
	cout => \M1_unit|Add4~27\);

-- Location: LCCOMB_X36_Y21_N26
\M1_unit|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~18_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(16) & (!\M1_unit|Add3~17\)) # (!\M1_unit|Mult0|auto_generated|w247w\(16) & ((\M1_unit|Add3~17\) # (GND)))
-- \M1_unit|Add3~19\ = CARRY((!\M1_unit|Add3~17\) # (!\M1_unit|Mult0|auto_generated|w247w\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|w247w\(16),
	datad => VCC,
	cin => \M1_unit|Add3~17\,
	combout => \M1_unit|Add3~18_combout\,
	cout => \M1_unit|Add3~19\);

-- Location: LCCOMB_X35_Y20_N2
\M1_unit|Add4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~34_combout\ = (\M1_unit|Add3~20_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(17) & (!\M1_unit|Add4~33\)) # (!\M1_unit|Mult1|auto_generated|w247w\(17) & (\M1_unit|Add4~33\ & VCC)))) # (!\M1_unit|Add3~20_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w247w\(17) & ((\M1_unit|Add4~33\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w247w\(17) & (!\M1_unit|Add4~33\))))
-- \M1_unit|Add4~35\ = CARRY((\M1_unit|Add3~20_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(17) & !\M1_unit|Add4~33\)) # (!\M1_unit|Add3~20_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(17)) # (!\M1_unit|Add4~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~20_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(17),
	datad => VCC,
	cin => \M1_unit|Add4~33\,
	combout => \M1_unit|Add4~34_combout\,
	cout => \M1_unit|Add4~35\);

-- Location: LCCOMB_X35_Y18_N2
\M1_unit|Add11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~2_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(1) & ((\M1_unit|Mult2|auto_generated|w253w\(1) & (\M1_unit|Add11~1\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w253w\(1) & (!\M1_unit|Add11~1\)))) # (!\M1_unit|Mult0|auto_generated|w247w\(1) 
-- & ((\M1_unit|Mult2|auto_generated|w253w\(1) & (!\M1_unit|Add11~1\)) # (!\M1_unit|Mult2|auto_generated|w253w\(1) & ((\M1_unit|Add11~1\) # (GND)))))
-- \M1_unit|Add11~3\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(1) & (!\M1_unit|Mult2|auto_generated|w253w\(1) & !\M1_unit|Add11~1\)) # (!\M1_unit|Mult0|auto_generated|w247w\(1) & ((!\M1_unit|Add11~1\) # (!\M1_unit|Mult2|auto_generated|w253w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(1),
	datab => \M1_unit|Mult2|auto_generated|w253w\(1),
	datad => VCC,
	cin => \M1_unit|Add11~1\,
	combout => \M1_unit|Add11~2_combout\,
	cout => \M1_unit|Add11~3\);

-- Location: LCCOMB_X34_Y18_N2
\M1_unit|Add12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~2_combout\ = (\M1_unit|Add11~2_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(1) & (!\M1_unit|Add12~1\)) # (!\M1_unit|Mult1|auto_generated|w247w\(1) & (\M1_unit|Add12~1\ & VCC)))) # (!\M1_unit|Add11~2_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w247w\(1) & ((\M1_unit|Add12~1\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w247w\(1) & (!\M1_unit|Add12~1\))))
-- \M1_unit|Add12~3\ = CARRY((\M1_unit|Add11~2_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(1) & !\M1_unit|Add12~1\)) # (!\M1_unit|Add11~2_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(1)) # (!\M1_unit|Add12~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~2_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(1),
	datad => VCC,
	cin => \M1_unit|Add12~1\,
	combout => \M1_unit|Add12~2_combout\,
	cout => \M1_unit|Add12~3\);

-- Location: LCCOMB_X35_Y18_N4
\M1_unit|Add11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~4_combout\ = ((\M1_unit|Mult0|auto_generated|w247w\(2) $ (\M1_unit|Mult2|auto_generated|w253w\(2) $ (!\M1_unit|Add11~3\)))) # (GND)
-- \M1_unit|Add11~5\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(2) & ((\M1_unit|Mult2|auto_generated|w253w\(2)) # (!\M1_unit|Add11~3\))) # (!\M1_unit|Mult0|auto_generated|w247w\(2) & (\M1_unit|Mult2|auto_generated|w253w\(2) & !\M1_unit|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(2),
	datab => \M1_unit|Mult2|auto_generated|w253w\(2),
	datad => VCC,
	cin => \M1_unit|Add11~3\,
	combout => \M1_unit|Add11~4_combout\,
	cout => \M1_unit|Add11~5\);

-- Location: LCCOMB_X34_Y18_N6
\M1_unit|Add12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~6_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(3) & ((\M1_unit|Add11~6_combout\ & (!\M1_unit|Add12~5\)) # (!\M1_unit|Add11~6_combout\ & ((\M1_unit|Add12~5\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w247w\(3) & 
-- ((\M1_unit|Add11~6_combout\ & (\M1_unit|Add12~5\ & VCC)) # (!\M1_unit|Add11~6_combout\ & (!\M1_unit|Add12~5\))))
-- \M1_unit|Add12~7\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(3) & ((!\M1_unit|Add12~5\) # (!\M1_unit|Add11~6_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(3) & (!\M1_unit|Add11~6_combout\ & !\M1_unit|Add12~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(3),
	datab => \M1_unit|Add11~6_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~5\,
	combout => \M1_unit|Add12~6_combout\,
	cout => \M1_unit|Add12~7\);

-- Location: LCCOMB_X34_Y18_N8
\M1_unit|Add12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~8_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(4) $ (\M1_unit|Add11~8_combout\ $ (\M1_unit|Add12~7\)))) # (GND)
-- \M1_unit|Add12~9\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(4) & (\M1_unit|Add11~8_combout\ & !\M1_unit|Add12~7\)) # (!\M1_unit|Mult1|auto_generated|w247w\(4) & ((\M1_unit|Add11~8_combout\) # (!\M1_unit|Add12~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(4),
	datab => \M1_unit|Add11~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~7\,
	combout => \M1_unit|Add12~8_combout\,
	cout => \M1_unit|Add12~9\);

-- Location: LCCOMB_X34_Y18_N10
\M1_unit|Add12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~10_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(5) & ((\M1_unit|Add11~10_combout\ & (!\M1_unit|Add12~9\)) # (!\M1_unit|Add11~10_combout\ & ((\M1_unit|Add12~9\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w247w\(5) & 
-- ((\M1_unit|Add11~10_combout\ & (\M1_unit|Add12~9\ & VCC)) # (!\M1_unit|Add11~10_combout\ & (!\M1_unit|Add12~9\))))
-- \M1_unit|Add12~11\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(5) & ((!\M1_unit|Add12~9\) # (!\M1_unit|Add11~10_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(5) & (!\M1_unit|Add11~10_combout\ & !\M1_unit|Add12~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(5),
	datab => \M1_unit|Add11~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~9\,
	combout => \M1_unit|Add12~10_combout\,
	cout => \M1_unit|Add12~11\);

-- Location: LCCOMB_X34_Y18_N14
\M1_unit|Add12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~14_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(7) & ((\M1_unit|Add11~14_combout\ & (!\M1_unit|Add12~13\)) # (!\M1_unit|Add11~14_combout\ & ((\M1_unit|Add12~13\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w247w\(7) & 
-- ((\M1_unit|Add11~14_combout\ & (\M1_unit|Add12~13\ & VCC)) # (!\M1_unit|Add11~14_combout\ & (!\M1_unit|Add12~13\))))
-- \M1_unit|Add12~15\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(7) & ((!\M1_unit|Add12~13\) # (!\M1_unit|Add11~14_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(7) & (!\M1_unit|Add11~14_combout\ & !\M1_unit|Add12~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(7),
	datab => \M1_unit|Add11~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~13\,
	combout => \M1_unit|Add12~14_combout\,
	cout => \M1_unit|Add12~15\);

-- Location: LCCOMB_X35_Y18_N16
\M1_unit|Add11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~16_combout\ = ((\M1_unit|Add3~2_combout\ $ (\M1_unit|Mult2|auto_generated|w253w\(8) $ (!\M1_unit|Add11~15\)))) # (GND)
-- \M1_unit|Add11~17\ = CARRY((\M1_unit|Add3~2_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(8)) # (!\M1_unit|Add11~15\))) # (!\M1_unit|Add3~2_combout\ & (\M1_unit|Mult2|auto_generated|w253w\(8) & !\M1_unit|Add11~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~2_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(8),
	datad => VCC,
	cin => \M1_unit|Add11~15\,
	combout => \M1_unit|Add11~16_combout\,
	cout => \M1_unit|Add11~17\);

-- Location: LCCOMB_X34_Y18_N16
\M1_unit|Add12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~16_combout\ = ((\M1_unit|Add11~16_combout\ $ (\M1_unit|Mult1|auto_generated|w247w\(8) $ (\M1_unit|Add12~15\)))) # (GND)
-- \M1_unit|Add12~17\ = CARRY((\M1_unit|Add11~16_combout\ & ((!\M1_unit|Add12~15\) # (!\M1_unit|Mult1|auto_generated|w247w\(8)))) # (!\M1_unit|Add11~16_combout\ & (!\M1_unit|Mult1|auto_generated|w247w\(8) & !\M1_unit|Add12~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~16_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(8),
	datad => VCC,
	cin => \M1_unit|Add12~15\,
	combout => \M1_unit|Add12~16_combout\,
	cout => \M1_unit|Add12~17\);

-- Location: LCCOMB_X34_Y18_N24
\M1_unit|Add12~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~24_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(12) $ (\M1_unit|Add11~24_combout\ $ (\M1_unit|Add12~23\)))) # (GND)
-- \M1_unit|Add12~25\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(12) & (\M1_unit|Add11~24_combout\ & !\M1_unit|Add12~23\)) # (!\M1_unit|Mult1|auto_generated|w247w\(12) & ((\M1_unit|Add11~24_combout\) # (!\M1_unit|Add12~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(12),
	datab => \M1_unit|Add11~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~23\,
	combout => \M1_unit|Add12~24_combout\,
	cout => \M1_unit|Add12~25\);

-- Location: LCCOMB_X35_Y18_N26
\M1_unit|Add11~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~26_combout\ = (\M1_unit|Add3~12_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(13) & (\M1_unit|Add11~25\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w253w\(13) & (!\M1_unit|Add11~25\)))) # (!\M1_unit|Add3~12_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|w253w\(13) & (!\M1_unit|Add11~25\)) # (!\M1_unit|Mult2|auto_generated|w253w\(13) & ((\M1_unit|Add11~25\) # (GND)))))
-- \M1_unit|Add11~27\ = CARRY((\M1_unit|Add3~12_combout\ & (!\M1_unit|Mult2|auto_generated|w253w\(13) & !\M1_unit|Add11~25\)) # (!\M1_unit|Add3~12_combout\ & ((!\M1_unit|Add11~25\) # (!\M1_unit|Mult2|auto_generated|w253w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~12_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(13),
	datad => VCC,
	cin => \M1_unit|Add11~25\,
	combout => \M1_unit|Add11~26_combout\,
	cout => \M1_unit|Add11~27\);

-- Location: LCCOMB_X35_Y17_N2
\M1_unit|Add11~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~34_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(17) & ((\M1_unit|Add3~20_combout\ & (\M1_unit|Add11~33\ & VCC)) # (!\M1_unit|Add3~20_combout\ & (!\M1_unit|Add11~33\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(17) & 
-- ((\M1_unit|Add3~20_combout\ & (!\M1_unit|Add11~33\)) # (!\M1_unit|Add3~20_combout\ & ((\M1_unit|Add11~33\) # (GND)))))
-- \M1_unit|Add11~35\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(17) & (!\M1_unit|Add3~20_combout\ & !\M1_unit|Add11~33\)) # (!\M1_unit|Mult2|auto_generated|w253w\(17) & ((!\M1_unit|Add11~33\) # (!\M1_unit|Add3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(17),
	datab => \M1_unit|Add3~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~33\,
	combout => \M1_unit|Add11~34_combout\,
	cout => \M1_unit|Add11~35\);

-- Location: LCCOMB_X35_Y20_N4
\M1_unit|Add4~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~36_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~0_combout\ $ (\M1_unit|Add3~22_combout\ $ (\M1_unit|Add4~35\)))) # (GND)
-- \M1_unit|Add4~37\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~0_combout\ & (\M1_unit|Add3~22_combout\ & !\M1_unit|Add4~35\)) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout\ & ((\M1_unit|Add3~22_combout\) # (!\M1_unit|Add4~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	datab => \M1_unit|Add3~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~35\,
	combout => \M1_unit|Add4~36_combout\,
	cout => \M1_unit|Add4~37\);

-- Location: LCCOMB_X35_Y20_N6
\M1_unit|Add4~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~38_combout\ = (\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|Add3~24_combout\ & (!\M1_unit|Add4~37\)) # (!\M1_unit|Add3~24_combout\ & ((\M1_unit|Add4~37\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & 
-- ((\M1_unit|Add3~24_combout\ & (\M1_unit|Add4~37\ & VCC)) # (!\M1_unit|Add3~24_combout\ & (!\M1_unit|Add4~37\))))
-- \M1_unit|Add4~39\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((!\M1_unit|Add4~37\) # (!\M1_unit|Add3~24_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|Add3~24_combout\ & !\M1_unit|Add4~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Add3~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~37\,
	combout => \M1_unit|Add4~38_combout\,
	cout => \M1_unit|Add4~39\);

-- Location: LCCOMB_X36_Y20_N2
\M1_unit|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~26_combout\ = (\M1_unit|Mult0|auto_generated|op_1~4_combout\ & (!\M1_unit|Add3~25\)) # (!\M1_unit|Mult0|auto_generated|op_1~4_combout\ & ((\M1_unit|Add3~25\) # (GND)))
-- \M1_unit|Add3~27\ = CARRY((!\M1_unit|Add3~25\) # (!\M1_unit|Mult0|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~25\,
	combout => \M1_unit|Add3~26_combout\,
	cout => \M1_unit|Add3~27\);

-- Location: LCCOMB_X35_Y20_N10
\M1_unit|Add4~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~42_combout\ = (\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|Add3~28_combout\ & (!\M1_unit|Add4~41\)) # (!\M1_unit|Add3~28_combout\ & ((\M1_unit|Add4~41\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & 
-- ((\M1_unit|Add3~28_combout\ & (\M1_unit|Add4~41\ & VCC)) # (!\M1_unit|Add3~28_combout\ & (!\M1_unit|Add4~41\))))
-- \M1_unit|Add4~43\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add4~41\) # (!\M1_unit|Add3~28_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|Add3~28_combout\ & !\M1_unit|Add4~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Add3~28_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~41\,
	combout => \M1_unit|Add4~42_combout\,
	cout => \M1_unit|Add4~43\);

-- Location: LCCOMB_X36_Y20_N6
\M1_unit|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~30_combout\ = (\M1_unit|Mult0|auto_generated|op_1~8_combout\ & (!\M1_unit|Add3~29\)) # (!\M1_unit|Mult0|auto_generated|op_1~8_combout\ & ((\M1_unit|Add3~29\) # (GND)))
-- \M1_unit|Add3~31\ = CARRY((!\M1_unit|Add3~29\) # (!\M1_unit|Mult0|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~29\,
	combout => \M1_unit|Add3~30_combout\,
	cout => \M1_unit|Add3~31\);

-- Location: LCCOMB_X35_Y20_N16
\M1_unit|Add4~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~48_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~12_combout\ $ (\M1_unit|Add3~34_combout\ $ (\M1_unit|Add4~47\)))) # (GND)
-- \M1_unit|Add4~49\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~12_combout\ & (\M1_unit|Add3~34_combout\ & !\M1_unit|Add4~47\)) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout\ & ((\M1_unit|Add3~34_combout\) # (!\M1_unit|Add4~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	datab => \M1_unit|Add3~34_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~47\,
	combout => \M1_unit|Add4~48_combout\,
	cout => \M1_unit|Add4~49\);

-- Location: LCCOMB_X35_Y20_N26
\M1_unit|Add4~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~58_combout\ = (\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add3~44_combout\ & (!\M1_unit|Add4~57\)) # (!\M1_unit|Add3~44_combout\ & ((\M1_unit|Add4~57\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & 
-- ((\M1_unit|Add3~44_combout\ & (\M1_unit|Add4~57\ & VCC)) # (!\M1_unit|Add3~44_combout\ & (!\M1_unit|Add4~57\))))
-- \M1_unit|Add4~59\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((!\M1_unit|Add4~57\) # (!\M1_unit|Add3~44_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add3~44_combout\ & !\M1_unit|Add4~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Add3~44_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~57\,
	combout => \M1_unit|Add4~58_combout\,
	cout => \M1_unit|Add4~59\);

-- Location: LCCOMB_X36_Y20_N22
\M1_unit|Add3~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~46_combout\ = (\M1_unit|Mult0|auto_generated|op_1~24_combout\ & (!\M1_unit|Add3~45\)) # (!\M1_unit|Mult0|auto_generated|op_1~24_combout\ & ((\M1_unit|Add3~45\) # (GND)))
-- \M1_unit|Add3~47\ = CARRY((!\M1_unit|Add3~45\) # (!\M1_unit|Mult0|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~45\,
	combout => \M1_unit|Add3~46_combout\,
	cout => \M1_unit|Add3~47\);

-- Location: LCCOMB_X36_Y20_N24
\M1_unit|Add3~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~48_combout\ = \M1_unit|Add3~47\ $ (!\M1_unit|Mult0|auto_generated|op_1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Mult0|auto_generated|op_1~26_combout\,
	cin => \M1_unit|Add3~47\,
	combout => \M1_unit|Add3~48_combout\);

-- Location: LCCOMB_X35_Y17_N4
\M1_unit|Add11~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~36_combout\ = ((\M1_unit|Add3~22_combout\ $ (\M1_unit|Mult2|auto_generated|op_1~0_combout\ $ (!\M1_unit|Add11~35\)))) # (GND)
-- \M1_unit|Add11~37\ = CARRY((\M1_unit|Add3~22_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~0_combout\) # (!\M1_unit|Add11~35\))) # (!\M1_unit|Add3~22_combout\ & (\M1_unit|Mult2|auto_generated|op_1~0_combout\ & !\M1_unit|Add11~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~22_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~35\,
	combout => \M1_unit|Add11~36_combout\,
	cout => \M1_unit|Add11~37\);

-- Location: LCCOMB_X35_Y17_N6
\M1_unit|Add11~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~38_combout\ = (\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((\M1_unit|Add3~24_combout\ & (\M1_unit|Add11~37\ & VCC)) # (!\M1_unit|Add3~24_combout\ & (!\M1_unit|Add11~37\)))) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & 
-- ((\M1_unit|Add3~24_combout\ & (!\M1_unit|Add11~37\)) # (!\M1_unit|Add3~24_combout\ & ((\M1_unit|Add11~37\) # (GND)))))
-- \M1_unit|Add11~39\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|Add3~24_combout\ & !\M1_unit|Add11~37\)) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((!\M1_unit|Add11~37\) # (!\M1_unit|Add3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Add3~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~37\,
	combout => \M1_unit|Add11~38_combout\,
	cout => \M1_unit|Add11~39\);

-- Location: LCCOMB_X34_Y17_N6
\M1_unit|Add12~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~38_combout\ = (\M1_unit|Add11~38_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|Add12~37\)) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (\M1_unit|Add12~37\ & VCC)))) # (!\M1_unit|Add11~38_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|Add12~37\) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|Add12~37\))))
-- \M1_unit|Add12~39\ = CARRY((\M1_unit|Add11~38_combout\ & (\M1_unit|Mult1|auto_generated|op_1~2_combout\ & !\M1_unit|Add12~37\)) # (!\M1_unit|Add11~38_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~2_combout\) # (!\M1_unit|Add12~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~38_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~37\,
	combout => \M1_unit|Add12~38_combout\,
	cout => \M1_unit|Add12~39\);

-- Location: LCCOMB_X35_Y17_N16
\M1_unit|Add11~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~48_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~12_combout\ $ (\M1_unit|Add3~34_combout\ $ (!\M1_unit|Add11~47\)))) # (GND)
-- \M1_unit|Add11~49\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~12_combout\ & ((\M1_unit|Add3~34_combout\) # (!\M1_unit|Add11~47\))) # (!\M1_unit|Mult2|auto_generated|op_1~12_combout\ & (\M1_unit|Add3~34_combout\ & !\M1_unit|Add11~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~12_combout\,
	datab => \M1_unit|Add3~34_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~47\,
	combout => \M1_unit|Add11~48_combout\,
	cout => \M1_unit|Add11~49\);

-- Location: LCCOMB_X34_Y17_N24
\M1_unit|Add12~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~56_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~20_combout\ $ (\M1_unit|Add11~56_combout\ $ (\M1_unit|Add12~55\)))) # (GND)
-- \M1_unit|Add12~57\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~20_combout\ & (\M1_unit|Add11~56_combout\ & !\M1_unit|Add12~55\)) # (!\M1_unit|Mult1|auto_generated|op_1~20_combout\ & ((\M1_unit|Add11~56_combout\) # (!\M1_unit|Add12~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Add11~56_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~55\,
	combout => \M1_unit|Add12~56_combout\,
	cout => \M1_unit|Add12~57\);

-- Location: LCCOMB_X35_Y17_N26
\M1_unit|Add11~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~58_combout\ = (\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|Add3~44_combout\ & (\M1_unit|Add11~57\ & VCC)) # (!\M1_unit|Add3~44_combout\ & (!\M1_unit|Add11~57\)))) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & 
-- ((\M1_unit|Add3~44_combout\ & (!\M1_unit|Add11~57\)) # (!\M1_unit|Add3~44_combout\ & ((\M1_unit|Add11~57\) # (GND)))))
-- \M1_unit|Add11~59\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (!\M1_unit|Add3~44_combout\ & !\M1_unit|Add11~57\)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((!\M1_unit|Add11~57\) # (!\M1_unit|Add3~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Add3~44_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~57\,
	combout => \M1_unit|Add11~58_combout\,
	cout => \M1_unit|Add11~59\);

-- Location: LCCOMB_X35_Y17_N28
\M1_unit|Add11~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~60_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~24_combout\ $ (\M1_unit|Add3~46_combout\ $ (!\M1_unit|Add11~59\)))) # (GND)
-- \M1_unit|Add11~61\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~24_combout\ & ((\M1_unit|Add3~46_combout\) # (!\M1_unit|Add11~59\))) # (!\M1_unit|Mult2|auto_generated|op_1~24_combout\ & (\M1_unit|Add3~46_combout\ & !\M1_unit|Add11~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Add3~46_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~59\,
	combout => \M1_unit|Add11~60_combout\,
	cout => \M1_unit|Add11~61\);

-- Location: LCCOMB_X34_Y17_N28
\M1_unit|Add12~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~60_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~24_combout\ $ (\M1_unit|Add11~60_combout\ $ (\M1_unit|Add12~59\)))) # (GND)
-- \M1_unit|Add12~61\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~24_combout\ & (\M1_unit|Add11~60_combout\ & !\M1_unit|Add12~59\)) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout\ & ((\M1_unit|Add11~60_combout\) # (!\M1_unit|Add12~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Add11~60_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~59\,
	combout => \M1_unit|Add12~60_combout\,
	cout => \M1_unit|Add12~61\);

-- Location: LCCOMB_X35_Y17_N30
\M1_unit|Add11~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~62_combout\ = \M1_unit|Mult2|auto_generated|op_1~26_combout\ $ (\M1_unit|Add11~61\ $ (\M1_unit|Add3~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult2|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Add3~48_combout\,
	cin => \M1_unit|Add11~61\,
	combout => \M1_unit|Add11~62_combout\);

-- Location: LCCOMB_X34_Y17_N30
\M1_unit|Add12~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~62_combout\ = \M1_unit|Mult1|auto_generated|op_1~26_combout\ $ (\M1_unit|Add12~61\ $ (!\M1_unit|Add11~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult1|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Add11~62_combout\,
	cin => \M1_unit|Add12~61\,
	combout => \M1_unit|Add12~62_combout\);

-- Location: LCFF_X41_Y10_N21
\M1_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector213~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(5));

-- Location: LCFF_X40_Y12_N5
\M1_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector211~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(7));

-- Location: LCFF_X40_Y12_N11
\M1_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector210~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(8));

-- Location: LCCOMB_X38_Y8_N6
\SRAM_address[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[8]~10_combout\ = (\SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address\(8)) # ((\M1_unit|SRAM_address\(8) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~0_combout\ & (\M1_unit|SRAM_address\(8) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datab => \M1_unit|SRAM_address\(8),
	datac => \VGA_unit|SRAM_address\(8),
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[8]~10_combout\);

-- Location: LCFF_X37_Y9_N21
\VGA_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~28_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(10));

-- Location: LCFF_X40_Y11_N29
\M1_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector206~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(12));

-- Location: LCFF_X40_Y11_N23
\M1_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector204~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(14));

-- Location: LCCOMB_X40_Y7_N20
\SRAM_address[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[14]~22_combout\ = (\M1_unit|SRAM_address\(14) & (((\UART_unit|SRAM_address\(14))) # (!\SRAM_address~2_combout\))) # (!\M1_unit|SRAM_address\(14) & (!\Equal2~0_combout\ & ((\UART_unit|SRAM_address\(14)) # (!\SRAM_address~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(14),
	datab => \SRAM_address~2_combout\,
	datac => \UART_unit|SRAM_address\(14),
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[14]~22_combout\);

-- Location: LCFF_X41_Y11_N27
\M1_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector203~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(15));

-- Location: LCFF_X41_Y7_N21
\UART_unit|SRAM_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~49_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(17));

-- Location: LCFF_X41_Y13_N21
\M1_unit|Row_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Row_counter~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Row_counter\(6));

-- Location: LCFF_X41_Y13_N7
\M1_unit|Row_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add14~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Row_counter\(2));

-- Location: LCCOMB_X40_Y14_N20
\M1_unit|SRAM_address[17]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~13_combout\ = (\M1_unit|M1_state~7_regout\ & (!\M1_unit|M1_state~8_regout\ & ((\M1_unit|M1_state.M1_LEAD_7~1_combout\)))) # (!\M1_unit|M1_state~7_regout\ & (((\M1_unit|M1_state.M1_LEAD_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~8_regout\,
	datab => \M1_unit|M1_state~7_regout\,
	datac => \M1_unit|M1_state.M1_LEAD_6~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_7~1_combout\,
	combout => \M1_unit|SRAM_address[17]~13_combout\);

-- Location: LCCOMB_X27_Y26_N2
\VGA_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal1~0_combout\ = (\VGA_unit|VGA_unit|Add1~6_combout\ & (\VGA_unit|VGA_unit|Add1~10_combout\ & (\VGA_unit|VGA_unit|Add1~12_combout\ & \VGA_unit|VGA_unit|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~6_combout\,
	datab => \VGA_unit|VGA_unit|Add1~10_combout\,
	datac => \VGA_unit|VGA_unit|Add1~12_combout\,
	datad => \VGA_unit|VGA_unit|Add1~8_combout\,
	combout => \VGA_unit|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y26_N16
\VGA_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~0_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(6) & (!\VGA_unit|VGA_unit|H_Cont\(1) & (\VGA_unit|VGA_unit|H_Cont\(5) $ (\VGA_unit|VGA_unit|H_Cont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(4),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|H_Cont\(1),
	combout => \VGA_unit|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y26_N2
\VGA_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~1_combout\ = (\VGA_unit|Equal0~0_combout\ & (\VGA_unit|VGA_unit|H_Cont\(9) $ (((\VGA_unit|VGA_unit|Add0~0_combout\) # (\VGA_unit|VGA_unit|H_Cont\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal0~0_combout\,
	datab => \VGA_unit|VGA_unit|Add0~0_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	combout => \VGA_unit|Equal0~1_combout\);

-- Location: LCCOMB_X42_Y9_N12
\Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal2~1_combout\ = (top_state(1) & (!top_state(2) & !top_state(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => top_state(1),
	datac => top_state(2),
	datad => top_state(0),
	combout => \Equal2~1_combout\);

-- Location: LCFF_X42_Y9_N17
\PB_unit|push_button_status_buf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|push_button_status\(0),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|push_button_status_buf\(0));

-- Location: LCCOMB_X42_Y9_N16
\top_state[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \top_state[2]~3_combout\ = (\UART_RX_I~combout\ & ((\PB_unit|push_button_status_buf\(0)) # (!\PB_unit|push_button_status\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|push_button_status\(0),
	datac => \PB_unit|push_button_status_buf\(0),
	datad => \UART_RX_I~combout\,
	combout => \top_state[2]~3_combout\);

-- Location: LCCOMB_X40_Y8_N14
\Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = (!\UART_unit|SRAM_address\(6) & (!\UART_unit|SRAM_address\(8) & (!\UART_unit|SRAM_address\(9) & !\UART_unit|SRAM_address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(6),
	datab => \UART_unit|SRAM_address\(8),
	datac => \UART_unit|SRAM_address\(9),
	datad => \UART_unit|SRAM_address\(7),
	combout => \Equal1~2_combout\);

-- Location: LCFF_X40_Y8_N13
\UART_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~51_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(2));

-- Location: LCCOMB_X43_Y10_N2
\always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~1_combout\ = (!UART_timer(7) & (UART_timer(4) & (UART_timer(5) & UART_timer(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(7),
	datab => UART_timer(4),
	datac => UART_timer(5),
	datad => UART_timer(6),
	combout => \always0~1_combout\);

-- Location: LCCOMB_X43_Y9_N26
\always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~6_combout\ = (UART_timer(23) & (UART_timer(20) & (UART_timer(21) & UART_timer(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(23),
	datab => UART_timer(20),
	datac => UART_timer(21),
	datad => UART_timer(22),
	combout => \always0~6_combout\);

-- Location: LCCOMB_X41_Y7_N28
\UART_unit|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~0_combout\ = (((!\UART_unit|SRAM_address\(16)) # (!\UART_unit|SRAM_address\(15))) # (!\UART_unit|SRAM_address\(14))) # (!\UART_unit|SRAM_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(17),
	datab => \UART_unit|SRAM_address\(14),
	datac => \UART_unit|SRAM_address\(15),
	datad => \UART_unit|SRAM_address\(16),
	combout => \UART_unit|LessThan1~0_combout\);

-- Location: LCFF_X42_Y9_N25
UART_rx_enable : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Equal2~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_rx_enable~regout\);

-- Location: LCCOMB_X42_Y7_N10
\UART_unit|SRAM_address[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[14]~1_combout\ = (\UART_unit|UART_SRAM_state~11_regout\) # ((\UART_unit|UART_SRAM_state~13_regout\) # ((\UART_unit|UART_SRAM_state~12_regout\) # (!\UART_rx_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datac => \UART_rx_enable~regout\,
	datad => \UART_unit|UART_SRAM_state~12_regout\,
	combout => \UART_unit|SRAM_address[14]~1_combout\);

-- Location: LCCOMB_X43_Y12_N2
\M1_unit|Selector213~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector213~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & (\M1_unit|SRAM_address[17]~10_combout\)) # (!\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|RGB_address\(5)))) # 
-- (!\M1_unit|SRAM_address[17]~10_combout\ & (\M1_unit|Y_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~11_combout\,
	datab => \M1_unit|SRAM_address[17]~10_combout\,
	datac => \M1_unit|Y_address\(5),
	datad => \M1_unit|RGB_address\(5),
	combout => \M1_unit|Selector213~0_combout\);

-- Location: LCCOMB_X42_Y12_N8
\M1_unit|Selector213~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector213~1_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|Selector213~0_combout\ & ((\M1_unit|V_address\(5)))) # (!\M1_unit|Selector213~0_combout\ & (\M1_unit|U_address\(5))))) # (!\M1_unit|SRAM_address[17]~11_combout\ & 
-- (((\M1_unit|Selector213~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(5),
	datab => \M1_unit|V_address\(5),
	datac => \M1_unit|SRAM_address[17]~11_combout\,
	datad => \M1_unit|Selector213~0_combout\,
	combout => \M1_unit|Selector213~1_combout\);

-- Location: LCCOMB_X41_Y10_N20
\M1_unit|Selector213~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector213~2_combout\ = (\M1_unit|Selector213~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datab => \M1_unit|Selector213~1_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector213~2_combout\);

-- Location: LCCOMB_X41_Y12_N8
\M1_unit|Selector211~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector211~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & (((\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|RGB_address\(7)))) # 
-- (!\M1_unit|SRAM_address[17]~10_combout\ & (\M1_unit|Y_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(7),
	datab => \M1_unit|SRAM_address[17]~11_combout\,
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|RGB_address\(7),
	combout => \M1_unit|Selector211~0_combout\);

-- Location: LCCOMB_X41_Y12_N6
\M1_unit|Selector211~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector211~1_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|Selector211~0_combout\ & ((\M1_unit|V_address\(7)))) # (!\M1_unit|Selector211~0_combout\ & (\M1_unit|U_address\(7))))) # (!\M1_unit|SRAM_address[17]~11_combout\ & 
-- (((\M1_unit|Selector211~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(7),
	datab => \M1_unit|SRAM_address[17]~11_combout\,
	datac => \M1_unit|Selector211~0_combout\,
	datad => \M1_unit|V_address\(7),
	combout => \M1_unit|Selector211~1_combout\);

-- Location: LCCOMB_X40_Y12_N4
\M1_unit|Selector211~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector211~2_combout\ = (\M1_unit|Selector211~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector211~1_combout\,
	datab => \M1_start~regout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector211~2_combout\);

-- Location: LCCOMB_X43_Y12_N10
\M1_unit|Selector210~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector210~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|SRAM_address[17]~10_combout\) # ((\M1_unit|U_address\(8))))) # (!\M1_unit|SRAM_address[17]~11_combout\ & (!\M1_unit|SRAM_address[17]~10_combout\ & 
-- ((\M1_unit|Y_address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~11_combout\,
	datab => \M1_unit|SRAM_address[17]~10_combout\,
	datac => \M1_unit|U_address\(8),
	datad => \M1_unit|Y_address\(8),
	combout => \M1_unit|Selector210~0_combout\);

-- Location: LCCOMB_X41_Y12_N0
\M1_unit|Selector210~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector210~1_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Selector210~0_combout\ & ((!\M1_unit|V_address\(8)))) # (!\M1_unit|Selector210~0_combout\ & (\M1_unit|RGB_address\(8))))) # (!\M1_unit|SRAM_address[17]~10_combout\ & 
-- (((\M1_unit|Selector210~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(8),
	datab => \M1_unit|V_address\(8),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Selector210~0_combout\,
	combout => \M1_unit|Selector210~1_combout\);

-- Location: LCCOMB_X40_Y12_N10
\M1_unit|Selector210~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector210~2_combout\ = (\M1_unit|Selector210~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector210~1_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_start~regout\,
	combout => \M1_unit|Selector210~2_combout\);

-- Location: LCCOMB_X41_Y11_N20
\M1_unit|Selector209~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector209~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & (((\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|SRAM_address[17]~10_combout\ & (!\M1_unit|RGB_address\(9))) # 
-- (!\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Y_address\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(9),
	datab => \M1_unit|SRAM_address[17]~11_combout\,
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Y_address\(9),
	combout => \M1_unit|Selector209~0_combout\);

-- Location: LCCOMB_X37_Y9_N20
\VGA_unit|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~28_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add0~16_combout\)) # (!\VGA_unit|Equal1~1_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (((\VGA_unit|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add0~16_combout\,
	datad => \VGA_unit|Add1~26_combout\,
	combout => \VGA_unit|Add1~28_combout\);

-- Location: LCCOMB_X43_Y11_N18
\M1_unit|Selector208~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector208~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & (((\M1_unit|SRAM_address[17]~10_combout\)) # (!\M1_unit|U_address\(10)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & (((!\M1_unit|SRAM_address[17]~10_combout\ & 
-- \M1_unit|Y_address\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(10),
	datab => \M1_unit|SRAM_address[17]~11_combout\,
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Y_address\(10),
	combout => \M1_unit|Selector208~0_combout\);

-- Location: LCCOMB_X40_Y11_N20
\M1_unit|Selector208~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector208~1_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Selector208~0_combout\ & (\M1_unit|V_address\(10))) # (!\M1_unit|Selector208~0_combout\ & ((!\M1_unit|RGB_address\(10)))))) # (!\M1_unit|SRAM_address[17]~10_combout\ & 
-- (((\M1_unit|Selector208~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(10),
	datab => \M1_unit|RGB_address\(10),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Selector208~0_combout\,
	combout => \M1_unit|Selector208~1_combout\);

-- Location: LCCOMB_X42_Y11_N30
\M1_unit|Selector206~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector206~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & (((\M1_unit|SRAM_address[17]~10_combout\)) # (!\M1_unit|U_address\(12)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & (((!\M1_unit|SRAM_address[17]~10_combout\ & 
-- \M1_unit|Y_address\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(12),
	datab => \M1_unit|SRAM_address[17]~11_combout\,
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Y_address\(12),
	combout => \M1_unit|Selector206~0_combout\);

-- Location: LCCOMB_X41_Y11_N24
\M1_unit|Selector206~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector206~1_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Selector206~0_combout\ & (\M1_unit|V_address\(12))) # (!\M1_unit|Selector206~0_combout\ & ((!\M1_unit|RGB_address\(12)))))) # (!\M1_unit|SRAM_address[17]~10_combout\ & 
-- (((\M1_unit|Selector206~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(12),
	datab => \M1_unit|RGB_address\(12),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Selector206~0_combout\,
	combout => \M1_unit|Selector206~1_combout\);

-- Location: LCCOMB_X40_Y11_N28
\M1_unit|Selector206~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector206~2_combout\ = (\M1_unit|Selector206~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_start~regout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Selector206~1_combout\,
	combout => \M1_unit|Selector206~2_combout\);

-- Location: LCCOMB_X43_Y11_N26
\M1_unit|Selector204~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector204~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|U_address\(14)) # ((\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & (((!\M1_unit|SRAM_address[17]~10_combout\ & 
-- \M1_unit|Y_address\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(14),
	datab => \M1_unit|SRAM_address[17]~11_combout\,
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Y_address\(14),
	combout => \M1_unit|Selector204~0_combout\);

-- Location: LCCOMB_X40_Y11_N18
\M1_unit|Selector204~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector204~1_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Selector204~0_combout\ & ((!\M1_unit|V_address\(14)))) # (!\M1_unit|Selector204~0_combout\ & (\M1_unit|RGB_address\(14))))) # (!\M1_unit|SRAM_address[17]~10_combout\ & 
-- (((\M1_unit|Selector204~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(14),
	datab => \M1_unit|V_address\(14),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Selector204~0_combout\,
	combout => \M1_unit|Selector204~1_combout\);

-- Location: LCCOMB_X40_Y11_N22
\M1_unit|Selector204~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector204~2_combout\ = (\M1_unit|Selector204~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector204~1_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_start~regout\,
	combout => \M1_unit|Selector204~2_combout\);

-- Location: LCCOMB_X43_Y11_N24
\M1_unit|Selector203~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector203~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & (((\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|SRAM_address[17]~10_combout\ & (\M1_unit|RGB_address\(15))) # 
-- (!\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Y_address\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(15),
	datab => \M1_unit|SRAM_address[17]~11_combout\,
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Y_address\(15),
	combout => \M1_unit|Selector203~0_combout\);

-- Location: LCCOMB_X42_Y11_N26
\M1_unit|Selector203~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector203~1_combout\ = (\M1_unit|Selector203~0_combout\ & (((!\M1_unit|SRAM_address[17]~11_combout\)) # (!\M1_unit|V_address\(15)))) # (!\M1_unit|Selector203~0_combout\ & (((\M1_unit|SRAM_address[17]~11_combout\ & !\M1_unit|U_address\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(15),
	datab => \M1_unit|Selector203~0_combout\,
	datac => \M1_unit|SRAM_address[17]~11_combout\,
	datad => \M1_unit|U_address\(15),
	combout => \M1_unit|Selector203~1_combout\);

-- Location: LCCOMB_X41_Y11_N26
\M1_unit|Selector203~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector203~2_combout\ = (\M1_unit|Selector203~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datac => \M1_unit|Selector203~1_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector203~2_combout\);

-- Location: LCCOMB_X42_Y11_N28
\M1_unit|Selector202~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector202~0_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & (((\M1_unit|SRAM_address[17]~11_combout\)))) # (!\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|U_address\(16)))) # 
-- (!\M1_unit|SRAM_address[17]~11_combout\ & (\M1_unit|Y_address\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~10_combout\,
	datab => \M1_unit|Y_address\(16),
	datac => \M1_unit|U_address\(16),
	datad => \M1_unit|SRAM_address[17]~11_combout\,
	combout => \M1_unit|Selector202~0_combout\);

-- Location: LCCOMB_X41_Y11_N22
\M1_unit|Selector202~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector202~1_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Selector202~0_combout\ & ((\M1_unit|V_address\(16)))) # (!\M1_unit|Selector202~0_combout\ & (\M1_unit|RGB_address\(16))))) # (!\M1_unit|SRAM_address[17]~10_combout\ & 
-- (((\M1_unit|Selector202~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(16),
	datab => \M1_unit|V_address\(16),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Selector202~0_combout\,
	combout => \M1_unit|Selector202~1_combout\);

-- Location: LCCOMB_X41_Y7_N20
\UART_unit|Add1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~49_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~47_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|Add1~47_combout\,
	datab => \UART_rx_initialize~regout\,
	datac => \UART_unit|LessThan1~5_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~49_combout\);

-- Location: LCCOMB_X43_Y6_N2
\UART_unit|UART_RX|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Equal2~1_combout\ = (!\UART_unit|UART_RX|clock_count\(1) & (\UART_unit|UART_RX|clock_count\(5) & (!\UART_unit|UART_RX|clock_count\(6) & !\UART_unit|UART_RX|clock_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(1),
	datab => \UART_unit|UART_RX|clock_count\(5),
	datac => \UART_unit|UART_RX|clock_count\(6),
	datad => \UART_unit|UART_RX|clock_count\(2),
	combout => \UART_unit|UART_RX|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y26_N10
\VGA_unit|VGA_unit|oVGA_V_SYNC~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(4) & (!\VGA_unit|VGA_unit|H_Cont\(7) & (!\VGA_unit|VGA_unit|H_Cont\(6) & !\VGA_unit|VGA_unit|H_Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\);

-- Location: LCCOMB_X29_Y26_N0
\VGA_unit|VGA_unit|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan4~0_combout\ = ((!\VGA_unit|VGA_unit|H_Cont\(4) & (!\VGA_unit|VGA_unit|H_Cont\(6) & !\VGA_unit|VGA_unit|H_Cont\(5)))) # (!\VGA_unit|VGA_unit|H_Cont\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|VGA_unit|LessThan4~0_combout\);

-- Location: LCCOMB_X28_Y26_N8
\VGA_unit|VGA_unit|oVGA_R~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(8) & ((\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\) # ((!\VGA_unit|VGA_unit|H_Cont\(9))))) # (!\VGA_unit|VGA_unit|H_Cont\(8) & (((\VGA_unit|VGA_unit|H_Cont\(9)) # 
-- (!\VGA_unit|VGA_unit|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datab => \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\,
	datac => \VGA_unit|VGA_unit|LessThan4~0_combout\,
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	combout => \VGA_unit|VGA_unit|oVGA_R~0_combout\);

-- Location: LCFF_X29_Y21_N27
\VGA_unit|VGA_green[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(5));

-- Location: LCFF_X42_Y12_N11
\M1_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector215~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(3));

-- Location: LCCOMB_X42_Y8_N6
\SRAM_address[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[3]~36_combout\ = (\M1_unit|SRAM_address\(3) & ((\Equal2~0_combout\) # ((\VGA_unit|SRAM_address\(3) & \SRAM_address[4]~0_combout\)))) # (!\M1_unit|SRAM_address\(3) & (\VGA_unit|SRAM_address\(3) & (\SRAM_address[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(3),
	datab => \VGA_unit|SRAM_address\(3),
	datac => \SRAM_address[4]~0_combout\,
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[3]~36_combout\);

-- Location: LCCOMB_X41_Y13_N20
\M1_unit|Row_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Row_counter~1_combout\ = (\M1_unit|Add14~12_combout\ & (((!\M1_unit|Row_counter\(0)) # (!\M1_unit|Equal0~1_combout\)) # (!\M1_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Equal0~0_combout\,
	datab => \M1_unit|Equal0~1_combout\,
	datac => \M1_unit|Add14~12_combout\,
	datad => \M1_unit|Row_counter\(0),
	combout => \M1_unit|Row_counter~1_combout\);

-- Location: LCCOMB_X29_Y21_N20
\VGA_unit|VGA_SRAM_state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~18_combout\ = (\VGA_unit|VGA_SRAM_state~16_regout\) # ((\VGA_unit|VGA_SRAM_state~17_regout\) # (\VGA_unit|VGA_SRAM_state~15_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_SRAM_state~16_regout\,
	datac => \VGA_unit|VGA_SRAM_state~17_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state~18_combout\);

-- Location: LCCOMB_X30_Y21_N12
\VGA_unit|VGA_SRAM_state~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~19_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_enable~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_SRAM_state~18_combout\ & !\VGA_enable~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_SRAM_state~18_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~19_combout\);

-- Location: LCCOMB_X30_Y21_N6
\VGA_unit|VGA_SRAM_state~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~21_combout\ = (!\VGA_enable~regout\ & (\VGA_unit|VGA_SRAM_state~16_regout\ & (\VGA_unit|VGA_SRAM_state~14_regout\ & \VGA_unit|VGA_SRAM_state~15_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_enable~regout\,
	datab => \VGA_unit|VGA_SRAM_state~16_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state~21_combout\);

-- Location: LCCOMB_X29_Y26_N18
\VGA_unit|VGA_SRAM_state~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~24_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_unit|H_Cont\(9) $ (((\VGA_unit|VGA_unit|H_Cont\(8)) # (\VGA_unit|VGA_unit|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datab => \VGA_unit|VGA_unit|Add0~0_combout\,
	datac => \VGA_unit|VGA_SRAM_state~17_regout\,
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	combout => \VGA_unit|VGA_SRAM_state~24_combout\);

-- Location: LCCOMB_X30_Y26_N30
\VGA_unit|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|LessThan2~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(7) & ((\VGA_unit|VGA_unit|H_Cont\(5)) # ((\VGA_unit|VGA_unit|H_Cont\(4)) # (\VGA_unit|VGA_unit|H_Cont\(6))))) # (!\VGA_unit|VGA_unit|H_Cont\(7) & (((!\VGA_unit|VGA_unit|H_Cont\(5) & 
-- !\VGA_unit|VGA_unit|H_Cont\(4))) # (!\VGA_unit|VGA_unit|H_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(4),
	datac => \VGA_unit|VGA_unit|H_Cont\(7),
	datad => \VGA_unit|VGA_unit|H_Cont\(6),
	combout => \VGA_unit|LessThan2~0_combout\);

-- Location: LCCOMB_X29_Y26_N24
\VGA_unit|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|LessThan2~1_combout\ = (((\VGA_unit|VGA_unit|H_Cont\(4)) # (!\VGA_unit|VGA_unit|H_Cont\(1))) # (!\VGA_unit|VGA_unit|H_Cont\(2))) # (!\VGA_unit|VGA_unit|H_Cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(3),
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datac => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(1),
	combout => \VGA_unit|LessThan2~1_combout\);

-- Location: LCCOMB_X29_Y26_N14
\VGA_unit|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|LessThan2~2_combout\ = (\VGA_unit|VGA_unit|Add0~1_combout\) # ((\VGA_unit|LessThan2~1_combout\ & (\VGA_unit|VGA_unit|H_Cont\(5) $ (\VGA_unit|VGA_unit|H_Cont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(4),
	datac => \VGA_unit|LessThan2~1_combout\,
	datad => \VGA_unit|VGA_unit|Add0~1_combout\,
	combout => \VGA_unit|LessThan2~2_combout\);

-- Location: LCCOMB_X30_Y26_N28
\VGA_unit|VGA_SRAM_state~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~25_combout\ = (\VGA_unit|VGA_SRAM_state~23_combout\) # ((\VGA_unit|VGA_SRAM_state~24_combout\ & ((\VGA_unit|LessThan2~2_combout\) # (\VGA_unit|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|LessThan2~2_combout\,
	datab => \VGA_unit|VGA_SRAM_state~24_combout\,
	datac => \VGA_unit|VGA_SRAM_state~23_combout\,
	datad => \VGA_unit|LessThan2~0_combout\,
	combout => \VGA_unit|VGA_SRAM_state~25_combout\);

-- Location: LCCOMB_X30_Y26_N22
\VGA_unit|VGA_unit|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan0~0_combout\ = (((!\VGA_unit|VGA_unit|H_Cont\(3)) # (!\VGA_unit|VGA_unit|H_Cont\(4))) # (!\VGA_unit|VGA_unit|H_Cont\(2))) # (!\VGA_unit|VGA_unit|H_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(0),
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datac => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(3),
	combout => \VGA_unit|VGA_unit|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y26_N20
\VGA_unit|VGA_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan0~1_combout\ = (\VGA_unit|VGA_unit|H_Cont\(6)) # ((\VGA_unit|VGA_unit|H_Cont\(7)) # ((!\VGA_unit|VGA_unit|LessThan0~0_combout\ & \VGA_unit|VGA_unit|H_Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(6),
	datab => \VGA_unit|VGA_unit|LessThan0~0_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(7),
	datad => \VGA_unit|VGA_unit|H_Cont\(1),
	combout => \VGA_unit|VGA_unit|LessThan0~1_combout\);

-- Location: LCCOMB_X46_Y11_N10
\PB_unit|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|WideOr0~1_combout\ = (\PB_unit|debounce_shift_reg[0][4]~regout\) # ((\PB_unit|debounce_shift_reg[0][3]~regout\) # ((\PB_unit|debounce_shift_reg[0][2]~regout\) # (\PB_unit|debounce_shift_reg[0][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|debounce_shift_reg[0][4]~regout\,
	datab => \PB_unit|debounce_shift_reg[0][3]~regout\,
	datac => \PB_unit|debounce_shift_reg[0][2]~regout\,
	datad => \PB_unit|debounce_shift_reg[0][5]~regout\,
	combout => \PB_unit|WideOr0~1_combout\);

-- Location: LCCOMB_X40_Y8_N12
\UART_unit|Add1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~51_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~4_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|Add1~4_combout\,
	combout => \UART_unit|Add1~51_combout\);

-- Location: LCCOMB_X42_Y7_N8
\UART_unit|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector3~0_combout\ = (\UART_unit|UART_SRAM_state~12_regout\ & ((\UART_unit|UART_SRAM_state~11_regout\) # ((!\UART_unit|UART_SRAM_state~13_regout\ & \UART_unit|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datac => \UART_unit|Equal1~0_combout\,
	datad => \UART_unit|UART_SRAM_state~12_regout\,
	combout => \UART_unit|Selector3~0_combout\);

-- Location: LCCOMB_X42_Y6_N10
\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & \UART_unit|UART_RX|RXC_state~9_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|UART_RX|RXC_state~8_regout\,
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\);

-- Location: LCFF_X42_Y6_N25
\UART_unit|UART_RX|data_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|data_count[2]~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_count\(2));

-- Location: LCFF_X42_Y6_N27
\UART_unit|UART_RX|data_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|data_count[1]~5_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_count\(1));

-- Location: LCFF_X42_Y6_N9
\UART_unit|UART_RX|data_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|data_count[0]~6_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_count\(0));

-- Location: LCCOMB_X42_Y6_N6
\UART_unit|UART_RX|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Add1~0_combout\ = (\UART_unit|UART_RX|data_count\(0) & \UART_unit|UART_RX|data_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|UART_RX|data_count\(0),
	datad => \UART_unit|UART_RX|data_count\(1),
	combout => \UART_unit|UART_RX|Add1~0_combout\);

-- Location: LCCOMB_X42_Y6_N12
\UART_unit|UART_RX|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector0~0_combout\ = (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ & (\UART_unit|UART_RX|Equal2~2_combout\ & (\UART_unit|UART_RX|data_count\(2) & \UART_unit|UART_RX|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\,
	datab => \UART_unit|UART_RX|Equal2~2_combout\,
	datac => \UART_unit|UART_RX|data_count\(2),
	datad => \UART_unit|UART_RX|Add1~0_combout\,
	combout => \UART_unit|UART_RX|Selector0~0_combout\);

-- Location: LCCOMB_X43_Y6_N6
\UART_unit|UART_RX|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|always0~0_combout\ = (\UART_unit|UART_RX|clock_count\(1) & (!\UART_unit|UART_RX|clock_count\(5) & (!\UART_unit|UART_RX|RX_data_in~regout\ & \UART_unit|UART_RX|clock_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(1),
	datab => \UART_unit|UART_RX|clock_count\(5),
	datac => \UART_unit|UART_RX|RX_data_in~regout\,
	datad => \UART_unit|UART_RX|clock_count\(2),
	combout => \UART_unit|UART_RX|always0~0_combout\);

-- Location: LCCOMB_X42_Y6_N16
\UART_unit|UART_RX|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector2~0_combout\ = (!\UART_unit|UART_RX|RXC_state~9_regout\ & (\UART_unit|UART_RX|RXC_state~8_regout\ & \UART_unit|UART_RX|always0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|RXC_state~8_regout\,
	datad => \UART_unit|UART_RX|always0~2_combout\,
	combout => \UART_unit|UART_RX|Selector2~0_combout\);

-- Location: LCCOMB_X41_Y6_N2
\UART_unit|UART_RX|clock_count[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[3]~13_combout\ = (!\UART_unit|UART_RX|RXC_state~9_regout\ & ((\UART_unit|UART_RX|RX_data_in~regout\) # ((!\UART_unit|UART_RX|RXC_state~8_regout\ & !\UART_unit|UART_rx_enable~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|RX_data_in~regout\,
	datad => \UART_unit|UART_rx_enable~regout\,
	combout => \UART_unit|UART_RX|clock_count[3]~13_combout\);

-- Location: LCCOMB_X28_Y26_N6
\VGA_unit|always0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~8_combout\ = (!\VGA_unit|VGA_unit|Add1~18_combout\ & !\VGA_unit|VGA_unit|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|Add1~18_combout\,
	datad => \VGA_unit|VGA_unit|Add1~10_combout\,
	combout => \VGA_unit|always0~8_combout\);

-- Location: LCCOMB_X27_Y26_N30
\VGA_unit|always0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~11_combout\ = (\VGA_unit|VGA_unit|Add1~6_combout\ & (\VGA_unit|VGA_unit|Add1~0_combout\ & (\VGA_unit|VGA_unit|Add1~12_combout\ & \VGA_unit|VGA_unit|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~6_combout\,
	datab => \VGA_unit|VGA_unit|Add1~0_combout\,
	datac => \VGA_unit|VGA_unit|Add1~12_combout\,
	datad => \VGA_unit|VGA_unit|Add1~8_combout\,
	combout => \VGA_unit|always0~11_combout\);

-- Location: LCCOMB_X29_Y21_N12
\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout\ = (!\VGA_unit|VGA_SRAM_state~14_regout\ & \VGA_unit|VGA_SRAM_state~17_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout\);

-- Location: LCFF_X30_Y20_N5
\VGA_unit|VGA_sram_data[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][8]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][8]~regout\);

-- Location: LCFF_X30_Y20_N15
\VGA_unit|VGA_sram_data[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][9]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][9]~regout\);

-- Location: LCFF_X30_Y20_N25
\VGA_unit|VGA_sram_data[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][10]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][10]~regout\);

-- Location: LCFF_X30_Y20_N11
\VGA_unit|VGA_sram_data[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(11),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][11]~regout\);

-- Location: LCFF_X30_Y20_N21
\VGA_unit|VGA_sram_data[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][13]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][13]~regout\);

-- Location: LCFF_X30_Y20_N19
\VGA_unit|VGA_sram_data[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][3]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][3]~regout\);

-- Location: LCFF_X30_Y20_N13
\VGA_unit|VGA_sram_data[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(11),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][11]~regout\);

-- Location: LCCOMB_X30_Y20_N12
\VGA_unit|VGA_green~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~6_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[2][3]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][11]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][11]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][3]~regout\,
	combout => \VGA_unit|VGA_green~6_combout\);

-- Location: LCCOMB_X29_Y21_N26
\VGA_unit|VGA_green~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~7_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_green~6_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green~6_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_green~7_combout\);

-- Location: LCFF_X29_Y19_N11
\VGA_unit|VGA_sram_data[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][4]~regout\);

-- Location: LCFF_X29_Y21_N5
\VGA_unit|VGA_sram_data[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(12),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][12]~regout\);

-- Location: LCCOMB_X29_Y21_N4
\VGA_unit|VGA_green~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~8_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[2][4]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][12]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[2][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][12]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][4]~regout\,
	combout => \VGA_unit|VGA_green~8_combout\);

-- Location: LCFF_X29_Y19_N5
\VGA_unit|VGA_sram_data[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][5]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][5]~regout\);

-- Location: LCCOMB_X42_Y12_N4
\M1_unit|Selector218~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector218~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & (((\M1_unit|U_address\(0)) # (\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & (\M1_unit|Y_address\(0) & 
-- ((!\M1_unit|SRAM_address[17]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(0),
	datab => \M1_unit|U_address\(0),
	datac => \M1_unit|SRAM_address[17]~11_combout\,
	datad => \M1_unit|SRAM_address[17]~10_combout\,
	combout => \M1_unit|Selector218~0_combout\);

-- Location: LCCOMB_X41_Y12_N10
\M1_unit|Selector218~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector218~1_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Selector218~0_combout\ & ((\M1_unit|V_address\(0)))) # (!\M1_unit|Selector218~0_combout\ & (\M1_unit|RGB_address\(0))))) # (!\M1_unit|SRAM_address[17]~10_combout\ & 
-- (((\M1_unit|Selector218~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(0),
	datab => \M1_unit|V_address\(0),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Selector218~0_combout\,
	combout => \M1_unit|Selector218~1_combout\);

-- Location: LCCOMB_X43_Y12_N6
\M1_unit|Selector216~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector216~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|U_address\(2)) # ((\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & (((!\M1_unit|SRAM_address[17]~10_combout\ & 
-- \M1_unit|Y_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~11_combout\,
	datab => \M1_unit|U_address\(2),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Y_address\(2),
	combout => \M1_unit|Selector216~0_combout\);

-- Location: LCCOMB_X43_Y12_N0
\M1_unit|Selector215~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector215~0_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|RGB_address\(3)) # ((\M1_unit|SRAM_address[17]~11_combout\)))) # (!\M1_unit|SRAM_address[17]~10_combout\ & (((\M1_unit|Y_address\(3) & 
-- !\M1_unit|SRAM_address[17]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(3),
	datab => \M1_unit|SRAM_address[17]~10_combout\,
	datac => \M1_unit|Y_address\(3),
	datad => \M1_unit|SRAM_address[17]~11_combout\,
	combout => \M1_unit|Selector215~0_combout\);

-- Location: LCCOMB_X42_Y12_N0
\M1_unit|Selector215~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector215~1_combout\ = (\M1_unit|Selector215~0_combout\ & (((\M1_unit|V_address\(3)) # (!\M1_unit|SRAM_address[17]~11_combout\)))) # (!\M1_unit|Selector215~0_combout\ & (\M1_unit|U_address\(3) & (\M1_unit|SRAM_address[17]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(3),
	datab => \M1_unit|Selector215~0_combout\,
	datac => \M1_unit|SRAM_address[17]~11_combout\,
	datad => \M1_unit|V_address\(3),
	combout => \M1_unit|Selector215~1_combout\);

-- Location: LCCOMB_X42_Y12_N10
\M1_unit|Selector215~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector215~2_combout\ = (\M1_unit|Selector215~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Selector215~1_combout\,
	combout => \M1_unit|Selector215~2_combout\);

-- Location: LCCOMB_X42_Y6_N28
\UART_unit|UART_RX|data_count[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[2]~2_combout\ = (((\UART_unit|UART_RX|data_count\(2) & \UART_unit|UART_RX|Add1~0_combout\)) # (!\UART_unit|UART_RX|Equal2~2_combout\)) # (!\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\,
	datab => \UART_unit|UART_RX|Equal2~2_combout\,
	datac => \UART_unit|UART_RX|data_count\(2),
	datad => \UART_unit|UART_RX|Add1~0_combout\,
	combout => \UART_unit|UART_RX|data_count[2]~2_combout\);

-- Location: LCCOMB_X42_Y6_N22
\UART_unit|UART_RX|data_count[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[2]~3_combout\ = (\UART_unit|UART_RX|Frame_error[3]~6_combout\ & (!\UART_unit|UART_RX|Selector2~0_combout\ & \UART_unit|UART_RX|data_count[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|Frame_error[3]~6_combout\,
	datac => \UART_unit|UART_RX|Selector2~0_combout\,
	datad => \UART_unit|UART_RX|data_count[2]~2_combout\,
	combout => \UART_unit|UART_RX|data_count[2]~3_combout\);

-- Location: LCCOMB_X42_Y6_N24
\UART_unit|UART_RX|data_count[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[2]~4_combout\ = (\UART_unit|UART_RX|data_count[2]~3_combout\ & (((\UART_unit|UART_RX|data_count\(2))))) # (!\UART_unit|UART_RX|data_count[2]~3_combout\ & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ & 
-- (\UART_unit|UART_RX|Add1~0_combout\ $ (\UART_unit|UART_RX|data_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Add1~0_combout\,
	datab => \UART_unit|UART_RX|data_count[2]~3_combout\,
	datac => \UART_unit|UART_RX|data_count\(2),
	datad => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\,
	combout => \UART_unit|UART_RX|data_count[2]~4_combout\);

-- Location: LCCOMB_X42_Y6_N26
\UART_unit|UART_RX|data_count[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[1]~5_combout\ = (\UART_unit|UART_RX|data_count[2]~3_combout\ & (((\UART_unit|UART_RX|data_count\(1))))) # (!\UART_unit|UART_RX|data_count[2]~3_combout\ & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\ & 
-- (\UART_unit|UART_RX|data_count\(0) $ (\UART_unit|UART_RX|data_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout\,
	datab => \UART_unit|UART_RX|data_count\(0),
	datac => \UART_unit|UART_RX|data_count\(1),
	datad => \UART_unit|UART_RX|data_count[2]~3_combout\,
	combout => \UART_unit|UART_RX|data_count[1]~5_combout\);

-- Location: LCFF_X36_Y6_N7
\UART_unit|SRAM_write_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|SRAM_write_data~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|SRAM_write_data[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(9));

-- Location: LCFF_X36_Y6_N25
\UART_unit|SRAM_write_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[12]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(12));

-- Location: LCCOMB_X45_Y11_N20
\PB_unit|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~3_combout\ = (!\PB_unit|clock_1kHz_div_count\(6) & (!\PB_unit|clock_1kHz_div_count\(7) & (!\PB_unit|clock_1kHz_div_count\(2) & !\PB_unit|clock_1kHz_div_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(6),
	datab => \PB_unit|clock_1kHz_div_count\(7),
	datac => \PB_unit|clock_1kHz_div_count\(2),
	datad => \PB_unit|clock_1kHz_div_count\(5),
	combout => \PB_unit|Equal0~3_combout\);

-- Location: LCCOMB_X38_Y13_N26
\M1_unit|SRAM_write_data~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~30_combout\ = (\M1_unit|SRAM_write_data~20_combout\ & ((\M1_unit|SRAM_write_data~21_combout\ & (\M1_unit|R_register\(18))) # (!\M1_unit|SRAM_write_data~21_combout\ & ((!\M1_unit|R_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~20_combout\ & (((!\M1_unit|R_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~20_combout\,
	datab => \M1_unit|SRAM_write_data~21_combout\,
	datac => \M1_unit|R_register\(18),
	datad => \M1_unit|R_register\(31),
	combout => \M1_unit|SRAM_write_data~30_combout\);

-- Location: LCCOMB_X43_Y20_N2
\M1_unit|SRAM_write_data~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~38_combout\ = (\M1_unit|SRAM_write_data~18_combout\ & ((\M1_unit|SRAM_write_data~17_combout\ & (\M1_unit|G_register\(21))) # (!\M1_unit|SRAM_write_data~17_combout\ & ((!\M1_unit|G_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~18_combout\ & (((!\M1_unit|G_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(21),
	datab => \M1_unit|SRAM_write_data~18_combout\,
	datac => \M1_unit|G_register\(31),
	datad => \M1_unit|SRAM_write_data~17_combout\,
	combout => \M1_unit|SRAM_write_data~38_combout\);

-- Location: LCFF_X41_Y20_N1
\M1_unit|Common_Y_Value[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(16),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(16));

-- Location: LCFF_X41_Y21_N29
\M1_unit|Common_Y_Value[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(14),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(14));

-- Location: LCFF_X41_Y21_N23
\M1_unit|Common_Y_Value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(11),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(11));

-- Location: LCFF_X41_Y21_N19
\M1_unit|Common_Y_Value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(9),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(9));

-- Location: LCFF_X41_Y21_N15
\M1_unit|Common_Y_Value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(7),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(7));

-- Location: LCFF_X41_Y21_N13
\M1_unit|Common_Y_Value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(6),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(6));

-- Location: LCFF_X41_Y21_N11
\M1_unit|Common_Y_Value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(5),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(5));

-- Location: LCFF_X40_Y20_N25
\M1_unit|Common_Y_Value[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~20_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(28));

-- Location: LCFF_X40_Y20_N13
\M1_unit|Common_Y_Value[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~8_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(22));

-- Location: LCFF_X40_Y20_N5
\M1_unit|Common_Y_Value[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(18));

-- Location: LCCOMB_X41_Y15_N6
\M1_unit|WideNor0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideNor0~1_combout\ = (\M1_unit|M1_state.M1_LEAD_6~1_combout\) # ((\M1_unit|M1_state~9_regout\ & ((\M1_unit|M1_state~4_regout\) # (\M1_unit|M1_state~5_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_6~1_combout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~9_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|WideNor0~1_combout\);

-- Location: LCFF_X36_Y14_N13
\M1_unit|V_prime_buf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector184~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(0));

-- Location: LCCOMB_X40_Y14_N12
\M1_unit|Add28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~2_combout\ = (\M1_unit|Add28~0_combout\ & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (!\M1_unit|Selector121~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|Add28~0_combout\,
	combout => \M1_unit|Add28~2_combout\);

-- Location: LCFF_X42_Y16_N21
\M1_unit|U_shift_reg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector277~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[0][0]~regout\);

-- Location: LCCOMB_X40_Y14_N10
\M1_unit|Add28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~5_combout\ = (\M1_unit|Add28~3_combout\ & (((\M1_unit|M1_state.M1_LEAD_6~0_combout\ & \M1_unit|M1_state.M1_LEAD_7~0_combout\)) # (!\M1_unit|Selector121~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector121~0_combout\,
	datab => \M1_unit|Add28~3_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_6~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_7~0_combout\,
	combout => \M1_unit|Add28~5_combout\);

-- Location: LCFF_X33_Y19_N25
\M1_unit|V_prime_buf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector182~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(2));

-- Location: LCFF_X37_Y15_N25
\M1_unit|V_shift_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector307~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[2][2]~regout\);

-- Location: LCFF_X37_Y15_N3
\M1_unit|V_shift_reg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector322~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[0][3]~regout\);

-- Location: LCCOMB_X37_Y17_N6
\M1_unit|Add28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~10_combout\ = (\M1_unit|Add28~8_combout\ & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (!\M1_unit|Selector121~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|Add28~8_combout\,
	combout => \M1_unit|Add28~10_combout\);

-- Location: LCFF_X36_Y14_N11
\M1_unit|V_prime_buf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector180~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(4));

-- Location: LCCOMB_X36_Y14_N24
\M1_unit|Selector433~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector433~0_combout\ = (\M1_unit|V_prime_buf\(4) & (((\M1_unit|V_shift_reg[2][4]~regout\ & \M1_unit|WideOr43~combout\)) # (!\M1_unit|WideOr44~0_combout\))) # (!\M1_unit|V_prime_buf\(4) & (\M1_unit|V_shift_reg[2][4]~regout\ & 
-- ((\M1_unit|WideOr43~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(4),
	datab => \M1_unit|V_shift_reg[2][4]~regout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|WideOr43~combout\,
	combout => \M1_unit|Selector433~0_combout\);

-- Location: LCFF_X37_Y14_N7
\M1_unit|V_shift_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector313~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[1][4]~regout\);

-- Location: LCFF_X38_Y14_N7
\M1_unit|V_prime_buf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector179~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(5));

-- Location: LCCOMB_X38_Y14_N20
\M1_unit|Selector432~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector432~1_combout\ = (\M1_unit|V_shift_reg[1][5]~regout\ & (((\M1_unit|Add19~10_combout\ & \M1_unit|M1_state.M1_LEAD_9~0_combout\)) # (!\M1_unit|SRAM_address[17]~16_combout\))) # (!\M1_unit|V_shift_reg[1][5]~regout\ & 
-- (\M1_unit|Add19~10_combout\ & (\M1_unit|M1_state.M1_LEAD_9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[1][5]~regout\,
	datab => \M1_unit|Add19~10_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datad => \M1_unit|SRAM_address[17]~16_combout\,
	combout => \M1_unit|Selector432~1_combout\);

-- Location: LCFF_X38_Y14_N11
\M1_unit|V_prime_buf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector178~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(6));

-- Location: LCCOMB_X38_Y14_N16
\M1_unit|Selector431~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector431~0_combout\ = (\M1_unit|V_prime_buf\(6) & (((\M1_unit|WideOr43~combout\ & \M1_unit|V_shift_reg[2][6]~regout\)) # (!\M1_unit|WideOr44~0_combout\))) # (!\M1_unit|V_prime_buf\(6) & (((\M1_unit|WideOr43~combout\ & 
-- \M1_unit|V_shift_reg[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(6),
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|WideOr43~combout\,
	datad => \M1_unit|V_shift_reg[2][6]~regout\,
	combout => \M1_unit|Selector431~0_combout\);

-- Location: LCFF_X42_Y14_N21
\M1_unit|U_shift_reg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector239~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[4][6]~regout\);

-- Location: LCFF_X42_Y14_N11
\M1_unit|U_shift_reg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector238~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[5][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[4][7]~regout\);

-- Location: LCCOMB_X40_Y18_N12
\M1_unit|Selector430~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector430~1_combout\ = (\M1_unit|Add16~14_combout\ & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((!\M1_unit|WideOr11~0_combout\ & \M1_unit|Add28~20_combout\)))) # (!\M1_unit|Add16~14_combout\ & (!\M1_unit|WideOr11~0_combout\ & 
-- ((\M1_unit|Add28~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add16~14_combout\,
	datab => \M1_unit|WideOr11~0_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datad => \M1_unit|Add28~20_combout\,
	combout => \M1_unit|Selector430~1_combout\);

-- Location: LCCOMB_X40_Y18_N6
\M1_unit|Selector429~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector429~0_combout\ = (\M1_unit|Add30~16_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & \M1_unit|Add19~16_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add30~16_combout\ & (\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- ((\M1_unit|Add19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add30~16_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datac => \M1_unit|WideOr17~4_combout\,
	datad => \M1_unit|Add19~16_combout\,
	combout => \M1_unit|Selector429~0_combout\);

-- Location: LCFF_X37_Y19_N7
\M1_unit|V_prime_buf[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector176~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(8));

-- Location: LCFF_X33_Y19_N19
\M1_unit|V_prime_buf[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector174~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(10));

-- Location: LCFF_X37_Y16_N3
\M1_unit|V_shift_reg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector285~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[5][0]~regout\);

-- Location: LCFF_X37_Y17_N3
\M1_unit|U_prime_buf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector149~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(3));

-- Location: LCFF_X36_Y19_N5
\M1_unit|U_prime_buf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector148~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(4));

-- Location: LCFF_X36_Y19_N19
\M1_unit|U_prime_buf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector147~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(5));

-- Location: LCFF_X43_Y17_N25
\M1_unit|Y_register[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector97~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(7));

-- Location: LCCOMB_X41_Y18_N12
\M1_unit|Selector398~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector398~2_combout\ = (\M1_unit|Add27~0_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add27~0_combout\,
	datac => \M1_unit|WideOr23~2_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector398~2_combout\);

-- Location: LCCOMB_X41_Y18_N10
\M1_unit|Selector398~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector398~4_combout\ = (!\M1_unit|Selector398~3_combout\ & (!\M1_unit|Selector398~2_combout\ & ((\M1_unit|SRAM_address[17]~16_combout\) # (\M1_unit|U_shift_reg[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~16_combout\,
	datab => \M1_unit|Selector398~3_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|Selector398~2_combout\,
	combout => \M1_unit|Selector398~4_combout\);

-- Location: LCFF_X37_Y21_N7
\M1_unit|U_prime_buf[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector144~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(8));

-- Location: LCFF_X33_Y18_N7
\M1_unit|U_prime_buf[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector140~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(12));

-- Location: LCFF_X34_Y19_N27
\M1_unit|U_prime_buf[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector124~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(28));

-- Location: LCFF_X33_Y17_N5
\M1_unit|U_prime_buf[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector121~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(31));

-- Location: LCFF_X43_Y18_N11
\M1_unit|U_shift_reg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector249~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[3][4]~regout\);

-- Location: LCFF_X43_Y18_N7
\M1_unit|U_shift_reg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector248~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[3][5]~regout\);

-- Location: LCCOMB_X42_Y18_N2
\M1_unit|Selector464~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector464~1_combout\ = (\M1_unit|M1_state.M1_LEAD_8~4_combout\ & ((\M1_unit|Add17~10_combout\) # ((!\M1_unit|WideOr11~0_combout\ & \M1_unit|Add29~10_combout\)))) # (!\M1_unit|M1_state.M1_LEAD_8~4_combout\ & (!\M1_unit|WideOr11~0_combout\ & 
-- ((\M1_unit|Add29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datab => \M1_unit|WideOr11~0_combout\,
	datac => \M1_unit|Add17~10_combout\,
	datad => \M1_unit|Add29~10_combout\,
	combout => \M1_unit|Selector464~1_combout\);

-- Location: LCFF_X37_Y15_N27
\M1_unit|V_shift_reg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector294~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[3][7]~regout\);

-- Location: LCFF_X43_Y18_N13
\M1_unit|U_shift_reg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector246~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[3][7]~regout\);

-- Location: LCCOMB_X41_Y19_N2
\M1_unit|Selector453~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector453~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~4_combout\ & (\M1_unit|Add27~18_combout\)))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (\M1_unit|Add27~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|Add27~18_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector453~0_combout\);

-- Location: LCCOMB_X38_Y16_N16
\M1_unit|Selector446~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector446~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~4_combout\ & (\M1_unit|Add27~32_combout\)))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Add27~32_combout\,
	datad => \M1_unit|U_shift_reg[1][7]~regout\,
	combout => \M1_unit|Selector446~0_combout\);

-- Location: LCCOMB_X36_Y14_N12
\M1_unit|Selector184~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector184~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|Add5~0_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datab => \M1_unit|WideOr34~0_combout\,
	datac => \M1_unit|V_prime_buf\(8),
	datad => \M1_unit|Add5~0_combout\,
	combout => \M1_unit|Selector184~0_combout\);

-- Location: LCCOMB_X43_Y16_N24
\M1_unit|M1_state.M1_LEAD_3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_3~1_combout\ = (\M1_unit|M1_state.M1_LEAD_3~0_combout\ & (!\M1_unit|M1_state~8_regout\ & !\M1_unit|M1_state~7_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_3~0_combout\,
	datab => \M1_unit|M1_state~8_regout\,
	datac => \M1_unit|M1_state~7_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_3~1_combout\);

-- Location: LCCOMB_X42_Y17_N22
\M1_unit|Selector277~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector277~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[1][0]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(8)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[1][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][0]~regout\,
	datab => \M1_unit|U_register\(8),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector277~0_combout\);

-- Location: LCCOMB_X33_Y19_N24
\M1_unit|Selector182~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector182~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((\M1_unit|Add5~4_combout\ & !\M1_unit|M1_state.M1_IDLE~2_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|V_prime_buf\(10),
	datac => \M1_unit|Add5~4_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector182~0_combout\);

-- Location: LCCOMB_X36_Y15_N2
\M1_unit|Selector307~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector307~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[3][2]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_register\(10))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|V_shift_reg[3][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(10),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_shift_reg[3][2]~regout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector307~0_combout\);

-- Location: LCCOMB_X37_Y15_N2
\M1_unit|Selector322~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector322~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[1][3]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(11)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[1][3]~regout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|V_register\(11),
	combout => \M1_unit|Selector322~0_combout\);

-- Location: LCCOMB_X36_Y14_N10
\M1_unit|Selector180~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector180~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|Add5~8_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datab => \M1_unit|WideOr34~0_combout\,
	datac => \M1_unit|V_prime_buf\(12),
	datad => \M1_unit|Add5~8_combout\,
	combout => \M1_unit|Selector180~0_combout\);

-- Location: LCCOMB_X37_Y14_N6
\M1_unit|Selector313~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector313~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[2][4]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(12)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[2][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][4]~regout\,
	datab => \M1_unit|V_register\(12),
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector313~0_combout\);

-- Location: LCCOMB_X38_Y14_N6
\M1_unit|Selector179~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector179~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & (\M1_unit|Add5~10_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datab => \M1_unit|Add5~10_combout\,
	datac => \M1_unit|V_prime_buf\(13),
	datad => \M1_unit|WideOr34~0_combout\,
	combout => \M1_unit|Selector179~0_combout\);

-- Location: LCCOMB_X38_Y14_N10
\M1_unit|Selector178~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector178~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~12_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(14),
	datab => \M1_unit|WideOr34~0_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Add5~12_combout\,
	combout => \M1_unit|Selector178~0_combout\);

-- Location: LCCOMB_X42_Y14_N20
\M1_unit|Selector239~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector239~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[5][6]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(14)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|U_shift_reg[5][6]~regout\,
	datac => \M1_unit|U_register\(14),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector239~0_combout\);

-- Location: LCCOMB_X43_Y16_N18
\M1_unit|Selector238~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector238~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[5][7]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(15)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[5][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[5][7]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_register\(15),
	combout => \M1_unit|Selector238~0_combout\);

-- Location: LCCOMB_X37_Y19_N6
\M1_unit|Selector176~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector176~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((\M1_unit|Add5~16_combout\ & !\M1_unit|M1_state.M1_IDLE~2_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|V_prime_buf\(16),
	datac => \M1_unit|Add5~16_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector176~0_combout\);

-- Location: LCCOMB_X33_Y19_N18
\M1_unit|Selector174~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector174~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|Add5~20_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datab => \M1_unit|V_prime_buf\(18),
	datac => \M1_unit|Add5~20_combout\,
	datad => \M1_unit|WideOr34~0_combout\,
	combout => \M1_unit|Selector174~0_combout\);

-- Location: LCCOMB_X37_Y16_N2
\M1_unit|Selector285~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector285~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(0)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_register\(8),
	datac => \M1_unit|V_register\(0),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector285~0_combout\);

-- Location: LCCOMB_X40_Y13_N12
\M1_unit|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|LessThan2~1_combout\ = (\M1_unit|Column_counter\(3) & (\M1_unit|Column_counter\(1) & \M1_unit|Column_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Column_counter\(3),
	datac => \M1_unit|Column_counter\(1),
	datad => \M1_unit|Column_counter\(2),
	combout => \M1_unit|LessThan2~1_combout\);

-- Location: LCCOMB_X42_Y17_N10
\M1_unit|Selector152~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector152~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~0_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|U_prime_buf\(8),
	datad => \M1_unit|Add5~0_combout\,
	combout => \M1_unit|Selector152~0_combout\);

-- Location: LCFF_X35_Y16_N3
\M1_unit|V_register[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector119~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(1));

-- Location: LCCOMB_X37_Y17_N24
\M1_unit|Selector149~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector149~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~6_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|U_prime_buf\(11),
	datad => \M1_unit|Add5~6_combout\,
	combout => \M1_unit|Selector149~0_combout\);

-- Location: LCCOMB_X37_Y17_N2
\M1_unit|Selector149~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector149~1_combout\ = (\M1_unit|Selector152~1_combout\ & (\M1_unit|Add12~6_combout\ & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\)))) # (!\M1_unit|Selector152~1_combout\ & ((\M1_unit|Selector149~0_combout\) # ((\M1_unit|Add12~6_combout\ & 
-- \M1_unit|M1_state.M1_COMMON_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector152~1_combout\,
	datab => \M1_unit|Add12~6_combout\,
	datac => \M1_unit|Selector149~0_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	combout => \M1_unit|Selector149~1_combout\);

-- Location: LCFF_X42_Y19_N9
\M1_unit|U_register[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector84~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(4));

-- Location: LCCOMB_X36_Y19_N26
\M1_unit|Selector148~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector148~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~8_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|U_prime_buf\(12),
	datad => \M1_unit|Add5~8_combout\,
	combout => \M1_unit|Selector148~0_combout\);

-- Location: LCCOMB_X36_Y19_N4
\M1_unit|Selector148~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector148~1_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~8_combout\) # ((!\M1_unit|Selector152~1_combout\ & \M1_unit|Selector148~0_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & 
-- (!\M1_unit|Selector152~1_combout\ & ((\M1_unit|Selector148~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|Selector152~1_combout\,
	datac => \M1_unit|Add12~8_combout\,
	datad => \M1_unit|Selector148~0_combout\,
	combout => \M1_unit|Selector148~1_combout\);

-- Location: LCCOMB_X36_Y19_N28
\M1_unit|Selector147~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector147~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~10_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|U_prime_buf\(13),
	datad => \M1_unit|Add5~10_combout\,
	combout => \M1_unit|Selector147~0_combout\);

-- Location: LCCOMB_X36_Y19_N18
\M1_unit|Selector147~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector147~1_combout\ = (\M1_unit|Add12~10_combout\ & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((!\M1_unit|Selector152~1_combout\ & \M1_unit|Selector147~0_combout\)))) # (!\M1_unit|Add12~10_combout\ & (!\M1_unit|Selector152~1_combout\ & 
-- ((\M1_unit|Selector147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~10_combout\,
	datab => \M1_unit|Selector152~1_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector147~0_combout\,
	combout => \M1_unit|Selector147~1_combout\);

-- Location: LCFF_X43_Y19_N15
\M1_unit|U_register[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector83~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(5));

-- Location: LCCOMB_X43_Y17_N24
\M1_unit|Selector97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector97~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector97~0_combout\);

-- Location: LCCOMB_X36_Y21_N2
\M1_unit|Selector144~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector144~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~16_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(16),
	datab => \M1_unit|Add5~16_combout\,
	datac => \M1_unit|WideOr17~3_combout\,
	combout => \M1_unit|Selector144~0_combout\);

-- Location: LCCOMB_X37_Y21_N6
\M1_unit|Selector144~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector144~1_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~16_combout\) # ((!\M1_unit|Selector152~1_combout\ & \M1_unit|Selector144~0_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & 
-- (!\M1_unit|Selector152~1_combout\ & ((\M1_unit|Selector144~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|Selector152~1_combout\,
	datac => \M1_unit|Add12~16_combout\,
	datad => \M1_unit|Selector144~0_combout\,
	combout => \M1_unit|Selector144~1_combout\);

-- Location: LCCOMB_X36_Y19_N12
\M1_unit|Selector143~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector143~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~18_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(17),
	datac => \M1_unit|WideOr17~3_combout\,
	datad => \M1_unit|Add5~18_combout\,
	combout => \M1_unit|Selector143~0_combout\);

-- Location: LCCOMB_X33_Y18_N26
\M1_unit|Selector140~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector140~2_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~24_combout\) # ((\M1_unit|Selector134~2_combout\ & \M1_unit|Add5~24_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (\M1_unit|Selector134~2_combout\ 
-- & ((\M1_unit|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|Selector134~2_combout\,
	datac => \M1_unit|Add12~24_combout\,
	datad => \M1_unit|Add5~24_combout\,
	combout => \M1_unit|Selector140~2_combout\);

-- Location: LCCOMB_X33_Y17_N22
\M1_unit|Selector128~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector128~1_combout\ = (\M1_unit|U_prime_buf\(31) & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & !\M1_unit|WideOr17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(31),
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|WideOr17~3_combout\,
	combout => \M1_unit|Selector128~1_combout\);

-- Location: LCCOMB_X34_Y19_N14
\M1_unit|Selector124~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector124~0_combout\ = (!\M1_unit|M1_state.M1_IDLE~2_combout\ & (\M1_unit|WideOr17~3_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add5~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Add5~56_combout\,
	combout => \M1_unit|Selector124~0_combout\);

-- Location: LCCOMB_X34_Y19_N26
\M1_unit|Selector124~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector124~1_combout\ = (\M1_unit|Selector128~1_combout\) # ((\M1_unit|Selector124~0_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector128~1_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector124~0_combout\,
	datad => \M1_unit|Add12~56_combout\,
	combout => \M1_unit|Selector124~1_combout\);

-- Location: LCCOMB_X38_Y14_N22
\M1_unit|Selector121~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector121~1_combout\ = (\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datad => \M1_unit|Selector121~0_combout\,
	combout => \M1_unit|Selector121~1_combout\);

-- Location: LCCOMB_X33_Y17_N6
\M1_unit|Selector121~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector121~2_combout\ = (\M1_unit|Selector121~1_combout\ & ((\M1_unit|Add5~62_combout\) # ((\M1_unit|Add12~62_combout\ & \M1_unit|M1_state.M1_COMMON_4~0_combout\)))) # (!\M1_unit|Selector121~1_combout\ & (\M1_unit|Add12~62_combout\ & 
-- (\M1_unit|M1_state.M1_COMMON_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector121~1_combout\,
	datab => \M1_unit|Add12~62_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Add5~62_combout\,
	combout => \M1_unit|Selector121~2_combout\);

-- Location: LCCOMB_X33_Y17_N4
\M1_unit|Selector121~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector121~3_combout\ = (\M1_unit|Selector121~2_combout\) # ((\M1_unit|U_prime_buf\(31) & ((!\M1_unit|U_prime_buf[2]~0_combout\) # (!\M1_unit|WideOr17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|U_prime_buf[2]~0_combout\,
	datac => \M1_unit|U_prime_buf\(31),
	datad => \M1_unit|Selector121~2_combout\,
	combout => \M1_unit|Selector121~3_combout\);

-- Location: LCCOMB_X43_Y18_N10
\M1_unit|Selector249~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector249~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[4][4]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(4))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_shift_reg[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_register\(4),
	datad => \M1_unit|U_shift_reg[4][4]~regout\,
	combout => \M1_unit|Selector249~0_combout\);

-- Location: LCCOMB_X43_Y18_N6
\M1_unit|Selector248~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector248~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[4][5]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(5)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[4][5]~regout\,
	datad => \M1_unit|U_register\(5),
	combout => \M1_unit|Selector248~0_combout\);

-- Location: LCCOMB_X36_Y15_N10
\M1_unit|Selector294~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector294~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[4][7]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(7)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[4][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][7]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_register\(7),
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector294~0_combout\);

-- Location: LCCOMB_X43_Y15_N10
\M1_unit|Selector246~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector246~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[4][7]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(7)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[4][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][7]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_register\(7),
	combout => \M1_unit|Selector246~0_combout\);

-- Location: LCCOMB_X35_Y16_N2
\M1_unit|Selector119~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector119~0_combout\ = (\SRAM_unit|SRAM_read_data\(1) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector119~0_combout\);

-- Location: LCCOMB_X42_Y19_N8
\M1_unit|Selector84~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector84~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector84~0_combout\);

-- Location: LCCOMB_X43_Y19_N14
\M1_unit|Selector83~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector83~0_combout\ = (\SRAM_unit|SRAM_read_data\(5) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(5),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector83~0_combout\);

-- Location: LCCOMB_X41_Y17_N20
\M1_unit|M1_state.M1_COMMON_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_1~4_combout\ = (!\M1_unit|M1_state~8_regout\ & (\M1_unit|M1_state~7_regout\ & \M1_unit|M1_state.M1_LEAD_3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~8_regout\,
	datab => \M1_unit|M1_state~7_regout\,
	datad => \M1_unit|M1_state.M1_LEAD_3~0_combout\,
	combout => \M1_unit|M1_state.M1_COMMON_1~4_combout\);

-- Location: LCCOMB_X42_Y6_N8
\UART_unit|UART_RX|data_count[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_count[0]~6_combout\ = (\UART_unit|UART_RX|data_count\(0) & (((\UART_unit|UART_RX|data_count[2]~3_combout\)))) # (!\UART_unit|UART_RX|data_count\(0) & (\UART_unit|UART_RX|RXC_state~9_regout\ & 
-- (!\UART_unit|UART_RX|RXC_state~8_regout\ & !\UART_unit|UART_RX|data_count[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~9_regout\,
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|data_count\(0),
	datad => \UART_unit|UART_RX|data_count[2]~3_combout\,
	combout => \UART_unit|UART_RX|data_count[0]~6_combout\);

-- Location: LCCOMB_X33_Y18_N6
\M1_unit|Selector140~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector140~3_combout\ = (\M1_unit|Selector140~2_combout\) # ((\M1_unit|U_prime_buf\(20) & (!\M1_unit|WideOr17~3_combout\ & !\M1_unit|M1_state.M1_COMMON_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(20),
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector140~2_combout\,
	combout => \M1_unit|Selector140~3_combout\);

-- Location: LCCOMB_X43_Y15_N14
\M1_unit|M1_state~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~34_combout\ = (\M1_unit|M1_state~4_regout\ & (((\M1_unit|M1_state~8_regout\) # (!\M1_unit|M1_state~5_regout\)) # (!\M1_unit|M1_state~7_regout\))) # (!\M1_unit|M1_state~4_regout\ & ((\M1_unit|M1_state~7_regout\ $ 
-- (!\M1_unit|M1_state~5_regout\)) # (!\M1_unit|M1_state~8_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~7_regout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~8_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state~34_combout\);

-- Location: LCCOMB_X30_Y20_N18
\VGA_unit|VGA_sram_data[2][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][3]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(3),
	combout => \VGA_unit|VGA_sram_data[2][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N4
\VGA_unit|VGA_sram_data[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][5]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \VGA_unit|VGA_sram_data[2][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N4
\VGA_unit|VGA_sram_data[2][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][8]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \VGA_unit|VGA_sram_data[2][8]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N14
\VGA_unit|VGA_sram_data[2][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][9]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(9),
	combout => \VGA_unit|VGA_sram_data[2][9]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N24
\VGA_unit|VGA_sram_data[2][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][10]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \VGA_unit|VGA_sram_data[2][10]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N20
\VGA_unit|VGA_sram_data[2][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][13]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \VGA_unit|VGA_sram_data[2][13]~feeder_combout\);

-- Location: LCCOMB_X36_Y6_N24
\UART_unit|SRAM_write_data[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[12]~feeder_combout\ = \UART_unit|SRAM_write_data~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~5_combout\,
	combout => \UART_unit|SRAM_write_data[12]~feeder_combout\);

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(0),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(0),
	combout => \SRAM_DATA_IO[0]~0\);

-- Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(1),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(1),
	combout => \SRAM_DATA_IO[1]~1\);

-- Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(2),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(2),
	combout => \SRAM_DATA_IO[2]~2\);

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(3),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(3),
	combout => \SRAM_DATA_IO[3]~3\);

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(4),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(4),
	combout => \SRAM_DATA_IO[4]~4\);

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(5),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(5),
	combout => \SRAM_DATA_IO[5]~5\);

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(6),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(6),
	combout => \SRAM_DATA_IO[6]~6\);

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(7),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(7),
	combout => \SRAM_DATA_IO[7]~7\);

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(8),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(8),
	combout => \SRAM_DATA_IO[8]~8\);

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(9),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(9),
	combout => \SRAM_DATA_IO[9]~9\);

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(10),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(10),
	combout => \SRAM_DATA_IO[10]~10\);

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(11),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(11),
	combout => \SRAM_DATA_IO[11]~11\);

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(12),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(12),
	combout => \SRAM_DATA_IO[12]~12\);

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(13),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(13),
	combout => \SRAM_DATA_IO[13]~13\);

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(14),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(14),
	combout => \SRAM_DATA_IO[14]~14\);

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(15),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(15),
	combout => \SRAM_DATA_IO[15]~15\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50_I~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50_I,
	combout => \CLOCK_50_I~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50_I~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50_I~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50_I~clkctrl_outclk\);

-- Location: LCCOMB_X40_Y11_N30
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X40_Y13_N14
\M1_unit|Column_counter[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Column_counter[0]~7_combout\ = \M1_unit|Column_counter\(0) $ (VCC)
-- \M1_unit|Column_counter[0]~8\ = CARRY(\M1_unit|Column_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Column_counter\(0),
	datad => VCC,
	combout => \M1_unit|Column_counter[0]~7_combout\,
	cout => \M1_unit|Column_counter[0]~8\);

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(17),
	combout => \SWITCH_I~combout\(17));

-- Location: PLL_1
\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 4,
	c0_initial => 1,
	c0_low => 4,
	c0_mode => "even",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_duty_cycle => 50,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 16,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5370,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	areset => \SWITCH_I~combout\(17),
	inclk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_INCLK_bus\,
	locked => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\,
	clk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\);

-- Location: LCCOMB_X43_Y16_N12
resetn : cycloneii_lcell_comb
-- Equation(s):
-- \resetn~combout\ = (\SWITCH_I~combout\(17)) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\,
	datad => \SWITCH_I~combout\(17),
	combout => \resetn~combout\);

-- Location: CLKCTRL_G7
\resetn~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \resetn~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \resetn~clkctrl_outclk\);

-- Location: LCCOMB_X42_Y15_N2
\M1_unit|M1_state~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~31_combout\ = (\M1_unit|M1_state~9_regout\ & ((\M1_unit|M1_state~4_regout\) # (!\M1_unit|M1_state~5_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~5_regout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~9_regout\,
	combout => \M1_unit|M1_state~31_combout\);

-- Location: LCCOMB_X43_Y15_N20
\M1_unit|M1_state~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~28_combout\ = \M1_unit|M1_state~7_regout\ $ (((\M1_unit|M1_state~4_regout\ & (\M1_unit|M1_state~6_regout\ & \M1_unit|M1_state~5_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~7_regout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~6_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state~28_combout\);

-- Location: LCFF_X40_Y15_N7
\M1_unit|M1_state~7\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|M1_state~28_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|M1_state~7_regout\);

-- Location: LCCOMB_X41_Y15_N8
\M1_unit|M1_state.M1_LEAD_6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_6~0_combout\ = (\M1_unit|M1_state~6_regout\ & (\M1_unit|M1_state~4_regout\ & \M1_unit|M1_state~5_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~6_regout\,
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_6~0_combout\);

-- Location: LCCOMB_X42_Y15_N14
\M1_unit|M1_state~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~32_combout\ = (\M1_unit|M1_state~31_combout\) # ((\M1_unit|M1_state~8_regout\ & (\M1_unit|M1_state~7_regout\ & \M1_unit|M1_state.M1_LEAD_6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~8_regout\,
	datab => \M1_unit|M1_state~31_combout\,
	datac => \M1_unit|M1_state~7_regout\,
	datad => \M1_unit|M1_state.M1_LEAD_6~0_combout\,
	combout => \M1_unit|M1_state~32_combout\);

-- Location: LCFF_X41_Y15_N7
\M1_unit|M1_state~9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|M1_state~32_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|M1_state~9_regout\);

-- Location: LCCOMB_X42_Y15_N0
\M1_unit|M1_state~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~29_combout\ = (\M1_unit|M1_state~5_regout\ & ((\M1_unit|M1_state~9_regout\ & ((\M1_unit|M1_state~4_regout\) # (!\M1_unit|M1_state.M1_IDLE~1_combout\))) # (!\M1_unit|M1_state~9_regout\ & ((!\M1_unit|M1_state~4_regout\))))) # 
-- (!\M1_unit|M1_state~5_regout\ & (((\M1_unit|M1_state~4_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~1_combout\,
	datab => \M1_unit|M1_state~5_regout\,
	datac => \M1_unit|M1_state~9_regout\,
	datad => \M1_unit|M1_state~4_regout\,
	combout => \M1_unit|M1_state~29_combout\);

-- Location: LCFF_X41_Y15_N19
\M1_unit|M1_state~5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|M1_state~29_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|M1_state~5_regout\);

-- Location: LCCOMB_X43_Y15_N28
\M1_unit|M1_state~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~35_combout\ = (\M1_unit|M1_state~34_combout\ & (\M1_unit|M1_state~6_regout\ $ (((\M1_unit|M1_state~4_regout\ & \M1_unit|M1_state~5_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~34_combout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~6_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state~35_combout\);

-- Location: LCCOMB_X41_Y14_N20
\M1_unit|M1_state.M1_COMMON_11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_11~0_combout\ = (!\M1_unit|M1_state~4_regout\ & (\M1_unit|M1_state~5_regout\ & \M1_unit|M1_state~8_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~5_regout\,
	datad => \M1_unit|M1_state~8_regout\,
	combout => \M1_unit|M1_state.M1_COMMON_11~0_combout\);

-- Location: LCCOMB_X41_Y15_N22
\M1_unit|M1_state.M1_LEAD_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_4~0_combout\ = (!\M1_unit|M1_state~7_regout\ & \M1_unit|M1_state~6_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state~7_regout\,
	datad => \M1_unit|M1_state~6_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_4~0_combout\);

-- Location: LCCOMB_X40_Y15_N14
\M1_unit|WideOr17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr17~2_combout\ = (\M1_unit|M1_state.M1_OUT_1~0_combout\ & (!\M1_unit|M1_state.M1_LEAD_3~0_combout\ & ((!\M1_unit|M1_state.M1_LEAD_4~0_combout\) # (!\M1_unit|M1_state.M1_COMMON_11~0_combout\)))) # (!\M1_unit|M1_state.M1_OUT_1~0_combout\ & 
-- (((!\M1_unit|M1_state.M1_LEAD_4~0_combout\)) # (!\M1_unit|M1_state.M1_COMMON_11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_OUT_1~0_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_11~0_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_4~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_3~0_combout\,
	combout => \M1_unit|WideOr17~2_combout\);

-- Location: LCCOMB_X41_Y15_N24
\M1_unit|M1_state.M1_LEAD_10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_10~0_combout\ = (!\M1_unit|M1_state~6_regout\ & (\M1_unit|M1_state~4_regout\ & \M1_unit|M1_state~5_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~6_regout\,
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_10~0_combout\);

-- Location: LCCOMB_X41_Y14_N24
\M1_unit|SRAM_address[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~17_combout\ = (\M1_unit|WideOr17~2_combout\ & (((\M1_unit|M1_state~8_regout\) # (!\M1_unit|M1_state.M1_LEAD_10~0_combout\)) # (!\M1_unit|M1_state~7_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~7_regout\,
	datab => \M1_unit|WideOr17~2_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_10~0_combout\,
	datad => \M1_unit|M1_state~8_regout\,
	combout => \M1_unit|SRAM_address[17]~17_combout\);

-- Location: LCCOMB_X40_Y16_N24
\M1_unit|M1_state.M1_COMMON_12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_12~0_combout\ = (\M1_unit|M1_state~8_regout\ & (\M1_unit|M1_state.M1_LEAD_6~0_combout\ & !\M1_unit|M1_state~7_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state~8_regout\,
	datac => \M1_unit|M1_state.M1_LEAD_6~0_combout\,
	datad => \M1_unit|M1_state~7_regout\,
	combout => \M1_unit|M1_state.M1_COMMON_12~0_combout\);

-- Location: LCCOMB_X41_Y15_N12
\M1_unit|M1_state~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~30_combout\ = (\M1_unit|M1_state~35_combout\) # (((!\M1_unit|M1_state~26_combout\ & \M1_unit|M1_state.M1_COMMON_12~0_combout\)) # (!\M1_unit|SRAM_address[17]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~26_combout\,
	datab => \M1_unit|M1_state~35_combout\,
	datac => \M1_unit|SRAM_address[17]~17_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_12~0_combout\,
	combout => \M1_unit|M1_state~30_combout\);

-- Location: LCFF_X41_Y15_N13
\M1_unit|M1_state~6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|M1_state~30_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|M1_state~6_regout\);

-- Location: LCCOMB_X40_Y15_N26
\M1_unit|M1_state.M1_LEAD_9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_9~0_combout\ = (!\M1_unit|M1_state~4_regout\ & (\M1_unit|M1_state.M1_LEAD_7~0_combout\ & (!\M1_unit|M1_state~6_regout\ & \M1_unit|M1_state~5_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~4_regout\,
	datab => \M1_unit|M1_state.M1_LEAD_7~0_combout\,
	datac => \M1_unit|M1_state~6_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_9~0_combout\);

-- Location: LCCOMB_X40_Y15_N8
\M1_unit|M1_state.M1_COMMON_5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_5~0_combout\ = (\M1_unit|M1_state~8_regout\ & !\M1_unit|M1_state~7_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|M1_state~8_regout\,
	datad => \M1_unit|M1_state~7_regout\,
	combout => \M1_unit|M1_state.M1_COMMON_5~0_combout\);

-- Location: LCCOMB_X40_Y15_N4
\M1_unit|WideOr17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr17~3_combout\ = (!\M1_unit|M1_state.M1_LEAD_9~0_combout\ & (\M1_unit|WideOr17~2_combout\ & ((!\M1_unit|M1_state.M1_COMMON_5~0_combout\) # (!\M1_unit|M1_state.M1_LEAD_7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_7~1_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_5~0_combout\,
	datad => \M1_unit|WideOr17~2_combout\,
	combout => \M1_unit|WideOr17~3_combout\);

-- Location: LCCOMB_X41_Y13_N2
\M1_unit|Add14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~0_combout\ = \M1_unit|Row_counter\(0) $ (VCC)
-- \M1_unit|Add14~1\ = CARRY(\M1_unit|Row_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Row_counter\(0),
	datad => VCC,
	combout => \M1_unit|Add14~0_combout\,
	cout => \M1_unit|Add14~1\);

-- Location: LCCOMB_X42_Y15_N18
\M1_unit|M1_state.M1_OUT_11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_OUT_11~0_combout\ = (\M1_unit|M1_state~9_regout\ & \M1_unit|M1_state~5_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|M1_state~9_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_OUT_11~0_combout\);

-- Location: LCFF_X41_Y13_N3
\M1_unit|Row_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add14~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Row_counter\(0));

-- Location: LCCOMB_X41_Y13_N4
\M1_unit|Add14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~2_combout\ = (\M1_unit|Row_counter\(1) & (!\M1_unit|Add14~1\)) # (!\M1_unit|Row_counter\(1) & ((\M1_unit|Add14~1\) # (GND)))
-- \M1_unit|Add14~3\ = CARRY((!\M1_unit|Add14~1\) # (!\M1_unit|Row_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Row_counter\(1),
	datad => VCC,
	cin => \M1_unit|Add14~1\,
	combout => \M1_unit|Add14~2_combout\,
	cout => \M1_unit|Add14~3\);

-- Location: LCFF_X41_Y13_N5
\M1_unit|Row_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add14~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Row_counter\(1));

-- Location: LCCOMB_X41_Y13_N8
\M1_unit|Add14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~6_combout\ = (\M1_unit|Row_counter\(3) & (!\M1_unit|Add14~5\)) # (!\M1_unit|Row_counter\(3) & ((\M1_unit|Add14~5\) # (GND)))
-- \M1_unit|Add14~7\ = CARRY((!\M1_unit|Add14~5\) # (!\M1_unit|Row_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Row_counter\(3),
	datad => VCC,
	cin => \M1_unit|Add14~5\,
	combout => \M1_unit|Add14~6_combout\,
	cout => \M1_unit|Add14~7\);

-- Location: LCFF_X41_Y13_N9
\M1_unit|Row_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add14~6_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Row_counter\(3));

-- Location: LCCOMB_X41_Y13_N30
\M1_unit|Row_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Row_counter~2_combout\ = (\M1_unit|Add14~10_combout\ & (((!\M1_unit|Row_counter\(0)) # (!\M1_unit|Equal0~0_combout\)) # (!\M1_unit|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add14~10_combout\,
	datab => \M1_unit|Equal0~1_combout\,
	datac => \M1_unit|Equal0~0_combout\,
	datad => \M1_unit|Row_counter\(0),
	combout => \M1_unit|Row_counter~2_combout\);

-- Location: LCFF_X41_Y13_N31
\M1_unit|Row_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Row_counter~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Row_counter\(5));

-- Location: LCCOMB_X41_Y13_N16
\M1_unit|Add14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~14_combout\ = (\M1_unit|Row_counter\(7) & (!\M1_unit|Add14~13\)) # (!\M1_unit|Row_counter\(7) & ((\M1_unit|Add14~13\) # (GND)))
-- \M1_unit|Add14~15\ = CARRY((!\M1_unit|Add14~13\) # (!\M1_unit|Row_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Row_counter\(7),
	datad => VCC,
	cin => \M1_unit|Add14~13\,
	combout => \M1_unit|Add14~14_combout\,
	cout => \M1_unit|Add14~15\);

-- Location: LCCOMB_X41_Y13_N18
\M1_unit|Add14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add14~16_combout\ = \M1_unit|Add14~15\ $ (!\M1_unit|Row_counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Row_counter\(8),
	cin => \M1_unit|Add14~15\,
	combout => \M1_unit|Add14~16_combout\);

-- Location: LCFF_X41_Y13_N19
\M1_unit|Row_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Add14~16_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Row_counter\(8));

-- Location: LCCOMB_X41_Y13_N24
\M1_unit|Row_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Row_counter~0_combout\ = (\M1_unit|Add14~14_combout\ & (((!\M1_unit|Row_counter\(0)) # (!\M1_unit|Equal0~1_combout\)) # (!\M1_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Equal0~0_combout\,
	datab => \M1_unit|Equal0~1_combout\,
	datac => \M1_unit|Add14~14_combout\,
	datad => \M1_unit|Row_counter\(0),
	combout => \M1_unit|Row_counter~0_combout\);

-- Location: LCFF_X41_Y13_N25
\M1_unit|Row_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Row_counter~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Row_counter\(7));

-- Location: LCCOMB_X41_Y13_N28
\M1_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal0~0_combout\ = (\M1_unit|Row_counter\(6) & (!\M1_unit|Row_counter\(8) & (\M1_unit|Row_counter\(7) & \M1_unit|Row_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Row_counter\(6),
	datab => \M1_unit|Row_counter\(8),
	datac => \M1_unit|Row_counter\(7),
	datad => \M1_unit|Row_counter\(5),
	combout => \M1_unit|Equal0~0_combout\);

-- Location: LCCOMB_X41_Y13_N22
\M1_unit|Row_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Row_counter~3_combout\ = (\M1_unit|Add14~8_combout\ & (((!\M1_unit|Row_counter\(0)) # (!\M1_unit|Equal0~0_combout\)) # (!\M1_unit|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add14~8_combout\,
	datab => \M1_unit|Equal0~1_combout\,
	datac => \M1_unit|Equal0~0_combout\,
	datad => \M1_unit|Row_counter\(0),
	combout => \M1_unit|Row_counter~3_combout\);

-- Location: LCFF_X41_Y13_N23
\M1_unit|Row_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Row_counter~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Row_counter\(4));

-- Location: LCCOMB_X41_Y13_N0
\M1_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal0~1_combout\ = (\M1_unit|Row_counter\(2) & (\M1_unit|Row_counter\(1) & (\M1_unit|Row_counter\(3) & !\M1_unit|Row_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Row_counter\(2),
	datab => \M1_unit|Row_counter\(1),
	datac => \M1_unit|Row_counter\(3),
	datad => \M1_unit|Row_counter\(4),
	combout => \M1_unit|Equal0~1_combout\);

-- Location: LCCOMB_X41_Y13_N26
\M1_unit|Selector221~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector221~0_combout\ = (\M1_unit|M1_state.M1_OUT_11~0_combout\ & (((!\M1_unit|Row_counter\(0)) # (!\M1_unit|Equal0~1_combout\)) # (!\M1_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Equal0~0_combout\,
	datab => \M1_unit|Equal0~1_combout\,
	datac => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	datad => \M1_unit|Row_counter\(0),
	combout => \M1_unit|Selector221~0_combout\);

-- Location: LCCOMB_X42_Y13_N30
\M1_unit|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal0~2_combout\ = (\M1_unit|Equal0~0_combout\ & (\M1_unit|Equal0~1_combout\ & \M1_unit|Row_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Equal0~0_combout\,
	datac => \M1_unit|Equal0~1_combout\,
	datad => \M1_unit|Row_counter\(0),
	combout => \M1_unit|Equal0~2_combout\);

-- Location: LCCOMB_X42_Y13_N0
\M1_unit|Selector219~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector219~0_combout\ = (\M1_unit|M1_end~regout\ & (((\M1_unit|M1_state.M1_OUT_11~0_combout\)) # (!\M1_unit|M1_state.M1_IDLE~2_combout\))) # (!\M1_unit|M1_end~regout\ & (((\M1_unit|Equal0~2_combout\ & \M1_unit|M1_state.M1_OUT_11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datab => \M1_unit|Equal0~2_combout\,
	datac => \M1_unit|M1_end~regout\,
	datad => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	combout => \M1_unit|Selector219~0_combout\);

-- Location: LCFF_X42_Y13_N1
\M1_unit|M1_end\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector219~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|M1_end~regout\);

-- Location: LCCOMB_X41_Y10_N6
\M1_start~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_start~0_combout\ = (\Equal2~0_combout\ & (!\M1_unit|M1_end~regout\)) # (!\Equal2~0_combout\ & ((\M1_start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~0_combout\,
	datab => \M1_unit|M1_end~regout\,
	datac => \M1_start~regout\,
	combout => \M1_start~0_combout\);

-- Location: LCFF_X41_Y10_N7
M1_start : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_start~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_start~regout\);

-- Location: LCCOMB_X41_Y15_N28
\M1_unit|M1_state.M1_LEAD_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_1~2_combout\ = (!\M1_unit|M1_state~4_regout\ & \M1_unit|M1_state~5_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_1~2_combout\);

-- Location: LCCOMB_X40_Y15_N2
\M1_unit|M1_state.M1_LEAD_5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_5~4_combout\ = (!\M1_unit|M1_state~7_regout\ & (\M1_unit|M1_state~6_regout\ & (!\M1_unit|M1_state~8_regout\ & \M1_unit|M1_state.M1_LEAD_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~7_regout\,
	datab => \M1_unit|M1_state~6_regout\,
	datac => \M1_unit|M1_state~8_regout\,
	datad => \M1_unit|M1_state.M1_LEAD_1~2_combout\,
	combout => \M1_unit|M1_state.M1_LEAD_5~4_combout\);

-- Location: LCCOMB_X40_Y15_N0
\M1_unit|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr8~0_combout\ = (!\M1_unit|M1_state.M1_LEAD_5~4_combout\ & ((\M1_unit|M1_state~7_regout\) # ((\M1_unit|M1_state~8_regout\) # (!\M1_unit|M1_state.M1_LEAD_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~7_regout\,
	datab => \M1_unit|M1_state.M1_LEAD_5~4_combout\,
	datac => \M1_unit|M1_state~8_regout\,
	datad => \M1_unit|M1_state.M1_LEAD_3~0_combout\,
	combout => \M1_unit|WideOr8~0_combout\);

-- Location: LCCOMB_X42_Y15_N12
\M1_unit|M1_state.M1_IDLE~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_IDLE~1_combout\ = (!\M1_unit|M1_state~7_regout\ & (!\M1_unit|M1_state~8_regout\ & !\M1_unit|M1_state~6_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state~7_regout\,
	datac => \M1_unit|M1_state~8_regout\,
	datad => \M1_unit|M1_state~6_regout\,
	combout => \M1_unit|M1_state.M1_IDLE~1_combout\);

-- Location: LCCOMB_X41_Y15_N26
\M1_unit|M1_state.M1_LEAD_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_1~3_combout\ = (!\M1_unit|M1_state~9_regout\ & (!\M1_unit|M1_state~4_regout\ & (\M1_unit|M1_state.M1_IDLE~1_combout\ & \M1_unit|M1_state~5_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~9_regout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state.M1_IDLE~1_combout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_1~3_combout\);

-- Location: LCCOMB_X40_Y15_N30
\M1_unit|WideNor0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideNor0~0_combout\ = (\M1_unit|WideOr8~0_combout\ & (!\M1_unit|M1_state.M1_LEAD_1~3_combout\ & ((!\M1_unit|M1_state.M1_LEAD_7~0_combout\) # (!\M1_unit|M1_state.M1_LEAD_7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_7~1_combout\,
	datab => \M1_unit|WideOr8~0_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_1~3_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_7~0_combout\,
	combout => \M1_unit|WideNor0~0_combout\);

-- Location: LCCOMB_X42_Y15_N8
\M1_unit|M1_state.M1_IDLE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_IDLE~2_combout\ = (\M1_unit|M1_state.M1_IDLE~1_combout\ & (!\M1_unit|M1_state~5_regout\ & (!\M1_unit|M1_state~9_regout\ & !\M1_unit|M1_state~4_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~1_combout\,
	datab => \M1_unit|M1_state~5_regout\,
	datac => \M1_unit|M1_state~9_regout\,
	datad => \M1_unit|M1_state~4_regout\,
	combout => \M1_unit|M1_state.M1_IDLE~2_combout\);

-- Location: LCCOMB_X40_Y11_N24
\M1_unit|M1_state~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~24_combout\ = ((\M1_start~regout\ & \M1_unit|M1_state.M1_IDLE~2_combout\)) # (!\M1_unit|WideNor0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_start~regout\,
	datac => \M1_unit|WideNor0~0_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|M1_state~24_combout\);

-- Location: LCCOMB_X41_Y15_N16
\M1_unit|M1_state~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~25_combout\ = (\M1_unit|WideOr35~2_combout\) # (((\M1_unit|Selector221~0_combout\) # (\M1_unit|M1_state~24_combout\)) # (!\M1_unit|WideOr17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr35~2_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|Selector221~0_combout\,
	datad => \M1_unit|M1_state~24_combout\,
	combout => \M1_unit|M1_state~25_combout\);

-- Location: LCFF_X41_Y15_N17
\M1_unit|M1_state~4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|M1_state~25_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|M1_state~4_regout\);

-- Location: LCCOMB_X41_Y15_N2
\M1_unit|M1_state.M1_LEAD_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_3~0_combout\ = (\M1_unit|M1_state~6_regout\ & (!\M1_unit|M1_state~4_regout\ & !\M1_unit|M1_state~5_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~6_regout\,
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_3~0_combout\);

-- Location: LCCOMB_X40_Y16_N20
\M1_unit|M1_state.M1_COMMON_9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_9~4_combout\ = ((\M1_unit|M1_state~7_regout\) # (!\M1_unit|M1_state.M1_LEAD_3~0_combout\)) # (!\M1_unit|M1_state~8_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state~8_regout\,
	datac => \M1_unit|M1_state.M1_LEAD_3~0_combout\,
	datad => \M1_unit|M1_state~7_regout\,
	combout => \M1_unit|M1_state.M1_COMMON_9~4_combout\);

-- Location: LCCOMB_X40_Y13_N30
\M1_unit|Column_counter[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Column_counter[0]~21_combout\ = (\M1_unit|M1_state.M1_IDLE~2_combout\ & (((\M1_start~regout\)))) # (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|M1_state.M1_OUT_11~0_combout\) # ((!\M1_unit|M1_state.M1_COMMON_9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	datab => \M1_start~regout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_9~4_combout\,
	combout => \M1_unit|Column_counter[0]~21_combout\);

-- Location: LCFF_X40_Y13_N15
\M1_unit|Column_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Column_counter[0]~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_COMMON_9~4_combout\,
	ena => \M1_unit|Column_counter[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Column_counter\(0));

-- Location: LCCOMB_X40_Y13_N16
\M1_unit|Column_counter[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Column_counter[1]~9_combout\ = (\M1_unit|Column_counter\(1) & (!\M1_unit|Column_counter[0]~8\)) # (!\M1_unit|Column_counter\(1) & ((\M1_unit|Column_counter[0]~8\) # (GND)))
-- \M1_unit|Column_counter[1]~10\ = CARRY((!\M1_unit|Column_counter[0]~8\) # (!\M1_unit|Column_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Column_counter\(1),
	datad => VCC,
	cin => \M1_unit|Column_counter[0]~8\,
	combout => \M1_unit|Column_counter[1]~9_combout\,
	cout => \M1_unit|Column_counter[1]~10\);

-- Location: LCCOMB_X40_Y13_N18
\M1_unit|Column_counter[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Column_counter[2]~11_combout\ = (\M1_unit|Column_counter\(2) & (\M1_unit|Column_counter[1]~10\ $ (GND))) # (!\M1_unit|Column_counter\(2) & (!\M1_unit|Column_counter[1]~10\ & VCC))
-- \M1_unit|Column_counter[2]~12\ = CARRY((\M1_unit|Column_counter\(2) & !\M1_unit|Column_counter[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Column_counter\(2),
	datad => VCC,
	cin => \M1_unit|Column_counter[1]~10\,
	combout => \M1_unit|Column_counter[2]~11_combout\,
	cout => \M1_unit|Column_counter[2]~12\);

-- Location: LCFF_X40_Y13_N19
\M1_unit|Column_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Column_counter[2]~11_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_COMMON_9~4_combout\,
	ena => \M1_unit|Column_counter[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Column_counter\(2));

-- Location: LCCOMB_X40_Y13_N22
\M1_unit|Column_counter[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Column_counter[4]~15_combout\ = (\M1_unit|Column_counter\(4) & (\M1_unit|Column_counter[3]~14\ $ (GND))) # (!\M1_unit|Column_counter\(4) & (!\M1_unit|Column_counter[3]~14\ & VCC))
-- \M1_unit|Column_counter[4]~16\ = CARRY((\M1_unit|Column_counter\(4) & !\M1_unit|Column_counter[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Column_counter\(4),
	datad => VCC,
	cin => \M1_unit|Column_counter[3]~14\,
	combout => \M1_unit|Column_counter[4]~15_combout\,
	cout => \M1_unit|Column_counter[4]~16\);

-- Location: LCFF_X40_Y13_N23
\M1_unit|Column_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Column_counter[4]~15_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_COMMON_9~4_combout\,
	ena => \M1_unit|Column_counter[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Column_counter\(4));

-- Location: LCFF_X40_Y13_N17
\M1_unit|Column_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Column_counter[1]~9_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_COMMON_9~4_combout\,
	ena => \M1_unit|Column_counter[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Column_counter\(1));

-- Location: LCCOMB_X40_Y13_N4
\M1_unit|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|LessThan2~0_combout\ = (((!\M1_unit|Column_counter\(2)) # (!\M1_unit|Column_counter\(1))) # (!\M1_unit|Column_counter\(0))) # (!\M1_unit|Column_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Column_counter\(3),
	datab => \M1_unit|Column_counter\(0),
	datac => \M1_unit|Column_counter\(1),
	datad => \M1_unit|Column_counter\(2),
	combout => \M1_unit|LessThan2~0_combout\);

-- Location: LCCOMB_X40_Y13_N24
\M1_unit|Column_counter[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Column_counter[5]~17_combout\ = (\M1_unit|Column_counter\(5) & (!\M1_unit|Column_counter[4]~16\)) # (!\M1_unit|Column_counter\(5) & ((\M1_unit|Column_counter[4]~16\) # (GND)))
-- \M1_unit|Column_counter[5]~18\ = CARRY((!\M1_unit|Column_counter[4]~16\) # (!\M1_unit|Column_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Column_counter\(5),
	datad => VCC,
	cin => \M1_unit|Column_counter[4]~16\,
	combout => \M1_unit|Column_counter[5]~17_combout\,
	cout => \M1_unit|Column_counter[5]~18\);

-- Location: LCCOMB_X40_Y13_N26
\M1_unit|Column_counter[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Column_counter[6]~19_combout\ = \M1_unit|Column_counter[5]~18\ $ (!\M1_unit|Column_counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Column_counter\(6),
	cin => \M1_unit|Column_counter[5]~18\,
	combout => \M1_unit|Column_counter[6]~19_combout\);

-- Location: LCFF_X40_Y13_N27
\M1_unit|Column_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Column_counter[6]~19_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_COMMON_9~4_combout\,
	ena => \M1_unit|Column_counter[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Column_counter\(6));

-- Location: LCCOMB_X40_Y13_N10
\M1_unit|M1_state~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~26_combout\ = (\M1_unit|Column_counter\(6) & ((\M1_unit|Column_counter\(5)) # ((\M1_unit|Column_counter\(4)) # (!\M1_unit|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Column_counter\(5),
	datab => \M1_unit|Column_counter\(4),
	datac => \M1_unit|LessThan2~0_combout\,
	datad => \M1_unit|Column_counter\(6),
	combout => \M1_unit|M1_state~26_combout\);

-- Location: LCCOMB_X41_Y14_N2
\M1_unit|M1_state~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~17_combout\ = (\M1_unit|M1_state~7_regout\ & (!\M1_unit|M1_state~5_regout\)) # (!\M1_unit|M1_state~7_regout\ & ((!\M1_unit|M1_state~6_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~5_regout\,
	datac => \M1_unit|M1_state~7_regout\,
	datad => \M1_unit|M1_state~6_regout\,
	combout => \M1_unit|M1_state~17_combout\);

-- Location: LCCOMB_X41_Y14_N0
\M1_unit|M1_state~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~33_combout\ = (\M1_unit|M1_state~8_regout\ & ((\M1_unit|M1_state~17_combout\) # (!\M1_unit|M1_state~4_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state~17_combout\,
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~8_regout\,
	combout => \M1_unit|M1_state~33_combout\);

-- Location: LCCOMB_X41_Y15_N30
\M1_unit|M1_state.M1_COMMON_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_2~0_combout\ = (\M1_unit|M1_state~6_regout\ & (\M1_unit|M1_state~4_regout\ & !\M1_unit|M1_state~5_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~6_regout\,
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_COMMON_2~0_combout\);

-- Location: LCCOMB_X40_Y15_N18
\M1_unit|Selector121~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector121~0_combout\ = (\M1_unit|M1_state.M1_OUT_1~0_combout\ & (!\M1_unit|M1_state.M1_LEAD_10~0_combout\ & ((!\M1_unit|M1_state.M1_COMMON_2~0_combout\) # (!\M1_unit|M1_state.M1_COMMON_5~0_combout\)))) # (!\M1_unit|M1_state.M1_OUT_1~0_combout\ 
-- & (((!\M1_unit|M1_state.M1_COMMON_2~0_combout\)) # (!\M1_unit|M1_state.M1_COMMON_5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_OUT_1~0_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_5~0_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_2~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_10~0_combout\,
	combout => \M1_unit|Selector121~0_combout\);

-- Location: LCCOMB_X40_Y15_N16
\M1_unit|M1_state.M1_COMMON_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_4~0_combout\ = (\M1_unit|M1_state~4_regout\ & (\M1_unit|M1_state.M1_LEAD_7~0_combout\ & (\M1_unit|M1_state~6_regout\ & \M1_unit|M1_state~5_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~4_regout\,
	datab => \M1_unit|M1_state.M1_LEAD_7~0_combout\,
	datac => \M1_unit|M1_state~6_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_COMMON_4~0_combout\);

-- Location: LCCOMB_X41_Y18_N24
\M1_unit|WideOr11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr11~0_combout\ = (\M1_unit|Selector121~0_combout\ & !\M1_unit|M1_state.M1_COMMON_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	combout => \M1_unit|WideOr11~0_combout\);

-- Location: LCCOMB_X40_Y15_N24
\M1_unit|M1_state~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state~27_combout\ = (\M1_unit|M1_state~33_combout\) # (((\M1_unit|M1_state.M1_COMMON_12~0_combout\ & \M1_unit|M1_state~26_combout\)) # (!\M1_unit|WideOr11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_12~0_combout\,
	datab => \M1_unit|M1_state~26_combout\,
	datac => \M1_unit|M1_state~33_combout\,
	datad => \M1_unit|WideOr11~0_combout\,
	combout => \M1_unit|M1_state~27_combout\);

-- Location: LCFF_X40_Y15_N25
\M1_unit|M1_state~8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|M1_state~27_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|M1_state~8_regout\);

-- Location: LCCOMB_X40_Y15_N22
\M1_unit|M1_state.M1_LEAD_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_7~0_combout\ = (!\M1_unit|M1_state~8_regout\ & \M1_unit|M1_state~7_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|M1_state~8_regout\,
	datad => \M1_unit|M1_state~7_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_7~0_combout\);

-- Location: LCCOMB_X41_Y14_N4
\M1_unit|M1_state.M1_LEAD_8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_8~4_combout\ = (!\M1_unit|M1_state~5_regout\ & (\M1_unit|M1_state.M1_LEAD_7~0_combout\ & (\M1_unit|M1_state~4_regout\ & !\M1_unit|M1_state~6_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~5_regout\,
	datab => \M1_unit|M1_state.M1_LEAD_7~0_combout\,
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~6_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_8~4_combout\);

-- Location: LCCOMB_X40_Y19_N20
\M1_unit|WideOr36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr36~0_combout\ = ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (!\M1_unit|WideOr17~3_combout\))) # (!\M1_unit|Selector121~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector121~0_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datac => \M1_unit|WideOr17~3_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	combout => \M1_unit|WideOr36~0_combout\);

-- Location: LCCOMB_X41_Y15_N4
\M1_unit|WideOr23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr23~4_combout\ = (\M1_unit|M1_state~7_regout\ & (!\M1_unit|M1_state.M1_COMMON_7~0_combout\)) # (!\M1_unit|M1_state~7_regout\ & (((!\M1_unit|M1_state~8_regout\) # (!\M1_unit|M1_state.M1_LEAD_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_7~0_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_3~0_combout\,
	datac => \M1_unit|M1_state~7_regout\,
	datad => \M1_unit|M1_state~8_regout\,
	combout => \M1_unit|WideOr23~4_combout\);

-- Location: LCCOMB_X41_Y14_N10
\M1_unit|M1_state.M1_OUT_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_OUT_7~0_combout\ = (\M1_unit|M1_state~7_regout\ & (\M1_unit|M1_state.M1_COMMON_11~0_combout\ & \M1_unit|M1_state~6_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~7_regout\,
	datac => \M1_unit|M1_state.M1_COMMON_11~0_combout\,
	datad => \M1_unit|M1_state~6_regout\,
	combout => \M1_unit|M1_state.M1_OUT_7~0_combout\);

-- Location: LCCOMB_X41_Y15_N20
\M1_unit|M1_state.M1_COMMON_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_7~0_combout\ = (!\M1_unit|M1_state~6_regout\ & (\M1_unit|M1_state~5_regout\ & (!\M1_unit|M1_state~4_regout\ & \M1_unit|M1_state~8_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~6_regout\,
	datab => \M1_unit|M1_state~5_regout\,
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~8_regout\,
	combout => \M1_unit|M1_state.M1_COMMON_7~0_combout\);

-- Location: LCCOMB_X40_Y15_N20
\M1_unit|M1_state.M1_OUT_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_OUT_1~0_combout\ = (\M1_unit|M1_state~8_regout\ & \M1_unit|M1_state~7_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|M1_state~8_regout\,
	datad => \M1_unit|M1_state~7_regout\,
	combout => \M1_unit|M1_state.M1_OUT_1~0_combout\);

-- Location: LCCOMB_X41_Y17_N2
\M1_unit|M1_state.M1_OUT_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_OUT_1~1_combout\ = (!\M1_unit|M1_state~4_regout\ & (\M1_unit|M1_state.M1_OUT_1~0_combout\ & (!\M1_unit|M1_state~5_regout\ & !\M1_unit|M1_state~6_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~4_regout\,
	datab => \M1_unit|M1_state.M1_OUT_1~0_combout\,
	datac => \M1_unit|M1_state~5_regout\,
	datad => \M1_unit|M1_state~6_regout\,
	combout => \M1_unit|M1_state.M1_OUT_1~1_combout\);

-- Location: LCCOMB_X41_Y17_N26
\M1_unit|SRAM_address[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~16_combout\ = (!\M1_unit|M1_state.M1_COMMON_1~4_combout\ & (!\M1_unit|M1_state.M1_OUT_1~1_combout\ & ((\M1_unit|M1_state~7_regout\) # (!\M1_unit|M1_state.M1_COMMON_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_1~4_combout\,
	datab => \M1_unit|M1_state~7_regout\,
	datac => \M1_unit|M1_state.M1_COMMON_7~0_combout\,
	datad => \M1_unit|M1_state.M1_OUT_1~1_combout\,
	combout => \M1_unit|SRAM_address[17]~16_combout\);

-- Location: LCCOMB_X40_Y19_N26
\M1_unit|WideOr35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr35~2_combout\ = (((\M1_unit|M1_state.M1_OUT_7~0_combout\) # (!\M1_unit|SRAM_address[17]~16_combout\)) # (!\M1_unit|WideOr23~4_combout\)) # (!\M1_unit|WideOr23~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datad => \M1_unit|SRAM_address[17]~16_combout\,
	combout => \M1_unit|WideOr35~2_combout\);

-- Location: LCCOMB_X42_Y15_N4
\M1_unit|M1_state.M1_LEAD_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_0~0_combout\ = (\M1_unit|M1_state~4_regout\ & !\M1_unit|M1_state~5_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_0~0_combout\);

-- Location: LCCOMB_X42_Y15_N6
\M1_unit|M1_state.M1_LEAD_4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_4~1_combout\ = (!\M1_unit|M1_state~7_regout\ & (!\M1_unit|M1_state~8_regout\ & \M1_unit|M1_state~6_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state~7_regout\,
	datac => \M1_unit|M1_state~8_regout\,
	datad => \M1_unit|M1_state~6_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_4~1_combout\);

-- Location: LCCOMB_X42_Y15_N22
\M1_unit|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr7~0_combout\ = ((\M1_unit|M1_state~5_regout\ & (!\M1_unit|M1_state.M1_IDLE~1_combout\)) # (!\M1_unit|M1_state~5_regout\ & ((!\M1_unit|M1_state.M1_LEAD_4~1_combout\)))) # (!\M1_unit|M1_state~4_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~1_combout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~5_regout\,
	datad => \M1_unit|M1_state.M1_LEAD_4~1_combout\,
	combout => \M1_unit|WideOr7~0_combout\);

-- Location: LCCOMB_X42_Y15_N24
\M1_unit|SRAM_address[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~15_combout\ = (\M1_unit|WideOr7~0_combout\ & (((\M1_unit|M1_state~9_regout\) # (!\M1_unit|M1_state.M1_LEAD_0~0_combout\)) # (!\M1_unit|M1_state.M1_IDLE~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~1_combout\,
	datab => \M1_unit|M1_state~9_regout\,
	datac => \M1_unit|M1_state.M1_LEAD_0~0_combout\,
	datad => \M1_unit|WideOr7~0_combout\,
	combout => \M1_unit|SRAM_address[17]~15_combout\);

-- Location: LCCOMB_X40_Y15_N10
\M1_unit|WideNor0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideNor0~2_combout\ = (!\M1_unit|WideNor0~1_combout\ & (\M1_unit|SRAM_address[17]~15_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|WideNor0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideNor0~1_combout\,
	datab => \M1_unit|SRAM_address[17]~15_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|WideNor0~0_combout\,
	combout => \M1_unit|WideNor0~2_combout\);

-- Location: LCCOMB_X40_Y19_N10
\M1_unit|WideOr37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr37~combout\ = (!\M1_unit|WideOr35~2_combout\ & \M1_unit|WideNor0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr35~2_combout\,
	datad => \M1_unit|WideNor0~2_combout\,
	combout => \M1_unit|WideOr37~combout\);

-- Location: LCCOMB_X40_Y15_N28
\M1_unit|WideOr11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr11~1_combout\ = (\M1_unit|Selector121~0_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & !\M1_unit|M1_state.M1_LEAD_8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector121~0_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|WideOr11~1_combout\);

-- Location: LCCOMB_X40_Y15_N6
\M1_unit|WideOr36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr36~combout\ = (\M1_unit|WideNor0~2_combout\ & (\M1_unit|WideOr17~3_combout\ & \M1_unit|WideOr11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideNor0~2_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|WideOr36~combout\);

-- Location: LCCOMB_X41_Y17_N18
\M1_unit|V_shift_reg[5][2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_shift_reg[5][2]~9_combout\ = (\M1_unit|M1_state~8_regout\ & (((\M1_unit|M1_state~7_regout\) # (!\M1_unit|M1_state.M1_LEAD_6~0_combout\)))) # (!\M1_unit|M1_state~8_regout\ & (((!\M1_unit|M1_state~7_regout\)) # 
-- (!\M1_unit|M1_state.M1_LEAD_10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~8_regout\,
	datab => \M1_unit|M1_state.M1_LEAD_10~0_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_6~0_combout\,
	datad => \M1_unit|M1_state~7_regout\,
	combout => \M1_unit|V_shift_reg[5][2]~9_combout\);

-- Location: LCCOMB_X41_Y17_N16
\M1_unit|WideOr34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr34~0_combout\ = (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((!\M1_unit|M1_state.M1_COMMON_2~0_combout\) # (!\M1_unit|M1_state.M1_OUT_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|M1_state.M1_OUT_1~0_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_2~0_combout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|WideOr34~0_combout\);

-- Location: LCCOMB_X41_Y17_N24
\M1_unit|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr6~0_combout\ = (\M1_unit|M1_state.M1_COMMON_2~0_combout\ & (!\M1_unit|M1_state.M1_LEAD_7~0_combout\ & ((!\M1_unit|M1_state.M1_COMMON_5~0_combout\) # (!\M1_unit|M1_state.M1_LEAD_10~0_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_2~0_combout\ 
-- & (((!\M1_unit|M1_state.M1_COMMON_5~0_combout\)) # (!\M1_unit|M1_state.M1_LEAD_10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_2~0_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_10~0_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_5~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_7~0_combout\,
	combout => \M1_unit|WideOr6~0_combout\);

-- Location: LCCOMB_X40_Y18_N20
\M1_unit|WideOr34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr34~1_combout\ = ((!\M1_unit|WideOr6~0_combout\) # (!\M1_unit|WideOr34~0_combout\)) # (!\M1_unit|Selector0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector0~0_combout\,
	datac => \M1_unit|WideOr34~0_combout\,
	datad => \M1_unit|WideOr6~0_combout\,
	combout => \M1_unit|WideOr34~1_combout\);

-- Location: LCCOMB_X28_Y16_N22
\SRAM_unit|SRAM_read_data[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[13]~feeder_combout\ = \SRAM_DATA_IO[13]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[13]~13\,
	combout => \SRAM_unit|SRAM_read_data[13]~feeder_combout\);

-- Location: LCFF_X28_Y16_N23
\SRAM_unit|SRAM_read_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[13]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(13));

-- Location: LCCOMB_X42_Y19_N30
\M1_unit|Selector91~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector91~0_combout\ = (\SRAM_unit|SRAM_read_data\(13) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(13),
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector91~0_combout\);

-- Location: LCCOMB_X41_Y19_N22
\M1_unit|Y_register[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_register[13]~feeder_combout\ = \M1_unit|Selector91~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Selector91~0_combout\,
	combout => \M1_unit|Y_register[13]~feeder_combout\);

-- Location: LCCOMB_X42_Y15_N30
\M1_unit|M1_state.M1_IDLE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_IDLE~0_combout\ = (!\M1_unit|M1_state~6_regout\ & (!\M1_unit|M1_state~9_regout\ & (!\M1_unit|M1_state~8_regout\ & !\M1_unit|M1_state~7_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~6_regout\,
	datab => \M1_unit|M1_state~9_regout\,
	datac => \M1_unit|M1_state~8_regout\,
	datad => \M1_unit|M1_state~7_regout\,
	combout => \M1_unit|M1_state.M1_IDLE~0_combout\);

-- Location: LCCOMB_X42_Y15_N26
\M1_unit|Y_address[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[10]~18_combout\ = (!\M1_unit|M1_end~regout\ & (!\M1_unit|M1_state~4_regout\ & (!\M1_unit|M1_state~5_regout\ & \M1_unit|M1_state.M1_IDLE~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_end~regout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~5_regout\,
	datad => \M1_unit|M1_state.M1_IDLE~0_combout\,
	combout => \M1_unit|Y_address[10]~18_combout\);

-- Location: LCCOMB_X42_Y17_N4
\M1_unit|Y_register[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_register[0]~0_combout\ = (!\M1_unit|Y_address[10]~18_combout\ & ((\M1_unit|M1_state.M1_IDLE~2_combout\) # (!\M1_unit|WideOr11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|Y_address[10]~18_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|Y_register[0]~0_combout\);

-- Location: LCFF_X41_Y19_N23
\M1_unit|Y_register[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_register[13]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(13));

-- Location: LCCOMB_X28_Y16_N0
\SRAM_unit|SRAM_read_data[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[14]~feeder_combout\ = \SRAM_DATA_IO[14]~14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[14]~14\,
	combout => \SRAM_unit|SRAM_read_data[14]~feeder_combout\);

-- Location: LCFF_X28_Y16_N1
\SRAM_unit|SRAM_read_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[14]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(14));

-- Location: LCCOMB_X42_Y19_N0
\M1_unit|Selector90~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector90~0_combout\ = (\SRAM_unit|SRAM_read_data\(14) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector90~0_combout\);

-- Location: LCFF_X41_Y19_N13
\M1_unit|Y_register[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector90~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(14));

-- Location: LCFF_X28_Y16_N3
\SRAM_unit|SRAM_read_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[15]~15\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(15));

-- Location: LCCOMB_X42_Y19_N6
\M1_unit|Selector89~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector89~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(15),
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector89~0_combout\);

-- Location: LCCOMB_X41_Y19_N10
\M1_unit|Y_register[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_register[15]~feeder_combout\ = \M1_unit|Selector89~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Selector89~0_combout\,
	combout => \M1_unit|Y_register[15]~feeder_combout\);

-- Location: LCFF_X41_Y19_N11
\M1_unit|Y_register[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_register[15]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(15));

-- Location: LCCOMB_X41_Y19_N12
\M1_unit|Selector397~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector397~1_combout\ = (!\M1_unit|Y_register\(12) & (!\M1_unit|Y_register\(13) & (!\M1_unit|Y_register\(14) & !\M1_unit|Y_register\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_register\(12),
	datab => \M1_unit|Y_register\(13),
	datac => \M1_unit|Y_register\(14),
	datad => \M1_unit|Y_register\(15),
	combout => \M1_unit|Selector397~1_combout\);

-- Location: LCCOMB_X41_Y17_N6
\M1_unit|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector0~0_combout\ = ((\M1_unit|M1_state~5_regout\ $ (\M1_unit|M1_state~6_regout\)) # (!\M1_unit|M1_state.M1_OUT_1~0_combout\)) # (!\M1_unit|M1_state~4_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~4_regout\,
	datab => \M1_unit|M1_state.M1_OUT_1~0_combout\,
	datac => \M1_unit|M1_state~5_regout\,
	datad => \M1_unit|M1_state~6_regout\,
	combout => \M1_unit|Selector0~0_combout\);

-- Location: LCCOMB_X41_Y17_N8
\M1_unit|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector0~1_combout\ = (\M1_unit|WideOr6~0_combout\ & \M1_unit|Selector0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|WideOr6~0_combout\,
	datad => \M1_unit|Selector0~0_combout\,
	combout => \M1_unit|Selector0~1_combout\);

-- Location: LCCOMB_X43_Y17_N2
\M1_unit|Selector98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector98~0_combout\ = (\SRAM_unit|SRAM_read_data\(6) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(6),
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector98~0_combout\);

-- Location: LCFF_X43_Y17_N3
\M1_unit|Y_register[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector98~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(6));

-- Location: LCCOMB_X43_Y17_N4
\M1_unit|Selector99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector99~0_combout\ = (\SRAM_unit|SRAM_read_data\(5) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(5),
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector99~0_combout\);

-- Location: LCFF_X43_Y17_N5
\M1_unit|Y_register[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector99~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(5));

-- Location: LCFF_X28_Y16_N11
\SRAM_unit|SRAM_read_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[4]~4\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(4));

-- Location: LCCOMB_X43_Y17_N10
\M1_unit|Selector100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector100~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & (((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (\M1_unit|M1_state.M1_LEAD_8~4_combout\)) # (!\M1_unit|Selector121~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector121~0_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector100~0_combout\);

-- Location: LCFF_X43_Y17_N11
\M1_unit|Y_register[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector100~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(4));

-- Location: LCCOMB_X43_Y17_N16
\M1_unit|Selector397~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector397~2_combout\ = (!\M1_unit|Y_register\(7) & (!\M1_unit|Y_register\(6) & (!\M1_unit|Y_register\(5) & !\M1_unit|Y_register\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_register\(7),
	datab => \M1_unit|Y_register\(6),
	datac => \M1_unit|Y_register\(5),
	datad => \M1_unit|Y_register\(4),
	combout => \M1_unit|Selector397~2_combout\);

-- Location: LCCOMB_X41_Y17_N28
\M1_unit|Selector397~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector397~3_combout\ = (\M1_unit|WideOr34~0_combout\ & (((\M1_unit|Selector0~1_combout\) # (!\M1_unit|Selector397~2_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (!\M1_unit|Selector397~1_combout\ & ((\M1_unit|Selector0~1_combout\) # 
-- (!\M1_unit|Selector397~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|Selector397~1_combout\,
	datac => \M1_unit|Selector0~1_combout\,
	datad => \M1_unit|Selector397~2_combout\,
	combout => \M1_unit|Selector397~3_combout\);

-- Location: LCCOMB_X41_Y15_N18
\M1_unit|M1_state.M1_LEAD_6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_6~1_combout\ = (\M1_unit|M1_state.M1_LEAD_6~0_combout\ & (!\M1_unit|M1_state~7_regout\ & !\M1_unit|M1_state~8_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_6~0_combout\,
	datab => \M1_unit|M1_state~7_regout\,
	datad => \M1_unit|M1_state~8_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_6~1_combout\);

-- Location: LCCOMB_X43_Y15_N4
\M1_unit|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr9~0_combout\ = (!\M1_unit|M1_state.M1_LEAD_6~1_combout\ & (\M1_unit|WideOr7~0_combout\ & ((!\M1_unit|M1_state.M1_LEAD_10~0_combout\) # (!\M1_unit|M1_state.M1_COMMON_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_5~0_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_10~0_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_6~1_combout\,
	datad => \M1_unit|WideOr7~0_combout\,
	combout => \M1_unit|WideOr9~0_combout\);

-- Location: LCCOMB_X42_Y19_N20
\M1_unit|Selector73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector73~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector73~0_combout\);

-- Location: LCCOMB_X43_Y19_N2
\M1_unit|U_register[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_register[8]~0_combout\ = (!\M1_unit|Y_address[10]~18_combout\ & ((\M1_unit|M1_state.M1_IDLE~2_combout\) # (!\M1_unit|WideOr9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|Y_address[10]~18_combout\,
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|U_register[8]~0_combout\);

-- Location: LCFF_X42_Y19_N21
\M1_unit|U_register[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector73~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(15));

-- Location: LCCOMB_X41_Y17_N12
\M1_unit|M1_state.M1_COMMON_6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_6~0_combout\ = (!\M1_unit|M1_state~6_regout\ & (\M1_unit|M1_state.M1_COMMON_5~0_combout\ & (!\M1_unit|M1_state~5_regout\ & \M1_unit|M1_state~4_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~6_regout\,
	datab => \M1_unit|M1_state.M1_COMMON_5~0_combout\,
	datac => \M1_unit|M1_state~5_regout\,
	datad => \M1_unit|M1_state~4_regout\,
	combout => \M1_unit|M1_state.M1_COMMON_6~0_combout\);

-- Location: LCCOMB_X40_Y16_N16
\M1_unit|Selector254~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector254~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[3][7]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(15)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[3][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][7]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_register\(15),
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector254~0_combout\);

-- Location: LCCOMB_X43_Y16_N30
\M1_unit|U_shift_reg[0][7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_shift_reg[0][7]~0_combout\ = (!\resetn~combout\ & ((\M1_unit|M1_state.M1_LEAD_3~1_combout\) # ((\M1_unit|M1_state.M1_COMMON_6~0_combout\) # (!\M1_unit|V_shift_reg[5][2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_3~1_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \resetn~combout\,
	combout => \M1_unit|U_shift_reg[0][7]~0_combout\);

-- Location: LCFF_X40_Y16_N17
\M1_unit|U_shift_reg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector254~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[2][7]~regout\);

-- Location: LCCOMB_X40_Y16_N12
\M1_unit|Selector262~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector262~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[2][7]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(15))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(15),
	datab => \M1_unit|U_shift_reg[2][7]~regout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector262~0_combout\);

-- Location: LCFF_X40_Y16_N13
\M1_unit|U_shift_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector262~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[1][7]~regout\);

-- Location: LCCOMB_X41_Y17_N10
\M1_unit|Selector397~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector397~4_combout\ = (!\M1_unit|Selector398~3_combout\ & (\M1_unit|Selector397~3_combout\ & ((\M1_unit|U_shift_reg[1][7]~regout\) # (\M1_unit|SRAM_address[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector398~3_combout\,
	datab => \M1_unit|Selector397~3_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|SRAM_address[17]~16_combout\,
	combout => \M1_unit|Selector397~4_combout\);

-- Location: LCCOMB_X41_Y15_N14
\M1_unit|M1_state.M1_OUT_9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_OUT_9~0_combout\ = (!\M1_unit|M1_state~5_regout\ & (!\M1_unit|M1_state~4_regout\ & \M1_unit|M1_state~9_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state~5_regout\,
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~9_regout\,
	combout => \M1_unit|M1_state.M1_OUT_9~0_combout\);

-- Location: LCCOMB_X41_Y15_N0
\M1_unit|WideOr23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr23~2_combout\ = (!\M1_unit|M1_state.M1_OUT_9~0_combout\ & (((!\M1_unit|M1_state.M1_LEAD_7~0_combout\) # (!\M1_unit|M1_state.M1_LEAD_1~2_combout\)) # (!\M1_unit|M1_state~6_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~6_regout\,
	datab => \M1_unit|M1_state.M1_LEAD_1~2_combout\,
	datac => \M1_unit|M1_state.M1_OUT_9~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_7~0_combout\,
	combout => \M1_unit|WideOr23~2_combout\);

-- Location: LCCOMB_X40_Y21_N28
\M1_unit|Selector387~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector387~2_combout\ = ((\M1_unit|Add27~22_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~22_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector387~2_combout\);

-- Location: LCFF_X29_Y16_N15
\SRAM_unit|SRAM_read_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[9]~9\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(9));

-- Location: LCCOMB_X42_Y19_N24
\M1_unit|Selector79~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector79~0_combout\ = (\SRAM_unit|SRAM_read_data\(9) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(9),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector79~0_combout\);

-- Location: LCFF_X42_Y19_N25
\M1_unit|U_register[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector79~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(9));

-- Location: LCCOMB_X42_Y19_N12
\M1_unit|Selector87~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector87~0_combout\ = (\SRAM_unit|SRAM_read_data\(1) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(1),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector87~0_combout\);

-- Location: LCFF_X42_Y19_N13
\M1_unit|U_register[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector87~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(1));

-- Location: LCCOMB_X43_Y16_N14
\M1_unit|Selector236~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector236~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(1)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_register\(9),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(1),
	combout => \M1_unit|Selector236~0_combout\);

-- Location: LCFF_X40_Y13_N25
\M1_unit|Column_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Column_counter[5]~17_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_COMMON_9~4_combout\,
	ena => \M1_unit|Column_counter[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Column_counter\(5));

-- Location: LCCOMB_X40_Y13_N0
\M1_unit|V_shift_reg[5][7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_shift_reg[5][7]~11_combout\ = (\M1_unit|Column_counter\(6) & ((\M1_unit|LessThan2~1_combout\) # ((\M1_unit|Column_counter\(4)) # (\M1_unit|Column_counter\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|LessThan2~1_combout\,
	datab => \M1_unit|Column_counter\(4),
	datac => \M1_unit|Column_counter\(5),
	datad => \M1_unit|Column_counter\(6),
	combout => \M1_unit|V_shift_reg[5][7]~11_combout\);

-- Location: LCCOMB_X43_Y16_N28
\M1_unit|U_shift_reg[5][7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_shift_reg[5][7]~1_combout\ = (!\resetn~combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_5~4_combout\) # (!\M1_unit|V_shift_reg[5][2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_5~4_combout\,
	datad => \resetn~combout\,
	combout => \M1_unit|U_shift_reg[5][7]~1_combout\);

-- Location: LCCOMB_X43_Y16_N20
\M1_unit|U_shift_reg[5][7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_shift_reg[5][7]~2_combout\ = (\M1_unit|U_shift_reg[5][7]~1_combout\ & (((!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & !\M1_unit|M1_state.M1_COMMON_12~0_combout\)) # (!\M1_unit|V_shift_reg[5][7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_12~0_combout\,
	datac => \M1_unit|V_shift_reg[5][7]~11_combout\,
	datad => \M1_unit|U_shift_reg[5][7]~1_combout\,
	combout => \M1_unit|U_shift_reg[5][7]~2_combout\);

-- Location: LCFF_X42_Y16_N7
\M1_unit|U_shift_reg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector236~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[5][1]~regout\);

-- Location: LCCOMB_X43_Y14_N30
\M1_unit|Selector244~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector244~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[5][1]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(9)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[5][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|U_shift_reg[5][1]~regout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(9),
	combout => \M1_unit|Selector244~0_combout\);

-- Location: LCFF_X43_Y14_N31
\M1_unit|U_shift_reg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector244~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[4][1]~regout\);

-- Location: LCCOMB_X43_Y18_N30
\M1_unit|Selector252~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector252~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[4][1]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(1))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(1),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[4][1]~regout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector252~0_combout\);

-- Location: LCFF_X43_Y18_N31
\M1_unit|U_shift_reg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector252~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[3][1]~regout\);

-- Location: LCCOMB_X44_Y18_N16
\M1_unit|Selector260~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector260~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[3][1]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(9))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(9),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_shift_reg[3][1]~regout\,
	combout => \M1_unit|Selector260~0_combout\);

-- Location: LCFF_X43_Y18_N21
\M1_unit|U_shift_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector260~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[2][1]~regout\);

-- Location: LCCOMB_X43_Y14_N28
\M1_unit|Selector268~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector268~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[2][1]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(9))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_shift_reg[2][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|U_register\(9),
	datac => \M1_unit|U_shift_reg[2][1]~regout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector268~0_combout\);

-- Location: LCFF_X43_Y14_N29
\M1_unit|U_shift_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector268~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[1][1]~regout\);

-- Location: LCCOMB_X42_Y14_N24
\M1_unit|Selector276~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector276~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[1][1]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(9))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(9),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[1][1]~regout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector276~0_combout\);

-- Location: LCFF_X42_Y14_N25
\M1_unit|U_shift_reg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector276~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[0][1]~regout\);

-- Location: LCFF_X28_Y16_N21
\SRAM_unit|SRAM_read_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[0]~0\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(0));

-- Location: LCCOMB_X43_Y17_N28
\M1_unit|Selector88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector88~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(0),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector88~0_combout\);

-- Location: LCFF_X43_Y17_N29
\M1_unit|U_register[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector88~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(0));

-- Location: LCCOMB_X43_Y16_N6
\M1_unit|Selector237~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector237~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(0)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(8),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(0),
	combout => \M1_unit|Selector237~0_combout\);

-- Location: LCFF_X42_Y16_N15
\M1_unit|U_shift_reg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector237~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[5][0]~regout\);

-- Location: LCCOMB_X42_Y16_N8
\M1_unit|Add15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~2_combout\ = (\M1_unit|U_shift_reg[5][1]~regout\ & ((\M1_unit|U_shift_reg[0][1]~regout\ & (\M1_unit|Add15~1\ & VCC)) # (!\M1_unit|U_shift_reg[0][1]~regout\ & (!\M1_unit|Add15~1\)))) # (!\M1_unit|U_shift_reg[5][1]~regout\ & 
-- ((\M1_unit|U_shift_reg[0][1]~regout\ & (!\M1_unit|Add15~1\)) # (!\M1_unit|U_shift_reg[0][1]~regout\ & ((\M1_unit|Add15~1\) # (GND)))))
-- \M1_unit|Add15~3\ = CARRY((\M1_unit|U_shift_reg[5][1]~regout\ & (!\M1_unit|U_shift_reg[0][1]~regout\ & !\M1_unit|Add15~1\)) # (!\M1_unit|U_shift_reg[5][1]~regout\ & ((!\M1_unit|Add15~1\) # (!\M1_unit|U_shift_reg[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[5][1]~regout\,
	datab => \M1_unit|U_shift_reg[0][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add15~1\,
	combout => \M1_unit|Add15~2_combout\,
	cout => \M1_unit|Add15~3\);

-- Location: LCCOMB_X40_Y16_N22
\M1_unit|Selector103~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector103~0_combout\ = (\SRAM_unit|SRAM_read_data\(1) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(1),
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector103~0_combout\);

-- Location: LCFF_X41_Y16_N23
\M1_unit|Y_register[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector103~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(1));

-- Location: LCCOMB_X41_Y16_N22
\M1_unit|Selector404~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector404~1_combout\ = (\M1_unit|WideOr11~1_combout\ & (((\M1_unit|Y_register\(1) & !\M1_unit|Selector0~1_combout\)))) # (!\M1_unit|WideOr11~1_combout\ & ((\M1_unit|Add15~2_combout\) # ((\M1_unit|Y_register\(1) & 
-- !\M1_unit|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr11~1_combout\,
	datab => \M1_unit|Add15~2_combout\,
	datac => \M1_unit|Y_register\(1),
	datad => \M1_unit|Selector0~1_combout\,
	combout => \M1_unit|Selector404~1_combout\);

-- Location: LCCOMB_X40_Y15_N12
\M1_unit|M1_state.M1_LEAD_7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_LEAD_7~1_combout\ = (!\M1_unit|M1_state~6_regout\ & (!\M1_unit|M1_state~4_regout\ & !\M1_unit|M1_state~5_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state~6_regout\,
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|M1_state~5_regout\,
	combout => \M1_unit|M1_state.M1_LEAD_7~1_combout\);

-- Location: LCCOMB_X40_Y13_N6
\M1_unit|WideOr13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr13~0_combout\ = (\M1_unit|WideOr8~0_combout\ & (\M1_unit|M1_state.M1_COMMON_9~4_combout\ & ((!\M1_unit|M1_state.M1_LEAD_7~1_combout\) # (!\M1_unit|M1_state.M1_LEAD_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_7~0_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_7~1_combout\,
	datac => \M1_unit|WideOr8~0_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_9~4_combout\,
	combout => \M1_unit|WideOr13~0_combout\);

-- Location: LCCOMB_X35_Y16_N18
\M1_unit|Selector111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector111~0_combout\ = (\SRAM_unit|SRAM_read_data\(9) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(9),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector111~0_combout\);

-- Location: LCCOMB_X35_Y16_N26
\M1_unit|V_register[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_register[2]~0_combout\ = (!\M1_unit|Y_address[10]~18_combout\ & ((\M1_unit|M1_state.M1_IDLE~2_combout\) # (!\M1_unit|WideOr13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr13~0_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Y_address[10]~18_combout\,
	combout => \M1_unit|V_register[2]~0_combout\);

-- Location: LCFF_X35_Y16_N19
\M1_unit|V_register[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector111~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(9));

-- Location: LCCOMB_X37_Y16_N30
\M1_unit|Selector284~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector284~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(1))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(1),
	datac => \M1_unit|V_register\(9),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector284~0_combout\);

-- Location: LCCOMB_X43_Y16_N2
\M1_unit|V_shift_reg[5][7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_shift_reg[5][7]~10_combout\ = (!\resetn~combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_6~1_combout\) # (!\M1_unit|V_shift_reg[5][2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_6~1_combout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \resetn~combout\,
	combout => \M1_unit|V_shift_reg[5][7]~10_combout\);

-- Location: LCCOMB_X43_Y16_N4
\M1_unit|V_shift_reg[5][7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_shift_reg[5][7]~12_combout\ = (\M1_unit|V_shift_reg[5][7]~10_combout\ & (((!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & !\M1_unit|M1_state.M1_COMMON_12~0_combout\)) # (!\M1_unit|V_shift_reg[5][7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_12~0_combout\,
	datac => \M1_unit|V_shift_reg[5][7]~11_combout\,
	datad => \M1_unit|V_shift_reg[5][7]~10_combout\,
	combout => \M1_unit|V_shift_reg[5][7]~12_combout\);

-- Location: LCFF_X37_Y16_N31
\M1_unit|V_shift_reg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector284~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[5][1]~regout\);

-- Location: LCFF_X29_Y16_N5
\SRAM_unit|SRAM_read_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[8]~8\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(8));

-- Location: LCCOMB_X35_Y16_N8
\M1_unit|Selector112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector112~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(8),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector112~0_combout\);

-- Location: LCFF_X35_Y16_N9
\M1_unit|V_register[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector112~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(8));

-- Location: LCCOMB_X36_Y15_N30
\M1_unit|Selector309~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector309~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[3][0]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(8)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[3][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][0]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_register\(8),
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector309~0_combout\);

-- Location: LCCOMB_X43_Y16_N8
\M1_unit|V_shift_reg[1][0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_shift_reg[1][0]~4_combout\ = (\M1_unit|M1_state~5_regout\ & ((\M1_unit|M1_state~8_regout\ & (!\M1_unit|M1_state~7_regout\ & \M1_unit|M1_state~6_regout\)) # (!\M1_unit|M1_state~8_regout\ & (\M1_unit|M1_state~7_regout\ & 
-- !\M1_unit|M1_state~6_regout\)))) # (!\M1_unit|M1_state~5_regout\ & (!\M1_unit|M1_state~7_regout\ & (\M1_unit|M1_state~8_regout\ $ (\M1_unit|M1_state~6_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~5_regout\,
	datab => \M1_unit|M1_state~8_regout\,
	datac => \M1_unit|M1_state~7_regout\,
	datad => \M1_unit|M1_state~6_regout\,
	combout => \M1_unit|V_shift_reg[1][0]~4_combout\);

-- Location: LCCOMB_X43_Y16_N26
\M1_unit|V_shift_reg[1][0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_shift_reg[1][0]~13_combout\ = (!\SWITCH_I~combout\(17) & (\M1_unit|V_shift_reg[1][0]~4_combout\ & (\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\ & \M1_unit|M1_state~4_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(17),
	datab => \M1_unit|V_shift_reg[1][0]~4_combout\,
	datac => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\,
	datad => \M1_unit|M1_state~4_regout\,
	combout => \M1_unit|V_shift_reg[1][0]~13_combout\);

-- Location: LCFF_X37_Y15_N23
\M1_unit|V_shift_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector309~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[2][0]~regout\);

-- Location: LCCOMB_X36_Y15_N16
\M1_unit|Selector317~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector317~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[2][0]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(8))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[2][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(8),
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[2][0]~regout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector317~0_combout\);

-- Location: LCFF_X37_Y14_N23
\M1_unit|V_shift_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector317~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[1][0]~regout\);

-- Location: LCCOMB_X36_Y14_N30
\M1_unit|Selector325~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector325~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[1][0]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_register\(8))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|V_shift_reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(8),
	datab => \M1_unit|V_shift_reg[1][0]~regout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector325~0_combout\);

-- Location: LCFF_X37_Y16_N15
\M1_unit|V_shift_reg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector325~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[0][0]~regout\);

-- Location: LCCOMB_X37_Y16_N6
\M1_unit|Add18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add18~2_combout\ = (\M1_unit|V_shift_reg[0][1]~regout\ & ((\M1_unit|V_shift_reg[5][1]~regout\ & (\M1_unit|Add18~1\ & VCC)) # (!\M1_unit|V_shift_reg[5][1]~regout\ & (!\M1_unit|Add18~1\)))) # (!\M1_unit|V_shift_reg[0][1]~regout\ & 
-- ((\M1_unit|V_shift_reg[5][1]~regout\ & (!\M1_unit|Add18~1\)) # (!\M1_unit|V_shift_reg[5][1]~regout\ & ((\M1_unit|Add18~1\) # (GND)))))
-- \M1_unit|Add18~3\ = CARRY((\M1_unit|V_shift_reg[0][1]~regout\ & (!\M1_unit|V_shift_reg[5][1]~regout\ & !\M1_unit|Add18~1\)) # (!\M1_unit|V_shift_reg[0][1]~regout\ & ((!\M1_unit|Add18~1\) # (!\M1_unit|V_shift_reg[5][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][1]~regout\,
	datab => \M1_unit|V_shift_reg[5][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add18~1\,
	combout => \M1_unit|Add18~2_combout\,
	cout => \M1_unit|Add18~3\);

-- Location: LCCOMB_X42_Y19_N26
\M1_unit|Selector95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector95~0_combout\ = (\SRAM_unit|SRAM_read_data\(9) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector95~0_combout\);

-- Location: LCFF_X41_Y16_N9
\M1_unit|Y_register[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector95~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(9));

-- Location: LCCOMB_X41_Y16_N8
\M1_unit|Selector404~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector404~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (\M1_unit|Add18~2_combout\ & ((!\M1_unit|WideOr17~3_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & ((\M1_unit|Y_register\(9)) # ((\M1_unit|Add18~2_combout\ & 
-- !\M1_unit|WideOr17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|Add18~2_combout\,
	datac => \M1_unit|Y_register\(9),
	datad => \M1_unit|WideOr17~3_combout\,
	combout => \M1_unit|Selector404~0_combout\);

-- Location: LCCOMB_X42_Y17_N8
\M1_unit|Selector152~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector152~1_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|WideOr17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|WideOr17~3_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	combout => \M1_unit|Selector152~1_combout\);

-- Location: LCCOMB_X29_Y16_N28
\SRAM_unit|SRAM_read_data[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[10]~feeder_combout\ = \SRAM_DATA_IO[10]~10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[10]~10\,
	combout => \SRAM_unit|SRAM_read_data[10]~feeder_combout\);

-- Location: LCFF_X29_Y16_N29
\SRAM_unit|SRAM_read_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[10]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(10));

-- Location: LCCOMB_X42_Y19_N18
\M1_unit|Selector78~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector78~0_combout\ = (\SRAM_unit|SRAM_read_data\(10) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(10),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector78~0_combout\);

-- Location: LCFF_X42_Y19_N19
\M1_unit|U_register[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector78~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(10));

-- Location: LCCOMB_X29_Y16_N8
\SRAM_unit|SRAM_read_data[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[2]~feeder_combout\ = \SRAM_DATA_IO[2]~2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[2]~2\,
	combout => \SRAM_unit|SRAM_read_data[2]~feeder_combout\);

-- Location: LCFF_X29_Y16_N9
\SRAM_unit|SRAM_read_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[2]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(2));

-- Location: LCCOMB_X43_Y19_N4
\M1_unit|Selector86~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector86~0_combout\ = (\SRAM_unit|SRAM_read_data\(2) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector86~0_combout\);

-- Location: LCFF_X43_Y19_N5
\M1_unit|U_register[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector86~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(2));

-- Location: LCCOMB_X42_Y16_N24
\M1_unit|Selector235~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector235~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(2)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(10),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(2),
	combout => \M1_unit|Selector235~0_combout\);

-- Location: LCFF_X42_Y16_N25
\M1_unit|U_shift_reg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector235~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[5][2]~regout\);

-- Location: LCCOMB_X43_Y15_N26
\M1_unit|Selector243~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector243~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[5][2]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(10))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|U_register\(10),
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_shift_reg[5][2]~regout\,
	combout => \M1_unit|Selector243~0_combout\);

-- Location: LCFF_X43_Y14_N1
\M1_unit|U_shift_reg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector243~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[5][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[4][2]~regout\);

-- Location: LCCOMB_X43_Y14_N0
\M1_unit|Selector251~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector251~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[4][2]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(2)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[4][2]~regout\,
	datad => \M1_unit|U_register\(2),
	combout => \M1_unit|Selector251~0_combout\);

-- Location: LCFF_X43_Y18_N27
\M1_unit|U_shift_reg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector251~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[3][2]~regout\);

-- Location: LCCOMB_X42_Y16_N30
\M1_unit|Selector259~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector259~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[3][2]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(10))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[3][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(10),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_shift_reg[3][2]~regout\,
	combout => \M1_unit|Selector259~0_combout\);

-- Location: LCFF_X42_Y16_N31
\M1_unit|U_shift_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector259~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[2][2]~regout\);

-- Location: LCCOMB_X44_Y14_N16
\M1_unit|Selector267~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector267~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[2][2]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(10)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[2][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|U_shift_reg[2][2]~regout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_register\(10),
	combout => \M1_unit|Selector267~0_combout\);

-- Location: LCFF_X43_Y14_N13
\M1_unit|U_shift_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector267~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[1][2]~regout\);

-- Location: LCCOMB_X40_Y18_N10
\M1_unit|WideOr42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr42~2_combout\ = (\M1_unit|WideNor0~2_combout\ & (\M1_unit|WideOr6~0_combout\ & (\M1_unit|WideOr34~0_combout\ & \M1_unit|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideNor0~2_combout\,
	datab => \M1_unit|WideOr6~0_combout\,
	datac => \M1_unit|WideOr34~0_combout\,
	datad => \M1_unit|Selector0~0_combout\,
	combout => \M1_unit|WideOr42~2_combout\);

-- Location: LCCOMB_X43_Y16_N10
\M1_unit|Selector253~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector253~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[4][0]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(0)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[4][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][0]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_register\(0),
	combout => \M1_unit|Selector253~0_combout\);

-- Location: LCFF_X43_Y18_N29
\M1_unit|U_shift_reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector253~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[3][0]~regout\);

-- Location: LCCOMB_X43_Y17_N30
\M1_unit|Selector80~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector80~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(8),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector80~0_combout\);

-- Location: LCFF_X43_Y17_N31
\M1_unit|U_register[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector80~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(8));

-- Location: LCCOMB_X42_Y17_N0
\M1_unit|Selector261~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector261~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[3][0]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(8)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[3][0]~regout\,
	datad => \M1_unit|U_register\(8),
	combout => \M1_unit|Selector261~0_combout\);

-- Location: LCFF_X42_Y17_N1
\M1_unit|U_shift_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector261~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[2][0]~regout\);

-- Location: LCCOMB_X29_Y16_N22
\SRAM_unit|SRAM_read_data[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[3]~feeder_combout\ = \SRAM_DATA_IO[3]~3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[3]~3\,
	combout => \SRAM_unit|SRAM_read_data[3]~feeder_combout\);

-- Location: LCFF_X29_Y16_N23
\SRAM_unit|SRAM_read_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[3]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(3));

-- Location: LCCOMB_X43_Y17_N20
\M1_unit|Selector101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector101~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector121~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(3),
	combout => \M1_unit|Selector101~0_combout\);

-- Location: LCFF_X43_Y17_N21
\M1_unit|Y_register[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector101~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(3));

-- Location: LCCOMB_X40_Y17_N22
\M1_unit|Selector402~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector402~1_combout\ = (\M1_unit|Add15~6_combout\ & (((\M1_unit|Y_register\(3) & !\M1_unit|Selector0~1_combout\)) # (!\M1_unit|WideOr11~1_combout\))) # (!\M1_unit|Add15~6_combout\ & (\M1_unit|Y_register\(3) & (!\M1_unit|Selector0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~6_combout\,
	datab => \M1_unit|Y_register\(3),
	datac => \M1_unit|Selector0~1_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|Selector402~1_combout\);

-- Location: LCCOMB_X29_Y16_N18
\SRAM_unit|SRAM_read_data[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[11]~feeder_combout\ = \SRAM_DATA_IO[11]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[11]~11\,
	combout => \SRAM_unit|SRAM_read_data[11]~feeder_combout\);

-- Location: LCFF_X29_Y16_N19
\SRAM_unit|SRAM_read_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[11]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(11));

-- Location: LCCOMB_X35_Y16_N22
\M1_unit|Selector109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector109~0_combout\ = (\SRAM_unit|SRAM_read_data\(11) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(11),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector109~0_combout\);

-- Location: LCFF_X35_Y16_N23
\M1_unit|V_register[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector109~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(11));

-- Location: LCCOMB_X37_Y16_N22
\M1_unit|Selector282~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector282~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(3))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(3),
	datab => \M1_unit|V_register\(11),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector282~0_combout\);

-- Location: LCFF_X37_Y16_N23
\M1_unit|V_shift_reg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector282~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[5][3]~regout\);

-- Location: LCCOMB_X35_Y16_N24
\M1_unit|Selector110~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector110~0_combout\ = (\SRAM_unit|SRAM_read_data\(10) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(10),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector110~0_combout\);

-- Location: LCFF_X35_Y16_N25
\M1_unit|V_register[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector110~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(10));

-- Location: LCCOMB_X35_Y16_N20
\M1_unit|Selector118~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector118~0_combout\ = (\SRAM_unit|SRAM_read_data\(2) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector118~0_combout\);

-- Location: LCFF_X35_Y16_N21
\M1_unit|V_register[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector118~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(2));

-- Location: LCCOMB_X37_Y16_N0
\M1_unit|Selector283~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector283~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(2)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|V_register\(10),
	datad => \M1_unit|V_register\(2),
	combout => \M1_unit|Selector283~0_combout\);

-- Location: LCFF_X37_Y16_N1
\M1_unit|V_shift_reg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector283~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[5][2]~regout\);

-- Location: LCCOMB_X37_Y16_N8
\M1_unit|Add18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add18~4_combout\ = ((\M1_unit|V_shift_reg[0][2]~regout\ $ (\M1_unit|V_shift_reg[5][2]~regout\ $ (!\M1_unit|Add18~3\)))) # (GND)
-- \M1_unit|Add18~5\ = CARRY((\M1_unit|V_shift_reg[0][2]~regout\ & ((\M1_unit|V_shift_reg[5][2]~regout\) # (!\M1_unit|Add18~3\))) # (!\M1_unit|V_shift_reg[0][2]~regout\ & (\M1_unit|V_shift_reg[5][2]~regout\ & !\M1_unit|Add18~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][2]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add18~3\,
	combout => \M1_unit|Add18~4_combout\,
	cout => \M1_unit|Add18~5\);

-- Location: LCCOMB_X37_Y16_N10
\M1_unit|Add18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add18~6_combout\ = (\M1_unit|V_shift_reg[0][3]~regout\ & ((\M1_unit|V_shift_reg[5][3]~regout\ & (\M1_unit|Add18~5\ & VCC)) # (!\M1_unit|V_shift_reg[5][3]~regout\ & (!\M1_unit|Add18~5\)))) # (!\M1_unit|V_shift_reg[0][3]~regout\ & 
-- ((\M1_unit|V_shift_reg[5][3]~regout\ & (!\M1_unit|Add18~5\)) # (!\M1_unit|V_shift_reg[5][3]~regout\ & ((\M1_unit|Add18~5\) # (GND)))))
-- \M1_unit|Add18~7\ = CARRY((\M1_unit|V_shift_reg[0][3]~regout\ & (!\M1_unit|V_shift_reg[5][3]~regout\ & !\M1_unit|Add18~5\)) # (!\M1_unit|V_shift_reg[0][3]~regout\ & ((!\M1_unit|Add18~5\) # (!\M1_unit|V_shift_reg[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][3]~regout\,
	datab => \M1_unit|V_shift_reg[5][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add18~5\,
	combout => \M1_unit|Add18~6_combout\,
	cout => \M1_unit|Add18~7\);

-- Location: LCCOMB_X42_Y19_N28
\M1_unit|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector93~0_combout\ = (\SRAM_unit|SRAM_read_data\(11) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(11),
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector93~0_combout\);

-- Location: LCFF_X40_Y17_N21
\M1_unit|Y_register[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector93~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(11));

-- Location: LCCOMB_X40_Y17_N20
\M1_unit|Selector402~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector402~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (\M1_unit|Add18~6_combout\ & ((!\M1_unit|WideOr17~3_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & ((\M1_unit|Y_register\(11)) # ((\M1_unit|Add18~6_combout\ & 
-- !\M1_unit|WideOr17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|Add18~6_combout\,
	datac => \M1_unit|Y_register\(11),
	datad => \M1_unit|WideOr17~3_combout\,
	combout => \M1_unit|Selector402~0_combout\);

-- Location: LCCOMB_X43_Y17_N22
\M1_unit|Selector85~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector85~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(3),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector85~0_combout\);

-- Location: LCFF_X43_Y17_N23
\M1_unit|U_register[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector85~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(3));

-- Location: LCCOMB_X42_Y16_N0
\M1_unit|Selector234~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector234~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(3)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(11),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(3),
	combout => \M1_unit|Selector234~0_combout\);

-- Location: LCFF_X42_Y16_N1
\M1_unit|U_shift_reg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector234~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[5][3]~regout\);

-- Location: LCCOMB_X42_Y19_N4
\M1_unit|Selector77~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector77~0_combout\ = (\SRAM_unit|SRAM_read_data\(11) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector77~0_combout\);

-- Location: LCFF_X42_Y19_N5
\M1_unit|U_register[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector77~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(11));

-- Location: LCCOMB_X43_Y14_N6
\M1_unit|Selector242~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector242~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[5][3]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(11)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|U_shift_reg[5][3]~regout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(11),
	combout => \M1_unit|Selector242~0_combout\);

-- Location: LCFF_X43_Y14_N7
\M1_unit|U_shift_reg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector242~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[4][3]~regout\);

-- Location: LCCOMB_X43_Y14_N2
\M1_unit|Selector250~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector250~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[4][3]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(3))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_shift_reg[4][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_register\(3),
	datad => \M1_unit|U_shift_reg[4][3]~regout\,
	combout => \M1_unit|Selector250~0_combout\);

-- Location: LCFF_X43_Y18_N17
\M1_unit|U_shift_reg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector250~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[3][3]~regout\);

-- Location: LCCOMB_X43_Y18_N8
\M1_unit|Selector258~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector258~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[3][3]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(11))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(11),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[3][3]~regout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector258~0_combout\);

-- Location: LCFF_X43_Y18_N9
\M1_unit|U_shift_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector258~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[2][3]~regout\);

-- Location: LCCOMB_X41_Y15_N10
\M1_unit|WideOr23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr23~3_combout\ = (\M1_unit|WideOr23~4_combout\ & \M1_unit|WideOr23~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|WideOr23~3_combout\);

-- Location: LCCOMB_X40_Y17_N28
\M1_unit|Selector402~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector402~2_combout\ = (\M1_unit|U_prime_buf\(3) & (\M1_unit|WideOr23~3_combout\ & ((!\M1_unit|M1_state.M1_OUT_7~0_combout\) # (!\M1_unit|U_shift_reg[2][3]~regout\)))) # (!\M1_unit|U_prime_buf\(3) & (((!\M1_unit|M1_state.M1_OUT_7~0_combout\)) # 
-- (!\M1_unit|U_shift_reg[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(3),
	datab => \M1_unit|U_shift_reg[2][3]~regout\,
	datac => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|Selector402~2_combout\);

-- Location: LCCOMB_X40_Y17_N10
\M1_unit|Selector402~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector402~3_combout\ = (\M1_unit|Selector402~2_combout\ & ((\M1_unit|SRAM_address[17]~16_combout\) # (!\M1_unit|U_shift_reg[1][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][3]~regout\,
	datac => \M1_unit|SRAM_address[17]~16_combout\,
	datad => \M1_unit|Selector402~2_combout\,
	combout => \M1_unit|Selector402~3_combout\);

-- Location: LCCOMB_X40_Y17_N4
\M1_unit|Selector402~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector402~4_combout\ = (\M1_unit|Selector402~1_combout\) # ((\M1_unit|Selector402~0_combout\) # (!\M1_unit|Selector402~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector402~1_combout\,
	datac => \M1_unit|Selector402~0_combout\,
	datad => \M1_unit|Selector402~3_combout\,
	combout => \M1_unit|Selector402~4_combout\);

-- Location: LCCOMB_X28_Y16_N24
\SRAM_unit|SRAM_read_data[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[12]~feeder_combout\ = \SRAM_DATA_IO[12]~12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[12]~12\,
	combout => \SRAM_unit|SRAM_read_data[12]~feeder_combout\);

-- Location: LCFF_X28_Y16_N25
\SRAM_unit|SRAM_read_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[12]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(12));

-- Location: LCCOMB_X42_Y19_N22
\M1_unit|Selector92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector92~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector92~0_combout\);

-- Location: LCFF_X41_Y19_N17
\M1_unit|Y_register[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector92~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(12));

-- Location: LCCOMB_X35_Y16_N10
\M1_unit|Selector116~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector116~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector116~0_combout\);

-- Location: LCFF_X35_Y16_N11
\M1_unit|V_register[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector116~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(4));

-- Location: LCCOMB_X35_Y16_N28
\M1_unit|Selector108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector108~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector108~0_combout\);

-- Location: LCFF_X35_Y16_N29
\M1_unit|V_register[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector108~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(12));

-- Location: LCCOMB_X37_Y16_N28
\M1_unit|Selector281~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector281~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(4))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|V_register\(4),
	datad => \M1_unit|V_register\(12),
	combout => \M1_unit|Selector281~0_combout\);

-- Location: LCFF_X37_Y16_N29
\M1_unit|V_shift_reg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector281~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[5][4]~regout\);

-- Location: LCCOMB_X37_Y16_N12
\M1_unit|Add18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add18~8_combout\ = ((\M1_unit|V_shift_reg[0][4]~regout\ $ (\M1_unit|V_shift_reg[5][4]~regout\ $ (!\M1_unit|Add18~7\)))) # (GND)
-- \M1_unit|Add18~9\ = CARRY((\M1_unit|V_shift_reg[0][4]~regout\ & ((\M1_unit|V_shift_reg[5][4]~regout\) # (!\M1_unit|Add18~7\))) # (!\M1_unit|V_shift_reg[0][4]~regout\ & (\M1_unit|V_shift_reg[5][4]~regout\ & !\M1_unit|Add18~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][4]~regout\,
	datab => \M1_unit|V_shift_reg[5][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add18~7\,
	combout => \M1_unit|Add18~8_combout\,
	cout => \M1_unit|Add18~9\);

-- Location: LCCOMB_X40_Y17_N26
\M1_unit|Selector401~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector401~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((\M1_unit|Add18~8_combout\ & !\M1_unit|WideOr17~3_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|Add18~8_combout\ & !\M1_unit|WideOr17~3_combout\)) # 
-- (!\M1_unit|Y_register\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|Y_register\(12),
	datac => \M1_unit|Add18~8_combout\,
	datad => \M1_unit|WideOr17~3_combout\,
	combout => \M1_unit|Selector401~0_combout\);

-- Location: LCCOMB_X42_Y19_N14
\M1_unit|Selector76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector76~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector76~0_combout\);

-- Location: LCFF_X42_Y19_N15
\M1_unit|U_register[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector76~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(12));

-- Location: LCCOMB_X43_Y18_N2
\M1_unit|Selector257~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector257~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[3][4]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(12)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[3][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][4]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_register\(12),
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector257~0_combout\);

-- Location: LCFF_X43_Y18_N3
\M1_unit|U_shift_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector257~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[2][4]~regout\);

-- Location: LCCOMB_X40_Y17_N0
\M1_unit|Selector401~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector401~2_combout\ = (\M1_unit|U_prime_buf\(4) & (\M1_unit|WideOr23~3_combout\ & ((!\M1_unit|M1_state.M1_OUT_7~0_combout\) # (!\M1_unit|U_shift_reg[2][4]~regout\)))) # (!\M1_unit|U_prime_buf\(4) & (((!\M1_unit|M1_state.M1_OUT_7~0_combout\)) # 
-- (!\M1_unit|U_shift_reg[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(4),
	datab => \M1_unit|U_shift_reg[2][4]~regout\,
	datac => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|Selector401~2_combout\);

-- Location: LCCOMB_X43_Y14_N4
\M1_unit|Selector265~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector265~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[2][4]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(12))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_shift_reg[2][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|U_register\(12),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_shift_reg[2][4]~regout\,
	combout => \M1_unit|Selector265~0_combout\);

-- Location: LCFF_X43_Y14_N5
\M1_unit|U_shift_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector265~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[1][4]~regout\);

-- Location: LCCOMB_X40_Y17_N14
\M1_unit|Selector401~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector401~3_combout\ = (\M1_unit|Selector401~2_combout\ & ((\M1_unit|SRAM_address[17]~16_combout\) # (!\M1_unit|U_shift_reg[1][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector401~2_combout\,
	datac => \M1_unit|SRAM_address[17]~16_combout\,
	datad => \M1_unit|U_shift_reg[1][4]~regout\,
	combout => \M1_unit|Selector401~3_combout\);

-- Location: LCCOMB_X42_Y14_N22
\M1_unit|Selector273~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector273~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[1][4]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(12))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_shift_reg[1][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(12),
	datab => \M1_unit|U_shift_reg[1][4]~regout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector273~0_combout\);

-- Location: LCFF_X42_Y14_N23
\M1_unit|U_shift_reg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector273~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[0][4]~regout\);

-- Location: LCCOMB_X41_Y14_N30
\M1_unit|Selector275~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector275~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[1][2]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(10))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(10),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_shift_reg[1][2]~regout\,
	combout => \M1_unit|Selector275~0_combout\);

-- Location: LCFF_X42_Y14_N9
\M1_unit|U_shift_reg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector275~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[0][2]~regout\);

-- Location: LCCOMB_X42_Y16_N10
\M1_unit|Add15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~4_combout\ = ((\M1_unit|U_shift_reg[5][2]~regout\ $ (\M1_unit|U_shift_reg[0][2]~regout\ $ (!\M1_unit|Add15~3\)))) # (GND)
-- \M1_unit|Add15~5\ = CARRY((\M1_unit|U_shift_reg[5][2]~regout\ & ((\M1_unit|U_shift_reg[0][2]~regout\) # (!\M1_unit|Add15~3\))) # (!\M1_unit|U_shift_reg[5][2]~regout\ & (\M1_unit|U_shift_reg[0][2]~regout\ & !\M1_unit|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[5][2]~regout\,
	datab => \M1_unit|U_shift_reg[0][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add15~3\,
	combout => \M1_unit|Add15~4_combout\,
	cout => \M1_unit|Add15~5\);

-- Location: LCCOMB_X42_Y16_N14
\M1_unit|Add15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~8_combout\ = ((\M1_unit|U_shift_reg[5][4]~regout\ $ (\M1_unit|U_shift_reg[0][4]~regout\ $ (!\M1_unit|Add15~7\)))) # (GND)
-- \M1_unit|Add15~9\ = CARRY((\M1_unit|U_shift_reg[5][4]~regout\ & ((\M1_unit|U_shift_reg[0][4]~regout\) # (!\M1_unit|Add15~7\))) # (!\M1_unit|U_shift_reg[5][4]~regout\ & (\M1_unit|U_shift_reg[0][4]~regout\ & !\M1_unit|Add15~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[5][4]~regout\,
	datab => \M1_unit|U_shift_reg[0][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add15~7\,
	combout => \M1_unit|Add15~8_combout\,
	cout => \M1_unit|Add15~9\);

-- Location: LCCOMB_X41_Y17_N30
\M1_unit|Selector401~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector401~1_combout\ = (\M1_unit|Y_register\(4) & (((\M1_unit|Add15~8_combout\ & !\M1_unit|WideOr11~1_combout\)))) # (!\M1_unit|Y_register\(4) & (((\M1_unit|Add15~8_combout\ & !\M1_unit|WideOr11~1_combout\)) # (!\M1_unit|Selector0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_register\(4),
	datab => \M1_unit|Selector0~1_combout\,
	datac => \M1_unit|Add15~8_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|Selector401~1_combout\);

-- Location: LCCOMB_X40_Y17_N8
\M1_unit|Selector401~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector401~4_combout\ = (\M1_unit|Selector401~0_combout\) # ((\M1_unit|Selector401~1_combout\) # (!\M1_unit|Selector401~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector401~0_combout\,
	datac => \M1_unit|Selector401~3_combout\,
	datad => \M1_unit|Selector401~1_combout\,
	combout => \M1_unit|Selector401~4_combout\);

-- Location: LCCOMB_X42_Y17_N20
\M1_unit|Selector400~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector400~4_combout\ = (\M1_unit|Selector0~0_combout\ & (!\M1_unit|WideOr6~0_combout\ & (\M1_unit|Y_register\(5) $ (!\M1_unit|Y_register\(4))))) # (!\M1_unit|Selector0~0_combout\ & (\M1_unit|Y_register\(5) $ ((!\M1_unit|Y_register\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_register\(5),
	datab => \M1_unit|Y_register\(4),
	datac => \M1_unit|Selector0~0_combout\,
	datad => \M1_unit|WideOr6~0_combout\,
	combout => \M1_unit|Selector400~4_combout\);

-- Location: LCCOMB_X40_Y17_N2
\M1_unit|Selector400~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector400~0_combout\ = (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|Y_register\(13) $ (!\M1_unit|Y_register\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_register\(13),
	datac => \M1_unit|WideOr34~0_combout\,
	datad => \M1_unit|Y_register\(12),
	combout => \M1_unit|Selector400~0_combout\);

-- Location: LCCOMB_X29_Y16_N12
\SRAM_unit|SRAM_read_data[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[5]~feeder_combout\ = \SRAM_DATA_IO[5]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[5]~5\,
	combout => \SRAM_unit|SRAM_read_data[5]~feeder_combout\);

-- Location: LCFF_X29_Y16_N13
\SRAM_unit|SRAM_read_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[5]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(5));

-- Location: LCCOMB_X35_Y16_N4
\M1_unit|Selector115~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector115~0_combout\ = (\SRAM_unit|SRAM_read_data\(5) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(5),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector115~0_combout\);

-- Location: LCFF_X35_Y16_N5
\M1_unit|V_register[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector115~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(5));

-- Location: LCCOMB_X37_Y16_N26
\M1_unit|Selector280~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector280~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(5)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(13),
	datac => \M1_unit|V_register\(5),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector280~0_combout\);

-- Location: LCFF_X37_Y16_N27
\M1_unit|V_shift_reg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector280~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[5][5]~regout\);

-- Location: LCCOMB_X35_Y16_N6
\M1_unit|Selector107~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector107~0_combout\ = (\SRAM_unit|SRAM_read_data\(13) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector107~0_combout\);

-- Location: LCFF_X35_Y16_N7
\M1_unit|V_register[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector107~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(13));

-- Location: LCCOMB_X36_Y16_N22
\M1_unit|Selector288~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector288~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[5][5]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(13)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[5][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_shift_reg[5][5]~regout\,
	datad => \M1_unit|V_register\(13),
	combout => \M1_unit|Selector288~0_combout\);

-- Location: LCFF_X36_Y16_N23
\M1_unit|V_shift_reg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector288~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[4][5]~regout\);

-- Location: LCCOMB_X37_Y15_N30
\M1_unit|Selector296~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector296~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[4][5]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(5)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|V_shift_reg[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[4][5]~regout\,
	datad => \M1_unit|V_register\(5),
	combout => \M1_unit|Selector296~0_combout\);

-- Location: LCFF_X37_Y15_N31
\M1_unit|V_shift_reg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector296~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[3][5]~regout\);

-- Location: LCCOMB_X38_Y14_N0
\M1_unit|Selector304~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector304~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[3][5]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_register\(13))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|V_shift_reg[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(13),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_shift_reg[3][5]~regout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector304~0_combout\);

-- Location: LCFF_X38_Y14_N1
\M1_unit|V_shift_reg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector304~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[2][5]~regout\);

-- Location: LCCOMB_X38_Y14_N14
\M1_unit|Selector312~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector312~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[2][5]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(13))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[2][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(13),
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|V_shift_reg[2][5]~regout\,
	combout => \M1_unit|Selector312~0_combout\);

-- Location: LCFF_X38_Y14_N15
\M1_unit|V_shift_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector312~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[1][5]~regout\);

-- Location: LCCOMB_X37_Y17_N26
\M1_unit|Selector320~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector320~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[1][5]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(13)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[1][5]~regout\,
	datac => \M1_unit|V_register\(13),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector320~0_combout\);

-- Location: LCFF_X37_Y16_N19
\M1_unit|V_shift_reg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector320~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[0][5]~regout\);

-- Location: LCCOMB_X37_Y16_N14
\M1_unit|Add18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add18~10_combout\ = (\M1_unit|V_shift_reg[5][5]~regout\ & ((\M1_unit|V_shift_reg[0][5]~regout\ & (\M1_unit|Add18~9\ & VCC)) # (!\M1_unit|V_shift_reg[0][5]~regout\ & (!\M1_unit|Add18~9\)))) # (!\M1_unit|V_shift_reg[5][5]~regout\ & 
-- ((\M1_unit|V_shift_reg[0][5]~regout\ & (!\M1_unit|Add18~9\)) # (!\M1_unit|V_shift_reg[0][5]~regout\ & ((\M1_unit|Add18~9\) # (GND)))))
-- \M1_unit|Add18~11\ = CARRY((\M1_unit|V_shift_reg[5][5]~regout\ & (!\M1_unit|V_shift_reg[0][5]~regout\ & !\M1_unit|Add18~9\)) # (!\M1_unit|V_shift_reg[5][5]~regout\ & ((!\M1_unit|Add18~9\) # (!\M1_unit|V_shift_reg[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][5]~regout\,
	datab => \M1_unit|V_shift_reg[0][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add18~9\,
	combout => \M1_unit|Add18~10_combout\,
	cout => \M1_unit|Add18~11\);

-- Location: LCCOMB_X42_Y19_N16
\M1_unit|Selector75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector75~0_combout\ = (\SRAM_unit|SRAM_read_data\(13) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector75~0_combout\);

-- Location: LCFF_X42_Y19_N17
\M1_unit|U_register[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector75~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(13));

-- Location: LCCOMB_X43_Y18_N0
\M1_unit|Selector256~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector256~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[3][5]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(13)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[3][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][5]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_register\(13),
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector256~0_combout\);

-- Location: LCFF_X43_Y18_N1
\M1_unit|U_shift_reg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector256~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[2][5]~regout\);

-- Location: LCCOMB_X40_Y17_N12
\M1_unit|Selector400~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector400~1_combout\ = (\M1_unit|U_prime_buf\(5) & (\M1_unit|WideOr23~3_combout\ & ((!\M1_unit|M1_state.M1_OUT_7~0_combout\) # (!\M1_unit|U_shift_reg[2][5]~regout\)))) # (!\M1_unit|U_prime_buf\(5) & (((!\M1_unit|M1_state.M1_OUT_7~0_combout\)) # 
-- (!\M1_unit|U_shift_reg[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(5),
	datab => \M1_unit|U_shift_reg[2][5]~regout\,
	datac => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|Selector400~1_combout\);

-- Location: LCCOMB_X40_Y17_N30
\M1_unit|Selector400~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector400~2_combout\ = (\M1_unit|Selector400~1_combout\ & ((\M1_unit|SRAM_address[17]~16_combout\) # (!\M1_unit|U_shift_reg[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][5]~regout\,
	datac => \M1_unit|SRAM_address[17]~16_combout\,
	datad => \M1_unit|Selector400~1_combout\,
	combout => \M1_unit|Selector400~2_combout\);

-- Location: LCCOMB_X40_Y17_N16
\M1_unit|Selector400~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector400~3_combout\ = (\M1_unit|Selector400~0_combout\) # (((!\M1_unit|WideOr17~3_combout\ & \M1_unit|Add18~10_combout\)) # (!\M1_unit|Selector400~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|Selector400~0_combout\,
	datac => \M1_unit|Add18~10_combout\,
	datad => \M1_unit|Selector400~2_combout\,
	combout => \M1_unit|Selector400~3_combout\);

-- Location: LCCOMB_X40_Y17_N18
\M1_unit|Selector400~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector400~5_combout\ = (\M1_unit|Selector400~4_combout\) # ((\M1_unit|Selector400~3_combout\) # ((\M1_unit|Add15~10_combout\ & !\M1_unit|WideOr11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~10_combout\,
	datab => \M1_unit|Selector400~4_combout\,
	datac => \M1_unit|Selector400~3_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|Selector400~5_combout\);

-- Location: LCCOMB_X42_Y17_N30
\M1_unit|Selector399~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector399~4_combout\ = (!\M1_unit|Selector0~1_combout\ & (\M1_unit|Y_register\(6) $ (((!\M1_unit|Y_register\(4) & !\M1_unit|Y_register\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_register\(6),
	datab => \M1_unit|Selector0~1_combout\,
	datac => \M1_unit|Y_register\(4),
	datad => \M1_unit|Y_register\(5),
	combout => \M1_unit|Selector399~4_combout\);

-- Location: LCCOMB_X41_Y17_N0
\M1_unit|Selector399~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector399~0_combout\ = (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|Y_register\(14) $ (((!\M1_unit|Y_register\(12) & !\M1_unit|Y_register\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|Y_register\(12),
	datac => \M1_unit|Y_register\(13),
	datad => \M1_unit|Y_register\(14),
	combout => \M1_unit|Selector399~0_combout\);

-- Location: LCCOMB_X42_Y19_N2
\M1_unit|Selector74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector74~0_combout\ = (\SRAM_unit|SRAM_read_data\(14) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector74~0_combout\);

-- Location: LCFF_X42_Y19_N3
\M1_unit|U_register[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector74~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(14));

-- Location: LCCOMB_X43_Y19_N16
\M1_unit|Selector82~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector82~0_combout\ = (\SRAM_unit|SRAM_read_data\(6) & !\M1_unit|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(6),
	datad => \M1_unit|WideOr9~0_combout\,
	combout => \M1_unit|Selector82~0_combout\);

-- Location: LCFF_X43_Y19_N17
\M1_unit|U_register[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector82~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(6));

-- Location: LCCOMB_X43_Y15_N24
\M1_unit|Selector247~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector247~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[4][6]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(6)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[4][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][6]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_register\(6),
	combout => \M1_unit|Selector247~0_combout\);

-- Location: LCFF_X43_Y18_N15
\M1_unit|U_shift_reg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector247~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[3][6]~regout\);

-- Location: LCCOMB_X41_Y14_N28
\M1_unit|Selector255~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector255~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[3][6]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(14))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[3][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(14),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_shift_reg[3][6]~regout\,
	combout => \M1_unit|Selector255~0_combout\);

-- Location: LCFF_X41_Y14_N29
\M1_unit|U_shift_reg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector255~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[2][6]~regout\);

-- Location: LCCOMB_X42_Y14_N26
\M1_unit|Selector263~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector263~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[2][6]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(14))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_shift_reg[2][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_register\(14),
	datad => \M1_unit|U_shift_reg[2][6]~regout\,
	combout => \M1_unit|Selector263~0_combout\);

-- Location: LCFF_X42_Y14_N27
\M1_unit|U_shift_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector263~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[1][6]~regout\);

-- Location: LCCOMB_X42_Y18_N8
\M1_unit|Add17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~2_combout\ = (\M1_unit|U_shift_reg[0][1]~regout\ & ((\M1_unit|U_shift_reg[3][1]~regout\ & (\M1_unit|Add17~1\ & VCC)) # (!\M1_unit|U_shift_reg[3][1]~regout\ & (!\M1_unit|Add17~1\)))) # (!\M1_unit|U_shift_reg[0][1]~regout\ & 
-- ((\M1_unit|U_shift_reg[3][1]~regout\ & (!\M1_unit|Add17~1\)) # (!\M1_unit|U_shift_reg[3][1]~regout\ & ((\M1_unit|Add17~1\) # (GND)))))
-- \M1_unit|Add17~3\ = CARRY((\M1_unit|U_shift_reg[0][1]~regout\ & (!\M1_unit|U_shift_reg[3][1]~regout\ & !\M1_unit|Add17~1\)) # (!\M1_unit|U_shift_reg[0][1]~regout\ & ((!\M1_unit|Add17~1\) # (!\M1_unit|U_shift_reg[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][1]~regout\,
	datab => \M1_unit|U_shift_reg[3][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add17~1\,
	combout => \M1_unit|Add17~2_combout\,
	cout => \M1_unit|Add17~3\);

-- Location: LCCOMB_X43_Y18_N12
\M1_unit|Add29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~0_combout\ = (\M1_unit|U_shift_reg[2][0]~regout\ & (\M1_unit|U_shift_reg[3][0]~regout\ $ (VCC))) # (!\M1_unit|U_shift_reg[2][0]~regout\ & (\M1_unit|U_shift_reg[3][0]~regout\ & VCC))
-- \M1_unit|Add29~1\ = CARRY((\M1_unit|U_shift_reg[2][0]~regout\ & \M1_unit|U_shift_reg[3][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[2][0]~regout\,
	datab => \M1_unit|U_shift_reg[3][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add29~0_combout\,
	cout => \M1_unit|Add29~1\);

-- Location: LCCOMB_X43_Y18_N14
\M1_unit|Add29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~2_combout\ = (\M1_unit|U_shift_reg[2][1]~regout\ & ((\M1_unit|U_shift_reg[3][1]~regout\ & (\M1_unit|Add29~1\ & VCC)) # (!\M1_unit|U_shift_reg[3][1]~regout\ & (!\M1_unit|Add29~1\)))) # (!\M1_unit|U_shift_reg[2][1]~regout\ & 
-- ((\M1_unit|U_shift_reg[3][1]~regout\ & (!\M1_unit|Add29~1\)) # (!\M1_unit|U_shift_reg[3][1]~regout\ & ((\M1_unit|Add29~1\) # (GND)))))
-- \M1_unit|Add29~3\ = CARRY((\M1_unit|U_shift_reg[2][1]~regout\ & (!\M1_unit|U_shift_reg[3][1]~regout\ & !\M1_unit|Add29~1\)) # (!\M1_unit|U_shift_reg[2][1]~regout\ & ((!\M1_unit|Add29~1\) # (!\M1_unit|U_shift_reg[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[2][1]~regout\,
	datab => \M1_unit|U_shift_reg[3][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add29~1\,
	combout => \M1_unit|Add29~2_combout\,
	cout => \M1_unit|Add29~3\);

-- Location: LCCOMB_X41_Y16_N2
\M1_unit|Selector468~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector468~1_combout\ = (\M1_unit|M1_state.M1_LEAD_8~4_combout\ & ((\M1_unit|Add17~2_combout\) # ((\M1_unit|Add29~2_combout\ & !\M1_unit|WideOr11~0_combout\)))) # (!\M1_unit|M1_state.M1_LEAD_8~4_combout\ & (((\M1_unit|Add29~2_combout\ & 
-- !\M1_unit|WideOr11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datab => \M1_unit|Add17~2_combout\,
	datac => \M1_unit|Add29~2_combout\,
	datad => \M1_unit|WideOr11~0_combout\,
	combout => \M1_unit|Selector468~1_combout\);

-- Location: LCCOMB_X40_Y14_N18
\M1_unit|WideOr17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr17~4_combout\ = (\M1_unit|WideOr17~2_combout\ & (((\M1_unit|M1_state~7_regout\) # (!\M1_unit|M1_state.M1_LEAD_7~1_combout\)) # (!\M1_unit|M1_state~8_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~8_regout\,
	datab => \M1_unit|M1_state~7_regout\,
	datac => \M1_unit|WideOr17~2_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_7~1_combout\,
	combout => \M1_unit|WideOr17~4_combout\);

-- Location: LCCOMB_X36_Y16_N20
\M1_unit|Selector292~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector292~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[5][1]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(9)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[5][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|V_shift_reg[5][1]~regout\,
	datac => \M1_unit|V_register\(9),
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector292~0_combout\);

-- Location: LCFF_X36_Y16_N21
\M1_unit|V_shift_reg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector292~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[4][1]~regout\);

-- Location: LCCOMB_X37_Y15_N28
\M1_unit|Selector300~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector300~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[4][1]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(1))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(1),
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[4][1]~regout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector300~0_combout\);

-- Location: LCFF_X37_Y15_N29
\M1_unit|V_shift_reg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector300~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[3][1]~regout\);

-- Location: LCCOMB_X37_Y15_N0
\M1_unit|Selector308~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector308~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[3][1]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(9))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[3][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(9),
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[3][1]~regout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector308~0_combout\);

-- Location: LCFF_X37_Y15_N1
\M1_unit|V_shift_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector308~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[2][1]~regout\);

-- Location: LCCOMB_X36_Y14_N20
\M1_unit|Selector316~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector316~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[2][1]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_register\(9))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|V_shift_reg[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(9),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_shift_reg[2][1]~regout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector316~0_combout\);

-- Location: LCFF_X37_Y14_N17
\M1_unit|V_shift_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector316~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[1][1]~regout\);

-- Location: LCCOMB_X37_Y15_N6
\M1_unit|Selector324~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector324~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[1][1]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(9))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(9),
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[1][1]~regout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector324~0_combout\);

-- Location: LCFF_X37_Y15_N7
\M1_unit|V_shift_reg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector324~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[0][1]~regout\);

-- Location: LCCOMB_X35_Y16_N12
\M1_unit|Selector120~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector120~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(0),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector120~0_combout\);

-- Location: LCFF_X35_Y16_N13
\M1_unit|V_register[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector120~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(0));

-- Location: LCCOMB_X36_Y16_N24
\M1_unit|Selector293~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector293~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[5][0]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(8)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[5][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][0]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_register\(8),
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector293~0_combout\);

-- Location: LCFF_X36_Y16_N25
\M1_unit|V_shift_reg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector293~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[4][0]~regout\);

-- Location: LCCOMB_X37_Y15_N4
\M1_unit|Selector301~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector301~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[4][0]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_register\(0))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|V_shift_reg[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_register\(0),
	datad => \M1_unit|V_shift_reg[4][0]~regout\,
	combout => \M1_unit|Selector301~0_combout\);

-- Location: LCFF_X37_Y15_N5
\M1_unit|V_shift_reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector301~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[3][0]~regout\);

-- Location: LCCOMB_X38_Y15_N14
\M1_unit|Add20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add20~0_combout\ = (\M1_unit|V_shift_reg[0][0]~regout\ & (\M1_unit|V_shift_reg[3][0]~regout\ $ (VCC))) # (!\M1_unit|V_shift_reg[0][0]~regout\ & (\M1_unit|V_shift_reg[3][0]~regout\ & VCC))
-- \M1_unit|Add20~1\ = CARRY((\M1_unit|V_shift_reg[0][0]~regout\ & \M1_unit|V_shift_reg[3][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][0]~regout\,
	datab => \M1_unit|V_shift_reg[3][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add20~0_combout\,
	cout => \M1_unit|Add20~1\);

-- Location: LCCOMB_X38_Y15_N16
\M1_unit|Add20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add20~2_combout\ = (\M1_unit|V_shift_reg[3][1]~regout\ & ((\M1_unit|V_shift_reg[0][1]~regout\ & (\M1_unit|Add20~1\ & VCC)) # (!\M1_unit|V_shift_reg[0][1]~regout\ & (!\M1_unit|Add20~1\)))) # (!\M1_unit|V_shift_reg[3][1]~regout\ & 
-- ((\M1_unit|V_shift_reg[0][1]~regout\ & (!\M1_unit|Add20~1\)) # (!\M1_unit|V_shift_reg[0][1]~regout\ & ((\M1_unit|Add20~1\) # (GND)))))
-- \M1_unit|Add20~3\ = CARRY((\M1_unit|V_shift_reg[3][1]~regout\ & (!\M1_unit|V_shift_reg[0][1]~regout\ & !\M1_unit|Add20~1\)) # (!\M1_unit|V_shift_reg[3][1]~regout\ & ((!\M1_unit|Add20~1\) # (!\M1_unit|V_shift_reg[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][1]~regout\,
	datab => \M1_unit|V_shift_reg[0][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add20~1\,
	combout => \M1_unit|Add20~2_combout\,
	cout => \M1_unit|Add20~3\);

-- Location: LCCOMB_X41_Y16_N20
\M1_unit|Selector468~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector468~0_combout\ = (\M1_unit|Add31~2_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & \M1_unit|Add20~2_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add31~2_combout\ & (\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- ((\M1_unit|Add20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~2_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datac => \M1_unit|WideOr17~4_combout\,
	datad => \M1_unit|Add20~2_combout\,
	combout => \M1_unit|Selector468~0_combout\);

-- Location: LCCOMB_X41_Y16_N16
\M1_unit|Selector468~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector468~2_combout\ = (\M1_unit|Selector468~1_combout\) # ((\M1_unit|Selector468~0_combout\) # (!\M1_unit|Selector404~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector468~1_combout\,
	datac => \M1_unit|Selector468~0_combout\,
	datad => \M1_unit|Selector404~3_combout\,
	combout => \M1_unit|Selector468~2_combout\);

-- Location: LCCOMB_X43_Y18_N16
\M1_unit|Add29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~4_combout\ = ((\M1_unit|U_shift_reg[2][2]~regout\ $ (\M1_unit|U_shift_reg[3][2]~regout\ $ (!\M1_unit|Add29~3\)))) # (GND)
-- \M1_unit|Add29~5\ = CARRY((\M1_unit|U_shift_reg[2][2]~regout\ & ((\M1_unit|U_shift_reg[3][2]~regout\) # (!\M1_unit|Add29~3\))) # (!\M1_unit|U_shift_reg[2][2]~regout\ & (\M1_unit|U_shift_reg[3][2]~regout\ & !\M1_unit|Add29~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[2][2]~regout\,
	datab => \M1_unit|U_shift_reg[3][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add29~3\,
	combout => \M1_unit|Add29~4_combout\,
	cout => \M1_unit|Add29~5\);

-- Location: LCCOMB_X42_Y18_N30
\M1_unit|Selector467~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector467~1_combout\ = (\M1_unit|Add17~4_combout\ & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((!\M1_unit|WideOr11~0_combout\ & \M1_unit|Add29~4_combout\)))) # (!\M1_unit|Add17~4_combout\ & (!\M1_unit|WideOr11~0_combout\ & 
-- (\M1_unit|Add29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~4_combout\,
	datab => \M1_unit|WideOr11~0_combout\,
	datac => \M1_unit|Add29~4_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector467~1_combout\);

-- Location: LCCOMB_X37_Y14_N0
\M1_unit|Selector315~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector315~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[2][2]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(10)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][2]~regout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_register\(10),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector315~0_combout\);

-- Location: LCFF_X37_Y14_N1
\M1_unit|V_shift_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector315~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[1][2]~regout\);

-- Location: LCCOMB_X37_Y16_N24
\M1_unit|Selector323~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector323~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[1][2]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(10)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[1][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|V_shift_reg[1][2]~regout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|V_register\(10),
	combout => \M1_unit|Selector323~0_combout\);

-- Location: LCFF_X37_Y16_N25
\M1_unit|V_shift_reg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector323~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[0][2]~regout\);

-- Location: LCCOMB_X38_Y15_N18
\M1_unit|Add20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add20~4_combout\ = ((\M1_unit|V_shift_reg[3][2]~regout\ $ (\M1_unit|V_shift_reg[0][2]~regout\ $ (!\M1_unit|Add20~3\)))) # (GND)
-- \M1_unit|Add20~5\ = CARRY((\M1_unit|V_shift_reg[3][2]~regout\ & ((\M1_unit|V_shift_reg[0][2]~regout\) # (!\M1_unit|Add20~3\))) # (!\M1_unit|V_shift_reg[3][2]~regout\ & (\M1_unit|V_shift_reg[0][2]~regout\ & !\M1_unit|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][2]~regout\,
	datab => \M1_unit|V_shift_reg[0][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add20~3\,
	combout => \M1_unit|Add20~4_combout\,
	cout => \M1_unit|Add20~5\);

-- Location: LCCOMB_X38_Y15_N12
\M1_unit|Selector467~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector467~0_combout\ = (\M1_unit|Add31~4_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & \M1_unit|Add20~4_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add31~4_combout\ & (\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- ((\M1_unit|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~4_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datac => \M1_unit|WideOr17~4_combout\,
	datad => \M1_unit|Add20~4_combout\,
	combout => \M1_unit|Selector467~0_combout\);

-- Location: LCCOMB_X42_Y18_N24
\M1_unit|Selector467~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector467~2_combout\ = (\M1_unit|Selector467~1_combout\) # ((\M1_unit|Selector467~0_combout\) # (!\M1_unit|Selector403~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector467~1_combout\,
	datac => \M1_unit|Selector403~3_combout\,
	datad => \M1_unit|Selector467~0_combout\,
	combout => \M1_unit|Selector467~2_combout\);

-- Location: LCCOMB_X43_Y18_N18
\M1_unit|Add29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~6_combout\ = (\M1_unit|U_shift_reg[3][3]~regout\ & ((\M1_unit|U_shift_reg[2][3]~regout\ & (\M1_unit|Add29~5\ & VCC)) # (!\M1_unit|U_shift_reg[2][3]~regout\ & (!\M1_unit|Add29~5\)))) # (!\M1_unit|U_shift_reg[3][3]~regout\ & 
-- ((\M1_unit|U_shift_reg[2][3]~regout\ & (!\M1_unit|Add29~5\)) # (!\M1_unit|U_shift_reg[2][3]~regout\ & ((\M1_unit|Add29~5\) # (GND)))))
-- \M1_unit|Add29~7\ = CARRY((\M1_unit|U_shift_reg[3][3]~regout\ & (!\M1_unit|U_shift_reg[2][3]~regout\ & !\M1_unit|Add29~5\)) # (!\M1_unit|U_shift_reg[3][3]~regout\ & ((!\M1_unit|Add29~5\) # (!\M1_unit|U_shift_reg[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][3]~regout\,
	datab => \M1_unit|U_shift_reg[2][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add29~5\,
	combout => \M1_unit|Add29~6_combout\,
	cout => \M1_unit|Add29~7\);

-- Location: LCCOMB_X42_Y18_N12
\M1_unit|Add17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~6_combout\ = (\M1_unit|U_shift_reg[0][3]~regout\ & ((\M1_unit|U_shift_reg[3][3]~regout\ & (\M1_unit|Add17~5\ & VCC)) # (!\M1_unit|U_shift_reg[3][3]~regout\ & (!\M1_unit|Add17~5\)))) # (!\M1_unit|U_shift_reg[0][3]~regout\ & 
-- ((\M1_unit|U_shift_reg[3][3]~regout\ & (!\M1_unit|Add17~5\)) # (!\M1_unit|U_shift_reg[3][3]~regout\ & ((\M1_unit|Add17~5\) # (GND)))))
-- \M1_unit|Add17~7\ = CARRY((\M1_unit|U_shift_reg[0][3]~regout\ & (!\M1_unit|U_shift_reg[3][3]~regout\ & !\M1_unit|Add17~5\)) # (!\M1_unit|U_shift_reg[0][3]~regout\ & ((!\M1_unit|Add17~5\) # (!\M1_unit|U_shift_reg[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][3]~regout\,
	datab => \M1_unit|U_shift_reg[3][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add17~5\,
	combout => \M1_unit|Add17~6_combout\,
	cout => \M1_unit|Add17~7\);

-- Location: LCCOMB_X43_Y18_N4
\M1_unit|Selector466~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector466~1_combout\ = (\M1_unit|M1_state.M1_LEAD_8~4_combout\ & ((\M1_unit|Add17~6_combout\) # ((\M1_unit|Add29~6_combout\ & !\M1_unit|WideOr11~0_combout\)))) # (!\M1_unit|M1_state.M1_LEAD_8~4_combout\ & (\M1_unit|Add29~6_combout\ & 
-- ((!\M1_unit|WideOr11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datab => \M1_unit|Add29~6_combout\,
	datac => \M1_unit|Add17~6_combout\,
	datad => \M1_unit|WideOr11~0_combout\,
	combout => \M1_unit|Selector466~1_combout\);

-- Location: LCCOMB_X36_Y15_N14
\M1_unit|Selector117~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector117~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(3),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector117~0_combout\);

-- Location: LCFF_X36_Y15_N15
\M1_unit|V_register[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector117~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(3));

-- Location: LCCOMB_X36_Y15_N28
\M1_unit|Selector298~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector298~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[4][3]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(3)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][3]~regout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_register\(3),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector298~0_combout\);

-- Location: LCFF_X37_Y15_N17
\M1_unit|V_shift_reg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector298~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[3][3]~regout\);

-- Location: LCCOMB_X38_Y15_N20
\M1_unit|Add20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add20~6_combout\ = (\M1_unit|V_shift_reg[0][3]~regout\ & ((\M1_unit|V_shift_reg[3][3]~regout\ & (\M1_unit|Add20~5\ & VCC)) # (!\M1_unit|V_shift_reg[3][3]~regout\ & (!\M1_unit|Add20~5\)))) # (!\M1_unit|V_shift_reg[0][3]~regout\ & 
-- ((\M1_unit|V_shift_reg[3][3]~regout\ & (!\M1_unit|Add20~5\)) # (!\M1_unit|V_shift_reg[3][3]~regout\ & ((\M1_unit|Add20~5\) # (GND)))))
-- \M1_unit|Add20~7\ = CARRY((\M1_unit|V_shift_reg[0][3]~regout\ & (!\M1_unit|V_shift_reg[3][3]~regout\ & !\M1_unit|Add20~5\)) # (!\M1_unit|V_shift_reg[0][3]~regout\ & ((!\M1_unit|Add20~5\) # (!\M1_unit|V_shift_reg[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][3]~regout\,
	datab => \M1_unit|V_shift_reg[3][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add20~5\,
	combout => \M1_unit|Add20~6_combout\,
	cout => \M1_unit|Add20~7\);

-- Location: LCCOMB_X43_Y17_N26
\M1_unit|Selector466~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector466~0_combout\ = (\M1_unit|Add31~6_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & \M1_unit|Add20~6_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add31~6_combout\ & (\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- (\M1_unit|Add20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~6_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datac => \M1_unit|Add20~6_combout\,
	datad => \M1_unit|WideOr17~4_combout\,
	combout => \M1_unit|Selector466~0_combout\);

-- Location: LCCOMB_X43_Y17_N8
\M1_unit|Selector466~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector466~2_combout\ = ((\M1_unit|Selector466~1_combout\) # (\M1_unit|Selector466~0_combout\)) # (!\M1_unit|Selector402~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector402~3_combout\,
	datac => \M1_unit|Selector466~1_combout\,
	datad => \M1_unit|Selector466~0_combout\,
	combout => \M1_unit|Selector466~2_combout\);

-- Location: LCCOMB_X37_Y14_N12
\M1_unit|Selector321~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector321~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[1][4]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(12)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[1][4]~regout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_register\(12),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector321~0_combout\);

-- Location: LCFF_X37_Y15_N21
\M1_unit|V_shift_reg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector321~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[0][4]~regout\);

-- Location: LCCOMB_X38_Y15_N22
\M1_unit|Add20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add20~8_combout\ = ((\M1_unit|V_shift_reg[3][4]~regout\ $ (\M1_unit|V_shift_reg[0][4]~regout\ $ (!\M1_unit|Add20~7\)))) # (GND)
-- \M1_unit|Add20~9\ = CARRY((\M1_unit|V_shift_reg[3][4]~regout\ & ((\M1_unit|V_shift_reg[0][4]~regout\) # (!\M1_unit|Add20~7\))) # (!\M1_unit|V_shift_reg[3][4]~regout\ & (\M1_unit|V_shift_reg[0][4]~regout\ & !\M1_unit|Add20~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][4]~regout\,
	datab => \M1_unit|V_shift_reg[0][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add20~7\,
	combout => \M1_unit|Add20~8_combout\,
	cout => \M1_unit|Add20~9\);

-- Location: LCCOMB_X38_Y15_N4
\M1_unit|Selector465~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector465~0_combout\ = (\M1_unit|Add31~8_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & \M1_unit|Add20~8_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add31~8_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- \M1_unit|Add20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~8_combout\,
	datab => \M1_unit|WideOr17~4_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datad => \M1_unit|Add20~8_combout\,
	combout => \M1_unit|Selector465~0_combout\);

-- Location: LCCOMB_X42_Y18_N14
\M1_unit|Add17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~8_combout\ = ((\M1_unit|U_shift_reg[3][4]~regout\ $ (\M1_unit|U_shift_reg[0][4]~regout\ $ (!\M1_unit|Add17~7\)))) # (GND)
-- \M1_unit|Add17~9\ = CARRY((\M1_unit|U_shift_reg[3][4]~regout\ & ((\M1_unit|U_shift_reg[0][4]~regout\) # (!\M1_unit|Add17~7\))) # (!\M1_unit|U_shift_reg[3][4]~regout\ & (\M1_unit|U_shift_reg[0][4]~regout\ & !\M1_unit|Add17~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][4]~regout\,
	datab => \M1_unit|U_shift_reg[0][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add17~7\,
	combout => \M1_unit|Add17~8_combout\,
	cout => \M1_unit|Add17~9\);

-- Location: LCCOMB_X43_Y18_N20
\M1_unit|Add29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~8_combout\ = ((\M1_unit|U_shift_reg[3][4]~regout\ $ (\M1_unit|U_shift_reg[2][4]~regout\ $ (!\M1_unit|Add29~7\)))) # (GND)
-- \M1_unit|Add29~9\ = CARRY((\M1_unit|U_shift_reg[3][4]~regout\ & ((\M1_unit|U_shift_reg[2][4]~regout\) # (!\M1_unit|Add29~7\))) # (!\M1_unit|U_shift_reg[3][4]~regout\ & (\M1_unit|U_shift_reg[2][4]~regout\ & !\M1_unit|Add29~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[3][4]~regout\,
	datab => \M1_unit|U_shift_reg[2][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add29~7\,
	combout => \M1_unit|Add29~8_combout\,
	cout => \M1_unit|Add29~9\);

-- Location: LCCOMB_X42_Y18_N28
\M1_unit|Selector465~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector465~1_combout\ = (\M1_unit|M1_state.M1_LEAD_8~4_combout\ & ((\M1_unit|Add17~8_combout\) # ((!\M1_unit|WideOr11~0_combout\ & \M1_unit|Add29~8_combout\)))) # (!\M1_unit|M1_state.M1_LEAD_8~4_combout\ & (!\M1_unit|WideOr11~0_combout\ & 
-- ((\M1_unit|Add29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datab => \M1_unit|WideOr11~0_combout\,
	datac => \M1_unit|Add17~8_combout\,
	datad => \M1_unit|Add29~8_combout\,
	combout => \M1_unit|Selector465~1_combout\);

-- Location: LCCOMB_X38_Y15_N10
\M1_unit|Selector465~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector465~2_combout\ = (\M1_unit|Selector465~0_combout\) # ((\M1_unit|Selector465~1_combout\) # (!\M1_unit|Selector401~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector465~0_combout\,
	datac => \M1_unit|Selector401~3_combout\,
	datad => \M1_unit|Selector465~1_combout\,
	combout => \M1_unit|Selector465~2_combout\);

-- Location: LCCOMB_X36_Y15_N6
\M1_unit|Selector297~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector297~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[4][4]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(4)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][4]~regout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_register\(4),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector297~0_combout\);

-- Location: LCFF_X38_Y15_N3
\M1_unit|V_shift_reg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector297~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[3][4]~regout\);

-- Location: LCCOMB_X36_Y15_N0
\M1_unit|Selector305~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector305~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[3][4]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(12)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|V_shift_reg[3][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[3][4]~regout\,
	datad => \M1_unit|V_register\(12),
	combout => \M1_unit|Selector305~0_combout\);

-- Location: LCFF_X37_Y15_N11
\M1_unit|V_shift_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector305~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[2][4]~regout\);

-- Location: LCCOMB_X37_Y15_N8
\M1_unit|Selector306~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector306~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[3][3]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(11))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[3][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(11),
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[3][3]~regout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector306~0_combout\);

-- Location: LCFF_X37_Y15_N9
\M1_unit|V_shift_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector306~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[2][3]~regout\);

-- Location: LCCOMB_X36_Y15_N18
\M1_unit|Selector299~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector299~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[4][2]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(2)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][2]~regout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_register\(2),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector299~0_combout\);

-- Location: LCFF_X37_Y15_N15
\M1_unit|V_shift_reg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector299~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[3][2]~regout\);

-- Location: LCCOMB_X37_Y15_N20
\M1_unit|Add31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add31~10_combout\ = (\M1_unit|V_shift_reg[2][5]~regout\ & ((\M1_unit|V_shift_reg[3][5]~regout\ & (\M1_unit|Add31~9\ & VCC)) # (!\M1_unit|V_shift_reg[3][5]~regout\ & (!\M1_unit|Add31~9\)))) # (!\M1_unit|V_shift_reg[2][5]~regout\ & 
-- ((\M1_unit|V_shift_reg[3][5]~regout\ & (!\M1_unit|Add31~9\)) # (!\M1_unit|V_shift_reg[3][5]~regout\ & ((\M1_unit|Add31~9\) # (GND)))))
-- \M1_unit|Add31~11\ = CARRY((\M1_unit|V_shift_reg[2][5]~regout\ & (!\M1_unit|V_shift_reg[3][5]~regout\ & !\M1_unit|Add31~9\)) # (!\M1_unit|V_shift_reg[2][5]~regout\ & ((!\M1_unit|Add31~9\) # (!\M1_unit|V_shift_reg[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][5]~regout\,
	datab => \M1_unit|V_shift_reg[3][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add31~9\,
	combout => \M1_unit|Add31~10_combout\,
	cout => \M1_unit|Add31~11\);

-- Location: LCCOMB_X38_Y15_N0
\M1_unit|Selector464~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector464~0_combout\ = (\M1_unit|Add20~10_combout\ & ((\M1_unit|M1_state.M1_LEAD_9~0_combout\) # ((!\M1_unit|WideOr17~4_combout\ & \M1_unit|Add31~10_combout\)))) # (!\M1_unit|Add20~10_combout\ & (!\M1_unit|WideOr17~4_combout\ & 
-- (\M1_unit|Add31~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add20~10_combout\,
	datab => \M1_unit|WideOr17~4_combout\,
	datac => \M1_unit|Add31~10_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	combout => \M1_unit|Selector464~0_combout\);

-- Location: LCCOMB_X38_Y15_N2
\M1_unit|Selector464~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector464~2_combout\ = (\M1_unit|Selector464~1_combout\) # ((\M1_unit|Selector464~0_combout\) # (!\M1_unit|Selector400~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector464~1_combout\,
	datab => \M1_unit|Selector400~2_combout\,
	datad => \M1_unit|Selector464~0_combout\,
	combout => \M1_unit|Selector464~2_combout\);

-- Location: LCCOMB_X44_Y14_N8
\M1_unit|Selector264~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector264~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[2][5]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(13))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|U_register\(13),
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_shift_reg[2][5]~regout\,
	combout => \M1_unit|Selector264~0_combout\);

-- Location: LCFF_X43_Y14_N25
\M1_unit|U_shift_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector264~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[1][5]~regout\);

-- Location: LCCOMB_X42_Y14_N28
\M1_unit|Selector272~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector272~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[1][5]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(13))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(13),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[1][5]~regout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector272~0_combout\);

-- Location: LCFF_X42_Y14_N29
\M1_unit|U_shift_reg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector272~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[0][5]~regout\);

-- Location: LCCOMB_X42_Y18_N18
\M1_unit|Add17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~12_combout\ = ((\M1_unit|U_shift_reg[0][6]~regout\ $ (\M1_unit|U_shift_reg[3][6]~regout\ $ (!\M1_unit|Add17~11\)))) # (GND)
-- \M1_unit|Add17~13\ = CARRY((\M1_unit|U_shift_reg[0][6]~regout\ & ((\M1_unit|U_shift_reg[3][6]~regout\) # (!\M1_unit|Add17~11\))) # (!\M1_unit|U_shift_reg[0][6]~regout\ & (\M1_unit|U_shift_reg[3][6]~regout\ & !\M1_unit|Add17~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][6]~regout\,
	datab => \M1_unit|U_shift_reg[3][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add17~11\,
	combout => \M1_unit|Add17~12_combout\,
	cout => \M1_unit|Add17~13\);

-- Location: LCCOMB_X43_Y18_N24
\M1_unit|Add29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add29~12_combout\ = ((\M1_unit|U_shift_reg[2][6]~regout\ $ (\M1_unit|U_shift_reg[3][6]~regout\ $ (!\M1_unit|Add29~11\)))) # (GND)
-- \M1_unit|Add29~13\ = CARRY((\M1_unit|U_shift_reg[2][6]~regout\ & ((\M1_unit|U_shift_reg[3][6]~regout\) # (!\M1_unit|Add29~11\))) # (!\M1_unit|U_shift_reg[2][6]~regout\ & (\M1_unit|U_shift_reg[3][6]~regout\ & !\M1_unit|Add29~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[2][6]~regout\,
	datab => \M1_unit|U_shift_reg[3][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add29~11\,
	combout => \M1_unit|Add29~12_combout\,
	cout => \M1_unit|Add29~13\);

-- Location: LCCOMB_X42_Y18_N0
\M1_unit|Selector463~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector463~1_combout\ = (\M1_unit|M1_state.M1_LEAD_8~4_combout\ & ((\M1_unit|Add17~12_combout\) # ((!\M1_unit|WideOr11~0_combout\ & \M1_unit|Add29~12_combout\)))) # (!\M1_unit|M1_state.M1_LEAD_8~4_combout\ & (!\M1_unit|WideOr11~0_combout\ & 
-- ((\M1_unit|Add29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datab => \M1_unit|WideOr11~0_combout\,
	datac => \M1_unit|Add17~12_combout\,
	datad => \M1_unit|Add29~12_combout\,
	combout => \M1_unit|Selector463~1_combout\);

-- Location: LCCOMB_X29_Y16_N6
\SRAM_unit|SRAM_read_data[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[6]~feeder_combout\ = \SRAM_DATA_IO[6]~6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[6]~6\,
	combout => \SRAM_unit|SRAM_read_data[6]~feeder_combout\);

-- Location: LCFF_X29_Y16_N7
\SRAM_unit|SRAM_read_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[6]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(6));

-- Location: LCCOMB_X36_Y15_N8
\M1_unit|Selector114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector114~0_combout\ = (\SRAM_unit|SRAM_read_data\(6) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(6),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector114~0_combout\);

-- Location: LCFF_X36_Y15_N9
\M1_unit|V_register[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector114~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(6));

-- Location: LCCOMB_X36_Y15_N12
\M1_unit|Selector295~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector295~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[4][6]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(6)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][6]~regout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_register\(6),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector295~0_combout\);

-- Location: LCFF_X37_Y15_N13
\M1_unit|V_shift_reg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector295~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[3][6]~regout\);

-- Location: LCCOMB_X38_Y15_N26
\M1_unit|Add20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add20~12_combout\ = ((\M1_unit|V_shift_reg[0][6]~regout\ $ (\M1_unit|V_shift_reg[3][6]~regout\ $ (!\M1_unit|Add20~11\)))) # (GND)
-- \M1_unit|Add20~13\ = CARRY((\M1_unit|V_shift_reg[0][6]~regout\ & ((\M1_unit|V_shift_reg[3][6]~regout\) # (!\M1_unit|Add20~11\))) # (!\M1_unit|V_shift_reg[0][6]~regout\ & (\M1_unit|V_shift_reg[3][6]~regout\ & !\M1_unit|Add20~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][6]~regout\,
	datab => \M1_unit|V_shift_reg[3][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add20~11\,
	combout => \M1_unit|Add20~12_combout\,
	cout => \M1_unit|Add20~13\);

-- Location: LCCOMB_X38_Y15_N6
\M1_unit|Selector463~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector463~0_combout\ = (\M1_unit|Add31~12_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & \M1_unit|Add20~12_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add31~12_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- \M1_unit|Add20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~12_combout\,
	datab => \M1_unit|WideOr17~4_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datad => \M1_unit|Add20~12_combout\,
	combout => \M1_unit|Selector463~0_combout\);

-- Location: LCCOMB_X42_Y17_N16
\M1_unit|Selector463~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector463~2_combout\ = (\M1_unit|Selector463~1_combout\) # ((\M1_unit|Selector463~0_combout\) # (!\M1_unit|Selector399~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector463~1_combout\,
	datac => \M1_unit|Selector463~0_combout\,
	datad => \M1_unit|Selector399~2_combout\,
	combout => \M1_unit|Selector463~2_combout\);

-- Location: LCCOMB_X42_Y18_N26
\M1_unit|Selector462~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector462~1_combout\ = (\M1_unit|Add17~14_combout\ & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((!\M1_unit|WideOr11~0_combout\ & \M1_unit|Add29~14_combout\)))) # (!\M1_unit|Add17~14_combout\ & (!\M1_unit|WideOr11~0_combout\ & 
-- (\M1_unit|Add29~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~14_combout\,
	datab => \M1_unit|WideOr11~0_combout\,
	datac => \M1_unit|Add29~14_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector462~1_combout\);

-- Location: LCCOMB_X35_Y16_N30
\M1_unit|Selector105~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector105~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector105~0_combout\);

-- Location: LCFF_X35_Y16_N31
\M1_unit|V_register[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector105~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(15));

-- Location: LCCOMB_X36_Y15_N20
\M1_unit|Selector302~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector302~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[3][7]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(15)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[3][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[3][7]~regout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_register\(15),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector302~0_combout\);

-- Location: LCFF_X37_Y15_N19
\M1_unit|V_shift_reg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector302~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[2][7]~regout\);

-- Location: LCCOMB_X36_Y15_N24
\M1_unit|Selector303~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector303~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[3][6]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(14))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[3][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(14),
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[3][6]~regout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector303~0_combout\);

-- Location: LCFF_X36_Y15_N25
\M1_unit|V_shift_reg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector303~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[2][6]~regout\);

-- Location: LCCOMB_X41_Y18_N28
\M1_unit|Selector462~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector462~0_combout\ = (\M1_unit|Add20~14_combout\ & ((\M1_unit|M1_state.M1_LEAD_9~0_combout\) # ((!\M1_unit|WideOr17~4_combout\ & \M1_unit|Add31~14_combout\)))) # (!\M1_unit|Add20~14_combout\ & (((!\M1_unit|WideOr17~4_combout\ & 
-- \M1_unit|Add31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add20~14_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datac => \M1_unit|WideOr17~4_combout\,
	datad => \M1_unit|Add31~14_combout\,
	combout => \M1_unit|Selector462~0_combout\);

-- Location: LCCOMB_X41_Y18_N22
\M1_unit|Selector462~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector462~2_combout\ = ((\M1_unit|Selector462~1_combout\) # (\M1_unit|Selector462~0_combout\)) # (!\M1_unit|Selector398~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector398~4_combout\,
	datac => \M1_unit|Selector462~1_combout\,
	datad => \M1_unit|Selector462~0_combout\,
	combout => \M1_unit|Selector462~2_combout\);

-- Location: LCCOMB_X40_Y16_N6
\M1_unit|Selector398~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector398~3_combout\ = (!\M1_unit|U_shift_reg[2][7]~regout\ & (\M1_unit|M1_state~7_regout\ & (\M1_unit|M1_state~6_regout\ & \M1_unit|M1_state.M1_COMMON_11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[2][7]~regout\,
	datab => \M1_unit|M1_state~7_regout\,
	datac => \M1_unit|M1_state~6_regout\,
	datad => \M1_unit|M1_state.M1_COMMON_11~0_combout\,
	combout => \M1_unit|Selector398~3_combout\);

-- Location: LCCOMB_X36_Y15_N26
\M1_unit|Selector318~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector318~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[1][7]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(15)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[1][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[1][7]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_register\(15),
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector318~0_combout\);

-- Location: LCFF_X37_Y16_N11
\M1_unit|V_shift_reg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector318~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[0][7]~regout\);

-- Location: LCCOMB_X38_Y15_N30
\M1_unit|Add20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add20~16_combout\ = !\M1_unit|Add20~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add20~15\,
	combout => \M1_unit|Add20~16_combout\);

-- Location: LCCOMB_X38_Y15_N8
\M1_unit|Selector461~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector461~0_combout\ = (\M1_unit|Add31~16_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & \M1_unit|Add20~16_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add31~16_combout\ & (\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- ((\M1_unit|Add20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~16_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datac => \M1_unit|WideOr17~4_combout\,
	datad => \M1_unit|Add20~16_combout\,
	combout => \M1_unit|Selector461~0_combout\);

-- Location: LCCOMB_X41_Y18_N20
\M1_unit|Selector461~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector461~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector461~0_combout\) # ((!\M1_unit|SRAM_address[17]~16_combout\ & !\M1_unit|U_shift_reg[1][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~16_combout\,
	datab => \M1_unit|Selector398~3_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|Selector461~0_combout\,
	combout => \M1_unit|Selector461~1_combout\);

-- Location: LCCOMB_X43_Y16_N16
\M1_unit|Selector270~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector270~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[1][7]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(15)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|U_register\(15),
	combout => \M1_unit|Selector270~0_combout\);

-- Location: LCFF_X42_Y16_N13
\M1_unit|U_shift_reg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector270~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[0][7]~regout\);

-- Location: LCCOMB_X42_Y18_N22
\M1_unit|Add17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add17~16_combout\ = !\M1_unit|Add17~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add17~15\,
	combout => \M1_unit|Add17~16_combout\);

-- Location: LCCOMB_X41_Y18_N6
\M1_unit|Selector461~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector461~2_combout\ = (\M1_unit|Add29~16_combout\ & (((\M1_unit|Add17~16_combout\ & \M1_unit|M1_state.M1_LEAD_8~4_combout\)) # (!\M1_unit|WideOr11~0_combout\))) # (!\M1_unit|Add29~16_combout\ & (\M1_unit|Add17~16_combout\ & 
-- ((\M1_unit|M1_state.M1_LEAD_8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add29~16_combout\,
	datab => \M1_unit|Add17~16_combout\,
	datac => \M1_unit|WideOr11~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector461~2_combout\);

-- Location: LCCOMB_X41_Y18_N16
\M1_unit|Selector461~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector461~3_combout\ = (\M1_unit|Selector461~1_combout\) # ((\M1_unit|Selector461~2_combout\) # ((\M1_unit|Add27~2_combout\ & !\M1_unit|WideOr23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~2_combout\,
	datab => \M1_unit|WideOr23~3_combout\,
	datac => \M1_unit|Selector461~1_combout\,
	datad => \M1_unit|Selector461~2_combout\,
	combout => \M1_unit|Selector461~3_combout\);

-- Location: LCCOMB_X40_Y21_N18
\M1_unit|Selector385~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector385~2_combout\ = ((\M1_unit|Add27~26_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~26_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector385~2_combout\);

-- Location: LCCOMB_X33_Y17_N10
\M1_unit|Selector134~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector134~2_combout\ = (!\M1_unit|M1_state.M1_IDLE~2_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|WideOr17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|WideOr17~3_combout\,
	combout => \M1_unit|Selector134~2_combout\);

-- Location: LCCOMB_X29_Y16_N0
\SRAM_unit|SRAM_read_data[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[7]~feeder_combout\ = \SRAM_DATA_IO[7]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[7]~7\,
	combout => \SRAM_unit|SRAM_read_data[7]~feeder_combout\);

-- Location: LCFF_X29_Y16_N1
\SRAM_unit|SRAM_read_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[7]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(7));

-- Location: LCCOMB_X36_Y15_N4
\M1_unit|Selector113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector113~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(7),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector113~0_combout\);

-- Location: LCFF_X36_Y15_N5
\M1_unit|V_register[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector113~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(7));

-- Location: LCCOMB_X36_Y16_N0
\M1_unit|Selector278~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector278~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(7)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(15),
	datab => \M1_unit|V_register\(7),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector278~0_combout\);

-- Location: LCFF_X37_Y16_N9
\M1_unit|V_shift_reg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector278~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[5][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[5][7]~regout\);

-- Location: LCCOMB_X35_Y16_N16
\M1_unit|Selector106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector106~0_combout\ = (\SRAM_unit|SRAM_read_data\(14) & !\M1_unit|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|WideOr13~0_combout\,
	combout => \M1_unit|Selector106~0_combout\);

-- Location: LCFF_X35_Y16_N17
\M1_unit|V_register[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector106~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_register[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_register\(14));

-- Location: LCCOMB_X36_Y14_N0
\M1_unit|Selector311~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector311~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[2][6]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(14)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[2][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][6]~regout\,
	datab => \M1_unit|V_register\(14),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector311~0_combout\);

-- Location: LCFF_X37_Y14_N25
\M1_unit|V_shift_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector311~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[1][6]~regout\);

-- Location: LCCOMB_X36_Y14_N2
\M1_unit|Selector319~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector319~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[1][6]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(14))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_register\(14),
	datad => \M1_unit|V_shift_reg[1][6]~regout\,
	combout => \M1_unit|Selector319~0_combout\);

-- Location: LCFF_X37_Y16_N17
\M1_unit|V_shift_reg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector319~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[0][6]~regout\);

-- Location: LCCOMB_X37_Y16_N16
\M1_unit|Add18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add18~12_combout\ = ((\M1_unit|V_shift_reg[5][6]~regout\ $ (\M1_unit|V_shift_reg[0][6]~regout\ $ (!\M1_unit|Add18~11\)))) # (GND)
-- \M1_unit|Add18~13\ = CARRY((\M1_unit|V_shift_reg[5][6]~regout\ & ((\M1_unit|V_shift_reg[0][6]~regout\) # (!\M1_unit|Add18~11\))) # (!\M1_unit|V_shift_reg[5][6]~regout\ & (\M1_unit|V_shift_reg[0][6]~regout\ & !\M1_unit|Add18~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][6]~regout\,
	datab => \M1_unit|V_shift_reg[0][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add18~11\,
	combout => \M1_unit|Add18~12_combout\,
	cout => \M1_unit|Add18~13\);

-- Location: LCCOMB_X37_Y16_N18
\M1_unit|Add18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add18~14_combout\ = (\M1_unit|V_shift_reg[0][7]~regout\ & ((\M1_unit|V_shift_reg[5][7]~regout\ & (\M1_unit|Add18~13\ & VCC)) # (!\M1_unit|V_shift_reg[5][7]~regout\ & (!\M1_unit|Add18~13\)))) # (!\M1_unit|V_shift_reg[0][7]~regout\ & 
-- ((\M1_unit|V_shift_reg[5][7]~regout\ & (!\M1_unit|Add18~13\)) # (!\M1_unit|V_shift_reg[5][7]~regout\ & ((\M1_unit|Add18~13\) # (GND)))))
-- \M1_unit|Add18~15\ = CARRY((\M1_unit|V_shift_reg[0][7]~regout\ & (!\M1_unit|V_shift_reg[5][7]~regout\ & !\M1_unit|Add18~13\)) # (!\M1_unit|V_shift_reg[0][7]~regout\ & ((!\M1_unit|Add18~13\) # (!\M1_unit|V_shift_reg[5][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][7]~regout\,
	datab => \M1_unit|V_shift_reg[5][7]~regout\,
	datad => VCC,
	cin => \M1_unit|Add18~13\,
	combout => \M1_unit|Add18~14_combout\,
	cout => \M1_unit|Add18~15\);

-- Location: LCCOMB_X41_Y19_N16
\M1_unit|Add21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add21~0_combout\ = \M1_unit|Y_register\(15) $ (((\M1_unit|Y_register\(14)) # ((\M1_unit|Y_register\(13)) # (\M1_unit|Y_register\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_register\(14),
	datab => \M1_unit|Y_register\(13),
	datac => \M1_unit|Y_register\(12),
	datad => \M1_unit|Y_register\(15),
	combout => \M1_unit|Add21~0_combout\);

-- Location: LCCOMB_X41_Y18_N4
\M1_unit|Selector398~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector398~0_combout\ = (\M1_unit|WideOr17~3_combout\ & (((!\M1_unit|Add21~0_combout\ & !\M1_unit|WideOr34~0_combout\)))) # (!\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add18~14_combout\) # ((!\M1_unit|Add21~0_combout\ & 
-- !\M1_unit|WideOr34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|Add18~14_combout\,
	datac => \M1_unit|Add21~0_combout\,
	datad => \M1_unit|WideOr34~0_combout\,
	combout => \M1_unit|Selector398~0_combout\);

-- Location: LCCOMB_X43_Y17_N6
\M1_unit|Add25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add25~0_combout\ = \M1_unit|Y_register\(7) $ (((\M1_unit|Y_register\(6)) # ((\M1_unit|Y_register\(5)) # (\M1_unit|Y_register\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_register\(7),
	datab => \M1_unit|Y_register\(6),
	datac => \M1_unit|Y_register\(5),
	datad => \M1_unit|Y_register\(4),
	combout => \M1_unit|Add25~0_combout\);

-- Location: LCCOMB_X41_Y18_N26
\M1_unit|Selector398~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector398~1_combout\ = (\M1_unit|Add15~14_combout\ & (((!\M1_unit|Selector0~1_combout\ & !\M1_unit|Add25~0_combout\)) # (!\M1_unit|WideOr11~1_combout\))) # (!\M1_unit|Add15~14_combout\ & (!\M1_unit|Selector0~1_combout\ & 
-- (!\M1_unit|Add25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~14_combout\,
	datab => \M1_unit|Selector0~1_combout\,
	datac => \M1_unit|Add25~0_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|Selector398~1_combout\);

-- Location: LCCOMB_X41_Y18_N0
\M1_unit|Selector398~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector398~5_combout\ = ((\M1_unit|Selector398~0_combout\) # (\M1_unit|Selector398~1_combout\)) # (!\M1_unit|Selector398~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector398~4_combout\,
	datac => \M1_unit|Selector398~0_combout\,
	datad => \M1_unit|Selector398~1_combout\,
	combout => \M1_unit|Selector398~5_combout\);

-- Location: LCCOMB_X37_Y16_N20
\M1_unit|Add18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add18~16_combout\ = !\M1_unit|Add18~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add18~15\,
	combout => \M1_unit|Add18~16_combout\);

-- Location: LCCOMB_X43_Y15_N18
\M1_unit|Selector81~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector81~0_combout\ = (!\M1_unit|WideOr9~0_combout\ & \SRAM_unit|SRAM_read_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|WideOr9~0_combout\,
	datad => \SRAM_unit|SRAM_read_data\(7),
	combout => \M1_unit|Selector81~0_combout\);

-- Location: LCFF_X43_Y15_N19
\M1_unit|U_register[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector81~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_register[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_register\(7));

-- Location: LCCOMB_X42_Y16_N2
\M1_unit|Selector230~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector230~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(7)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_register\(15),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(7),
	combout => \M1_unit|Selector230~0_combout\);

-- Location: LCFF_X42_Y16_N3
\M1_unit|U_shift_reg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector230~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[5][7]~regout\);

-- Location: LCCOMB_X42_Y16_N4
\M1_unit|Selector231~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector231~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(6))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(6),
	datab => \M1_unit|U_register\(14),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector231~0_combout\);

-- Location: LCFF_X42_Y16_N5
\M1_unit|U_shift_reg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector231~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[5][6]~regout\);

-- Location: LCCOMB_X42_Y16_N26
\M1_unit|Selector232~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector232~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(5))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(5),
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(13),
	combout => \M1_unit|Selector232~0_combout\);

-- Location: LCFF_X42_Y16_N27
\M1_unit|U_shift_reg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector232~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[5][5]~regout\);

-- Location: LCCOMB_X42_Y16_N22
\M1_unit|Add15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add15~16_combout\ = !\M1_unit|Add15~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add15~15\,
	combout => \M1_unit|Add15~16_combout\);

-- Location: LCCOMB_X41_Y18_N18
\M1_unit|Selector397~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector397~0_combout\ = (\M1_unit|Add27~2_combout\ & (((\M1_unit|Add15~16_combout\ & !\M1_unit|WideOr11~1_combout\)) # (!\M1_unit|WideOr23~3_combout\))) # (!\M1_unit|Add27~2_combout\ & (\M1_unit|Add15~16_combout\ & 
-- ((!\M1_unit|WideOr11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~2_combout\,
	datab => \M1_unit|Add15~16_combout\,
	datac => \M1_unit|WideOr23~3_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|Selector397~0_combout\);

-- Location: LCCOMB_X40_Y21_N20
\M1_unit|Selector397~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector397~5_combout\ = ((\M1_unit|Selector397~0_combout\) # ((!\M1_unit|WideOr17~3_combout\ & \M1_unit|Add18~16_combout\))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|Add18~16_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|Selector397~0_combout\,
	combout => \M1_unit|Selector397~5_combout\);

-- Location: LCCOMB_X40_Y21_N30
\M1_unit|Selector396~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector396~2_combout\ = ((\M1_unit|Add27~4_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~4_combout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector396~2_combout\);

-- Location: LCCOMB_X40_Y21_N16
\M1_unit|Selector395~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector395~2_combout\ = ((\M1_unit|Add27~6_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~6_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector395~2_combout\);

-- Location: LCCOMB_X40_Y21_N14
\M1_unit|Selector394~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector394~2_combout\ = ((\M1_unit|Add27~8_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~8_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector394~2_combout\);

-- Location: LCCOMB_X40_Y21_N12
\M1_unit|Selector393~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector393~2_combout\ = ((\M1_unit|Add27~10_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~10_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector393~2_combout\);

-- Location: LCCOMB_X40_Y21_N26
\M1_unit|Selector392~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector392~2_combout\ = ((\M1_unit|Add27~12_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~12_combout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector392~2_combout\);

-- Location: LCCOMB_X40_Y21_N24
\M1_unit|Selector391~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector391~2_combout\ = ((\M1_unit|Add27~14_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~14_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector391~2_combout\);

-- Location: LCCOMB_X40_Y21_N2
\M1_unit|Selector390~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector390~2_combout\ = ((\M1_unit|Add27~16_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~16_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector390~2_combout\);

-- Location: LCCOMB_X40_Y21_N4
\M1_unit|Selector389~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector389~2_combout\ = ((\M1_unit|Add27~18_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~18_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector389~2_combout\);

-- Location: LCCOMB_X40_Y21_N10
\M1_unit|Selector388~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector388~2_combout\ = ((\M1_unit|Add27~20_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~20_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector388~2_combout\);

-- Location: LCCOMB_X43_Y17_N18
\M1_unit|Selector104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector104~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datab => \SRAM_unit|SRAM_read_data\(0),
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	combout => \M1_unit|Selector104~0_combout\);

-- Location: LCFF_X43_Y17_N19
\M1_unit|Y_register[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector104~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(0));

-- Location: LCCOMB_X42_Y17_N28
\M1_unit|Selector405~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector405~1_combout\ = (\M1_unit|Add15~0_combout\ & (((\M1_unit|Y_register\(0) & !\M1_unit|Selector0~1_combout\)) # (!\M1_unit|WideOr11~1_combout\))) # (!\M1_unit|Add15~0_combout\ & (\M1_unit|Y_register\(0) & (!\M1_unit|Selector0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~0_combout\,
	datab => \M1_unit|Y_register\(0),
	datac => \M1_unit|Selector0~1_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|Selector405~1_combout\);

-- Location: LCCOMB_X43_Y17_N12
\M1_unit|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector96~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & (((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (\M1_unit|M1_state.M1_LEAD_8~4_combout\)) # (!\M1_unit|Selector121~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector121~0_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \SRAM_unit|SRAM_read_data\(8),
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector96~0_combout\);

-- Location: LCFF_X43_Y17_N13
\M1_unit|Y_register[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector96~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(8));

-- Location: LCCOMB_X42_Y17_N6
\M1_unit|Selector405~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector405~0_combout\ = (\M1_unit|Add18~0_combout\ & (((\M1_unit|Y_register\(8) & !\M1_unit|WideOr34~0_combout\)) # (!\M1_unit|WideOr17~3_combout\))) # (!\M1_unit|Add18~0_combout\ & (\M1_unit|Y_register\(8) & ((!\M1_unit|WideOr34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add18~0_combout\,
	datab => \M1_unit|Y_register\(8),
	datac => \M1_unit|WideOr17~3_combout\,
	datad => \M1_unit|WideOr34~0_combout\,
	combout => \M1_unit|Selector405~0_combout\);

-- Location: LCCOMB_X42_Y17_N26
\M1_unit|Selector405~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector405~4_combout\ = (\M1_unit|Selector405~1_combout\) # ((\M1_unit|Selector405~0_combout\) # (!\M1_unit|Selector405~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector405~1_combout\,
	datac => \M1_unit|Selector405~3_combout\,
	datad => \M1_unit|Selector405~0_combout\,
	combout => \M1_unit|Selector405~4_combout\);

-- Location: DSPMULT_X39_Y21_N0
\M1_unit|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y20_N4
\M1_unit|Mult0|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~0_combout\ = (\M1_unit|Mult0|auto_generated|mac_out4~dataout\ & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\M1_unit|Mult0|auto_generated|mac_out4~dataout\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \M1_unit|Mult0|auto_generated|op_1~1\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~dataout\ & \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out4~dataout\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \M1_unit|Mult0|auto_generated|op_1~0_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X40_Y20_N6
\M1_unit|Mult0|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~2_combout\ = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\M1_unit|Mult0|auto_generated|op_1~1\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ 
-- & (!\M1_unit|Mult0|auto_generated|op_1~1\)))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Mult0|auto_generated|op_1~1\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\M1_unit|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \M1_unit|Mult0|auto_generated|op_1~3\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\M1_unit|Mult0|auto_generated|op_1~1\)) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\M1_unit|Mult0|auto_generated|op_1~1\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~1\,
	combout => \M1_unit|Mult0|auto_generated|op_1~2_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X40_Y20_N8
\M1_unit|Mult0|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~4_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\M1_unit|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \M1_unit|Mult0|auto_generated|op_1~5\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\M1_unit|Mult0|auto_generated|op_1~3\))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\M1_unit|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~3\,
	combout => \M1_unit|Mult0|auto_generated|op_1~4_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X36_Y21_N8
\M1_unit|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~0_combout\ = \M1_unit|Mult0|auto_generated|w247w\(7) $ (VCC)
-- \M1_unit|Add3~1\ = CARRY(\M1_unit|Mult0|auto_generated|w247w\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|w247w\(7),
	datad => VCC,
	combout => \M1_unit|Add3~0_combout\,
	cout => \M1_unit|Add3~1\);

-- Location: LCCOMB_X36_Y21_N10
\M1_unit|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~2_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(8) & (!\M1_unit|Add3~1\)) # (!\M1_unit|Mult0|auto_generated|w247w\(8) & ((\M1_unit|Add3~1\) # (GND)))
-- \M1_unit|Add3~3\ = CARRY((!\M1_unit|Add3~1\) # (!\M1_unit|Mult0|auto_generated|w247w\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(8),
	datad => VCC,
	cin => \M1_unit|Add3~1\,
	combout => \M1_unit|Add3~2_combout\,
	cout => \M1_unit|Add3~3\);

-- Location: LCCOMB_X36_Y21_N12
\M1_unit|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~4_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(9) & (\M1_unit|Add3~3\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(9) & (!\M1_unit|Add3~3\ & VCC))
-- \M1_unit|Add3~5\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(9) & !\M1_unit|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|w247w\(9),
	datad => VCC,
	cin => \M1_unit|Add3~3\,
	combout => \M1_unit|Add3~4_combout\,
	cout => \M1_unit|Add3~5\);

-- Location: LCCOMB_X36_Y21_N14
\M1_unit|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~6_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(10) & (!\M1_unit|Add3~5\)) # (!\M1_unit|Mult0|auto_generated|w247w\(10) & ((\M1_unit|Add3~5\) # (GND)))
-- \M1_unit|Add3~7\ = CARRY((!\M1_unit|Add3~5\) # (!\M1_unit|Mult0|auto_generated|w247w\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|w247w\(10),
	datad => VCC,
	cin => \M1_unit|Add3~5\,
	combout => \M1_unit|Add3~6_combout\,
	cout => \M1_unit|Add3~7\);

-- Location: LCCOMB_X36_Y21_N18
\M1_unit|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~10_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(12) & (!\M1_unit|Add3~9\)) # (!\M1_unit|Mult0|auto_generated|w247w\(12) & ((\M1_unit|Add3~9\) # (GND)))
-- \M1_unit|Add3~11\ = CARRY((!\M1_unit|Add3~9\) # (!\M1_unit|Mult0|auto_generated|w247w\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(12),
	datad => VCC,
	cin => \M1_unit|Add3~9\,
	combout => \M1_unit|Add3~10_combout\,
	cout => \M1_unit|Add3~11\);

-- Location: LCCOMB_X36_Y21_N20
\M1_unit|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~12_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(13) & (\M1_unit|Add3~11\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(13) & (!\M1_unit|Add3~11\ & VCC))
-- \M1_unit|Add3~13\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(13) & !\M1_unit|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|w247w\(13),
	datad => VCC,
	cin => \M1_unit|Add3~11\,
	combout => \M1_unit|Add3~12_combout\,
	cout => \M1_unit|Add3~13\);

-- Location: LCCOMB_X36_Y21_N22
\M1_unit|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~14_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(14) & (!\M1_unit|Add3~13\)) # (!\M1_unit|Mult0|auto_generated|w247w\(14) & ((\M1_unit|Add3~13\) # (GND)))
-- \M1_unit|Add3~15\ = CARRY((!\M1_unit|Add3~13\) # (!\M1_unit|Mult0|auto_generated|w247w\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|w247w\(14),
	datad => VCC,
	cin => \M1_unit|Add3~13\,
	combout => \M1_unit|Add3~14_combout\,
	cout => \M1_unit|Add3~15\);

-- Location: LCCOMB_X36_Y21_N24
\M1_unit|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~16_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(15) & (\M1_unit|Add3~15\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(15) & (!\M1_unit|Add3~15\ & VCC))
-- \M1_unit|Add3~17\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(15) & !\M1_unit|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(15),
	datad => VCC,
	cin => \M1_unit|Add3~15\,
	combout => \M1_unit|Add3~16_combout\,
	cout => \M1_unit|Add3~17\);

-- Location: LCCOMB_X36_Y21_N28
\M1_unit|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~20_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(17) & (\M1_unit|Add3~19\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(17) & (!\M1_unit|Add3~19\ & VCC))
-- \M1_unit|Add3~21\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(17) & !\M1_unit|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(17),
	datad => VCC,
	cin => \M1_unit|Add3~19\,
	combout => \M1_unit|Add3~20_combout\,
	cout => \M1_unit|Add3~21\);

-- Location: LCCOMB_X36_Y21_N30
\M1_unit|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~22_combout\ = (\M1_unit|Mult0|auto_generated|op_1~0_combout\ & (!\M1_unit|Add3~21\)) # (!\M1_unit|Mult0|auto_generated|op_1~0_combout\ & ((\M1_unit|Add3~21\) # (GND)))
-- \M1_unit|Add3~23\ = CARRY((!\M1_unit|Add3~21\) # (!\M1_unit|Mult0|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~21\,
	combout => \M1_unit|Add3~22_combout\,
	cout => \M1_unit|Add3~23\);

-- Location: LCCOMB_X36_Y20_N0
\M1_unit|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~24_combout\ = (\M1_unit|Mult0|auto_generated|op_1~2_combout\ & (\M1_unit|Add3~23\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout\ & (!\M1_unit|Add3~23\ & VCC))
-- \M1_unit|Add3~25\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~2_combout\ & !\M1_unit|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~23\,
	combout => \M1_unit|Add3~24_combout\,
	cout => \M1_unit|Add3~25\);

-- Location: LCCOMB_X36_Y20_N4
\M1_unit|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~28_combout\ = (\M1_unit|Mult0|auto_generated|op_1~6_combout\ & (\M1_unit|Add3~27\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout\ & (!\M1_unit|Add3~27\ & VCC))
-- \M1_unit|Add3~29\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~6_combout\ & !\M1_unit|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~27\,
	combout => \M1_unit|Add3~28_combout\,
	cout => \M1_unit|Add3~29\);

-- Location: LCCOMB_X40_Y19_N0
\M1_unit|Selector460~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector460~1_combout\ = (!\M1_unit|WideOr36~0_combout\ & (\M1_unit|WideNor0~2_combout\ & (!\M1_unit|M1_state.M1_OUT_7~0_combout\ & !\M1_unit|WideOr34~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~0_combout\,
	datab => \M1_unit|WideNor0~2_combout\,
	datac => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datad => \M1_unit|WideOr34~1_combout\,
	combout => \M1_unit|Selector460~1_combout\);

-- Location: LCCOMB_X37_Y21_N12
\M1_unit|Add27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~4_combout\ = (\M1_unit|U_prime_buf\(9) & ((GND) # (!\M1_unit|Add27~3\))) # (!\M1_unit|U_prime_buf\(9) & (\M1_unit|Add27~3\ $ (GND)))
-- \M1_unit|Add27~5\ = CARRY((\M1_unit|U_prime_buf\(9)) # (!\M1_unit|Add27~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(9),
	datad => VCC,
	cin => \M1_unit|Add27~3\,
	combout => \M1_unit|Add27~4_combout\,
	cout => \M1_unit|Add27~5\);

-- Location: LCCOMB_X37_Y21_N14
\M1_unit|Add27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~6_combout\ = (\M1_unit|U_prime_buf\(10) & (\M1_unit|Add27~5\ & VCC)) # (!\M1_unit|U_prime_buf\(10) & (!\M1_unit|Add27~5\))
-- \M1_unit|Add27~7\ = CARRY((!\M1_unit|U_prime_buf\(10) & !\M1_unit|Add27~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(10),
	datad => VCC,
	cin => \M1_unit|Add27~5\,
	combout => \M1_unit|Add27~6_combout\,
	cout => \M1_unit|Add27~7\);

-- Location: LCCOMB_X41_Y19_N18
\M1_unit|Selector459~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector459~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~4_combout\ & ((\M1_unit|Add27~6_combout\))))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|U_shift_reg[1][7]~regout\,
	datac => \M1_unit|Add27~6_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector459~0_combout\);

-- Location: LCCOMB_X40_Y19_N24
\M1_unit|Selector459~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector459~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector459~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector460~1_combout\,
	datac => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector459~0_combout\,
	combout => \M1_unit|Selector459~1_combout\);

-- Location: LCCOMB_X33_Y18_N22
\M1_unit|Selector153~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector153~3_combout\ = ((\M1_unit|Y_address[10]~18_combout\) # ((\M1_unit|WideOr17~3_combout\ & !\M1_unit|M1_state.M1_IDLE~2_combout\))) # (!\M1_unit|WideOr34~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Y_address[10]~18_combout\,
	combout => \M1_unit|Selector153~3_combout\);

-- Location: LCCOMB_X37_Y21_N16
\M1_unit|Add27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~8_combout\ = (\M1_unit|U_prime_buf\(11) & ((GND) # (!\M1_unit|Add27~7\))) # (!\M1_unit|U_prime_buf\(11) & (\M1_unit|Add27~7\ $ (GND)))
-- \M1_unit|Add27~9\ = CARRY((\M1_unit|U_prime_buf\(11)) # (!\M1_unit|Add27~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(11),
	datad => VCC,
	cin => \M1_unit|Add27~7\,
	combout => \M1_unit|Add27~8_combout\,
	cout => \M1_unit|Add27~9\);

-- Location: LCCOMB_X37_Y21_N18
\M1_unit|Add27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~10_combout\ = (\M1_unit|U_prime_buf\(12) & (\M1_unit|Add27~9\ & VCC)) # (!\M1_unit|U_prime_buf\(12) & (!\M1_unit|Add27~9\))
-- \M1_unit|Add27~11\ = CARRY((!\M1_unit|U_prime_buf\(12) & !\M1_unit|Add27~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(12),
	datad => VCC,
	cin => \M1_unit|Add27~9\,
	combout => \M1_unit|Add27~10_combout\,
	cout => \M1_unit|Add27~11\);

-- Location: LCCOMB_X41_Y19_N6
\M1_unit|Selector457~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector457~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~4_combout\ & (\M1_unit|Add27~10_combout\)))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (\M1_unit|Add27~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|Add27~10_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector457~0_combout\);

-- Location: LCCOMB_X40_Y19_N12
\M1_unit|Selector457~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector457~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector457~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector460~1_combout\,
	datac => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector457~0_combout\,
	combout => \M1_unit|Selector457~1_combout\);

-- Location: LCCOMB_X41_Y14_N26
\M1_unit|WideOr30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr30~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|M1_state~6_regout\) # (!\M1_unit|M1_state.M1_LEAD_0~0_combout\)) # (!\M1_unit|M1_state.M1_COMMON_5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_5~0_combout\,
	datab => \M1_unit|M1_state~6_regout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_0~0_combout\,
	combout => \M1_unit|WideOr30~0_combout\);

-- Location: LCCOMB_X41_Y14_N22
\M1_unit|WideOr43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr43~combout\ = ((\M1_unit|M1_state.M1_OUT_7~0_combout\) # ((\M1_unit|M1_state.M1_COMMON_2~0_combout\ & \M1_unit|M1_state.M1_OUT_1~0_combout\))) # (!\M1_unit|WideOr30~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_2~0_combout\,
	datab => \M1_unit|WideOr30~0_combout\,
	datac => \M1_unit|M1_state.M1_OUT_1~0_combout\,
	datad => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	combout => \M1_unit|WideOr43~combout\);

-- Location: LCCOMB_X40_Y16_N26
\M1_unit|Selector435~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector435~0_combout\ = (\M1_unit|V_prime_buf\(2) & (((!\M1_unit|Selector0~1_combout\) # (!\M1_unit|WideOr23~4_combout\)) # (!\M1_unit|WideOr23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(2),
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Selector0~1_combout\,
	combout => \M1_unit|Selector435~0_combout\);

-- Location: LCCOMB_X42_Y14_N0
\M1_unit|Selector245~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector245~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[5][0]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(8)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[5][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[5][0]~regout\,
	datad => \M1_unit|U_register\(8),
	combout => \M1_unit|Selector245~0_combout\);

-- Location: LCFF_X42_Y14_N1
\M1_unit|U_shift_reg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector245~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[4][0]~regout\);

-- Location: LCCOMB_X42_Y14_N2
\M1_unit|Add16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add16~0_combout\ = (\M1_unit|U_shift_reg[0][0]~regout\ & (\M1_unit|U_shift_reg[4][0]~regout\ $ (VCC))) # (!\M1_unit|U_shift_reg[0][0]~regout\ & (\M1_unit|U_shift_reg[4][0]~regout\ & VCC))
-- \M1_unit|Add16~1\ = CARRY((\M1_unit|U_shift_reg[0][0]~regout\ & \M1_unit|U_shift_reg[4][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][0]~regout\,
	datab => \M1_unit|U_shift_reg[4][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add16~0_combout\,
	cout => \M1_unit|Add16~1\);

-- Location: LCCOMB_X42_Y14_N6
\M1_unit|Add16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add16~4_combout\ = ((\M1_unit|U_shift_reg[0][2]~regout\ $ (\M1_unit|U_shift_reg[4][2]~regout\ $ (!\M1_unit|Add16~3\)))) # (GND)
-- \M1_unit|Add16~5\ = CARRY((\M1_unit|U_shift_reg[0][2]~regout\ & ((\M1_unit|U_shift_reg[4][2]~regout\) # (!\M1_unit|Add16~3\))) # (!\M1_unit|U_shift_reg[0][2]~regout\ & (\M1_unit|U_shift_reg[4][2]~regout\ & !\M1_unit|Add16~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[0][2]~regout\,
	datab => \M1_unit|U_shift_reg[4][2]~regout\,
	datad => VCC,
	cin => \M1_unit|Add16~3\,
	combout => \M1_unit|Add16~4_combout\,
	cout => \M1_unit|Add16~5\);

-- Location: LCCOMB_X40_Y18_N8
\M1_unit|Selector435~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector435~2_combout\ = (\M1_unit|Add30~4_combout\ & (((\M1_unit|M1_state.M1_LEAD_8~4_combout\ & \M1_unit|Add16~4_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add30~4_combout\ & (\M1_unit|M1_state.M1_LEAD_8~4_combout\ & 
-- ((\M1_unit|Add16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add30~4_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datac => \M1_unit|WideOr17~4_combout\,
	datad => \M1_unit|Add16~4_combout\,
	combout => \M1_unit|Selector435~2_combout\);

-- Location: LCCOMB_X40_Y18_N22
\M1_unit|Selector435~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector435~1_combout\ = (\M1_unit|Add19~4_combout\ & ((\M1_unit|M1_state.M1_LEAD_9~0_combout\) # ((!\M1_unit|SRAM_address[17]~16_combout\ & \M1_unit|V_shift_reg[1][2]~regout\)))) # (!\M1_unit|Add19~4_combout\ & 
-- (!\M1_unit|SRAM_address[17]~16_combout\ & (\M1_unit|V_shift_reg[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add19~4_combout\,
	datab => \M1_unit|SRAM_address[17]~16_combout\,
	datac => \M1_unit|V_shift_reg[1][2]~regout\,
	datad => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	combout => \M1_unit|Selector435~1_combout\);

-- Location: LCCOMB_X40_Y18_N2
\M1_unit|Selector435~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector435~3_combout\ = (\M1_unit|Selector435~2_combout\) # ((\M1_unit|Selector435~1_combout\) # ((\M1_unit|Add28~6_combout\ & !\M1_unit|WideOr11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add28~6_combout\,
	datab => \M1_unit|WideOr11~0_combout\,
	datac => \M1_unit|Selector435~2_combout\,
	datad => \M1_unit|Selector435~1_combout\,
	combout => \M1_unit|Selector435~3_combout\);

-- Location: LCCOMB_X40_Y18_N0
\M1_unit|Selector435~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector435~4_combout\ = (\M1_unit|Selector435~0_combout\) # ((\M1_unit|Selector435~3_combout\) # ((\M1_unit|V_shift_reg[2][2]~regout\ & \M1_unit|WideOr43~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][2]~regout\,
	datab => \M1_unit|WideOr43~combout\,
	datac => \M1_unit|Selector435~0_combout\,
	datad => \M1_unit|Selector435~3_combout\,
	combout => \M1_unit|Selector435~4_combout\);

-- Location: LCCOMB_X33_Y20_N2
\M1_unit|Selector157~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector157~0_combout\ = (\M1_unit|WideOr34~0_combout\ & ((\M1_unit|Add5~54_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(31),
	datac => \M1_unit|WideOr34~0_combout\,
	datad => \M1_unit|Add5~54_combout\,
	combout => \M1_unit|Selector157~0_combout\);

-- Location: LCCOMB_X33_Y18_N14
\M1_unit|V_prime_buf[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_prime_buf[13]~0_combout\ = (!\M1_unit|Y_address[10]~18_combout\ & (((\M1_unit|M1_state.M1_IDLE~2_combout\) # (!\M1_unit|WideOr17~3_combout\)) # (!\M1_unit|WideOr34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Y_address[10]~18_combout\,
	combout => \M1_unit|V_prime_buf[13]~0_combout\);

-- Location: LCFF_X33_Y20_N3
\M1_unit|V_prime_buf[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector157~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(27));

-- Location: LCCOMB_X37_Y21_N30
\M1_unit|Add27~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~22_combout\ = (\M1_unit|U_prime_buf\(18) & (\M1_unit|Add27~21\ & VCC)) # (!\M1_unit|U_prime_buf\(18) & (!\M1_unit|Add27~21\))
-- \M1_unit|Add27~23\ = CARRY((!\M1_unit|U_prime_buf\(18) & !\M1_unit|Add27~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(18),
	datad => VCC,
	cin => \M1_unit|Add27~21\,
	combout => \M1_unit|Add27~22_combout\,
	cout => \M1_unit|Add27~23\);

-- Location: LCCOMB_X41_Y19_N14
\M1_unit|Selector451~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector451~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~4_combout\ & (\M1_unit|Add27~22_combout\)))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (\M1_unit|Add27~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|Add27~22_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector451~0_combout\);

-- Location: LCCOMB_X40_Y19_N16
\M1_unit|Selector451~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector451~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector451~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector451~0_combout\,
	datac => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector451~1_combout\);

-- Location: LCCOMB_X40_Y16_N28
\M1_unit|Selector450~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector450~0_combout\ = (\M1_unit|WideOr23~4_combout\ & ((\M1_unit|WideOr23~2_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~2_combout\ & ((\M1_unit|Add27~24_combout\))))) # (!\M1_unit|WideOr23~4_combout\ & 
-- (((\M1_unit|Add27~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][7]~regout\,
	datab => \M1_unit|Add27~24_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector450~0_combout\);

-- Location: LCCOMB_X40_Y16_N10
\M1_unit|Selector450~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector450~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector450~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector398~3_combout\,
	datab => \M1_unit|Selector450~0_combout\,
	datac => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector450~1_combout\);

-- Location: LCCOMB_X40_Y16_N8
\M1_unit|Selector448~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector448~0_combout\ = (\M1_unit|WideOr23~4_combout\ & ((\M1_unit|WideOr23~2_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~2_combout\ & ((\M1_unit|Add27~28_combout\))))) # (!\M1_unit|WideOr23~4_combout\ & 
-- (((\M1_unit|Add27~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][7]~regout\,
	datab => \M1_unit|Add27~28_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector448~0_combout\);

-- Location: LCCOMB_X40_Y16_N2
\M1_unit|Selector448~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector448~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector448~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector398~3_combout\,
	datab => \M1_unit|Selector448~0_combout\,
	datac => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector448~1_combout\);

-- Location: LCCOMB_X38_Y19_N10
\M1_unit|Selector383~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector383~2_combout\ = ((\M1_unit|Add27~30_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~30_combout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Selector397~4_combout\,
	combout => \M1_unit|Selector383~2_combout\);

-- Location: LCCOMB_X37_Y20_N0
\M1_unit|Add27~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~24_combout\ = (\M1_unit|U_prime_buf\(19) & ((GND) # (!\M1_unit|Add27~23\))) # (!\M1_unit|U_prime_buf\(19) & (\M1_unit|Add27~23\ $ (GND)))
-- \M1_unit|Add27~25\ = CARRY((\M1_unit|U_prime_buf\(19)) # (!\M1_unit|Add27~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(19),
	datad => VCC,
	cin => \M1_unit|Add27~23\,
	combout => \M1_unit|Add27~24_combout\,
	cout => \M1_unit|Add27~25\);

-- Location: LCCOMB_X37_Y20_N2
\M1_unit|Add27~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~26_combout\ = (\M1_unit|U_prime_buf\(20) & (\M1_unit|Add27~25\ & VCC)) # (!\M1_unit|U_prime_buf\(20) & (!\M1_unit|Add27~25\))
-- \M1_unit|Add27~27\ = CARRY((!\M1_unit|U_prime_buf\(20) & !\M1_unit|Add27~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(20),
	datad => VCC,
	cin => \M1_unit|Add27~25\,
	combout => \M1_unit|Add27~26_combout\,
	cout => \M1_unit|Add27~27\);

-- Location: LCCOMB_X37_Y20_N4
\M1_unit|Add27~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~28_combout\ = (\M1_unit|U_prime_buf\(21) & ((GND) # (!\M1_unit|Add27~27\))) # (!\M1_unit|U_prime_buf\(21) & (\M1_unit|Add27~27\ $ (GND)))
-- \M1_unit|Add27~29\ = CARRY((\M1_unit|U_prime_buf\(21)) # (!\M1_unit|Add27~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(21),
	datad => VCC,
	cin => \M1_unit|Add27~27\,
	combout => \M1_unit|Add27~28_combout\,
	cout => \M1_unit|Add27~29\);

-- Location: LCCOMB_X37_Y20_N6
\M1_unit|Add27~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~30_combout\ = (\M1_unit|U_prime_buf\(22) & (\M1_unit|Add27~29\ & VCC)) # (!\M1_unit|U_prime_buf\(22) & (!\M1_unit|Add27~29\))
-- \M1_unit|Add27~31\ = CARRY((!\M1_unit|U_prime_buf\(22) & !\M1_unit|Add27~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(22),
	datad => VCC,
	cin => \M1_unit|Add27~29\,
	combout => \M1_unit|Add27~30_combout\,
	cout => \M1_unit|Add27~31\);

-- Location: LCCOMB_X37_Y20_N8
\M1_unit|Add27~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~32_combout\ = (\M1_unit|U_prime_buf\(23) & ((GND) # (!\M1_unit|Add27~31\))) # (!\M1_unit|U_prime_buf\(23) & (\M1_unit|Add27~31\ $ (GND)))
-- \M1_unit|Add27~33\ = CARRY((\M1_unit|U_prime_buf\(23)) # (!\M1_unit|Add27~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(23),
	datad => VCC,
	cin => \M1_unit|Add27~31\,
	combout => \M1_unit|Add27~32_combout\,
	cout => \M1_unit|Add27~33\);

-- Location: LCCOMB_X38_Y19_N0
\M1_unit|Selector382~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector382~2_combout\ = ((\M1_unit|Add27~32_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector397~4_combout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Add27~32_combout\,
	combout => \M1_unit|Selector382~2_combout\);

-- Location: LCCOMB_X37_Y20_N26
\M1_unit|Selector381~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector381~2_combout\ = ((\M1_unit|Add27~34_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~34_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|WideOr23~2_combout\,
	datad => \M1_unit|Selector397~4_combout\,
	combout => \M1_unit|Selector381~2_combout\);

-- Location: LCCOMB_X38_Y16_N28
\M1_unit|Selector380~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector380~2_combout\ = ((\M1_unit|Add27~36_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~36_combout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Selector397~4_combout\,
	combout => \M1_unit|Selector380~2_combout\);

-- Location: LCCOMB_X36_Y20_N8
\M1_unit|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~32_combout\ = (\M1_unit|Mult0|auto_generated|op_1~10_combout\ & (\M1_unit|Add3~31\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~10_combout\ & (!\M1_unit|Add3~31\ & VCC))
-- \M1_unit|Add3~33\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~10_combout\ & !\M1_unit|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~31\,
	combout => \M1_unit|Add3~32_combout\,
	cout => \M1_unit|Add3~33\);

-- Location: LCCOMB_X36_Y20_N10
\M1_unit|Add3~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~34_combout\ = (\M1_unit|Mult0|auto_generated|op_1~12_combout\ & (!\M1_unit|Add3~33\)) # (!\M1_unit|Mult0|auto_generated|op_1~12_combout\ & ((\M1_unit|Add3~33\) # (GND)))
-- \M1_unit|Add3~35\ = CARRY((!\M1_unit|Add3~33\) # (!\M1_unit|Mult0|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~33\,
	combout => \M1_unit|Add3~34_combout\,
	cout => \M1_unit|Add3~35\);

-- Location: LCCOMB_X36_Y20_N12
\M1_unit|Add3~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~36_combout\ = (\M1_unit|Mult0|auto_generated|op_1~14_combout\ & (\M1_unit|Add3~35\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout\ & (!\M1_unit|Add3~35\ & VCC))
-- \M1_unit|Add3~37\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~14_combout\ & !\M1_unit|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~35\,
	combout => \M1_unit|Add3~36_combout\,
	cout => \M1_unit|Add3~37\);

-- Location: LCCOMB_X36_Y20_N14
\M1_unit|Add3~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~38_combout\ = (\M1_unit|Mult0|auto_generated|op_1~16_combout\ & (!\M1_unit|Add3~37\)) # (!\M1_unit|Mult0|auto_generated|op_1~16_combout\ & ((\M1_unit|Add3~37\) # (GND)))
-- \M1_unit|Add3~39\ = CARRY((!\M1_unit|Add3~37\) # (!\M1_unit|Mult0|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~37\,
	combout => \M1_unit|Add3~38_combout\,
	cout => \M1_unit|Add3~39\);

-- Location: LCCOMB_X42_Y16_N28
\M1_unit|Selector233~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector233~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(4))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_register\(4),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(12),
	combout => \M1_unit|Selector233~0_combout\);

-- Location: LCFF_X42_Y16_N29
\M1_unit|U_shift_reg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector233~0_combout\,
	ena => \M1_unit|U_shift_reg[5][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[5][4]~regout\);

-- Location: LCCOMB_X43_Y16_N22
\M1_unit|Selector241~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector241~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[5][4]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(12)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[5][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|U_shift_reg[5][4]~regout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(12),
	combout => \M1_unit|Selector241~0_combout\);

-- Location: LCFF_X43_Y14_N23
\M1_unit|U_shift_reg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector241~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[5][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[4][4]~regout\);

-- Location: LCCOMB_X44_Y14_N14
\M1_unit|Selector266~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector266~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_shift_reg[2][3]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_register\(11))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|U_shift_reg[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|U_register\(11),
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_shift_reg[2][3]~regout\,
	combout => \M1_unit|Selector266~0_combout\);

-- Location: LCFF_X43_Y14_N27
\M1_unit|U_shift_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector266~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[1][3]~regout\);

-- Location: LCCOMB_X42_Y17_N12
\M1_unit|Selector269~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector269~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[2][0]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(8)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|U_shift_reg[2][0]~regout\,
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|U_register\(8),
	combout => \M1_unit|Selector269~0_combout\);

-- Location: LCFF_X42_Y17_N13
\M1_unit|U_shift_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector269~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[1][0]~regout\);

-- Location: LCCOMB_X43_Y14_N16
\M1_unit|Add28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~11_combout\ = ((\M1_unit|U_shift_reg[1][4]~regout\ $ (\M1_unit|U_shift_reg[4][4]~regout\ $ (!\M1_unit|Add28~9\)))) # (GND)
-- \M1_unit|Add28~12\ = CARRY((\M1_unit|U_shift_reg[1][4]~regout\ & ((\M1_unit|U_shift_reg[4][4]~regout\) # (!\M1_unit|Add28~9\))) # (!\M1_unit|U_shift_reg[1][4]~regout\ & (\M1_unit|U_shift_reg[4][4]~regout\ & !\M1_unit|Add28~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][4]~regout\,
	datab => \M1_unit|U_shift_reg[4][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add28~9\,
	combout => \M1_unit|Add28~11_combout\,
	cout => \M1_unit|Add28~12\);

-- Location: LCCOMB_X36_Y14_N22
\M1_unit|Add28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~13_combout\ = (\M1_unit|Add28~11_combout\ & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (!\M1_unit|Selector121~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add28~11_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector121~0_combout\,
	combout => \M1_unit|Add28~13_combout\);

-- Location: LCCOMB_X36_Y14_N18
\M1_unit|Selector289~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector289~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[5][4]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(12))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[5][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|V_register\(12),
	datad => \M1_unit|V_shift_reg[5][4]~regout\,
	combout => \M1_unit|Selector289~0_combout\);

-- Location: LCFF_X36_Y14_N19
\M1_unit|V_shift_reg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector289~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[4][4]~regout\);

-- Location: LCCOMB_X38_Y16_N6
\M1_unit|Selector290~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector290~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[5][3]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(11))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[5][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_register\(11),
	datac => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datad => \M1_unit|V_shift_reg[5][3]~regout\,
	combout => \M1_unit|Selector290~0_combout\);

-- Location: LCFF_X36_Y16_N1
\M1_unit|V_shift_reg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector290~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[5][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[4][3]~regout\);

-- Location: LCCOMB_X36_Y16_N26
\M1_unit|Selector291~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector291~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~regout\))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_register\(10))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (((\M1_unit|V_shift_reg[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|V_register\(10),
	datac => \M1_unit|V_shift_reg[5][2]~regout\,
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector291~0_combout\);

-- Location: LCFF_X36_Y16_N27
\M1_unit|V_shift_reg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector291~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[4][2]~regout\);

-- Location: LCCOMB_X36_Y16_N2
\M1_unit|Add19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~0_combout\ = (\M1_unit|V_shift_reg[0][0]~regout\ & (\M1_unit|V_shift_reg[4][0]~regout\ $ (VCC))) # (!\M1_unit|V_shift_reg[0][0]~regout\ & (\M1_unit|V_shift_reg[4][0]~regout\ & VCC))
-- \M1_unit|Add19~1\ = CARRY((\M1_unit|V_shift_reg[0][0]~regout\ & \M1_unit|V_shift_reg[4][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[0][0]~regout\,
	datab => \M1_unit|V_shift_reg[4][0]~regout\,
	datad => VCC,
	combout => \M1_unit|Add19~0_combout\,
	cout => \M1_unit|Add19~1\);

-- Location: LCCOMB_X36_Y16_N4
\M1_unit|Add19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add19~2_combout\ = (\M1_unit|V_shift_reg[4][1]~regout\ & ((\M1_unit|V_shift_reg[0][1]~regout\ & (\M1_unit|Add19~1\ & VCC)) # (!\M1_unit|V_shift_reg[0][1]~regout\ & (!\M1_unit|Add19~1\)))) # (!\M1_unit|V_shift_reg[4][1]~regout\ & 
-- ((\M1_unit|V_shift_reg[0][1]~regout\ & (!\M1_unit|Add19~1\)) # (!\M1_unit|V_shift_reg[0][1]~regout\ & ((\M1_unit|Add19~1\) # (GND)))))
-- \M1_unit|Add19~3\ = CARRY((\M1_unit|V_shift_reg[4][1]~regout\ & (!\M1_unit|V_shift_reg[0][1]~regout\ & !\M1_unit|Add19~1\)) # (!\M1_unit|V_shift_reg[4][1]~regout\ & ((!\M1_unit|Add19~1\) # (!\M1_unit|V_shift_reg[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][1]~regout\,
	datab => \M1_unit|V_shift_reg[0][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add19~1\,
	combout => \M1_unit|Add19~2_combout\,
	cout => \M1_unit|Add19~3\);

-- Location: LCCOMB_X36_Y14_N4
\M1_unit|Selector433~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector433~1_combout\ = (\M1_unit|V_shift_reg[1][4]~regout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & \M1_unit|Add19~8_combout\)) # (!\M1_unit|SRAM_address[17]~16_combout\))) # (!\M1_unit|V_shift_reg[1][4]~regout\ & 
-- (\M1_unit|M1_state.M1_LEAD_9~0_combout\ & ((\M1_unit|Add19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[1][4]~regout\,
	datab => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datac => \M1_unit|SRAM_address[17]~16_combout\,
	datad => \M1_unit|Add19~8_combout\,
	combout => \M1_unit|Selector433~1_combout\);

-- Location: LCCOMB_X37_Y14_N2
\M1_unit|Selector314~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector314~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[2][3]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(11))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[2][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(11),
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[2][3]~regout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector314~0_combout\);

-- Location: LCFF_X37_Y14_N3
\M1_unit|V_shift_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector314~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[1][3]~regout\);

-- Location: LCCOMB_X37_Y14_N16
\M1_unit|Add30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add30~2_combout\ = (\M1_unit|V_shift_reg[1][1]~regout\ & ((\M1_unit|V_shift_reg[4][1]~regout\ & (\M1_unit|Add30~1\ & VCC)) # (!\M1_unit|V_shift_reg[4][1]~regout\ & (!\M1_unit|Add30~1\)))) # (!\M1_unit|V_shift_reg[1][1]~regout\ & 
-- ((\M1_unit|V_shift_reg[4][1]~regout\ & (!\M1_unit|Add30~1\)) # (!\M1_unit|V_shift_reg[4][1]~regout\ & ((\M1_unit|Add30~1\) # (GND)))))
-- \M1_unit|Add30~3\ = CARRY((\M1_unit|V_shift_reg[1][1]~regout\ & (!\M1_unit|V_shift_reg[4][1]~regout\ & !\M1_unit|Add30~1\)) # (!\M1_unit|V_shift_reg[1][1]~regout\ & ((!\M1_unit|Add30~1\) # (!\M1_unit|V_shift_reg[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[1][1]~regout\,
	datab => \M1_unit|V_shift_reg[4][1]~regout\,
	datad => VCC,
	cin => \M1_unit|Add30~1\,
	combout => \M1_unit|Add30~2_combout\,
	cout => \M1_unit|Add30~3\);

-- Location: LCCOMB_X37_Y14_N22
\M1_unit|Add30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add30~8_combout\ = ((\M1_unit|V_shift_reg[1][4]~regout\ $ (\M1_unit|V_shift_reg[4][4]~regout\ $ (!\M1_unit|Add30~7\)))) # (GND)
-- \M1_unit|Add30~9\ = CARRY((\M1_unit|V_shift_reg[1][4]~regout\ & ((\M1_unit|V_shift_reg[4][4]~regout\) # (!\M1_unit|Add30~7\))) # (!\M1_unit|V_shift_reg[1][4]~regout\ & (\M1_unit|V_shift_reg[4][4]~regout\ & !\M1_unit|Add30~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[1][4]~regout\,
	datab => \M1_unit|V_shift_reg[4][4]~regout\,
	datad => VCC,
	cin => \M1_unit|Add30~7\,
	combout => \M1_unit|Add30~8_combout\,
	cout => \M1_unit|Add30~9\);

-- Location: LCCOMB_X37_Y14_N4
\M1_unit|Selector433~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector433~2_combout\ = (\M1_unit|Add16~8_combout\ & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((\M1_unit|Add30~8_combout\ & !\M1_unit|WideOr17~4_combout\)))) # (!\M1_unit|Add16~8_combout\ & (\M1_unit|Add30~8_combout\ & 
-- ((!\M1_unit|WideOr17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add16~8_combout\,
	datab => \M1_unit|Add30~8_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datad => \M1_unit|WideOr17~4_combout\,
	combout => \M1_unit|Selector433~2_combout\);

-- Location: LCCOMB_X36_Y14_N28
\M1_unit|Selector433~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector433~3_combout\ = (\M1_unit|Selector433~0_combout\) # ((\M1_unit|Add28~13_combout\) # ((\M1_unit|Selector433~1_combout\) # (\M1_unit|Selector433~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector433~0_combout\,
	datab => \M1_unit|Add28~13_combout\,
	datac => \M1_unit|Selector433~1_combout\,
	datad => \M1_unit|Selector433~2_combout\,
	combout => \M1_unit|Selector433~3_combout\);

-- Location: LCCOMB_X37_Y14_N24
\M1_unit|Add30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add30~10_combout\ = (\M1_unit|V_shift_reg[4][5]~regout\ & ((\M1_unit|V_shift_reg[1][5]~regout\ & (\M1_unit|Add30~9\ & VCC)) # (!\M1_unit|V_shift_reg[1][5]~regout\ & (!\M1_unit|Add30~9\)))) # (!\M1_unit|V_shift_reg[4][5]~regout\ & 
-- ((\M1_unit|V_shift_reg[1][5]~regout\ & (!\M1_unit|Add30~9\)) # (!\M1_unit|V_shift_reg[1][5]~regout\ & ((\M1_unit|Add30~9\) # (GND)))))
-- \M1_unit|Add30~11\ = CARRY((\M1_unit|V_shift_reg[4][5]~regout\ & (!\M1_unit|V_shift_reg[1][5]~regout\ & !\M1_unit|Add30~9\)) # (!\M1_unit|V_shift_reg[4][5]~regout\ & ((!\M1_unit|Add30~9\) # (!\M1_unit|V_shift_reg[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[4][5]~regout\,
	datab => \M1_unit|V_shift_reg[1][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add30~9\,
	combout => \M1_unit|Add30~10_combout\,
	cout => \M1_unit|Add30~11\);

-- Location: LCCOMB_X38_Y14_N18
\M1_unit|Selector432~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector432~2_combout\ = (\M1_unit|Add16~10_combout\ & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((!\M1_unit|WideOr17~4_combout\ & \M1_unit|Add30~10_combout\)))) # (!\M1_unit|Add16~10_combout\ & (!\M1_unit|WideOr17~4_combout\ & 
-- ((\M1_unit|Add30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add16~10_combout\,
	datab => \M1_unit|WideOr17~4_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datad => \M1_unit|Add30~10_combout\,
	combout => \M1_unit|Selector432~2_combout\);

-- Location: LCCOMB_X43_Y15_N16
\M1_unit|Selector240~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector240~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|U_shift_reg[5][5]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|U_register\(13)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[5][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[5][5]~regout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|U_register\(13),
	combout => \M1_unit|Selector240~0_combout\);

-- Location: LCFF_X42_Y14_N17
\M1_unit|U_shift_reg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector240~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[5][7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[4][5]~regout\);

-- Location: LCCOMB_X43_Y14_N18
\M1_unit|Add28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~14_combout\ = (\M1_unit|U_shift_reg[1][5]~regout\ & ((\M1_unit|U_shift_reg[4][5]~regout\ & (\M1_unit|Add28~12\ & VCC)) # (!\M1_unit|U_shift_reg[4][5]~regout\ & (!\M1_unit|Add28~12\)))) # (!\M1_unit|U_shift_reg[1][5]~regout\ & 
-- ((\M1_unit|U_shift_reg[4][5]~regout\ & (!\M1_unit|Add28~12\)) # (!\M1_unit|U_shift_reg[4][5]~regout\ & ((\M1_unit|Add28~12\) # (GND)))))
-- \M1_unit|Add28~15\ = CARRY((\M1_unit|U_shift_reg[1][5]~regout\ & (!\M1_unit|U_shift_reg[4][5]~regout\ & !\M1_unit|Add28~12\)) # (!\M1_unit|U_shift_reg[1][5]~regout\ & ((!\M1_unit|Add28~12\) # (!\M1_unit|U_shift_reg[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][5]~regout\,
	datab => \M1_unit|U_shift_reg[4][5]~regout\,
	datad => VCC,
	cin => \M1_unit|Add28~12\,
	combout => \M1_unit|Add28~14_combout\,
	cout => \M1_unit|Add28~15\);

-- Location: LCCOMB_X40_Y14_N8
\M1_unit|Add28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~16_combout\ = (\M1_unit|Add28~14_combout\ & (((\M1_unit|M1_state.M1_LEAD_6~0_combout\ & \M1_unit|M1_state.M1_LEAD_7~0_combout\)) # (!\M1_unit|Selector121~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_6~0_combout\,
	datab => \M1_unit|Add28~14_combout\,
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_7~0_combout\,
	combout => \M1_unit|Add28~16_combout\);

-- Location: LCCOMB_X38_Y18_N16
\M1_unit|WideOr44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr44~0_combout\ = (\M1_unit|WideOr23~4_combout\ & (\M1_unit|Selector0~0_combout\ & (\M1_unit|WideOr23~2_combout\ & \M1_unit|WideOr6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~4_combout\,
	datab => \M1_unit|Selector0~0_combout\,
	datac => \M1_unit|WideOr23~2_combout\,
	datad => \M1_unit|WideOr6~0_combout\,
	combout => \M1_unit|WideOr44~0_combout\);

-- Location: LCCOMB_X38_Y14_N28
\M1_unit|Selector432~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector432~0_combout\ = (\M1_unit|V_prime_buf\(5) & (((\M1_unit|WideOr43~combout\ & \M1_unit|V_shift_reg[2][5]~regout\)) # (!\M1_unit|WideOr44~0_combout\))) # (!\M1_unit|V_prime_buf\(5) & (((\M1_unit|WideOr43~combout\ & 
-- \M1_unit|V_shift_reg[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(5),
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|WideOr43~combout\,
	datad => \M1_unit|V_shift_reg[2][5]~regout\,
	combout => \M1_unit|Selector432~0_combout\);

-- Location: LCCOMB_X38_Y14_N12
\M1_unit|Selector432~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector432~3_combout\ = (\M1_unit|Selector432~1_combout\) # ((\M1_unit|Selector432~2_combout\) # ((\M1_unit|Add28~16_combout\) # (\M1_unit|Selector432~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector432~1_combout\,
	datab => \M1_unit|Selector432~2_combout\,
	datac => \M1_unit|Add28~16_combout\,
	datad => \M1_unit|Selector432~0_combout\,
	combout => \M1_unit|Selector432~3_combout\);

-- Location: LCCOMB_X38_Y14_N26
\M1_unit|Selector431~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector431~1_combout\ = (\M1_unit|Add19~12_combout\ & ((\M1_unit|M1_state.M1_LEAD_9~0_combout\) # ((\M1_unit|V_shift_reg[1][6]~regout\ & !\M1_unit|SRAM_address[17]~16_combout\)))) # (!\M1_unit|Add19~12_combout\ & 
-- (\M1_unit|V_shift_reg[1][6]~regout\ & ((!\M1_unit|SRAM_address[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add19~12_combout\,
	datab => \M1_unit|V_shift_reg[1][6]~regout\,
	datac => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datad => \M1_unit|SRAM_address[17]~16_combout\,
	combout => \M1_unit|Selector431~1_combout\);

-- Location: LCCOMB_X43_Y14_N20
\M1_unit|Add28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~17_combout\ = ((\M1_unit|U_shift_reg[4][6]~regout\ $ (\M1_unit|U_shift_reg[1][6]~regout\ $ (!\M1_unit|Add28~15\)))) # (GND)
-- \M1_unit|Add28~18\ = CARRY((\M1_unit|U_shift_reg[4][6]~regout\ & ((\M1_unit|U_shift_reg[1][6]~regout\) # (!\M1_unit|Add28~15\))) # (!\M1_unit|U_shift_reg[4][6]~regout\ & (\M1_unit|U_shift_reg[1][6]~regout\ & !\M1_unit|Add28~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][6]~regout\,
	datab => \M1_unit|U_shift_reg[1][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add28~15\,
	combout => \M1_unit|Add28~17_combout\,
	cout => \M1_unit|Add28~18\);

-- Location: LCCOMB_X38_Y14_N8
\M1_unit|Add28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~19_combout\ = (\M1_unit|Add28~17_combout\ & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (!\M1_unit|Selector121~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add28~17_combout\,
	datad => \M1_unit|Selector121~0_combout\,
	combout => \M1_unit|Add28~19_combout\);

-- Location: LCCOMB_X42_Y14_N30
\M1_unit|Selector271~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector271~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[1][6]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_register\(14))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_shift_reg[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_register\(14),
	datad => \M1_unit|U_shift_reg[1][6]~regout\,
	combout => \M1_unit|Selector271~0_combout\);

-- Location: LCFF_X42_Y14_N31
\M1_unit|U_shift_reg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector271~0_combout\,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[0][6]~regout\);

-- Location: LCCOMB_X43_Y14_N26
\M1_unit|Selector274~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector274~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|U_shift_reg[1][3]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|U_register\(11)))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|U_shift_reg[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datac => \M1_unit|U_shift_reg[1][3]~regout\,
	datad => \M1_unit|U_register\(11),
	combout => \M1_unit|Selector274~0_combout\);

-- Location: LCFF_X42_Y14_N3
\M1_unit|U_shift_reg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector274~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_shift_reg[0][7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_shift_reg[0][3]~regout\);

-- Location: LCCOMB_X42_Y14_N8
\M1_unit|Add16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add16~6_combout\ = (\M1_unit|U_shift_reg[4][3]~regout\ & ((\M1_unit|U_shift_reg[0][3]~regout\ & (\M1_unit|Add16~5\ & VCC)) # (!\M1_unit|U_shift_reg[0][3]~regout\ & (!\M1_unit|Add16~5\)))) # (!\M1_unit|U_shift_reg[4][3]~regout\ & 
-- ((\M1_unit|U_shift_reg[0][3]~regout\ & (!\M1_unit|Add16~5\)) # (!\M1_unit|U_shift_reg[0][3]~regout\ & ((\M1_unit|Add16~5\) # (GND)))))
-- \M1_unit|Add16~7\ = CARRY((\M1_unit|U_shift_reg[4][3]~regout\ & (!\M1_unit|U_shift_reg[0][3]~regout\ & !\M1_unit|Add16~5\)) # (!\M1_unit|U_shift_reg[4][3]~regout\ & ((!\M1_unit|Add16~5\) # (!\M1_unit|U_shift_reg[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][3]~regout\,
	datab => \M1_unit|U_shift_reg[0][3]~regout\,
	datad => VCC,
	cin => \M1_unit|Add16~5\,
	combout => \M1_unit|Add16~6_combout\,
	cout => \M1_unit|Add16~7\);

-- Location: LCCOMB_X42_Y14_N14
\M1_unit|Add16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add16~12_combout\ = ((\M1_unit|U_shift_reg[4][6]~regout\ $ (\M1_unit|U_shift_reg[0][6]~regout\ $ (!\M1_unit|Add16~11\)))) # (GND)
-- \M1_unit|Add16~13\ = CARRY((\M1_unit|U_shift_reg[4][6]~regout\ & ((\M1_unit|U_shift_reg[0][6]~regout\) # (!\M1_unit|Add16~11\))) # (!\M1_unit|U_shift_reg[4][6]~regout\ & (\M1_unit|U_shift_reg[0][6]~regout\ & !\M1_unit|Add16~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[4][6]~regout\,
	datab => \M1_unit|U_shift_reg[0][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add16~11\,
	combout => \M1_unit|Add16~12_combout\,
	cout => \M1_unit|Add16~13\);

-- Location: LCCOMB_X36_Y15_N22
\M1_unit|Selector279~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector279~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_register\(6)))) # (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(14),
	datac => \M1_unit|V_register\(6),
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector279~0_combout\);

-- Location: LCFF_X37_Y16_N21
\M1_unit|V_shift_reg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector279~0_combout\,
	sload => VCC,
	ena => \M1_unit|V_shift_reg[5][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[5][6]~regout\);

-- Location: LCCOMB_X36_Y16_N28
\M1_unit|Selector287~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector287~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[5][6]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(14)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[5][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|V_shift_reg[5][6]~regout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|V_register\(14),
	combout => \M1_unit|Selector287~0_combout\);

-- Location: LCFF_X36_Y16_N29
\M1_unit|V_shift_reg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector287~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[4][6]~regout\);

-- Location: LCCOMB_X37_Y14_N26
\M1_unit|Add30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add30~12_combout\ = ((\M1_unit|V_shift_reg[1][6]~regout\ $ (\M1_unit|V_shift_reg[4][6]~regout\ $ (!\M1_unit|Add30~11\)))) # (GND)
-- \M1_unit|Add30~13\ = CARRY((\M1_unit|V_shift_reg[1][6]~regout\ & ((\M1_unit|V_shift_reg[4][6]~regout\) # (!\M1_unit|Add30~11\))) # (!\M1_unit|V_shift_reg[1][6]~regout\ & (\M1_unit|V_shift_reg[4][6]~regout\ & !\M1_unit|Add30~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[1][6]~regout\,
	datab => \M1_unit|V_shift_reg[4][6]~regout\,
	datad => VCC,
	cin => \M1_unit|Add30~11\,
	combout => \M1_unit|Add30~12_combout\,
	cout => \M1_unit|Add30~13\);

-- Location: LCCOMB_X38_Y14_N2
\M1_unit|Selector431~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector431~2_combout\ = (\M1_unit|WideOr17~4_combout\ & (\M1_unit|M1_state.M1_LEAD_8~4_combout\ & (\M1_unit|Add16~12_combout\))) # (!\M1_unit|WideOr17~4_combout\ & ((\M1_unit|Add30~12_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\ & 
-- \M1_unit|Add16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~4_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datac => \M1_unit|Add16~12_combout\,
	datad => \M1_unit|Add30~12_combout\,
	combout => \M1_unit|Selector431~2_combout\);

-- Location: LCCOMB_X38_Y14_N24
\M1_unit|Selector431~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector431~3_combout\ = (\M1_unit|Selector431~0_combout\) # ((\M1_unit|Selector431~1_combout\) # ((\M1_unit|Add28~19_combout\) # (\M1_unit|Selector431~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector431~0_combout\,
	datab => \M1_unit|Selector431~1_combout\,
	datac => \M1_unit|Add28~19_combout\,
	datad => \M1_unit|Selector431~2_combout\,
	combout => \M1_unit|Selector431~3_combout\);

-- Location: LCCOMB_X37_Y14_N10
\M1_unit|Selector310~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector310~0_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (((\M1_unit|V_shift_reg[2][7]~regout\)))) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_register\(15))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|V_shift_reg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_register\(15),
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|V_shift_reg[2][7]~regout\,
	datad => \M1_unit|V_shift_reg[5][2]~9_combout\,
	combout => \M1_unit|Selector310~0_combout\);

-- Location: LCFF_X37_Y14_N11
\M1_unit|V_shift_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector310~0_combout\,
	ena => \M1_unit|V_shift_reg[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[1][7]~regout\);

-- Location: LCCOMB_X40_Y18_N18
\M1_unit|Selector430~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector430~2_combout\ = (\M1_unit|V_shift_reg[2][7]~regout\ & ((\M1_unit|V_shift_reg[1][7]~regout\) # ((\M1_unit|SRAM_address[17]~16_combout\)))) # (!\M1_unit|V_shift_reg[2][7]~regout\ & (!\M1_unit|WideOr43~combout\ & 
-- ((\M1_unit|V_shift_reg[1][7]~regout\) # (\M1_unit|SRAM_address[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][7]~regout\,
	datab => \M1_unit|V_shift_reg[1][7]~regout\,
	datac => \M1_unit|SRAM_address[17]~16_combout\,
	datad => \M1_unit|WideOr43~combout\,
	combout => \M1_unit|Selector430~2_combout\);

-- Location: LCCOMB_X35_Y20_N14
\M1_unit|Add4~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~46_combout\ = (\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|Add3~32_combout\ & (!\M1_unit|Add4~45\)) # (!\M1_unit|Add3~32_combout\ & ((\M1_unit|Add4~45\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & 
-- ((\M1_unit|Add3~32_combout\ & (\M1_unit|Add4~45\ & VCC)) # (!\M1_unit|Add3~32_combout\ & (!\M1_unit|Add4~45\))))
-- \M1_unit|Add4~47\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((!\M1_unit|Add4~45\) # (!\M1_unit|Add3~32_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|Add3~32_combout\ & !\M1_unit|Add4~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Add3~32_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~45\,
	combout => \M1_unit|Add4~46_combout\,
	cout => \M1_unit|Add4~47\);

-- Location: LCCOMB_X40_Y18_N14
\M1_unit|Add26~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~60_combout\ = (\M1_unit|Add26~10_combout\ & (((!\M1_unit|Selector0~0_combout\) # (!\M1_unit|WideOr23~3_combout\)) # (!\M1_unit|WideOr6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add26~10_combout\,
	datab => \M1_unit|WideOr6~0_combout\,
	datac => \M1_unit|WideOr23~3_combout\,
	datad => \M1_unit|Selector0~0_combout\,
	combout => \M1_unit|Add26~60_combout\);

-- Location: LCCOMB_X42_Y14_N18
\M1_unit|Add16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add16~16_combout\ = !\M1_unit|Add16~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add16~15\,
	combout => \M1_unit|Add16~16_combout\);

-- Location: LCCOMB_X43_Y14_N24
\M1_unit|Add28~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add28~22_combout\ = !\M1_unit|Add28~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|Add28~21\,
	combout => \M1_unit|Add28~22_combout\);

-- Location: LCCOMB_X41_Y18_N30
\M1_unit|Selector429~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector429~1_combout\ = (\M1_unit|WideOr11~0_combout\ & (\M1_unit|Add16~16_combout\ & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\)))) # (!\M1_unit|WideOr11~0_combout\ & ((\M1_unit|Add28~22_combout\) # ((\M1_unit|Add16~16_combout\ & 
-- \M1_unit|M1_state.M1_LEAD_8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr11~0_combout\,
	datab => \M1_unit|Add16~16_combout\,
	datac => \M1_unit|Add28~22_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector429~1_combout\);

-- Location: LCCOMB_X40_Y18_N28
\M1_unit|Selector429~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector429~2_combout\ = (\M1_unit|Selector429~0_combout\) # (((\M1_unit|Add26~60_combout\) # (\M1_unit|Selector429~1_combout\)) # (!\M1_unit|Selector430~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector429~0_combout\,
	datab => \M1_unit|Selector430~2_combout\,
	datac => \M1_unit|Add26~60_combout\,
	datad => \M1_unit|Selector429~1_combout\,
	combout => \M1_unit|Selector429~2_combout\);

-- Location: LCCOMB_X37_Y19_N8
\M1_unit|Add26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~8_combout\ = \M1_unit|V_prime_buf\(7) $ (VCC)
-- \M1_unit|Add26~9\ = CARRY(\M1_unit|V_prime_buf\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(7),
	datad => VCC,
	combout => \M1_unit|Add26~8_combout\,
	cout => \M1_unit|Add26~9\);

-- Location: LCCOMB_X37_Y19_N12
\M1_unit|Add26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~13_combout\ = (\M1_unit|V_prime_buf\(9) & ((GND) # (!\M1_unit|Add26~11\))) # (!\M1_unit|V_prime_buf\(9) & (\M1_unit|Add26~11\ $ (GND)))
-- \M1_unit|Add26~14\ = CARRY((\M1_unit|V_prime_buf\(9)) # (!\M1_unit|Add26~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(9),
	datad => VCC,
	cin => \M1_unit|Add26~11\,
	combout => \M1_unit|Add26~13_combout\,
	cout => \M1_unit|Add26~14\);

-- Location: LCCOMB_X38_Y18_N26
\M1_unit|Add26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~12_combout\ = (\M1_unit|WideOr44~0_combout\ & ((\M1_unit|WideOr43~combout\ & (!\M1_unit|V_shift_reg[2][7]~regout\)) # (!\M1_unit|WideOr43~combout\ & ((!\M1_unit|V_shift_reg[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][7]~regout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|V_shift_reg[1][7]~regout\,
	datad => \M1_unit|WideOr43~combout\,
	combout => \M1_unit|Add26~12_combout\);

-- Location: LCCOMB_X38_Y18_N20
\M1_unit|Selector428~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector428~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~13_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|Add26~13_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector428~0_combout\);

-- Location: LCCOMB_X37_Y19_N14
\M1_unit|Add26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~15_combout\ = (\M1_unit|V_prime_buf\(10) & (\M1_unit|Add26~14\ & VCC)) # (!\M1_unit|V_prime_buf\(10) & (!\M1_unit|Add26~14\))
-- \M1_unit|Add26~16\ = CARRY((!\M1_unit|V_prime_buf\(10) & !\M1_unit|Add26~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(10),
	datad => VCC,
	cin => \M1_unit|Add26~14\,
	combout => \M1_unit|Add26~15_combout\,
	cout => \M1_unit|Add26~16\);

-- Location: LCCOMB_X38_Y18_N14
\M1_unit|Selector427~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector427~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~15_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|Add26~15_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector427~0_combout\);

-- Location: LCCOMB_X37_Y19_N16
\M1_unit|Add26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~17_combout\ = (\M1_unit|V_prime_buf\(11) & ((GND) # (!\M1_unit|Add26~16\))) # (!\M1_unit|V_prime_buf\(11) & (\M1_unit|Add26~16\ $ (GND)))
-- \M1_unit|Add26~18\ = CARRY((\M1_unit|V_prime_buf\(11)) # (!\M1_unit|Add26~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(11),
	datad => VCC,
	cin => \M1_unit|Add26~16\,
	combout => \M1_unit|Add26~17_combout\,
	cout => \M1_unit|Add26~18\);

-- Location: LCCOMB_X38_Y18_N4
\M1_unit|Selector426~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector426~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~17_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector426~0_combout\);

-- Location: LCCOMB_X38_Y18_N12
\M1_unit|Selector424~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector424~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~21_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add26~21_combout\,
	datab => \M1_unit|Add26~12_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|WideOr36~combout\,
	combout => \M1_unit|Selector424~0_combout\);

-- Location: LCCOMB_X38_Y18_N18
\M1_unit|Selector423~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector423~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~23_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add26~23_combout\,
	datab => \M1_unit|Add26~12_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|WideOr36~combout\,
	combout => \M1_unit|Selector423~0_combout\);

-- Location: LCCOMB_X38_Y18_N10
\M1_unit|Selector421~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector421~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~27_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add26~27_combout\,
	datab => \M1_unit|Add26~12_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|WideOr36~combout\,
	combout => \M1_unit|Selector421~0_combout\);

-- Location: LCCOMB_X40_Y14_N30
\M1_unit|Selector437~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector437~2_combout\ = (\M1_unit|Add30~0_combout\ & (((\M1_unit|Add16~0_combout\ & \M1_unit|M1_state.M1_LEAD_8~4_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add30~0_combout\ & (\M1_unit|Add16~0_combout\ & 
-- (\M1_unit|M1_state.M1_LEAD_8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add30~0_combout\,
	datab => \M1_unit|Add16~0_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datad => \M1_unit|WideOr17~4_combout\,
	combout => \M1_unit|Selector437~2_combout\);

-- Location: LCCOMB_X40_Y14_N16
\M1_unit|Selector437~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector437~0_combout\ = (\M1_unit|V_prime_buf\(0) & (((\M1_unit|V_shift_reg[2][0]~regout\ & \M1_unit|WideOr43~combout\)) # (!\M1_unit|WideOr44~0_combout\))) # (!\M1_unit|V_prime_buf\(0) & (\M1_unit|V_shift_reg[2][0]~regout\ & 
-- ((\M1_unit|WideOr43~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(0),
	datab => \M1_unit|V_shift_reg[2][0]~regout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|WideOr43~combout\,
	combout => \M1_unit|Selector437~0_combout\);

-- Location: LCCOMB_X40_Y14_N22
\M1_unit|Selector437~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector437~1_combout\ = (\M1_unit|M1_state.M1_LEAD_9~0_combout\ & ((\M1_unit|Add19~0_combout\) # ((\M1_unit|V_shift_reg[1][0]~regout\ & !\M1_unit|SRAM_address[17]~16_combout\)))) # (!\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- (((\M1_unit|V_shift_reg[1][0]~regout\ & !\M1_unit|SRAM_address[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datab => \M1_unit|Add19~0_combout\,
	datac => \M1_unit|V_shift_reg[1][0]~regout\,
	datad => \M1_unit|SRAM_address[17]~16_combout\,
	combout => \M1_unit|Selector437~1_combout\);

-- Location: LCCOMB_X40_Y14_N24
\M1_unit|Selector437~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector437~3_combout\ = (\M1_unit|Add28~2_combout\) # ((\M1_unit|Selector437~2_combout\) # ((\M1_unit|Selector437~0_combout\) # (\M1_unit|Selector437~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add28~2_combout\,
	datab => \M1_unit|Selector437~2_combout\,
	datac => \M1_unit|Selector437~0_combout\,
	datad => \M1_unit|Selector437~1_combout\,
	combout => \M1_unit|Selector437~3_combout\);

-- Location: DSPMULT_X39_Y18_N0
\M1_unit|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y21_N0
\M1_unit|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~0_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(0) & ((GND) # (!\M1_unit|Mult1|auto_generated|w247w\(0)))) # (!\M1_unit|Mult0|auto_generated|w247w\(0) & (\M1_unit|Mult1|auto_generated|w247w\(0) $ (GND)))
-- \M1_unit|Add4~1\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(0)) # (!\M1_unit|Mult1|auto_generated|w247w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(0),
	datab => \M1_unit|Mult1|auto_generated|w247w\(0),
	datad => VCC,
	combout => \M1_unit|Add4~0_combout\,
	cout => \M1_unit|Add4~1\);

-- Location: LCCOMB_X35_Y21_N10
\M1_unit|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~10_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(5) & ((\M1_unit|Mult0|auto_generated|w247w\(5) & (!\M1_unit|Add4~9\)) # (!\M1_unit|Mult0|auto_generated|w247w\(5) & ((\M1_unit|Add4~9\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|w247w\(5) & ((\M1_unit|Mult0|auto_generated|w247w\(5) & (\M1_unit|Add4~9\ & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w\(5) & (!\M1_unit|Add4~9\))))
-- \M1_unit|Add4~11\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(5) & ((!\M1_unit|Add4~9\) # (!\M1_unit|Mult0|auto_generated|w247w\(5)))) # (!\M1_unit|Mult1|auto_generated|w247w\(5) & (!\M1_unit|Mult0|auto_generated|w247w\(5) & !\M1_unit|Add4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(5),
	datab => \M1_unit|Mult0|auto_generated|w247w\(5),
	datad => VCC,
	cin => \M1_unit|Add4~9\,
	combout => \M1_unit|Add4~10_combout\,
	cout => \M1_unit|Add4~11\);

-- Location: LCCOMB_X35_Y21_N14
\M1_unit|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~14_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(7) & ((\M1_unit|Add3~0_combout\ & (!\M1_unit|Add4~13\)) # (!\M1_unit|Add3~0_combout\ & ((\M1_unit|Add4~13\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w247w\(7) & 
-- ((\M1_unit|Add3~0_combout\ & (\M1_unit|Add4~13\ & VCC)) # (!\M1_unit|Add3~0_combout\ & (!\M1_unit|Add4~13\))))
-- \M1_unit|Add4~15\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(7) & ((!\M1_unit|Add4~13\) # (!\M1_unit|Add3~0_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(7) & (!\M1_unit|Add3~0_combout\ & !\M1_unit|Add4~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(7),
	datab => \M1_unit|Add3~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~13\,
	combout => \M1_unit|Add4~14_combout\,
	cout => \M1_unit|Add4~15\);

-- Location: LCCOMB_X35_Y21_N16
\M1_unit|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~16_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(8) $ (\M1_unit|Add3~2_combout\ $ (\M1_unit|Add4~15\)))) # (GND)
-- \M1_unit|Add4~17\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(8) & (\M1_unit|Add3~2_combout\ & !\M1_unit|Add4~15\)) # (!\M1_unit|Mult1|auto_generated|w247w\(8) & ((\M1_unit|Add3~2_combout\) # (!\M1_unit|Add4~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(8),
	datab => \M1_unit|Add3~2_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~15\,
	combout => \M1_unit|Add4~16_combout\,
	cout => \M1_unit|Add4~17\);

-- Location: LCCOMB_X35_Y21_N18
\M1_unit|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~18_combout\ = (\M1_unit|Add3~4_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(9) & (!\M1_unit|Add4~17\)) # (!\M1_unit|Mult1|auto_generated|w247w\(9) & (\M1_unit|Add4~17\ & VCC)))) # (!\M1_unit|Add3~4_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w247w\(9) & ((\M1_unit|Add4~17\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w247w\(9) & (!\M1_unit|Add4~17\))))
-- \M1_unit|Add4~19\ = CARRY((\M1_unit|Add3~4_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(9) & !\M1_unit|Add4~17\)) # (!\M1_unit|Add3~4_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(9)) # (!\M1_unit|Add4~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~4_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(9),
	datad => VCC,
	cin => \M1_unit|Add4~17\,
	combout => \M1_unit|Add4~18_combout\,
	cout => \M1_unit|Add4~19\);

-- Location: LCCOMB_X35_Y21_N22
\M1_unit|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~22_combout\ = (\M1_unit|Add3~8_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(11) & (!\M1_unit|Add4~21\)) # (!\M1_unit|Mult1|auto_generated|w247w\(11) & (\M1_unit|Add4~21\ & VCC)))) # (!\M1_unit|Add3~8_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w247w\(11) & ((\M1_unit|Add4~21\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w247w\(11) & (!\M1_unit|Add4~21\))))
-- \M1_unit|Add4~23\ = CARRY((\M1_unit|Add3~8_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(11) & !\M1_unit|Add4~21\)) # (!\M1_unit|Add3~8_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(11)) # (!\M1_unit|Add4~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~8_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(11),
	datad => VCC,
	cin => \M1_unit|Add4~21\,
	combout => \M1_unit|Add4~22_combout\,
	cout => \M1_unit|Add4~23\);

-- Location: LCCOMB_X35_Y21_N24
\M1_unit|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~24_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(12) $ (\M1_unit|Add3~10_combout\ $ (\M1_unit|Add4~23\)))) # (GND)
-- \M1_unit|Add4~25\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(12) & (\M1_unit|Add3~10_combout\ & !\M1_unit|Add4~23\)) # (!\M1_unit|Mult1|auto_generated|w247w\(12) & ((\M1_unit|Add3~10_combout\) # (!\M1_unit|Add4~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(12),
	datab => \M1_unit|Add3~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~23\,
	combout => \M1_unit|Add4~24_combout\,
	cout => \M1_unit|Add4~25\);

-- Location: LCCOMB_X35_Y21_N28
\M1_unit|Add4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~28_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(14) $ (\M1_unit|Add3~14_combout\ $ (\M1_unit|Add4~27\)))) # (GND)
-- \M1_unit|Add4~29\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(14) & (\M1_unit|Add3~14_combout\ & !\M1_unit|Add4~27\)) # (!\M1_unit|Mult1|auto_generated|w247w\(14) & ((\M1_unit|Add3~14_combout\) # (!\M1_unit|Add4~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(14),
	datab => \M1_unit|Add3~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~27\,
	combout => \M1_unit|Add4~28_combout\,
	cout => \M1_unit|Add4~29\);

-- Location: LCCOMB_X35_Y21_N30
\M1_unit|Add4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~30_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(15) & ((\M1_unit|Add3~16_combout\ & (!\M1_unit|Add4~29\)) # (!\M1_unit|Add3~16_combout\ & ((\M1_unit|Add4~29\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w247w\(15) & 
-- ((\M1_unit|Add3~16_combout\ & (\M1_unit|Add4~29\ & VCC)) # (!\M1_unit|Add3~16_combout\ & (!\M1_unit|Add4~29\))))
-- \M1_unit|Add4~31\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(15) & ((!\M1_unit|Add4~29\) # (!\M1_unit|Add3~16_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(15) & (!\M1_unit|Add3~16_combout\ & !\M1_unit|Add4~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(15),
	datab => \M1_unit|Add3~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~29\,
	combout => \M1_unit|Add4~30_combout\,
	cout => \M1_unit|Add4~31\);

-- Location: LCCOMB_X35_Y20_N0
\M1_unit|Add4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~32_combout\ = ((\M1_unit|Add3~18_combout\ $ (\M1_unit|Mult1|auto_generated|w247w\(16) $ (\M1_unit|Add4~31\)))) # (GND)
-- \M1_unit|Add4~33\ = CARRY((\M1_unit|Add3~18_combout\ & ((!\M1_unit|Add4~31\) # (!\M1_unit|Mult1|auto_generated|w247w\(16)))) # (!\M1_unit|Add3~18_combout\ & (!\M1_unit|Mult1|auto_generated|w247w\(16) & !\M1_unit|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~18_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(16),
	datad => VCC,
	cin => \M1_unit|Add4~31\,
	combout => \M1_unit|Add4~32_combout\,
	cout => \M1_unit|Add4~33\);

-- Location: LCCOMB_X41_Y19_N30
\M1_unit|Selector455~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector455~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~4_combout\ & (\M1_unit|Add27~14_combout\)))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (\M1_unit|Add27~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~14_combout\,
	datab => \M1_unit|U_shift_reg[1][7]~regout\,
	datac => \M1_unit|WideOr23~2_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector455~0_combout\);

-- Location: LCCOMB_X40_Y19_N28
\M1_unit|Selector455~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector455~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector455~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector398~3_combout\,
	datac => \M1_unit|Selector455~0_combout\,
	datad => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector455~1_combout\);

-- Location: LCCOMB_X37_Y21_N20
\M1_unit|Add27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~12_combout\ = (\M1_unit|U_prime_buf\(13) & ((GND) # (!\M1_unit|Add27~11\))) # (!\M1_unit|U_prime_buf\(13) & (\M1_unit|Add27~11\ $ (GND)))
-- \M1_unit|Add27~13\ = CARRY((\M1_unit|U_prime_buf\(13)) # (!\M1_unit|Add27~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(13),
	datad => VCC,
	cin => \M1_unit|Add27~11\,
	combout => \M1_unit|Add27~12_combout\,
	cout => \M1_unit|Add27~13\);

-- Location: LCCOMB_X37_Y21_N24
\M1_unit|Add27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~16_combout\ = (\M1_unit|U_prime_buf\(15) & ((GND) # (!\M1_unit|Add27~15\))) # (!\M1_unit|U_prime_buf\(15) & (\M1_unit|Add27~15\ $ (GND)))
-- \M1_unit|Add27~17\ = CARRY((\M1_unit|U_prime_buf\(15)) # (!\M1_unit|Add27~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(15),
	datad => VCC,
	cin => \M1_unit|Add27~15\,
	combout => \M1_unit|Add27~16_combout\,
	cout => \M1_unit|Add27~17\);

-- Location: LCCOMB_X41_Y19_N20
\M1_unit|Selector454~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector454~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~4_combout\ & (\M1_unit|Add27~16_combout\)))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (\M1_unit|Add27~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|Add27~16_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector454~0_combout\);

-- Location: LCCOMB_X40_Y19_N22
\M1_unit|Selector454~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector454~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector454~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector398~3_combout\,
	datac => \M1_unit|Selector454~0_combout\,
	datad => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector454~1_combout\);

-- Location: LCCOMB_X40_Y19_N4
\M1_unit|Selector453~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector453~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector453~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector453~0_combout\,
	datab => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector453~1_combout\);

-- Location: DSPMULT_X39_Y17_N0
\M1_unit|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y18_N0
\M1_unit|Add11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~0_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(0) & (\M1_unit|Mult0|auto_generated|w247w\(0) $ (VCC))) # (!\M1_unit|Mult2|auto_generated|w253w\(0) & (\M1_unit|Mult0|auto_generated|w247w\(0) & VCC))
-- \M1_unit|Add11~1\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(0) & \M1_unit|Mult0|auto_generated|w247w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(0),
	datab => \M1_unit|Mult0|auto_generated|w247w\(0),
	datad => VCC,
	combout => \M1_unit|Add11~0_combout\,
	cout => \M1_unit|Add11~1\);

-- Location: LCCOMB_X35_Y18_N6
\M1_unit|Add11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~6_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(3) & ((\M1_unit|Mult0|auto_generated|w247w\(3) & (\M1_unit|Add11~5\ & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w\(3) & (!\M1_unit|Add11~5\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(3) 
-- & ((\M1_unit|Mult0|auto_generated|w247w\(3) & (!\M1_unit|Add11~5\)) # (!\M1_unit|Mult0|auto_generated|w247w\(3) & ((\M1_unit|Add11~5\) # (GND)))))
-- \M1_unit|Add11~7\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(3) & (!\M1_unit|Mult0|auto_generated|w247w\(3) & !\M1_unit|Add11~5\)) # (!\M1_unit|Mult2|auto_generated|w253w\(3) & ((!\M1_unit|Add11~5\) # (!\M1_unit|Mult0|auto_generated|w247w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(3),
	datab => \M1_unit|Mult0|auto_generated|w247w\(3),
	datad => VCC,
	cin => \M1_unit|Add11~5\,
	combout => \M1_unit|Add11~6_combout\,
	cout => \M1_unit|Add11~7\);

-- Location: LCCOMB_X35_Y18_N8
\M1_unit|Add11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~8_combout\ = ((\M1_unit|Mult2|auto_generated|w253w\(4) $ (\M1_unit|Mult0|auto_generated|w247w\(4) $ (!\M1_unit|Add11~7\)))) # (GND)
-- \M1_unit|Add11~9\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(4) & ((\M1_unit|Mult0|auto_generated|w247w\(4)) # (!\M1_unit|Add11~7\))) # (!\M1_unit|Mult2|auto_generated|w253w\(4) & (\M1_unit|Mult0|auto_generated|w247w\(4) & !\M1_unit|Add11~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(4),
	datab => \M1_unit|Mult0|auto_generated|w247w\(4),
	datad => VCC,
	cin => \M1_unit|Add11~7\,
	combout => \M1_unit|Add11~8_combout\,
	cout => \M1_unit|Add11~9\);

-- Location: LCCOMB_X35_Y18_N10
\M1_unit|Add11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~10_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(5) & ((\M1_unit|Mult2|auto_generated|w253w\(5) & (\M1_unit|Add11~9\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w253w\(5) & (!\M1_unit|Add11~9\)))) # 
-- (!\M1_unit|Mult0|auto_generated|w247w\(5) & ((\M1_unit|Mult2|auto_generated|w253w\(5) & (!\M1_unit|Add11~9\)) # (!\M1_unit|Mult2|auto_generated|w253w\(5) & ((\M1_unit|Add11~9\) # (GND)))))
-- \M1_unit|Add11~11\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(5) & (!\M1_unit|Mult2|auto_generated|w253w\(5) & !\M1_unit|Add11~9\)) # (!\M1_unit|Mult0|auto_generated|w247w\(5) & ((!\M1_unit|Add11~9\) # (!\M1_unit|Mult2|auto_generated|w253w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(5),
	datab => \M1_unit|Mult2|auto_generated|w253w\(5),
	datad => VCC,
	cin => \M1_unit|Add11~9\,
	combout => \M1_unit|Add11~10_combout\,
	cout => \M1_unit|Add11~11\);

-- Location: LCCOMB_X35_Y18_N12
\M1_unit|Add11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~12_combout\ = ((\M1_unit|Mult0|auto_generated|w247w\(6) $ (\M1_unit|Mult2|auto_generated|w253w\(6) $ (!\M1_unit|Add11~11\)))) # (GND)
-- \M1_unit|Add11~13\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(6) & ((\M1_unit|Mult2|auto_generated|w253w\(6)) # (!\M1_unit|Add11~11\))) # (!\M1_unit|Mult0|auto_generated|w247w\(6) & (\M1_unit|Mult2|auto_generated|w253w\(6) & !\M1_unit|Add11~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(6),
	datab => \M1_unit|Mult2|auto_generated|w253w\(6),
	datad => VCC,
	cin => \M1_unit|Add11~11\,
	combout => \M1_unit|Add11~12_combout\,
	cout => \M1_unit|Add11~13\);

-- Location: LCCOMB_X35_Y18_N14
\M1_unit|Add11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~14_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(7) & ((\M1_unit|Add3~0_combout\ & (\M1_unit|Add11~13\ & VCC)) # (!\M1_unit|Add3~0_combout\ & (!\M1_unit|Add11~13\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(7) & 
-- ((\M1_unit|Add3~0_combout\ & (!\M1_unit|Add11~13\)) # (!\M1_unit|Add3~0_combout\ & ((\M1_unit|Add11~13\) # (GND)))))
-- \M1_unit|Add11~15\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(7) & (!\M1_unit|Add3~0_combout\ & !\M1_unit|Add11~13\)) # (!\M1_unit|Mult2|auto_generated|w253w\(7) & ((!\M1_unit|Add11~13\) # (!\M1_unit|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(7),
	datab => \M1_unit|Add3~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~13\,
	combout => \M1_unit|Add11~14_combout\,
	cout => \M1_unit|Add11~15\);

-- Location: LCCOMB_X35_Y18_N18
\M1_unit|Add11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~18_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(9) & ((\M1_unit|Add3~4_combout\ & (\M1_unit|Add11~17\ & VCC)) # (!\M1_unit|Add3~4_combout\ & (!\M1_unit|Add11~17\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(9) & 
-- ((\M1_unit|Add3~4_combout\ & (!\M1_unit|Add11~17\)) # (!\M1_unit|Add3~4_combout\ & ((\M1_unit|Add11~17\) # (GND)))))
-- \M1_unit|Add11~19\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(9) & (!\M1_unit|Add3~4_combout\ & !\M1_unit|Add11~17\)) # (!\M1_unit|Mult2|auto_generated|w253w\(9) & ((!\M1_unit|Add11~17\) # (!\M1_unit|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(9),
	datab => \M1_unit|Add3~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~17\,
	combout => \M1_unit|Add11~18_combout\,
	cout => \M1_unit|Add11~19\);

-- Location: LCCOMB_X35_Y18_N20
\M1_unit|Add11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~20_combout\ = ((\M1_unit|Add3~6_combout\ $ (\M1_unit|Mult2|auto_generated|w253w\(10) $ (!\M1_unit|Add11~19\)))) # (GND)
-- \M1_unit|Add11~21\ = CARRY((\M1_unit|Add3~6_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(10)) # (!\M1_unit|Add11~19\))) # (!\M1_unit|Add3~6_combout\ & (\M1_unit|Mult2|auto_generated|w253w\(10) & !\M1_unit|Add11~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~6_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(10),
	datad => VCC,
	cin => \M1_unit|Add11~19\,
	combout => \M1_unit|Add11~20_combout\,
	cout => \M1_unit|Add11~21\);

-- Location: LCCOMB_X35_Y18_N22
\M1_unit|Add11~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~22_combout\ = (\M1_unit|Add3~8_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(11) & (\M1_unit|Add11~21\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w253w\(11) & (!\M1_unit|Add11~21\)))) # (!\M1_unit|Add3~8_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|w253w\(11) & (!\M1_unit|Add11~21\)) # (!\M1_unit|Mult2|auto_generated|w253w\(11) & ((\M1_unit|Add11~21\) # (GND)))))
-- \M1_unit|Add11~23\ = CARRY((\M1_unit|Add3~8_combout\ & (!\M1_unit|Mult2|auto_generated|w253w\(11) & !\M1_unit|Add11~21\)) # (!\M1_unit|Add3~8_combout\ & ((!\M1_unit|Add11~21\) # (!\M1_unit|Mult2|auto_generated|w253w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~8_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(11),
	datad => VCC,
	cin => \M1_unit|Add11~21\,
	combout => \M1_unit|Add11~22_combout\,
	cout => \M1_unit|Add11~23\);

-- Location: LCCOMB_X35_Y18_N24
\M1_unit|Add11~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~24_combout\ = ((\M1_unit|Mult2|auto_generated|w253w\(12) $ (\M1_unit|Add3~10_combout\ $ (!\M1_unit|Add11~23\)))) # (GND)
-- \M1_unit|Add11~25\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(12) & ((\M1_unit|Add3~10_combout\) # (!\M1_unit|Add11~23\))) # (!\M1_unit|Mult2|auto_generated|w253w\(12) & (\M1_unit|Add3~10_combout\ & !\M1_unit|Add11~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(12),
	datab => \M1_unit|Add3~10_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~23\,
	combout => \M1_unit|Add11~24_combout\,
	cout => \M1_unit|Add11~25\);

-- Location: LCCOMB_X35_Y18_N28
\M1_unit|Add11~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~28_combout\ = ((\M1_unit|Mult2|auto_generated|w253w\(14) $ (\M1_unit|Add3~14_combout\ $ (!\M1_unit|Add11~27\)))) # (GND)
-- \M1_unit|Add11~29\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(14) & ((\M1_unit|Add3~14_combout\) # (!\M1_unit|Add11~27\))) # (!\M1_unit|Mult2|auto_generated|w253w\(14) & (\M1_unit|Add3~14_combout\ & !\M1_unit|Add11~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(14),
	datab => \M1_unit|Add3~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~27\,
	combout => \M1_unit|Add11~28_combout\,
	cout => \M1_unit|Add11~29\);

-- Location: LCCOMB_X35_Y18_N30
\M1_unit|Add11~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~30_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(15) & ((\M1_unit|Add3~16_combout\ & (\M1_unit|Add11~29\ & VCC)) # (!\M1_unit|Add3~16_combout\ & (!\M1_unit|Add11~29\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(15) & 
-- ((\M1_unit|Add3~16_combout\ & (!\M1_unit|Add11~29\)) # (!\M1_unit|Add3~16_combout\ & ((\M1_unit|Add11~29\) # (GND)))))
-- \M1_unit|Add11~31\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(15) & (!\M1_unit|Add3~16_combout\ & !\M1_unit|Add11~29\)) # (!\M1_unit|Mult2|auto_generated|w253w\(15) & ((!\M1_unit|Add11~29\) # (!\M1_unit|Add3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(15),
	datab => \M1_unit|Add3~16_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~29\,
	combout => \M1_unit|Add11~30_combout\,
	cout => \M1_unit|Add11~31\);

-- Location: LCCOMB_X35_Y17_N0
\M1_unit|Add11~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~32_combout\ = ((\M1_unit|Add3~18_combout\ $ (\M1_unit|Mult2|auto_generated|w253w\(16) $ (!\M1_unit|Add11~31\)))) # (GND)
-- \M1_unit|Add11~33\ = CARRY((\M1_unit|Add3~18_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(16)) # (!\M1_unit|Add11~31\))) # (!\M1_unit|Add3~18_combout\ & (\M1_unit|Mult2|auto_generated|w253w\(16) & !\M1_unit|Add11~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~18_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(16),
	datad => VCC,
	cin => \M1_unit|Add11~31\,
	combout => \M1_unit|Add11~32_combout\,
	cout => \M1_unit|Add11~33\);

-- Location: LCCOMB_X34_Y18_N0
\M1_unit|Add12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~0_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(0) & (\M1_unit|Add11~0_combout\ $ (VCC))) # (!\M1_unit|Mult1|auto_generated|w247w\(0) & ((\M1_unit|Add11~0_combout\) # (GND)))
-- \M1_unit|Add12~1\ = CARRY((\M1_unit|Add11~0_combout\) # (!\M1_unit|Mult1|auto_generated|w247w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(0),
	datab => \M1_unit|Add11~0_combout\,
	datad => VCC,
	combout => \M1_unit|Add12~0_combout\,
	cout => \M1_unit|Add12~1\);

-- Location: LCCOMB_X34_Y18_N4
\M1_unit|Add12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~4_combout\ = ((\M1_unit|Add11~4_combout\ $ (\M1_unit|Mult1|auto_generated|w247w\(2) $ (\M1_unit|Add12~3\)))) # (GND)
-- \M1_unit|Add12~5\ = CARRY((\M1_unit|Add11~4_combout\ & ((!\M1_unit|Add12~3\) # (!\M1_unit|Mult1|auto_generated|w247w\(2)))) # (!\M1_unit|Add11~4_combout\ & (!\M1_unit|Mult1|auto_generated|w247w\(2) & !\M1_unit|Add12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~4_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(2),
	datad => VCC,
	cin => \M1_unit|Add12~3\,
	combout => \M1_unit|Add12~4_combout\,
	cout => \M1_unit|Add12~5\);

-- Location: LCCOMB_X34_Y18_N12
\M1_unit|Add12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~12_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(6) $ (\M1_unit|Add11~12_combout\ $ (\M1_unit|Add12~11\)))) # (GND)
-- \M1_unit|Add12~13\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(6) & (\M1_unit|Add11~12_combout\ & !\M1_unit|Add12~11\)) # (!\M1_unit|Mult1|auto_generated|w247w\(6) & ((\M1_unit|Add11~12_combout\) # (!\M1_unit|Add12~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(6),
	datab => \M1_unit|Add11~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~11\,
	combout => \M1_unit|Add12~12_combout\,
	cout => \M1_unit|Add12~13\);

-- Location: LCCOMB_X34_Y18_N18
\M1_unit|Add12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~18_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(9) & ((\M1_unit|Add11~18_combout\ & (!\M1_unit|Add12~17\)) # (!\M1_unit|Add11~18_combout\ & ((\M1_unit|Add12~17\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w247w\(9) & 
-- ((\M1_unit|Add11~18_combout\ & (\M1_unit|Add12~17\ & VCC)) # (!\M1_unit|Add11~18_combout\ & (!\M1_unit|Add12~17\))))
-- \M1_unit|Add12~19\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(9) & ((!\M1_unit|Add12~17\) # (!\M1_unit|Add11~18_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(9) & (!\M1_unit|Add11~18_combout\ & !\M1_unit|Add12~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(9),
	datab => \M1_unit|Add11~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~17\,
	combout => \M1_unit|Add12~18_combout\,
	cout => \M1_unit|Add12~19\);

-- Location: LCCOMB_X34_Y18_N20
\M1_unit|Add12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~20_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(10) $ (\M1_unit|Add11~20_combout\ $ (\M1_unit|Add12~19\)))) # (GND)
-- \M1_unit|Add12~21\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(10) & (\M1_unit|Add11~20_combout\ & !\M1_unit|Add12~19\)) # (!\M1_unit|Mult1|auto_generated|w247w\(10) & ((\M1_unit|Add11~20_combout\) # (!\M1_unit|Add12~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(10),
	datab => \M1_unit|Add11~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~19\,
	combout => \M1_unit|Add12~20_combout\,
	cout => \M1_unit|Add12~21\);

-- Location: LCCOMB_X34_Y18_N22
\M1_unit|Add12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~22_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(11) & ((\M1_unit|Add11~22_combout\ & (!\M1_unit|Add12~21\)) # (!\M1_unit|Add11~22_combout\ & ((\M1_unit|Add12~21\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w247w\(11) & 
-- ((\M1_unit|Add11~22_combout\ & (\M1_unit|Add12~21\ & VCC)) # (!\M1_unit|Add11~22_combout\ & (!\M1_unit|Add12~21\))))
-- \M1_unit|Add12~23\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(11) & ((!\M1_unit|Add12~21\) # (!\M1_unit|Add11~22_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(11) & (!\M1_unit|Add11~22_combout\ & !\M1_unit|Add12~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(11),
	datab => \M1_unit|Add11~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~21\,
	combout => \M1_unit|Add12~22_combout\,
	cout => \M1_unit|Add12~23\);

-- Location: LCCOMB_X34_Y18_N26
\M1_unit|Add12~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~26_combout\ = (\M1_unit|Add11~26_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(13) & (!\M1_unit|Add12~25\)) # (!\M1_unit|Mult1|auto_generated|w247w\(13) & (\M1_unit|Add12~25\ & VCC)))) # (!\M1_unit|Add11~26_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w247w\(13) & ((\M1_unit|Add12~25\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w247w\(13) & (!\M1_unit|Add12~25\))))
-- \M1_unit|Add12~27\ = CARRY((\M1_unit|Add11~26_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(13) & !\M1_unit|Add12~25\)) # (!\M1_unit|Add11~26_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(13)) # (!\M1_unit|Add12~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~26_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(13),
	datad => VCC,
	cin => \M1_unit|Add12~25\,
	combout => \M1_unit|Add12~26_combout\,
	cout => \M1_unit|Add12~27\);

-- Location: LCCOMB_X34_Y18_N28
\M1_unit|Add12~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~28_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(14) $ (\M1_unit|Add11~28_combout\ $ (\M1_unit|Add12~27\)))) # (GND)
-- \M1_unit|Add12~29\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(14) & (\M1_unit|Add11~28_combout\ & !\M1_unit|Add12~27\)) # (!\M1_unit|Mult1|auto_generated|w247w\(14) & ((\M1_unit|Add11~28_combout\) # (!\M1_unit|Add12~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(14),
	datab => \M1_unit|Add11~28_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~27\,
	combout => \M1_unit|Add12~28_combout\,
	cout => \M1_unit|Add12~29\);

-- Location: LCCOMB_X34_Y18_N30
\M1_unit|Add12~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~30_combout\ = (\M1_unit|Mult1|auto_generated|w247w\(15) & ((\M1_unit|Add11~30_combout\ & (!\M1_unit|Add12~29\)) # (!\M1_unit|Add11~30_combout\ & ((\M1_unit|Add12~29\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w247w\(15) & 
-- ((\M1_unit|Add11~30_combout\ & (\M1_unit|Add12~29\ & VCC)) # (!\M1_unit|Add11~30_combout\ & (!\M1_unit|Add12~29\))))
-- \M1_unit|Add12~31\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(15) & ((!\M1_unit|Add12~29\) # (!\M1_unit|Add11~30_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(15) & (!\M1_unit|Add11~30_combout\ & !\M1_unit|Add12~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(15),
	datab => \M1_unit|Add11~30_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~29\,
	combout => \M1_unit|Add12~30_combout\,
	cout => \M1_unit|Add12~31\);

-- Location: LCCOMB_X34_Y17_N0
\M1_unit|Add12~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~32_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(16) $ (\M1_unit|Add11~32_combout\ $ (\M1_unit|Add12~31\)))) # (GND)
-- \M1_unit|Add12~33\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(16) & (\M1_unit|Add11~32_combout\ & !\M1_unit|Add12~31\)) # (!\M1_unit|Mult1|auto_generated|w247w\(16) & ((\M1_unit|Add11~32_combout\) # (!\M1_unit|Add12~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(16),
	datab => \M1_unit|Add11~32_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~31\,
	combout => \M1_unit|Add12~32_combout\,
	cout => \M1_unit|Add12~33\);

-- Location: LCCOMB_X34_Y19_N28
\M1_unit|Selector136~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector136~2_combout\ = (\M1_unit|Selector134~2_combout\ & ((\M1_unit|Add5~32_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~32_combout\)))) # (!\M1_unit|Selector134~2_combout\ & (\M1_unit|M1_state.M1_COMMON_4~0_combout\ 
-- & (\M1_unit|Add12~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector134~2_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add12~32_combout\,
	datad => \M1_unit|Add5~32_combout\,
	combout => \M1_unit|Selector136~2_combout\);

-- Location: LCCOMB_X33_Y20_N4
\M1_unit|Selector158~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector158~0_combout\ = (\M1_unit|WideOr34~0_combout\ & ((\M1_unit|Add5~52_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(31),
	datac => \M1_unit|WideOr34~0_combout\,
	datad => \M1_unit|Add5~52_combout\,
	combout => \M1_unit|Selector158~0_combout\);

-- Location: LCFF_X33_Y20_N5
\M1_unit|V_prime_buf[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector158~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(26));

-- Location: LCCOMB_X34_Y20_N0
\M1_unit|Add5~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~32_combout\ = ((\M1_unit|Mult2|auto_generated|w253w\(16) $ (\M1_unit|Add4~32_combout\ $ (!\M1_unit|Add5~31\)))) # (GND)
-- \M1_unit|Add5~33\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(16) & ((\M1_unit|Add4~32_combout\) # (!\M1_unit|Add5~31\))) # (!\M1_unit|Mult2|auto_generated|w253w\(16) & (\M1_unit|Add4~32_combout\ & !\M1_unit|Add5~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(16),
	datab => \M1_unit|Add4~32_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~31\,
	combout => \M1_unit|Add5~32_combout\,
	cout => \M1_unit|Add5~33\);

-- Location: LCCOMB_X34_Y20_N2
\M1_unit|Add5~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~34_combout\ = (\M1_unit|Add4~34_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(17) & (\M1_unit|Add5~33\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w253w\(17) & (!\M1_unit|Add5~33\)))) # (!\M1_unit|Add4~34_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|w253w\(17) & (!\M1_unit|Add5~33\)) # (!\M1_unit|Mult2|auto_generated|w253w\(17) & ((\M1_unit|Add5~33\) # (GND)))))
-- \M1_unit|Add5~35\ = CARRY((\M1_unit|Add4~34_combout\ & (!\M1_unit|Mult2|auto_generated|w253w\(17) & !\M1_unit|Add5~33\)) # (!\M1_unit|Add4~34_combout\ & ((!\M1_unit|Add5~33\) # (!\M1_unit|Mult2|auto_generated|w253w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~34_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(17),
	datad => VCC,
	cin => \M1_unit|Add5~33\,
	combout => \M1_unit|Add5~34_combout\,
	cout => \M1_unit|Add5~35\);

-- Location: LCCOMB_X34_Y20_N4
\M1_unit|Add5~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~36_combout\ = ((\M1_unit|Add4~36_combout\ $ (\M1_unit|Mult2|auto_generated|op_1~0_combout\ $ (!\M1_unit|Add5~35\)))) # (GND)
-- \M1_unit|Add5~37\ = CARRY((\M1_unit|Add4~36_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~0_combout\) # (!\M1_unit|Add5~35\))) # (!\M1_unit|Add4~36_combout\ & (\M1_unit|Mult2|auto_generated|op_1~0_combout\ & !\M1_unit|Add5~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~36_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~35\,
	combout => \M1_unit|Add5~36_combout\,
	cout => \M1_unit|Add5~37\);

-- Location: LCCOMB_X33_Y20_N22
\M1_unit|Selector166~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector166~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|Add5~36_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|V_prime_buf\(26),
	datad => \M1_unit|Add5~36_combout\,
	combout => \M1_unit|Selector166~0_combout\);

-- Location: LCFF_X33_Y20_N23
\M1_unit|V_prime_buf[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector166~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(18));

-- Location: LCCOMB_X37_Y19_N28
\M1_unit|Add26~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~29_combout\ = (\M1_unit|V_prime_buf\(17) & ((GND) # (!\M1_unit|Add26~28\))) # (!\M1_unit|V_prime_buf\(17) & (\M1_unit|Add26~28\ $ (GND)))
-- \M1_unit|Add26~30\ = CARRY((\M1_unit|V_prime_buf\(17)) # (!\M1_unit|Add26~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(17),
	datad => VCC,
	cin => \M1_unit|Add26~28\,
	combout => \M1_unit|Add26~29_combout\,
	cout => \M1_unit|Add26~30\);

-- Location: LCCOMB_X37_Y19_N30
\M1_unit|Add26~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~31_combout\ = (\M1_unit|V_prime_buf\(18) & (\M1_unit|Add26~30\ & VCC)) # (!\M1_unit|V_prime_buf\(18) & (!\M1_unit|Add26~30\))
-- \M1_unit|Add26~32\ = CARRY((!\M1_unit|V_prime_buf\(18) & !\M1_unit|Add26~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(18),
	datad => VCC,
	cin => \M1_unit|Add26~30\,
	combout => \M1_unit|Add26~31_combout\,
	cout => \M1_unit|Add26~32\);

-- Location: LCCOMB_X38_Y18_N2
\M1_unit|Selector419~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector419~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~31_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector419~0_combout\);

-- Location: LCCOMB_X37_Y18_N0
\M1_unit|Add26~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~33_combout\ = (\M1_unit|V_prime_buf\(19) & ((GND) # (!\M1_unit|Add26~32\))) # (!\M1_unit|V_prime_buf\(19) & (\M1_unit|Add26~32\ $ (GND)))
-- \M1_unit|Add26~34\ = CARRY((\M1_unit|V_prime_buf\(19)) # (!\M1_unit|Add26~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(19),
	datad => VCC,
	cin => \M1_unit|Add26~32\,
	combout => \M1_unit|Add26~33_combout\,
	cout => \M1_unit|Add26~34\);

-- Location: LCCOMB_X38_Y18_N28
\M1_unit|Selector418~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector418~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~33_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector418~0_combout\);

-- Location: LCCOMB_X37_Y18_N2
\M1_unit|Add26~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~35_combout\ = (\M1_unit|V_prime_buf\(20) & (\M1_unit|Add26~34\ & VCC)) # (!\M1_unit|V_prime_buf\(20) & (!\M1_unit|Add26~34\))
-- \M1_unit|Add26~36\ = CARRY((!\M1_unit|V_prime_buf\(20) & !\M1_unit|Add26~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(20),
	datad => VCC,
	cin => \M1_unit|Add26~34\,
	combout => \M1_unit|Add26~35_combout\,
	cout => \M1_unit|Add26~36\);

-- Location: LCCOMB_X38_Y18_N22
\M1_unit|Selector417~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector417~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~35_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|Add26~35_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector417~0_combout\);

-- Location: LCCOMB_X38_Y17_N2
\M1_unit|Mult2|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~0_combout\ = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\ & (\M1_unit|Mult2|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out4~dataout\ & VCC))
-- \M1_unit|Mult2|auto_generated|op_1~1\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\ & \M1_unit|Mult2|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \M1_unit|Mult2|auto_generated|op_1~0_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~1\);

-- Location: LCCOMB_X38_Y17_N4
\M1_unit|Mult2|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~2_combout\ = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ & (\M1_unit|Mult2|auto_generated|op_1~1\ & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\M1_unit|Mult2|auto_generated|op_1~1\)))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\M1_unit|Mult2|auto_generated|op_1~1\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~1\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~3\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\ & !\M1_unit|Mult2|auto_generated|op_1~1\)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~1\) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~1\,
	combout => \M1_unit|Mult2|auto_generated|op_1~2_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~3\);

-- Location: LCCOMB_X38_Y17_N6
\M1_unit|Mult2|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~4_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\ $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\ $ (!\M1_unit|Mult2|auto_generated|op_1~3\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~5\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\) # (!\M1_unit|Mult2|auto_generated|op_1~3\))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\ & !\M1_unit|Mult2|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~3\,
	combout => \M1_unit|Mult2|auto_generated|op_1~4_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~5\);

-- Location: LCCOMB_X38_Y17_N8
\M1_unit|Mult2|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~6_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ & (\M1_unit|Mult2|auto_generated|op_1~5\ & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ 
-- & (!\M1_unit|Mult2|auto_generated|op_1~5\)))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Mult2|auto_generated|op_1~5\)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~5\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~7\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\ & !\M1_unit|Mult2|auto_generated|op_1~5\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~5\) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~5\,
	combout => \M1_unit|Mult2|auto_generated|op_1~6_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~7\);

-- Location: LCCOMB_X34_Y20_N6
\M1_unit|Add5~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~38_combout\ = (\M1_unit|Add4~38_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (\M1_unit|Add5~37\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|Add5~37\)))) # (!\M1_unit|Add4~38_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|Add5~37\)) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((\M1_unit|Add5~37\) # (GND)))))
-- \M1_unit|Add5~39\ = CARRY((\M1_unit|Add4~38_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & !\M1_unit|Add5~37\)) # (!\M1_unit|Add4~38_combout\ & ((!\M1_unit|Add5~37\) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~38_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~37\,
	combout => \M1_unit|Add5~38_combout\,
	cout => \M1_unit|Add5~39\);

-- Location: LCCOMB_X34_Y20_N8
\M1_unit|Add5~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~40_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~4_combout\ $ (\M1_unit|Add4~40_combout\ $ (!\M1_unit|Add5~39\)))) # (GND)
-- \M1_unit|Add5~41\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~4_combout\ & ((\M1_unit|Add4~40_combout\) # (!\M1_unit|Add5~39\))) # (!\M1_unit|Mult2|auto_generated|op_1~4_combout\ & (\M1_unit|Add4~40_combout\ & !\M1_unit|Add5~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Add4~40_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~39\,
	combout => \M1_unit|Add5~40_combout\,
	cout => \M1_unit|Add5~41\);

-- Location: LCCOMB_X34_Y20_N10
\M1_unit|Add5~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~42_combout\ = (\M1_unit|Add4~42_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (\M1_unit|Add5~41\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (!\M1_unit|Add5~41\)))) # (!\M1_unit|Add4~42_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (!\M1_unit|Add5~41\)) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((\M1_unit|Add5~41\) # (GND)))))
-- \M1_unit|Add5~43\ = CARRY((\M1_unit|Add4~42_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & !\M1_unit|Add5~41\)) # (!\M1_unit|Add4~42_combout\ & ((!\M1_unit|Add5~41\) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~42_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~41\,
	combout => \M1_unit|Add5~42_combout\,
	cout => \M1_unit|Add5~43\);

-- Location: LCCOMB_X38_Y16_N18
\M1_unit|Selector446~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector446~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector446~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector446~0_combout\,
	datab => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector446~1_combout\);

-- Location: LCCOMB_X38_Y16_N12
\M1_unit|Selector445~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector445~0_combout\ = (\M1_unit|WideOr23~4_combout\ & ((\M1_unit|WideOr23~2_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~2_combout\ & (\M1_unit|Add27~34_combout\)))) # (!\M1_unit|WideOr23~4_combout\ & 
-- (\M1_unit|Add27~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~34_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector445~0_combout\);

-- Location: LCCOMB_X38_Y16_N30
\M1_unit|Selector445~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector445~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector445~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector460~1_combout\,
	datab => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector445~0_combout\,
	combout => \M1_unit|Selector445~1_combout\);

-- Location: LCCOMB_X37_Y20_N12
\M1_unit|Add27~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~36_combout\ = (\M1_unit|U_prime_buf\(25) & ((GND) # (!\M1_unit|Add27~35\))) # (!\M1_unit|U_prime_buf\(25) & (\M1_unit|Add27~35\ $ (GND)))
-- \M1_unit|Add27~37\ = CARRY((\M1_unit|U_prime_buf\(25)) # (!\M1_unit|Add27~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(25),
	datad => VCC,
	cin => \M1_unit|Add27~35\,
	combout => \M1_unit|Add27~36_combout\,
	cout => \M1_unit|Add27~37\);

-- Location: LCCOMB_X38_Y16_N4
\M1_unit|Selector444~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector444~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~4_combout\ & ((\M1_unit|Add27~36_combout\))))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][7]~regout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Add27~36_combout\,
	combout => \M1_unit|Selector444~0_combout\);

-- Location: LCCOMB_X38_Y16_N10
\M1_unit|Selector444~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector444~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector444~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector460~1_combout\,
	datab => \M1_unit|Selector444~0_combout\,
	datad => \M1_unit|Selector398~3_combout\,
	combout => \M1_unit|Selector444~1_combout\);

-- Location: LCCOMB_X40_Y16_N0
\M1_unit|Selector443~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector443~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~4_combout\ & ((\M1_unit|Add27~38_combout\))))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][7]~regout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Add27~38_combout\,
	combout => \M1_unit|Selector443~0_combout\);

-- Location: LCCOMB_X40_Y16_N30
\M1_unit|Selector443~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector443~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector443~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector398~3_combout\,
	datab => \M1_unit|Selector443~0_combout\,
	datac => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector443~1_combout\);

-- Location: LCCOMB_X37_Y20_N14
\M1_unit|Add27~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~38_combout\ = (\M1_unit|U_prime_buf\(26) & (\M1_unit|Add27~37\ & VCC)) # (!\M1_unit|U_prime_buf\(26) & (!\M1_unit|Add27~37\))
-- \M1_unit|Add27~39\ = CARRY((!\M1_unit|U_prime_buf\(26) & !\M1_unit|Add27~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(26),
	datad => VCC,
	cin => \M1_unit|Add27~37\,
	combout => \M1_unit|Add27~38_combout\,
	cout => \M1_unit|Add27~39\);

-- Location: LCCOMB_X37_Y20_N16
\M1_unit|Add27~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~40_combout\ = (\M1_unit|U_prime_buf\(27) & ((GND) # (!\M1_unit|Add27~39\))) # (!\M1_unit|U_prime_buf\(27) & (\M1_unit|Add27~39\ $ (GND)))
-- \M1_unit|Add27~41\ = CARRY((\M1_unit|U_prime_buf\(27)) # (!\M1_unit|Add27~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(27),
	datad => VCC,
	cin => \M1_unit|Add27~39\,
	combout => \M1_unit|Add27~40_combout\,
	cout => \M1_unit|Add27~41\);

-- Location: LCCOMB_X38_Y16_N14
\M1_unit|Selector442~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector442~3_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~4_combout\ & ((\M1_unit|Add27~40_combout\))))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][7]~regout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Add27~40_combout\,
	combout => \M1_unit|Selector442~3_combout\);

-- Location: LCCOMB_X38_Y16_N20
\M1_unit|Selector442~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector442~2_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector442~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector460~1_combout\,
	datab => \M1_unit|Selector442~3_combout\,
	datad => \M1_unit|Selector398~3_combout\,
	combout => \M1_unit|Selector442~2_combout\);

-- Location: LCCOMB_X38_Y19_N2
\M1_unit|Selector441~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector441~3_combout\ = (\M1_unit|WideOr23~4_combout\ & ((\M1_unit|WideOr23~2_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~2_combout\ & (\M1_unit|Add27~42_combout\)))) # (!\M1_unit|WideOr23~4_combout\ & 
-- (\M1_unit|Add27~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~42_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector441~3_combout\);

-- Location: LCCOMB_X38_Y19_N16
\M1_unit|Selector441~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector441~2_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector441~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector460~1_combout\,
	datab => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector441~3_combout\,
	combout => \M1_unit|Selector441~2_combout\);

-- Location: LCCOMB_X37_Y18_N4
\M1_unit|Add26~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~37_combout\ = (\M1_unit|V_prime_buf\(21) & ((GND) # (!\M1_unit|Add26~36\))) # (!\M1_unit|V_prime_buf\(21) & (\M1_unit|Add26~36\ $ (GND)))
-- \M1_unit|Add26~38\ = CARRY((\M1_unit|V_prime_buf\(21)) # (!\M1_unit|Add26~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(21),
	datad => VCC,
	cin => \M1_unit|Add26~36\,
	combout => \M1_unit|Add26~37_combout\,
	cout => \M1_unit|Add26~38\);

-- Location: LCCOMB_X37_Y18_N6
\M1_unit|Add26~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~39_combout\ = (\M1_unit|V_prime_buf\(22) & (\M1_unit|Add26~38\ & VCC)) # (!\M1_unit|V_prime_buf\(22) & (!\M1_unit|Add26~38\))
-- \M1_unit|Add26~40\ = CARRY((!\M1_unit|V_prime_buf\(22) & !\M1_unit|Add26~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(22),
	datad => VCC,
	cin => \M1_unit|Add26~38\,
	combout => \M1_unit|Add26~39_combout\,
	cout => \M1_unit|Add26~40\);

-- Location: LCCOMB_X38_Y18_N6
\M1_unit|Selector415~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector415~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~39_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector415~0_combout\);

-- Location: LCCOMB_X37_Y18_N8
\M1_unit|Add26~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~41_combout\ = (\M1_unit|V_prime_buf\(23) & ((GND) # (!\M1_unit|Add26~40\))) # (!\M1_unit|V_prime_buf\(23) & (\M1_unit|Add26~40\ $ (GND)))
-- \M1_unit|Add26~42\ = CARRY((\M1_unit|V_prime_buf\(23)) # (!\M1_unit|Add26~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(23),
	datad => VCC,
	cin => \M1_unit|Add26~40\,
	combout => \M1_unit|Add26~41_combout\,
	cout => \M1_unit|Add26~42\);

-- Location: LCCOMB_X38_Y19_N24
\M1_unit|Selector414~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector414~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~12_combout\,
	datad => \M1_unit|Add26~41_combout\,
	combout => \M1_unit|Selector414~0_combout\);

-- Location: LCCOMB_X37_Y20_N18
\M1_unit|Add27~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~42_combout\ = (\M1_unit|U_prime_buf\(28) & (\M1_unit|Add27~41\ & VCC)) # (!\M1_unit|U_prime_buf\(28) & (!\M1_unit|Add27~41\))
-- \M1_unit|Add27~43\ = CARRY((!\M1_unit|U_prime_buf\(28) & !\M1_unit|Add27~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(28),
	datad => VCC,
	cin => \M1_unit|Add27~41\,
	combout => \M1_unit|Add27~42_combout\,
	cout => \M1_unit|Add27~43\);

-- Location: LCCOMB_X37_Y20_N20
\M1_unit|Add27~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~44_combout\ = (\M1_unit|U_prime_buf\(29) & ((GND) # (!\M1_unit|Add27~43\))) # (!\M1_unit|U_prime_buf\(29) & (\M1_unit|Add27~43\ $ (GND)))
-- \M1_unit|Add27~45\ = CARRY((\M1_unit|U_prime_buf\(29)) # (!\M1_unit|Add27~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(29),
	datad => VCC,
	cin => \M1_unit|Add27~43\,
	combout => \M1_unit|Add27~44_combout\,
	cout => \M1_unit|Add27~45\);

-- Location: LCCOMB_X40_Y16_N14
\M1_unit|Selector439~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector439~3_combout\ = (\M1_unit|WideOr23~4_combout\ & ((\M1_unit|WideOr23~2_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~2_combout\ & ((\M1_unit|Add27~46_combout\))))) # (!\M1_unit|WideOr23~4_combout\ & 
-- (((\M1_unit|Add27~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][7]~regout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Add27~46_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector439~3_combout\);

-- Location: LCCOMB_X40_Y16_N4
\M1_unit|Selector439~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector439~2_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector439~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector398~3_combout\,
	datab => \M1_unit|Selector460~1_combout\,
	datac => \M1_unit|Selector439~3_combout\,
	combout => \M1_unit|Selector439~2_combout\);

-- Location: LCCOMB_X38_Y16_N26
\M1_unit|Selector438~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector438~3_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~4_combout\ & (\M1_unit|Add27~48_combout\)))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (\M1_unit|Add27~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~48_combout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|U_shift_reg[1][7]~regout\,
	combout => \M1_unit|Selector438~3_combout\);

-- Location: LCCOMB_X38_Y16_N0
\M1_unit|Selector438~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector438~2_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector438~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector460~1_combout\,
	datab => \M1_unit|Selector438~3_combout\,
	datad => \M1_unit|Selector398~3_combout\,
	combout => \M1_unit|Selector438~2_combout\);

-- Location: DSPMULT_X39_Y16_N0
\M1_unit|Mult2|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|Mult2|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M1_unit|Mult2|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y17_N10
\M1_unit|Mult2|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~8_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\ $ (!\M1_unit|Mult2|auto_generated|op_1~7\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~9\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\) # (!\M1_unit|Mult2|auto_generated|op_1~7\))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\ & !\M1_unit|Mult2|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~7\,
	combout => \M1_unit|Mult2|auto_generated|op_1~8_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~9\);

-- Location: LCCOMB_X38_Y17_N14
\M1_unit|Mult2|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~12_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\ $ (!\M1_unit|Mult2|auto_generated|op_1~11\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~13\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\) # (!\M1_unit|Mult2|auto_generated|op_1~11\))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\ & !\M1_unit|Mult2|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~11\,
	combout => \M1_unit|Mult2|auto_generated|op_1~12_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~13\);

-- Location: LCCOMB_X34_Y20_N14
\M1_unit|Add5~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~46_combout\ = (\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((\M1_unit|Add4~46_combout\ & (\M1_unit|Add5~45\ & VCC)) # (!\M1_unit|Add4~46_combout\ & (!\M1_unit|Add5~45\)))) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & 
-- ((\M1_unit|Add4~46_combout\ & (!\M1_unit|Add5~45\)) # (!\M1_unit|Add4~46_combout\ & ((\M1_unit|Add5~45\) # (GND)))))
-- \M1_unit|Add5~47\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add4~46_combout\ & !\M1_unit|Add5~45\)) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((!\M1_unit|Add5~45\) # (!\M1_unit|Add4~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Add4~46_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~45\,
	combout => \M1_unit|Add5~46_combout\,
	cout => \M1_unit|Add5~47\);

-- Location: LCCOMB_X34_Y20_N16
\M1_unit|Add5~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~48_combout\ = ((\M1_unit|Add4~48_combout\ $ (\M1_unit|Mult2|auto_generated|op_1~12_combout\ $ (!\M1_unit|Add5~47\)))) # (GND)
-- \M1_unit|Add5~49\ = CARRY((\M1_unit|Add4~48_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~12_combout\) # (!\M1_unit|Add5~47\))) # (!\M1_unit|Add4~48_combout\ & (\M1_unit|Mult2|auto_generated|op_1~12_combout\ & !\M1_unit|Add5~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~48_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~47\,
	combout => \M1_unit|Add5~48_combout\,
	cout => \M1_unit|Add5~49\);

-- Location: LCCOMB_X33_Y20_N12
\M1_unit|Selector160~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector160~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (\M1_unit|Add5~48_combout\)) # (!\M1_unit|WideOr34~0_combout\ & ((\M1_unit|V_prime_buf\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datac => \M1_unit|Add5~48_combout\,
	datad => \M1_unit|V_prime_buf\(31),
	combout => \M1_unit|Selector160~0_combout\);

-- Location: LCFF_X33_Y20_N13
\M1_unit|V_prime_buf[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector160~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(24));

-- Location: LCCOMB_X37_Y18_N10
\M1_unit|Add26~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~43_combout\ = (\M1_unit|V_prime_buf\(24) & (\M1_unit|Add26~42\ & VCC)) # (!\M1_unit|V_prime_buf\(24) & (!\M1_unit|Add26~42\))
-- \M1_unit|Add26~44\ = CARRY((!\M1_unit|V_prime_buf\(24) & !\M1_unit|Add26~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(24),
	datad => VCC,
	cin => \M1_unit|Add26~42\,
	combout => \M1_unit|Add26~43_combout\,
	cout => \M1_unit|Add26~44\);

-- Location: LCCOMB_X38_Y19_N14
\M1_unit|Selector413~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector413~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~12_combout\,
	datad => \M1_unit|Add26~43_combout\,
	combout => \M1_unit|Selector413~0_combout\);

-- Location: LCCOMB_X37_Y18_N12
\M1_unit|Add26~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~45_combout\ = (\M1_unit|V_prime_buf\(25) & ((GND) # (!\M1_unit|Add26~44\))) # (!\M1_unit|V_prime_buf\(25) & (\M1_unit|Add26~44\ $ (GND)))
-- \M1_unit|Add26~46\ = CARRY((\M1_unit|V_prime_buf\(25)) # (!\M1_unit|Add26~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(25),
	datad => VCC,
	cin => \M1_unit|Add26~44\,
	combout => \M1_unit|Add26~45_combout\,
	cout => \M1_unit|Add26~46\);

-- Location: LCCOMB_X38_Y19_N12
\M1_unit|Selector412~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector412~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add26~12_combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~45_combout\,
	datad => \M1_unit|WideOr36~combout\,
	combout => \M1_unit|Selector412~0_combout\);

-- Location: LCCOMB_X37_Y18_N14
\M1_unit|Add26~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~47_combout\ = (\M1_unit|V_prime_buf\(26) & (\M1_unit|Add26~46\ & VCC)) # (!\M1_unit|V_prime_buf\(26) & (!\M1_unit|Add26~46\))
-- \M1_unit|Add26~48\ = CARRY((!\M1_unit|V_prime_buf\(26) & !\M1_unit|Add26~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(26),
	datad => VCC,
	cin => \M1_unit|Add26~46\,
	combout => \M1_unit|Add26~47_combout\,
	cout => \M1_unit|Add26~48\);

-- Location: LCCOMB_X38_Y19_N6
\M1_unit|Selector411~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector411~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~12_combout\,
	datad => \M1_unit|Add26~47_combout\,
	combout => \M1_unit|Selector411~0_combout\);

-- Location: LCCOMB_X38_Y19_N20
\M1_unit|Selector410~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector410~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~49_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add26~49_combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~12_combout\,
	datad => \M1_unit|WideOr36~combout\,
	combout => \M1_unit|Selector410~0_combout\);

-- Location: LCCOMB_X38_Y16_N2
\M1_unit|Selector378~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector378~2_combout\ = ((\M1_unit|Add27~40_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|Add27~40_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Selector397~4_combout\,
	combout => \M1_unit|Selector378~2_combout\);

-- Location: LCCOMB_X38_Y19_N8
\M1_unit|Selector377~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector377~2_combout\ = ((\M1_unit|Add27~42_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector397~4_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Add27~42_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector377~2_combout\);

-- Location: LCCOMB_X38_Y19_N22
\M1_unit|Selector376~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector376~2_combout\ = ((\M1_unit|Add27~44_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector397~4_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Add27~44_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector376~2_combout\);

-- Location: LCCOMB_X38_Y19_N28
\M1_unit|Selector375~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector375~2_combout\ = ((\M1_unit|Add27~46_combout\ & ((!\M1_unit|WideOr23~2_combout\) # (!\M1_unit|WideOr23~4_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector397~4_combout\,
	datab => \M1_unit|Add27~46_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|WideOr23~2_combout\,
	combout => \M1_unit|Selector375~2_combout\);

-- Location: LCCOMB_X38_Y16_N8
\M1_unit|Selector374~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector374~2_combout\ = ((\M1_unit|Add27~48_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add27~48_combout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Selector397~4_combout\,
	combout => \M1_unit|Selector374~2_combout\);

-- Location: DSPMULT_X39_Y20_N0
\M1_unit|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M1_unit|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y20_N10
\M1_unit|Mult0|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~6_combout\ = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\M1_unit|Mult0|auto_generated|op_1~5\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ 
-- & (!\M1_unit|Mult0|auto_generated|op_1~5\)))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Mult0|auto_generated|op_1~5\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\M1_unit|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \M1_unit|Mult0|auto_generated|op_1~7\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\M1_unit|Mult0|auto_generated|op_1~5\)) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\M1_unit|Mult0|auto_generated|op_1~5\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~5\,
	combout => \M1_unit|Mult0|auto_generated|op_1~6_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X40_Y20_N12
\M1_unit|Mult0|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~8_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\M1_unit|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \M1_unit|Mult0|auto_generated|op_1~9\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\M1_unit|Mult0|auto_generated|op_1~7\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\M1_unit|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~7\,
	combout => \M1_unit|Mult0|auto_generated|op_1~8_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X40_Y20_N14
\M1_unit|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~10_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\M1_unit|Mult0|auto_generated|op_1~9\ & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ 
-- & (!\M1_unit|Mult0|auto_generated|op_1~9\)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\M1_unit|Mult0|auto_generated|op_1~9\)) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- ((\M1_unit|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \M1_unit|Mult0|auto_generated|op_1~11\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\M1_unit|Mult0|auto_generated|op_1~9\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\M1_unit|Mult0|auto_generated|op_1~9\) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~9\,
	combout => \M1_unit|Mult0|auto_generated|op_1~10_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X40_Y20_N16
\M1_unit|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~12_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (!\M1_unit|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \M1_unit|Mult0|auto_generated|op_1~13\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6\) # (!\M1_unit|Mult0|auto_generated|op_1~11\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6\ & !\M1_unit|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~11\,
	combout => \M1_unit|Mult0|auto_generated|op_1~12_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X40_Y20_N18
\M1_unit|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~14_combout\ = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult0|auto_generated|op_1~13\)))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult0|auto_generated|op_1~13\)) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \M1_unit|Mult0|auto_generated|op_1~15\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|Mult0|auto_generated|op_1~13\)) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- ((!\M1_unit|Mult0|auto_generated|op_1~13\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~13\,
	combout => \M1_unit|Mult0|auto_generated|op_1~14_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X40_Y20_N20
\M1_unit|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~16_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\M1_unit|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \M1_unit|Mult0|auto_generated|op_1~17\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\M1_unit|Mult0|auto_generated|op_1~15\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\M1_unit|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~15\,
	combout => \M1_unit|Mult0|auto_generated|op_1~16_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X40_Y20_N22
\M1_unit|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~18_combout\ = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\M1_unit|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult0|auto_generated|op_1~17\)))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult0|auto_generated|op_1~17\)) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \M1_unit|Mult0|auto_generated|op_1~19\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\M1_unit|Mult0|auto_generated|op_1~17\)) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- ((!\M1_unit|Mult0|auto_generated|op_1~17\) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~17\,
	combout => \M1_unit|Mult0|auto_generated|op_1~18_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X40_Y20_N24
\M1_unit|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~20_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (!\M1_unit|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \M1_unit|Mult0|auto_generated|op_1~21\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10\ & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28\) # (!\M1_unit|Mult0|auto_generated|op_1~19\))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28\ & !\M1_unit|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datab => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~19\,
	combout => \M1_unit|Mult0|auto_generated|op_1~20_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X36_Y20_N16
\M1_unit|Add3~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~40_combout\ = (\M1_unit|Mult0|auto_generated|op_1~18_combout\ & (\M1_unit|Add3~39\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout\ & (!\M1_unit|Add3~39\ & VCC))
-- \M1_unit|Add3~41\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~18_combout\ & !\M1_unit|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~39\,
	combout => \M1_unit|Add3~40_combout\,
	cout => \M1_unit|Add3~41\);

-- Location: LCCOMB_X36_Y20_N18
\M1_unit|Add3~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~42_combout\ = (\M1_unit|Mult0|auto_generated|op_1~20_combout\ & (!\M1_unit|Add3~41\)) # (!\M1_unit|Mult0|auto_generated|op_1~20_combout\ & ((\M1_unit|Add3~41\) # (GND)))
-- \M1_unit|Add3~43\ = CARRY((!\M1_unit|Add3~41\) # (!\M1_unit|Mult0|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~41\,
	combout => \M1_unit|Add3~42_combout\,
	cout => \M1_unit|Add3~43\);

-- Location: LCCOMB_X35_Y20_N20
\M1_unit|Add4~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~52_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~16_combout\ $ (\M1_unit|Add3~38_combout\ $ (\M1_unit|Add4~51\)))) # (GND)
-- \M1_unit|Add4~53\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~16_combout\ & (\M1_unit|Add3~38_combout\ & !\M1_unit|Add4~51\)) # (!\M1_unit|Mult1|auto_generated|op_1~16_combout\ & ((\M1_unit|Add3~38_combout\) # (!\M1_unit|Add4~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Add3~38_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~51\,
	combout => \M1_unit|Add4~52_combout\,
	cout => \M1_unit|Add4~53\);

-- Location: LCCOMB_X35_Y20_N22
\M1_unit|Add4~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~54_combout\ = (\M1_unit|Add3~40_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Add4~53\)) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (\M1_unit|Add4~53\ & VCC)))) # (!\M1_unit|Add3~40_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add4~53\) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Add4~53\))))
-- \M1_unit|Add4~55\ = CARRY((\M1_unit|Add3~40_combout\ & (\M1_unit|Mult1|auto_generated|op_1~18_combout\ & !\M1_unit|Add4~53\)) # (!\M1_unit|Add3~40_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~18_combout\) # (!\M1_unit|Add4~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~40_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~53\,
	combout => \M1_unit|Add4~54_combout\,
	cout => \M1_unit|Add4~55\);

-- Location: LCCOMB_X35_Y20_N24
\M1_unit|Add4~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~56_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~20_combout\ $ (\M1_unit|Add3~42_combout\ $ (\M1_unit|Add4~55\)))) # (GND)
-- \M1_unit|Add4~57\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~20_combout\ & (\M1_unit|Add3~42_combout\ & !\M1_unit|Add4~55\)) # (!\M1_unit|Mult1|auto_generated|op_1~20_combout\ & ((\M1_unit|Add3~42_combout\) # (!\M1_unit|Add4~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Add3~42_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~55\,
	combout => \M1_unit|Add4~56_combout\,
	cout => \M1_unit|Add4~57\);

-- Location: LCCOMB_X34_Y20_N18
\M1_unit|Add5~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~50_combout\ = (\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((\M1_unit|Add4~50_combout\ & (\M1_unit|Add5~49\ & VCC)) # (!\M1_unit|Add4~50_combout\ & (!\M1_unit|Add5~49\)))) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & 
-- ((\M1_unit|Add4~50_combout\ & (!\M1_unit|Add5~49\)) # (!\M1_unit|Add4~50_combout\ & ((\M1_unit|Add5~49\) # (GND)))))
-- \M1_unit|Add5~51\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|Add4~50_combout\ & !\M1_unit|Add5~49\)) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add5~49\) # (!\M1_unit|Add4~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Add4~50_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~49\,
	combout => \M1_unit|Add5~50_combout\,
	cout => \M1_unit|Add5~51\);

-- Location: LCCOMB_X34_Y20_N20
\M1_unit|Add5~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~52_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~16_combout\ $ (\M1_unit|Add4~52_combout\ $ (!\M1_unit|Add5~51\)))) # (GND)
-- \M1_unit|Add5~53\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~16_combout\ & ((\M1_unit|Add4~52_combout\) # (!\M1_unit|Add5~51\))) # (!\M1_unit|Mult2|auto_generated|op_1~16_combout\ & (\M1_unit|Add4~52_combout\ & !\M1_unit|Add5~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Add4~52_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~51\,
	combout => \M1_unit|Add5~52_combout\,
	cout => \M1_unit|Add5~53\);

-- Location: LCCOMB_X34_Y20_N22
\M1_unit|Add5~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~54_combout\ = (\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((\M1_unit|Add4~54_combout\ & (\M1_unit|Add5~53\ & VCC)) # (!\M1_unit|Add4~54_combout\ & (!\M1_unit|Add5~53\)))) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & 
-- ((\M1_unit|Add4~54_combout\ & (!\M1_unit|Add5~53\)) # (!\M1_unit|Add4~54_combout\ & ((\M1_unit|Add5~53\) # (GND)))))
-- \M1_unit|Add5~55\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|Add4~54_combout\ & !\M1_unit|Add5~53\)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((!\M1_unit|Add5~53\) # (!\M1_unit|Add4~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Add4~54_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~53\,
	combout => \M1_unit|Add5~54_combout\,
	cout => \M1_unit|Add5~55\);

-- Location: LCCOMB_X34_Y20_N24
\M1_unit|Add5~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~56_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~20_combout\ $ (\M1_unit|Add4~56_combout\ $ (!\M1_unit|Add5~55\)))) # (GND)
-- \M1_unit|Add5~57\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~20_combout\ & ((\M1_unit|Add4~56_combout\) # (!\M1_unit|Add5~55\))) # (!\M1_unit|Mult2|auto_generated|op_1~20_combout\ & (\M1_unit|Add4~56_combout\ & !\M1_unit|Add5~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~20_combout\,
	datab => \M1_unit|Add4~56_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~55\,
	combout => \M1_unit|Add5~56_combout\,
	cout => \M1_unit|Add5~57\);

-- Location: LCCOMB_X33_Y20_N28
\M1_unit|Selector156~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector156~0_combout\ = (\M1_unit|WideOr34~0_combout\ & ((\M1_unit|Add5~56_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(31),
	datac => \M1_unit|WideOr34~0_combout\,
	datad => \M1_unit|Add5~56_combout\,
	combout => \M1_unit|Selector156~0_combout\);

-- Location: LCFF_X33_Y20_N29
\M1_unit|V_prime_buf[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector156~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(28));

-- Location: LCCOMB_X37_Y18_N18
\M1_unit|Add26~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~51_combout\ = (\M1_unit|V_prime_buf\(28) & (\M1_unit|Add26~50\ & VCC)) # (!\M1_unit|V_prime_buf\(28) & (!\M1_unit|Add26~50\))
-- \M1_unit|Add26~52\ = CARRY((!\M1_unit|V_prime_buf\(28) & !\M1_unit|Add26~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(28),
	datad => VCC,
	cin => \M1_unit|Add26~50\,
	combout => \M1_unit|Add26~51_combout\,
	cout => \M1_unit|Add26~52\);

-- Location: LCCOMB_X38_Y19_N30
\M1_unit|Selector409~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector409~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~12_combout\,
	datad => \M1_unit|Add26~51_combout\,
	combout => \M1_unit|Selector409~0_combout\);

-- Location: LCCOMB_X38_Y19_N4
\M1_unit|Selector408~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector408~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~53_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add26~53_combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~12_combout\,
	datad => \M1_unit|WideOr36~combout\,
	combout => \M1_unit|Selector408~0_combout\);

-- Location: LCCOMB_X38_Y19_N26
\M1_unit|Selector407~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector407~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~55_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add26~55_combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~12_combout\,
	datad => \M1_unit|WideOr36~combout\,
	combout => \M1_unit|Selector407~0_combout\);

-- Location: LCCOMB_X37_Y18_N24
\M1_unit|Add26~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~57_combout\ = \M1_unit|V_prime_buf\(31) $ (\M1_unit|Add26~56\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(31),
	cin => \M1_unit|Add26~56\,
	combout => \M1_unit|Add26~57_combout\);

-- Location: LCCOMB_X37_Y19_N2
\M1_unit|Selector406~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector406~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~57_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add26~12_combout\,
	datab => \M1_unit|Add26~57_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|WideOr36~combout\,
	combout => \M1_unit|Selector406~0_combout\);

-- Location: DSPMULT_X39_Y19_N0
\M1_unit|Mult1|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M1_unit|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y19_N14
\M1_unit|Mult1|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~12_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\M1_unit|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~13\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\M1_unit|Mult1|auto_generated|op_1~11\))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\M1_unit|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~11\,
	combout => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X35_Y19_N18
\M1_unit|Mult1|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~16_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (!\M1_unit|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~17\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\) # (!\M1_unit|Mult1|auto_generated|op_1~15\))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ & !\M1_unit|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~15\,
	combout => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X35_Y19_N20
\M1_unit|Mult1|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~18_combout\ = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & (\M1_unit|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult1|auto_generated|op_1~17\)))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult1|auto_generated|op_1~17\)) # 
-- (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~19\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & !\M1_unit|Mult1|auto_generated|op_1~17\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~17\) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~17\,
	combout => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X35_Y19_N22
\M1_unit|Mult1|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~20_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (!\M1_unit|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~21\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\) # (!\M1_unit|Mult1|auto_generated|op_1~19\))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ & !\M1_unit|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~19\,
	combout => \M1_unit|Mult1|auto_generated|op_1~20_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X35_Y19_N24
\M1_unit|Mult1|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~22_combout\ = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & (\M1_unit|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult1|auto_generated|op_1~21\)))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult1|auto_generated|op_1~21\)) # 
-- (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~23\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & !\M1_unit|Mult1|auto_generated|op_1~21\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~21\) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~21\,
	combout => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X38_Y17_N16
\M1_unit|Mult2|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~14_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|Mult2|auto_generated|op_1~13\ & VCC)) # 
-- (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult2|auto_generated|op_1~13\)))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|Mult2|auto_generated|op_1~13\)) # 
-- (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|Mult2|auto_generated|op_1~13\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~15\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|Mult2|auto_generated|op_1~13\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~13\) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~13\,
	combout => \M1_unit|Mult2|auto_generated|op_1~14_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~15\);

-- Location: LCCOMB_X38_Y17_N20
\M1_unit|Mult2|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~18_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ & (\M1_unit|Mult2|auto_generated|op_1~17\ & VCC)) # 
-- (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult2|auto_generated|op_1~17\)))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|Mult2|auto_generated|op_1~17\)) # 
-- (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|Mult2|auto_generated|op_1~17\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~19\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\ & !\M1_unit|Mult2|auto_generated|op_1~17\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~17\) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~17\,
	combout => \M1_unit|Mult2|auto_generated|op_1~18_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~19\);

-- Location: LCCOMB_X38_Y17_N22
\M1_unit|Mult2|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~20_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\ $ (!\M1_unit|Mult2|auto_generated|op_1~19\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~21\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\) # (!\M1_unit|Mult2|auto_generated|op_1~19\))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\ & !\M1_unit|Mult2|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28\,
	datab => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~19\,
	combout => \M1_unit|Mult2|auto_generated|op_1~20_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~21\);

-- Location: LCCOMB_X35_Y17_N10
\M1_unit|Add11~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~42_combout\ = (\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((\M1_unit|Add3~28_combout\ & (\M1_unit|Add11~41\ & VCC)) # (!\M1_unit|Add3~28_combout\ & (!\M1_unit|Add11~41\)))) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & 
-- ((\M1_unit|Add3~28_combout\ & (!\M1_unit|Add11~41\)) # (!\M1_unit|Add3~28_combout\ & ((\M1_unit|Add11~41\) # (GND)))))
-- \M1_unit|Add11~43\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (!\M1_unit|Add3~28_combout\ & !\M1_unit|Add11~41\)) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add11~41\) # (!\M1_unit|Add3~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Add3~28_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~41\,
	combout => \M1_unit|Add11~42_combout\,
	cout => \M1_unit|Add11~43\);

-- Location: LCCOMB_X35_Y17_N12
\M1_unit|Add11~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~44_combout\ = ((\M1_unit|Add3~30_combout\ $ (\M1_unit|Mult2|auto_generated|op_1~8_combout\ $ (!\M1_unit|Add11~43\)))) # (GND)
-- \M1_unit|Add11~45\ = CARRY((\M1_unit|Add3~30_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~8_combout\) # (!\M1_unit|Add11~43\))) # (!\M1_unit|Add3~30_combout\ & (\M1_unit|Mult2|auto_generated|op_1~8_combout\ & !\M1_unit|Add11~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~30_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~43\,
	combout => \M1_unit|Add11~44_combout\,
	cout => \M1_unit|Add11~45\);

-- Location: LCCOMB_X35_Y17_N14
\M1_unit|Add11~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~46_combout\ = (\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((\M1_unit|Add3~32_combout\ & (\M1_unit|Add11~45\ & VCC)) # (!\M1_unit|Add3~32_combout\ & (!\M1_unit|Add11~45\)))) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & 
-- ((\M1_unit|Add3~32_combout\ & (!\M1_unit|Add11~45\)) # (!\M1_unit|Add3~32_combout\ & ((\M1_unit|Add11~45\) # (GND)))))
-- \M1_unit|Add11~47\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Add3~32_combout\ & !\M1_unit|Add11~45\)) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((!\M1_unit|Add11~45\) # (!\M1_unit|Add3~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Add3~32_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~45\,
	combout => \M1_unit|Add11~46_combout\,
	cout => \M1_unit|Add11~47\);

-- Location: LCCOMB_X35_Y17_N18
\M1_unit|Add11~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~50_combout\ = (\M1_unit|Add3~36_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (\M1_unit|Add11~49\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|Add11~49\)))) # (!\M1_unit|Add3~36_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|Add11~49\)) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((\M1_unit|Add11~49\) # (GND)))))
-- \M1_unit|Add11~51\ = CARRY((\M1_unit|Add3~36_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & !\M1_unit|Add11~49\)) # (!\M1_unit|Add3~36_combout\ & ((!\M1_unit|Add11~49\) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~36_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~49\,
	combout => \M1_unit|Add11~50_combout\,
	cout => \M1_unit|Add11~51\);

-- Location: LCCOMB_X35_Y17_N20
\M1_unit|Add11~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~52_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~16_combout\ $ (\M1_unit|Add3~38_combout\ $ (!\M1_unit|Add11~51\)))) # (GND)
-- \M1_unit|Add11~53\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~16_combout\ & ((\M1_unit|Add3~38_combout\) # (!\M1_unit|Add11~51\))) # (!\M1_unit|Mult2|auto_generated|op_1~16_combout\ & (\M1_unit|Add3~38_combout\ & !\M1_unit|Add11~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Add3~38_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~51\,
	combout => \M1_unit|Add11~52_combout\,
	cout => \M1_unit|Add11~53\);

-- Location: LCCOMB_X35_Y17_N22
\M1_unit|Add11~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~54_combout\ = (\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((\M1_unit|Add3~40_combout\ & (\M1_unit|Add11~53\ & VCC)) # (!\M1_unit|Add3~40_combout\ & (!\M1_unit|Add11~53\)))) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & 
-- ((\M1_unit|Add3~40_combout\ & (!\M1_unit|Add11~53\)) # (!\M1_unit|Add3~40_combout\ & ((\M1_unit|Add11~53\) # (GND)))))
-- \M1_unit|Add11~55\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|Add3~40_combout\ & !\M1_unit|Add11~53\)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((!\M1_unit|Add11~53\) # (!\M1_unit|Add3~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Add3~40_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~53\,
	combout => \M1_unit|Add11~54_combout\,
	cout => \M1_unit|Add11~55\);

-- Location: LCCOMB_X35_Y17_N24
\M1_unit|Add11~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~56_combout\ = ((\M1_unit|Add3~42_combout\ $ (\M1_unit|Mult2|auto_generated|op_1~20_combout\ $ (!\M1_unit|Add11~55\)))) # (GND)
-- \M1_unit|Add11~57\ = CARRY((\M1_unit|Add3~42_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~20_combout\) # (!\M1_unit|Add11~55\))) # (!\M1_unit|Add3~42_combout\ & (\M1_unit|Mult2|auto_generated|op_1~20_combout\ & !\M1_unit|Add11~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~42_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~55\,
	combout => \M1_unit|Add11~56_combout\,
	cout => \M1_unit|Add11~57\);

-- Location: LCCOMB_X35_Y19_N2
\M1_unit|Mult1|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~0_combout\ = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ & (\M1_unit|Mult1|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out4~dataout\ & VCC))
-- \M1_unit|Mult1|auto_generated|op_1~1\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ & \M1_unit|Mult1|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X35_Y19_N4
\M1_unit|Mult1|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~2_combout\ = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & (\M1_unit|Mult1|auto_generated|op_1~1\ & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ 
-- & (!\M1_unit|Mult1|auto_generated|op_1~1\)))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|Mult1|auto_generated|op_1~1\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~3\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & !\M1_unit|Mult1|auto_generated|op_1~1\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~1\) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~1\,
	combout => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X34_Y17_N2
\M1_unit|Add12~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~34_combout\ = (\M1_unit|Add11~34_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(17) & (!\M1_unit|Add12~33\)) # (!\M1_unit|Mult1|auto_generated|w247w\(17) & (\M1_unit|Add12~33\ & VCC)))) # (!\M1_unit|Add11~34_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|w247w\(17) & ((\M1_unit|Add12~33\) # (GND))) # (!\M1_unit|Mult1|auto_generated|w247w\(17) & (!\M1_unit|Add12~33\))))
-- \M1_unit|Add12~35\ = CARRY((\M1_unit|Add11~34_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(17) & !\M1_unit|Add12~33\)) # (!\M1_unit|Add11~34_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(17)) # (!\M1_unit|Add12~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~34_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(17),
	datad => VCC,
	cin => \M1_unit|Add12~33\,
	combout => \M1_unit|Add12~34_combout\,
	cout => \M1_unit|Add12~35\);

-- Location: LCCOMB_X34_Y17_N4
\M1_unit|Add12~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~36_combout\ = ((\M1_unit|Add11~36_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~0_combout\ $ (\M1_unit|Add12~35\)))) # (GND)
-- \M1_unit|Add12~37\ = CARRY((\M1_unit|Add11~36_combout\ & ((!\M1_unit|Add12~35\) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout\))) # (!\M1_unit|Add11~36_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~0_combout\ & !\M1_unit|Add12~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~36_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~35\,
	combout => \M1_unit|Add12~36_combout\,
	cout => \M1_unit|Add12~37\);

-- Location: LCCOMB_X34_Y17_N8
\M1_unit|Add12~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~40_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~4_combout\ $ (\M1_unit|Add11~40_combout\ $ (\M1_unit|Add12~39\)))) # (GND)
-- \M1_unit|Add12~41\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~4_combout\ & (\M1_unit|Add11~40_combout\ & !\M1_unit|Add12~39\)) # (!\M1_unit|Mult1|auto_generated|op_1~4_combout\ & ((\M1_unit|Add11~40_combout\) # (!\M1_unit|Add12~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Add11~40_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~39\,
	combout => \M1_unit|Add12~40_combout\,
	cout => \M1_unit|Add12~41\);

-- Location: LCCOMB_X34_Y17_N10
\M1_unit|Add12~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~42_combout\ = (\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|Add11~42_combout\ & (!\M1_unit|Add12~41\)) # (!\M1_unit|Add11~42_combout\ & ((\M1_unit|Add12~41\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & 
-- ((\M1_unit|Add11~42_combout\ & (\M1_unit|Add12~41\ & VCC)) # (!\M1_unit|Add11~42_combout\ & (!\M1_unit|Add12~41\))))
-- \M1_unit|Add12~43\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((!\M1_unit|Add12~41\) # (!\M1_unit|Add11~42_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|Add11~42_combout\ & !\M1_unit|Add12~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Add11~42_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~41\,
	combout => \M1_unit|Add12~42_combout\,
	cout => \M1_unit|Add12~43\);

-- Location: LCCOMB_X34_Y17_N12
\M1_unit|Add12~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~44_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~8_combout\ $ (\M1_unit|Add11~44_combout\ $ (\M1_unit|Add12~43\)))) # (GND)
-- \M1_unit|Add12~45\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~8_combout\ & (\M1_unit|Add11~44_combout\ & !\M1_unit|Add12~43\)) # (!\M1_unit|Mult1|auto_generated|op_1~8_combout\ & ((\M1_unit|Add11~44_combout\) # (!\M1_unit|Add12~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Add11~44_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~43\,
	combout => \M1_unit|Add12~44_combout\,
	cout => \M1_unit|Add12~45\);

-- Location: LCCOMB_X34_Y17_N14
\M1_unit|Add12~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~46_combout\ = (\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|Add11~46_combout\ & (!\M1_unit|Add12~45\)) # (!\M1_unit|Add11~46_combout\ & ((\M1_unit|Add12~45\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & 
-- ((\M1_unit|Add11~46_combout\ & (\M1_unit|Add12~45\ & VCC)) # (!\M1_unit|Add11~46_combout\ & (!\M1_unit|Add12~45\))))
-- \M1_unit|Add12~47\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((!\M1_unit|Add12~45\) # (!\M1_unit|Add11~46_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|Add11~46_combout\ & !\M1_unit|Add12~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Add11~46_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~45\,
	combout => \M1_unit|Add12~46_combout\,
	cout => \M1_unit|Add12~47\);

-- Location: LCCOMB_X34_Y17_N16
\M1_unit|Add12~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~48_combout\ = ((\M1_unit|Add11~48_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~12_combout\ $ (\M1_unit|Add12~47\)))) # (GND)
-- \M1_unit|Add12~49\ = CARRY((\M1_unit|Add11~48_combout\ & ((!\M1_unit|Add12~47\) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout\))) # (!\M1_unit|Add11~48_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~12_combout\ & !\M1_unit|Add12~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~48_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~47\,
	combout => \M1_unit|Add12~48_combout\,
	cout => \M1_unit|Add12~49\);

-- Location: LCCOMB_X34_Y17_N18
\M1_unit|Add12~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~50_combout\ = (\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Add11~50_combout\ & (!\M1_unit|Add12~49\)) # (!\M1_unit|Add11~50_combout\ & ((\M1_unit|Add12~49\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & 
-- ((\M1_unit|Add11~50_combout\ & (\M1_unit|Add12~49\ & VCC)) # (!\M1_unit|Add11~50_combout\ & (!\M1_unit|Add12~49\))))
-- \M1_unit|Add12~51\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add12~49\) # (!\M1_unit|Add11~50_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|Add11~50_combout\ & !\M1_unit|Add12~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Add11~50_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~49\,
	combout => \M1_unit|Add12~50_combout\,
	cout => \M1_unit|Add12~51\);

-- Location: LCCOMB_X34_Y17_N20
\M1_unit|Add12~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~52_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~16_combout\ $ (\M1_unit|Add11~52_combout\ $ (\M1_unit|Add12~51\)))) # (GND)
-- \M1_unit|Add12~53\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~16_combout\ & (\M1_unit|Add11~52_combout\ & !\M1_unit|Add12~51\)) # (!\M1_unit|Mult1|auto_generated|op_1~16_combout\ & ((\M1_unit|Add11~52_combout\) # (!\M1_unit|Add12~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Add11~52_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~51\,
	combout => \M1_unit|Add12~52_combout\,
	cout => \M1_unit|Add12~53\);

-- Location: LCCOMB_X34_Y17_N22
\M1_unit|Add12~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~54_combout\ = (\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add11~54_combout\ & (!\M1_unit|Add12~53\)) # (!\M1_unit|Add11~54_combout\ & ((\M1_unit|Add12~53\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & 
-- ((\M1_unit|Add11~54_combout\ & (\M1_unit|Add12~53\ & VCC)) # (!\M1_unit|Add11~54_combout\ & (!\M1_unit|Add12~53\))))
-- \M1_unit|Add12~55\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((!\M1_unit|Add12~53\) # (!\M1_unit|Add11~54_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Add11~54_combout\ & !\M1_unit|Add12~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Add11~54_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~53\,
	combout => \M1_unit|Add12~54_combout\,
	cout => \M1_unit|Add12~55\);

-- Location: LCCOMB_X34_Y17_N26
\M1_unit|Add12~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add12~58_combout\ = (\M1_unit|Add11~58_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add12~57\)) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (\M1_unit|Add12~57\ & VCC)))) # (!\M1_unit|Add11~58_combout\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add12~57\) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add12~57\))))
-- \M1_unit|Add12~59\ = CARRY((\M1_unit|Add11~58_combout\ & (\M1_unit|Mult1|auto_generated|op_1~22_combout\ & !\M1_unit|Add12~57\)) # (!\M1_unit|Add11~58_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~22_combout\) # (!\M1_unit|Add12~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add11~58_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add12~57\,
	combout => \M1_unit|Add12~58_combout\,
	cout => \M1_unit|Add12~59\);

-- Location: LCCOMB_X33_Y17_N0
\M1_unit|Selector123~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector123~0_combout\ = (\M1_unit|WideOr17~3_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Add5~58_combout\,
	combout => \M1_unit|Selector123~0_combout\);

-- Location: LCCOMB_X33_Y17_N2
\M1_unit|Selector123~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector123~1_combout\ = (\M1_unit|Selector128~1_combout\) # ((\M1_unit|Selector123~0_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector128~1_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add12~58_combout\,
	datad => \M1_unit|Selector123~0_combout\,
	combout => \M1_unit|Selector123~1_combout\);

-- Location: LCCOMB_X42_Y17_N14
\M1_unit|U_prime_buf[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_prime_buf[2]~0_combout\ = (!\M1_unit|Y_address[10]~18_combout\ & (((\M1_unit|M1_state.M1_IDLE~2_combout\) # (!\M1_unit|WideOr11~1_combout\)) # (!\M1_unit|WideOr17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address[10]~18_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|U_prime_buf[2]~0_combout\);

-- Location: LCFF_X33_Y17_N3
\M1_unit|U_prime_buf[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector123~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(29));

-- Location: LCCOMB_X38_Y16_N24
\M1_unit|Selector440~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector440~3_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~4_combout\ & ((\M1_unit|Add27~44_combout\))))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][7]~regout\,
	datab => \M1_unit|WideOr23~2_combout\,
	datac => \M1_unit|WideOr23~4_combout\,
	datad => \M1_unit|Add27~44_combout\,
	combout => \M1_unit|Selector440~3_combout\);

-- Location: LCCOMB_X38_Y16_N22
\M1_unit|Selector440~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector440~2_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector440~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector460~1_combout\,
	datac => \M1_unit|Selector440~3_combout\,
	datad => \M1_unit|Selector398~3_combout\,
	combout => \M1_unit|Selector440~2_combout\);

-- Location: LCCOMB_X38_Y17_N24
\M1_unit|Mult2|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~22_combout\ = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ & (\M1_unit|Mult2|auto_generated|op_1~21\ & VCC)) # 
-- (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ & (!\M1_unit|Mult2|auto_generated|op_1~21\)))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ & (!\M1_unit|Mult2|auto_generated|op_1~21\)) # 
-- (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult2|auto_generated|op_1~21\) # (GND)))))
-- \M1_unit|Mult2|auto_generated|op_1~23\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\ & !\M1_unit|Mult2|auto_generated|op_1~21\)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\ & 
-- ((!\M1_unit|Mult2|auto_generated|op_1~21\) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~21\,
	combout => \M1_unit|Mult2|auto_generated|op_1~22_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~23\);

-- Location: LCCOMB_X34_Y20_N26
\M1_unit|Add5~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~58_combout\ = (\M1_unit|Add4~58_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (\M1_unit|Add5~57\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (!\M1_unit|Add5~57\)))) # (!\M1_unit|Add4~58_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (!\M1_unit|Add5~57\)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|Add5~57\) # (GND)))))
-- \M1_unit|Add5~59\ = CARRY((\M1_unit|Add4~58_combout\ & (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & !\M1_unit|Add5~57\)) # (!\M1_unit|Add4~58_combout\ & ((!\M1_unit|Add5~57\) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~58_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~57\,
	combout => \M1_unit|Add5~58_combout\,
	cout => \M1_unit|Add5~59\);

-- Location: LCCOMB_X33_Y20_N18
\M1_unit|Selector155~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector155~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (\M1_unit|Add5~58_combout\)) # (!\M1_unit|WideOr34~0_combout\ & ((\M1_unit|V_prime_buf\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datac => \M1_unit|Add5~58_combout\,
	datad => \M1_unit|V_prime_buf\(31),
	combout => \M1_unit|Selector155~0_combout\);

-- Location: LCFF_X33_Y20_N19
\M1_unit|V_prime_buf[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector155~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(29));

-- Location: LCCOMB_X33_Y20_N8
\M1_unit|Selector163~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector163~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & (\M1_unit|Add5~42_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|Add5~42_combout\,
	datad => \M1_unit|V_prime_buf\(29),
	combout => \M1_unit|Selector163~0_combout\);

-- Location: LCFF_X33_Y20_N9
\M1_unit|V_prime_buf[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector163~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(21));

-- Location: LCCOMB_X38_Y18_N8
\M1_unit|Selector416~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector416~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~37_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector416~0_combout\);

-- Location: LCCOMB_X35_Y19_N6
\M1_unit|Mult1|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~4_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (!\M1_unit|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~5\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\) # (!\M1_unit|Mult1|auto_generated|op_1~3\))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ & !\M1_unit|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~3\,
	combout => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X35_Y19_N8
\M1_unit|Mult1|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~6_combout\ = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\M1_unit|Mult1|auto_generated|op_1~5\ & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\M1_unit|Mult1|auto_generated|op_1~5\)))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\M1_unit|Mult1|auto_generated|op_1~5\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~7\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\M1_unit|Mult1|auto_generated|op_1~5\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~5\) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~5\,
	combout => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X35_Y19_N10
\M1_unit|Mult1|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~8_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\M1_unit|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~9\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\M1_unit|Mult1|auto_generated|op_1~7\))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\M1_unit|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~7\,
	combout => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X35_Y19_N12
\M1_unit|Mult1|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~10_combout\ = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\M1_unit|Mult1|auto_generated|op_1~9\ & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ 
-- & (!\M1_unit|Mult1|auto_generated|op_1~9\)))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|Mult1|auto_generated|op_1~9\)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\M1_unit|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \M1_unit|Mult1|auto_generated|op_1~11\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\M1_unit|Mult1|auto_generated|op_1~9\)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\M1_unit|Mult1|auto_generated|op_1~9\) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~9\,
	combout => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X34_Y19_N22
\M1_unit|Selector128~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector128~0_combout\ = (\M1_unit|Add5~48_combout\ & (\M1_unit|WideOr17~3_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & !\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add5~48_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector128~0_combout\);

-- Location: LCCOMB_X34_Y19_N10
\M1_unit|Selector128~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector128~2_combout\ = (\M1_unit|Selector128~1_combout\) # ((\M1_unit|Selector128~0_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector128~1_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add12~48_combout\,
	datad => \M1_unit|Selector128~0_combout\,
	combout => \M1_unit|Selector128~2_combout\);

-- Location: LCFF_X34_Y19_N11
\M1_unit|U_prime_buf[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector128~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(24));

-- Location: LCCOMB_X34_Y19_N20
\M1_unit|Selector136~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector136~3_combout\ = (\M1_unit|Selector136~2_combout\) # ((!\M1_unit|WideOr17~3_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|U_prime_buf\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|Selector136~2_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|U_prime_buf\(24),
	combout => \M1_unit|Selector136~3_combout\);

-- Location: LCFF_X34_Y19_N21
\M1_unit|U_prime_buf[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector136~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(16));

-- Location: LCCOMB_X37_Y21_N28
\M1_unit|Add27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add27~20_combout\ = (\M1_unit|U_prime_buf\(17) & ((GND) # (!\M1_unit|Add27~19\))) # (!\M1_unit|U_prime_buf\(17) & (\M1_unit|Add27~19\ $ (GND)))
-- \M1_unit|Add27~21\ = CARRY((\M1_unit|U_prime_buf\(17)) # (!\M1_unit|Add27~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(17),
	datad => VCC,
	cin => \M1_unit|Add27~19\,
	combout => \M1_unit|Add27~20_combout\,
	cout => \M1_unit|Add27~21\);

-- Location: LCCOMB_X41_Y19_N4
\M1_unit|Selector452~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector452~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~4_combout\ & ((\M1_unit|Add27~20_combout\))))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|U_shift_reg[1][7]~regout\,
	datac => \M1_unit|Add27~20_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector452~0_combout\);

-- Location: LCCOMB_X40_Y19_N18
\M1_unit|Selector452~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector452~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector452~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector460~1_combout\,
	datac => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector452~0_combout\,
	combout => \M1_unit|Selector452~1_combout\);

-- Location: LCCOMB_X34_Y21_N2
\M1_unit|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~2_combout\ = (\M1_unit|Add4~2_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(1) & (\M1_unit|Add5~1\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w253w\(1) & (!\M1_unit|Add5~1\)))) # (!\M1_unit|Add4~2_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|w253w\(1) & (!\M1_unit|Add5~1\)) # (!\M1_unit|Mult2|auto_generated|w253w\(1) & ((\M1_unit|Add5~1\) # (GND)))))
-- \M1_unit|Add5~3\ = CARRY((\M1_unit|Add4~2_combout\ & (!\M1_unit|Mult2|auto_generated|w253w\(1) & !\M1_unit|Add5~1\)) # (!\M1_unit|Add4~2_combout\ & ((!\M1_unit|Add5~1\) # (!\M1_unit|Mult2|auto_generated|w253w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~2_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(1),
	datad => VCC,
	cin => \M1_unit|Add5~1\,
	combout => \M1_unit|Add5~2_combout\,
	cout => \M1_unit|Add5~3\);

-- Location: LCCOMB_X34_Y21_N12
\M1_unit|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~12_combout\ = ((\M1_unit|Add4~12_combout\ $ (\M1_unit|Mult2|auto_generated|w253w\(6) $ (!\M1_unit|Add5~11\)))) # (GND)
-- \M1_unit|Add5~13\ = CARRY((\M1_unit|Add4~12_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(6)) # (!\M1_unit|Add5~11\))) # (!\M1_unit|Add4~12_combout\ & (\M1_unit|Mult2|auto_generated|w253w\(6) & !\M1_unit|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~12_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(6),
	datad => VCC,
	cin => \M1_unit|Add5~11\,
	combout => \M1_unit|Add5~12_combout\,
	cout => \M1_unit|Add5~13\);

-- Location: LCCOMB_X34_Y21_N14
\M1_unit|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~14_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(7) & ((\M1_unit|Add4~14_combout\ & (\M1_unit|Add5~13\ & VCC)) # (!\M1_unit|Add4~14_combout\ & (!\M1_unit|Add5~13\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(7) & 
-- ((\M1_unit|Add4~14_combout\ & (!\M1_unit|Add5~13\)) # (!\M1_unit|Add4~14_combout\ & ((\M1_unit|Add5~13\) # (GND)))))
-- \M1_unit|Add5~15\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(7) & (!\M1_unit|Add4~14_combout\ & !\M1_unit|Add5~13\)) # (!\M1_unit|Mult2|auto_generated|w253w\(7) & ((!\M1_unit|Add5~13\) # (!\M1_unit|Add4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(7),
	datab => \M1_unit|Add4~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~13\,
	combout => \M1_unit|Add5~14_combout\,
	cout => \M1_unit|Add5~15\);

-- Location: LCCOMB_X34_Y21_N18
\M1_unit|Add5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~18_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(9) & ((\M1_unit|Add4~18_combout\ & (\M1_unit|Add5~17\ & VCC)) # (!\M1_unit|Add4~18_combout\ & (!\M1_unit|Add5~17\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(9) & 
-- ((\M1_unit|Add4~18_combout\ & (!\M1_unit|Add5~17\)) # (!\M1_unit|Add4~18_combout\ & ((\M1_unit|Add5~17\) # (GND)))))
-- \M1_unit|Add5~19\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(9) & (!\M1_unit|Add4~18_combout\ & !\M1_unit|Add5~17\)) # (!\M1_unit|Mult2|auto_generated|w253w\(9) & ((!\M1_unit|Add5~17\) # (!\M1_unit|Add4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(9),
	datab => \M1_unit|Add4~18_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~17\,
	combout => \M1_unit|Add5~18_combout\,
	cout => \M1_unit|Add5~19\);

-- Location: LCCOMB_X34_Y21_N20
\M1_unit|Add5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~20_combout\ = ((\M1_unit|Add4~20_combout\ $ (\M1_unit|Mult2|auto_generated|w253w\(10) $ (!\M1_unit|Add5~19\)))) # (GND)
-- \M1_unit|Add5~21\ = CARRY((\M1_unit|Add4~20_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(10)) # (!\M1_unit|Add5~19\))) # (!\M1_unit|Add4~20_combout\ & (\M1_unit|Mult2|auto_generated|w253w\(10) & !\M1_unit|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~20_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(10),
	datad => VCC,
	cin => \M1_unit|Add5~19\,
	combout => \M1_unit|Add5~20_combout\,
	cout => \M1_unit|Add5~21\);

-- Location: LCCOMB_X34_Y21_N22
\M1_unit|Add5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~22_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(11) & ((\M1_unit|Add4~22_combout\ & (\M1_unit|Add5~21\ & VCC)) # (!\M1_unit|Add4~22_combout\ & (!\M1_unit|Add5~21\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(11) & 
-- ((\M1_unit|Add4~22_combout\ & (!\M1_unit|Add5~21\)) # (!\M1_unit|Add4~22_combout\ & ((\M1_unit|Add5~21\) # (GND)))))
-- \M1_unit|Add5~23\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(11) & (!\M1_unit|Add4~22_combout\ & !\M1_unit|Add5~21\)) # (!\M1_unit|Mult2|auto_generated|w253w\(11) & ((!\M1_unit|Add5~21\) # (!\M1_unit|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(11),
	datab => \M1_unit|Add4~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~21\,
	combout => \M1_unit|Add5~22_combout\,
	cout => \M1_unit|Add5~23\);

-- Location: LCCOMB_X34_Y21_N24
\M1_unit|Add5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~24_combout\ = ((\M1_unit|Mult2|auto_generated|w253w\(12) $ (\M1_unit|Add4~24_combout\ $ (!\M1_unit|Add5~23\)))) # (GND)
-- \M1_unit|Add5~25\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(12) & ((\M1_unit|Add4~24_combout\) # (!\M1_unit|Add5~23\))) # (!\M1_unit|Mult2|auto_generated|w253w\(12) & (\M1_unit|Add4~24_combout\ & !\M1_unit|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(12),
	datab => \M1_unit|Add4~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~23\,
	combout => \M1_unit|Add5~24_combout\,
	cout => \M1_unit|Add5~25\);

-- Location: LCCOMB_X34_Y21_N26
\M1_unit|Add5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~26_combout\ = (\M1_unit|Add4~26_combout\ & ((\M1_unit|Mult2|auto_generated|w253w\(13) & (\M1_unit|Add5~25\ & VCC)) # (!\M1_unit|Mult2|auto_generated|w253w\(13) & (!\M1_unit|Add5~25\)))) # (!\M1_unit|Add4~26_combout\ & 
-- ((\M1_unit|Mult2|auto_generated|w253w\(13) & (!\M1_unit|Add5~25\)) # (!\M1_unit|Mult2|auto_generated|w253w\(13) & ((\M1_unit|Add5~25\) # (GND)))))
-- \M1_unit|Add5~27\ = CARRY((\M1_unit|Add4~26_combout\ & (!\M1_unit|Mult2|auto_generated|w253w\(13) & !\M1_unit|Add5~25\)) # (!\M1_unit|Add4~26_combout\ & ((!\M1_unit|Add5~25\) # (!\M1_unit|Mult2|auto_generated|w253w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~26_combout\,
	datab => \M1_unit|Mult2|auto_generated|w253w\(13),
	datad => VCC,
	cin => \M1_unit|Add5~25\,
	combout => \M1_unit|Add5~26_combout\,
	cout => \M1_unit|Add5~27\);

-- Location: LCCOMB_X34_Y21_N28
\M1_unit|Add5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~28_combout\ = ((\M1_unit|Mult2|auto_generated|w253w\(14) $ (\M1_unit|Add4~28_combout\ $ (!\M1_unit|Add5~27\)))) # (GND)
-- \M1_unit|Add5~29\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(14) & ((\M1_unit|Add4~28_combout\) # (!\M1_unit|Add5~27\))) # (!\M1_unit|Mult2|auto_generated|w253w\(14) & (\M1_unit|Add4~28_combout\ & !\M1_unit|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(14),
	datab => \M1_unit|Add4~28_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~27\,
	combout => \M1_unit|Add5~28_combout\,
	cout => \M1_unit|Add5~29\);

-- Location: LCCOMB_X34_Y21_N30
\M1_unit|Add5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~30_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(15) & ((\M1_unit|Add4~30_combout\ & (\M1_unit|Add5~29\ & VCC)) # (!\M1_unit|Add4~30_combout\ & (!\M1_unit|Add5~29\)))) # (!\M1_unit|Mult2|auto_generated|w253w\(15) & 
-- ((\M1_unit|Add4~30_combout\ & (!\M1_unit|Add5~29\)) # (!\M1_unit|Add4~30_combout\ & ((\M1_unit|Add5~29\) # (GND)))))
-- \M1_unit|Add5~31\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(15) & (!\M1_unit|Add4~30_combout\ & !\M1_unit|Add5~29\)) # (!\M1_unit|Mult2|auto_generated|w253w\(15) & ((!\M1_unit|Add5~29\) # (!\M1_unit|Add4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(15),
	datab => \M1_unit|Add4~30_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~29\,
	combout => \M1_unit|Add5~30_combout\,
	cout => \M1_unit|Add5~31\);

-- Location: LCCOMB_X33_Y20_N14
\M1_unit|Selector168~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector168~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (\M1_unit|Add5~32_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|Add5~32_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|V_prime_buf\(24),
	combout => \M1_unit|Selector168~0_combout\);

-- Location: LCFF_X33_Y20_N15
\M1_unit|V_prime_buf[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector168~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(16));

-- Location: LCCOMB_X37_Y19_N24
\M1_unit|Add26~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~25_combout\ = (\M1_unit|V_prime_buf\(15) & ((GND) # (!\M1_unit|Add26~24\))) # (!\M1_unit|V_prime_buf\(15) & (\M1_unit|Add26~24\ $ (GND)))
-- \M1_unit|Add26~26\ = CARRY((\M1_unit|V_prime_buf\(15)) # (!\M1_unit|Add26~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(15),
	datad => VCC,
	cin => \M1_unit|Add26~24\,
	combout => \M1_unit|Add26~25_combout\,
	cout => \M1_unit|Add26~26\);

-- Location: LCCOMB_X38_Y18_N24
\M1_unit|Selector420~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector420~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~29_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|Add26~29_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector420~0_combout\);

-- Location: LCCOMB_X35_Y19_N26
\M1_unit|Mult1|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~24_combout\ = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (!\M1_unit|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \M1_unit|Mult1|auto_generated|op_1~25\ = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\) # (!\M1_unit|Mult1|auto_generated|op_1~23\))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ & 
-- (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ & !\M1_unit|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datab => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \M1_unit|Mult1|auto_generated|op_1~23\,
	combout => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	cout => \M1_unit|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X36_Y20_N20
\M1_unit|Add3~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add3~44_combout\ = (\M1_unit|Mult0|auto_generated|op_1~22_combout\ & (\M1_unit|Add3~43\ $ (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~22_combout\ & (!\M1_unit|Add3~43\ & VCC))
-- \M1_unit|Add3~45\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~22_combout\ & !\M1_unit|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add3~43\,
	combout => \M1_unit|Add3~44_combout\,
	cout => \M1_unit|Add3~45\);

-- Location: LCCOMB_X35_Y20_N28
\M1_unit|Add4~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~60_combout\ = ((\M1_unit|Add3~46_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~24_combout\ $ (\M1_unit|Add4~59\)))) # (GND)
-- \M1_unit|Add4~61\ = CARRY((\M1_unit|Add3~46_combout\ & ((!\M1_unit|Add4~59\) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout\))) # (!\M1_unit|Add3~46_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~24_combout\ & !\M1_unit|Add4~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~46_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~59\,
	combout => \M1_unit|Add4~60_combout\,
	cout => \M1_unit|Add4~61\);

-- Location: LCCOMB_X34_Y20_N28
\M1_unit|Add5~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~60_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~24_combout\ $ (\M1_unit|Add4~60_combout\ $ (!\M1_unit|Add5~59\)))) # (GND)
-- \M1_unit|Add5~61\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~24_combout\ & ((\M1_unit|Add4~60_combout\) # (!\M1_unit|Add5~59\))) # (!\M1_unit|Mult2|auto_generated|op_1~24_combout\ & (\M1_unit|Add4~60_combout\ & !\M1_unit|Add5~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Add4~60_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~59\,
	combout => \M1_unit|Add5~60_combout\,
	cout => \M1_unit|Add5~61\);

-- Location: LCCOMB_X33_Y20_N20
\M1_unit|Selector154~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector154~0_combout\ = (\M1_unit|WideOr34~0_combout\ & ((\M1_unit|Add5~60_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_prime_buf\(31),
	datac => \M1_unit|WideOr34~0_combout\,
	datad => \M1_unit|Add5~60_combout\,
	combout => \M1_unit|Selector154~0_combout\);

-- Location: LCFF_X33_Y20_N21
\M1_unit|V_prime_buf[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector154~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(30));

-- Location: LCCOMB_X34_Y20_N12
\M1_unit|Add5~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~44_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~8_combout\ $ (\M1_unit|Add4~44_combout\ $ (!\M1_unit|Add5~43\)))) # (GND)
-- \M1_unit|Add5~45\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~8_combout\ & ((\M1_unit|Add4~44_combout\) # (!\M1_unit|Add5~43\))) # (!\M1_unit|Mult2|auto_generated|op_1~8_combout\ & (\M1_unit|Add4~44_combout\ & !\M1_unit|Add5~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Add4~44_combout\,
	datad => VCC,
	cin => \M1_unit|Add5~43\,
	combout => \M1_unit|Add5~44_combout\,
	cout => \M1_unit|Add5~45\);

-- Location: LCCOMB_X33_Y20_N26
\M1_unit|Selector162~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector162~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|Add5~44_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|V_prime_buf\(30),
	datad => \M1_unit|Add5~44_combout\,
	combout => \M1_unit|Selector162~0_combout\);

-- Location: LCFF_X33_Y20_N27
\M1_unit|V_prime_buf[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector162~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(22));

-- Location: LCCOMB_X33_Y19_N20
\M1_unit|Selector170~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector170~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|Add5~28_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|V_prime_buf\(22),
	datad => \M1_unit|Add5~28_combout\,
	combout => \M1_unit|Selector170~0_combout\);

-- Location: LCFF_X33_Y19_N21
\M1_unit|V_prime_buf[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector170~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(14));

-- Location: LCCOMB_X37_Y19_N4
\M1_unit|Selector171~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector171~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~26_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|V_prime_buf\(21),
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Add5~26_combout\,
	combout => \M1_unit|Selector171~0_combout\);

-- Location: LCFF_X37_Y19_N5
\M1_unit|V_prime_buf[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector171~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(13));

-- Location: LCCOMB_X37_Y19_N18
\M1_unit|Add26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~19_combout\ = (\M1_unit|V_prime_buf\(12) & (\M1_unit|Add26~18\ & VCC)) # (!\M1_unit|V_prime_buf\(12) & (!\M1_unit|Add26~18\))
-- \M1_unit|Add26~20\ = CARRY((!\M1_unit|V_prime_buf\(12) & !\M1_unit|Add26~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_prime_buf\(12),
	datad => VCC,
	cin => \M1_unit|Add26~18\,
	combout => \M1_unit|Add26~19_combout\,
	cout => \M1_unit|Add26~20\);

-- Location: LCCOMB_X38_Y18_N0
\M1_unit|Selector422~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector422~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((!\M1_unit|WideOr44~0_combout\ & \M1_unit|Add26~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|Add26~25_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector422~0_combout\);

-- Location: LCCOMB_X35_Y20_N8
\M1_unit|Add4~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~40_combout\ = ((\M1_unit|Add3~26_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~4_combout\ $ (\M1_unit|Add4~39\)))) # (GND)
-- \M1_unit|Add4~41\ = CARRY((\M1_unit|Add3~26_combout\ & ((!\M1_unit|Add4~39\) # (!\M1_unit|Mult1|auto_generated|op_1~4_combout\))) # (!\M1_unit|Add3~26_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~4_combout\ & !\M1_unit|Add4~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~26_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~39\,
	combout => \M1_unit|Add4~40_combout\,
	cout => \M1_unit|Add4~41\);

-- Location: LCCOMB_X33_Y20_N30
\M1_unit|Selector164~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector164~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & (\M1_unit|Add5~40_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|Add5~40_combout\,
	datad => \M1_unit|V_prime_buf\(28),
	combout => \M1_unit|Selector164~0_combout\);

-- Location: LCFF_X33_Y20_N31
\M1_unit|V_prime_buf[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector164~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(20));

-- Location: LCCOMB_X33_Y19_N22
\M1_unit|Selector172~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector172~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|Add5~24_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|V_prime_buf\(20),
	datad => \M1_unit|Add5~24_combout\,
	combout => \M1_unit|Selector172~0_combout\);

-- Location: LCFF_X33_Y19_N23
\M1_unit|V_prime_buf[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector172~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(12));

-- Location: LCCOMB_X38_Y18_N30
\M1_unit|Selector425~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector425~0_combout\ = (\M1_unit|WideOr36~combout\ & ((\M1_unit|Add26~12_combout\) # ((\M1_unit|Add26~19_combout\ & !\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr36~combout\,
	datab => \M1_unit|Add26~19_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|Add26~12_combout\,
	combout => \M1_unit|Selector425~0_combout\);

-- Location: LCCOMB_X35_Y20_N12
\M1_unit|Add4~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~44_combout\ = ((\M1_unit|Add3~30_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~8_combout\ $ (\M1_unit|Add4~43\)))) # (GND)
-- \M1_unit|Add4~45\ = CARRY((\M1_unit|Add3~30_combout\ & ((!\M1_unit|Add4~43\) # (!\M1_unit|Mult1|auto_generated|op_1~8_combout\))) # (!\M1_unit|Add3~30_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~8_combout\ & !\M1_unit|Add4~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~30_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~43\,
	combout => \M1_unit|Add4~44_combout\,
	cout => \M1_unit|Add4~45\);

-- Location: LCCOMB_X33_Y20_N24
\M1_unit|Selector161~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector161~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (\M1_unit|Add5~46_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|Add5~46_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|V_prime_buf\(31),
	combout => \M1_unit|Selector161~0_combout\);

-- Location: LCFF_X33_Y20_N25
\M1_unit|V_prime_buf[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector161~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(23));

-- Location: LCCOMB_X33_Y19_N14
\M1_unit|Selector169~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector169~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|Add5~30_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|V_prime_buf\(23),
	datad => \M1_unit|Add5~30_combout\,
	combout => \M1_unit|Selector169~0_combout\);

-- Location: LCFF_X33_Y19_N15
\M1_unit|V_prime_buf[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector169~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(15));

-- Location: LCCOMB_X37_Y19_N0
\M1_unit|Selector177~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector177~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~14_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|V_prime_buf\(15),
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Add5~14_combout\,
	combout => \M1_unit|Selector177~0_combout\);

-- Location: LCFF_X37_Y19_N1
\M1_unit|V_prime_buf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector177~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(7));

-- Location: LCCOMB_X40_Y18_N24
\M1_unit|Add26~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add26~59_combout\ = (\M1_unit|Add26~8_combout\ & (((!\M1_unit|WideOr6~0_combout\) # (!\M1_unit|WideOr23~3_combout\)) # (!\M1_unit|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector0~0_combout\,
	datab => \M1_unit|Add26~8_combout\,
	datac => \M1_unit|WideOr23~3_combout\,
	datad => \M1_unit|WideOr6~0_combout\,
	combout => \M1_unit|Add26~59_combout\);

-- Location: LCCOMB_X36_Y16_N30
\M1_unit|Selector286~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector286~0_combout\ = (\M1_unit|V_shift_reg[5][2]~9_combout\ & ((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & (\M1_unit|V_shift_reg[5][7]~regout\)) # (!\M1_unit|M1_state.M1_COMMON_6~0_combout\ & ((\M1_unit|V_register\(15)))))) # 
-- (!\M1_unit|V_shift_reg[5][2]~9_combout\ & (\M1_unit|V_shift_reg[5][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[5][2]~9_combout\,
	datab => \M1_unit|V_shift_reg[5][7]~regout\,
	datac => \M1_unit|V_register\(15),
	datad => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	combout => \M1_unit|Selector286~0_combout\);

-- Location: LCFF_X36_Y16_N31
\M1_unit|V_shift_reg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector286~0_combout\,
	ena => \M1_unit|V_shift_reg[5][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_shift_reg[4][7]~regout\);

-- Location: LCCOMB_X40_Y18_N30
\M1_unit|Selector430~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector430~0_combout\ = (\M1_unit|Add19~14_combout\ & ((\M1_unit|M1_state.M1_LEAD_9~0_combout\) # ((\M1_unit|Add30~14_combout\ & !\M1_unit|WideOr17~4_combout\)))) # (!\M1_unit|Add19~14_combout\ & (\M1_unit|Add30~14_combout\ & 
-- (!\M1_unit|WideOr17~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add19~14_combout\,
	datab => \M1_unit|Add30~14_combout\,
	datac => \M1_unit|WideOr17~4_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	combout => \M1_unit|Selector430~0_combout\);

-- Location: LCCOMB_X40_Y18_N16
\M1_unit|Selector430~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector430~3_combout\ = (\M1_unit|Selector430~1_combout\) # (((\M1_unit|Add26~59_combout\) # (\M1_unit|Selector430~0_combout\)) # (!\M1_unit|Selector430~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector430~1_combout\,
	datab => \M1_unit|Selector430~2_combout\,
	datac => \M1_unit|Add26~59_combout\,
	datad => \M1_unit|Selector430~0_combout\,
	combout => \M1_unit|Selector430~3_combout\);

-- Location: LCCOMB_X35_Y20_N18
\M1_unit|Add4~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~50_combout\ = (\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Add3~36_combout\ & (!\M1_unit|Add4~49\)) # (!\M1_unit|Add3~36_combout\ & ((\M1_unit|Add4~49\) # (GND))))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & 
-- ((\M1_unit|Add3~36_combout\ & (\M1_unit|Add4~49\ & VCC)) # (!\M1_unit|Add3~36_combout\ & (!\M1_unit|Add4~49\))))
-- \M1_unit|Add4~51\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((!\M1_unit|Add4~49\) # (!\M1_unit|Add3~36_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|Add3~36_combout\ & !\M1_unit|Add4~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Add3~36_combout\,
	datad => VCC,
	cin => \M1_unit|Add4~49\,
	combout => \M1_unit|Add4~50_combout\,
	cout => \M1_unit|Add4~51\);

-- Location: LCCOMB_X33_Y17_N20
\M1_unit|Selector126~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector126~0_combout\ = (\M1_unit|WideOr17~3_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Add5~52_combout\,
	combout => \M1_unit|Selector126~0_combout\);

-- Location: LCCOMB_X33_Y17_N30
\M1_unit|Selector126~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector126~1_combout\ = (\M1_unit|Selector128~1_combout\) # ((\M1_unit|Selector126~0_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector128~1_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector126~0_combout\,
	datad => \M1_unit|Add12~52_combout\,
	combout => \M1_unit|Selector126~1_combout\);

-- Location: LCFF_X33_Y17_N31
\M1_unit|U_prime_buf[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector126~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(26));

-- Location: LCCOMB_X38_Y19_N18
\M1_unit|Selector379~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector379~2_combout\ = ((\M1_unit|Add27~38_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|WideOr23~4_combout\,
	datac => \M1_unit|Add27~38_combout\,
	datad => \M1_unit|Selector397~4_combout\,
	combout => \M1_unit|Selector379~2_combout\);

-- Location: LCCOMB_X40_Y20_N26
\M1_unit|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~22_combout\ = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\M1_unit|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult0|auto_generated|op_1~21\)))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|Mult0|auto_generated|op_1~21\)) # 
-- (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \M1_unit|Mult0|auto_generated|op_1~23\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\M1_unit|Mult0|auto_generated|op_1~21\)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\M1_unit|Mult0|auto_generated|op_1~21\) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~21\,
	combout => \M1_unit|Mult0|auto_generated|op_1~22_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X40_Y20_N28
\M1_unit|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~24_combout\ = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\M1_unit|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \M1_unit|Mult0|auto_generated|op_1~25\ = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\M1_unit|Mult0|auto_generated|op_1~23\))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30\ & 
-- (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\M1_unit|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \M1_unit|Mult0|auto_generated|op_1~23\,
	combout => \M1_unit|Mult0|auto_generated|op_1~24_combout\,
	cout => \M1_unit|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X33_Y18_N12
\M1_unit|Selector122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector122~0_combout\ = (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & (\M1_unit|WideOr17~3_combout\ & \M1_unit|Add5~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|WideOr17~3_combout\,
	datad => \M1_unit|Add5~60_combout\,
	combout => \M1_unit|Selector122~0_combout\);

-- Location: LCCOMB_X33_Y18_N28
\M1_unit|Selector122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector122~1_combout\ = (\M1_unit|Selector128~1_combout\) # ((\M1_unit|Selector122~0_combout\) # ((\M1_unit|Add12~60_combout\ & \M1_unit|M1_state.M1_COMMON_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector128~1_combout\,
	datab => \M1_unit|Add12~60_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector122~0_combout\,
	combout => \M1_unit|Selector122~1_combout\);

-- Location: LCFF_X33_Y18_N29
\M1_unit|U_prime_buf[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector122~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(30));

-- Location: LCCOMB_X33_Y18_N2
\M1_unit|Selector130~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector130~2_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~44_combout\) # ((\M1_unit|Add5~44_combout\ & \M1_unit|Selector134~2_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (\M1_unit|Add5~44_combout\ & 
-- (\M1_unit|Selector134~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|Add5~44_combout\,
	datac => \M1_unit|Selector134~2_combout\,
	datad => \M1_unit|Add12~44_combout\,
	combout => \M1_unit|Selector130~2_combout\);

-- Location: LCCOMB_X33_Y18_N10
\M1_unit|Selector130~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector130~3_combout\ = (\M1_unit|Selector130~2_combout\) # ((!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (\M1_unit|U_prime_buf\(30) & !\M1_unit|WideOr17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|U_prime_buf\(30),
	datac => \M1_unit|WideOr17~3_combout\,
	datad => \M1_unit|Selector130~2_combout\,
	combout => \M1_unit|Selector130~3_combout\);

-- Location: LCFF_X33_Y18_N11
\M1_unit|U_prime_buf[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector130~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(22));

-- Location: LCCOMB_X41_Y19_N26
\M1_unit|Selector447~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector447~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~4_combout\ & ((\M1_unit|Add27~30_combout\))))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|U_shift_reg[1][7]~regout\,
	datac => \M1_unit|Add27~30_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector447~0_combout\);

-- Location: LCCOMB_X40_Y19_N8
\M1_unit|Selector447~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector447~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector447~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector460~1_combout\,
	datac => \M1_unit|Selector447~0_combout\,
	datad => \M1_unit|Selector398~3_combout\,
	combout => \M1_unit|Selector447~1_combout\);

-- Location: LCCOMB_X35_Y17_N8
\M1_unit|Add11~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add11~40_combout\ = ((\M1_unit|Add3~26_combout\ $ (\M1_unit|Mult2|auto_generated|op_1~4_combout\ $ (!\M1_unit|Add11~39\)))) # (GND)
-- \M1_unit|Add11~41\ = CARRY((\M1_unit|Add3~26_combout\ & ((\M1_unit|Mult2|auto_generated|op_1~4_combout\) # (!\M1_unit|Add11~39\))) # (!\M1_unit|Add3~26_combout\ & (\M1_unit|Mult2|auto_generated|op_1~4_combout\ & !\M1_unit|Add11~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~26_combout\,
	datab => \M1_unit|Mult2|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M1_unit|Add11~39\,
	combout => \M1_unit|Add11~40_combout\,
	cout => \M1_unit|Add11~41\);

-- Location: LCCOMB_X34_Y19_N12
\M1_unit|Selector132~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector132~2_combout\ = (\M1_unit|Selector134~2_combout\ & ((\M1_unit|Add5~40_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~40_combout\)))) # (!\M1_unit|Selector134~2_combout\ & (\M1_unit|M1_state.M1_COMMON_4~0_combout\ 
-- & (\M1_unit|Add12~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector134~2_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add12~40_combout\,
	datad => \M1_unit|Add5~40_combout\,
	combout => \M1_unit|Selector132~2_combout\);

-- Location: LCCOMB_X34_Y19_N0
\M1_unit|Selector132~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector132~3_combout\ = (\M1_unit|Selector132~2_combout\) # ((\M1_unit|U_prime_buf\(28) & (!\M1_unit|WideOr17~3_combout\ & !\M1_unit|M1_state.M1_COMMON_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(28),
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector132~2_combout\,
	combout => \M1_unit|Selector132~3_combout\);

-- Location: LCFF_X34_Y19_N1
\M1_unit|U_prime_buf[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector132~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(20));

-- Location: LCCOMB_X41_Y19_N24
\M1_unit|Selector449~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector449~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~4_combout\ & ((\M1_unit|Add27~26_combout\))))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|U_shift_reg[1][7]~regout\,
	datac => \M1_unit|Add27~26_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector449~0_combout\);

-- Location: LCCOMB_X40_Y19_N14
\M1_unit|Selector449~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector449~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector449~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector460~1_combout\,
	datac => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector449~0_combout\,
	combout => \M1_unit|Selector449~1_combout\);

-- Location: LCCOMB_X33_Y20_N0
\M1_unit|Selector165~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector165~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~38_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|V_prime_buf\(27),
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Add5~38_combout\,
	combout => \M1_unit|Selector165~0_combout\);

-- Location: LCFF_X33_Y20_N1
\M1_unit|V_prime_buf[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector165~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(19));

-- Location: LCCOMB_X33_Y19_N28
\M1_unit|Selector173~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector173~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((\M1_unit|Add5~22_combout\ & !\M1_unit|M1_state.M1_IDLE~2_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|V_prime_buf\(19),
	datac => \M1_unit|Add5~22_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector173~0_combout\);

-- Location: LCFF_X33_Y19_N29
\M1_unit|V_prime_buf[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector173~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(11));

-- Location: LCCOMB_X37_Y17_N28
\M1_unit|Selector181~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector181~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (\M1_unit|Add5~6_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add5~6_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|V_prime_buf\(11),
	datad => \M1_unit|WideOr34~0_combout\,
	combout => \M1_unit|Selector181~0_combout\);

-- Location: LCFF_X37_Y17_N29
\M1_unit|V_prime_buf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector181~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(3));

-- Location: LCCOMB_X37_Y17_N22
\M1_unit|Selector434~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector434~0_combout\ = (\M1_unit|V_shift_reg[2][3]~regout\ & ((\M1_unit|WideOr43~combout\) # ((\M1_unit|V_prime_buf\(3) & !\M1_unit|WideOr44~0_combout\)))) # (!\M1_unit|V_shift_reg[2][3]~regout\ & (\M1_unit|V_prime_buf\(3) & 
-- ((!\M1_unit|WideOr44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][3]~regout\,
	datab => \M1_unit|V_prime_buf\(3),
	datac => \M1_unit|WideOr43~combout\,
	datad => \M1_unit|WideOr44~0_combout\,
	combout => \M1_unit|Selector434~0_combout\);

-- Location: LCCOMB_X37_Y17_N20
\M1_unit|Selector434~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector434~1_combout\ = (\M1_unit|Add19~6_combout\ & ((\M1_unit|M1_state.M1_LEAD_9~0_combout\) # ((\M1_unit|V_shift_reg[1][3]~regout\ & !\M1_unit|SRAM_address[17]~16_combout\)))) # (!\M1_unit|Add19~6_combout\ & 
-- (\M1_unit|V_shift_reg[1][3]~regout\ & ((!\M1_unit|SRAM_address[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add19~6_combout\,
	datab => \M1_unit|V_shift_reg[1][3]~regout\,
	datac => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datad => \M1_unit|SRAM_address[17]~16_combout\,
	combout => \M1_unit|Selector434~1_combout\);

-- Location: LCCOMB_X37_Y14_N8
\M1_unit|Selector434~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector434~2_combout\ = (\M1_unit|Add30~6_combout\ & (((\M1_unit|Add16~6_combout\ & \M1_unit|M1_state.M1_LEAD_8~4_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add30~6_combout\ & (\M1_unit|Add16~6_combout\ & 
-- (\M1_unit|M1_state.M1_LEAD_8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add30~6_combout\,
	datab => \M1_unit|Add16~6_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datad => \M1_unit|WideOr17~4_combout\,
	combout => \M1_unit|Selector434~2_combout\);

-- Location: LCCOMB_X37_Y17_N0
\M1_unit|Selector434~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector434~3_combout\ = (\M1_unit|Add28~10_combout\) # ((\M1_unit|Selector434~0_combout\) # ((\M1_unit|Selector434~1_combout\) # (\M1_unit|Selector434~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add28~10_combout\,
	datab => \M1_unit|Selector434~0_combout\,
	datac => \M1_unit|Selector434~1_combout\,
	datad => \M1_unit|Selector434~2_combout\,
	combout => \M1_unit|Selector434~3_combout\);

-- Location: LCCOMB_X33_Y18_N20
\M1_unit|Selector139~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector139~2_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~26_combout\) # ((\M1_unit|Selector134~2_combout\ & \M1_unit|Add5~26_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (\M1_unit|Selector134~2_combout\ 
-- & ((\M1_unit|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|Selector134~2_combout\,
	datac => \M1_unit|Add12~26_combout\,
	datad => \M1_unit|Add5~26_combout\,
	combout => \M1_unit|Selector139~2_combout\);

-- Location: LCCOMB_X33_Y18_N0
\M1_unit|Selector139~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector139~3_combout\ = (\M1_unit|Selector139~2_combout\) # ((!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (!\M1_unit|WideOr17~3_combout\ & \M1_unit|U_prime_buf\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|Selector139~2_combout\,
	datad => \M1_unit|U_prime_buf\(21),
	combout => \M1_unit|Selector139~3_combout\);

-- Location: LCFF_X33_Y18_N1
\M1_unit|U_prime_buf[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector139~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(13));

-- Location: LCCOMB_X41_Y19_N8
\M1_unit|Selector456~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector456~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & (!\M1_unit|U_shift_reg[1][7]~regout\)) # (!\M1_unit|WideOr23~4_combout\ & ((\M1_unit|Add27~12_combout\))))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (((\M1_unit|Add27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|U_shift_reg[1][7]~regout\,
	datac => \M1_unit|Add27~12_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector456~0_combout\);

-- Location: LCCOMB_X40_Y19_N2
\M1_unit|Selector456~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector456~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector456~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector456~0_combout\,
	datac => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector456~1_combout\);

-- Location: LCCOMB_X38_Y17_N26
\M1_unit|Mult2|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~24_combout\ = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\ $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\ $ (!\M1_unit|Mult2|auto_generated|op_1~23\)))) # (GND)
-- \M1_unit|Mult2|auto_generated|op_1~25\ = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\ & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\) # (!\M1_unit|Mult2|auto_generated|op_1~23\))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\ & 
-- (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\ & !\M1_unit|Mult2|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12\,
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \M1_unit|Mult2|auto_generated|op_1~23\,
	combout => \M1_unit|Mult2|auto_generated|op_1~24_combout\,
	cout => \M1_unit|Mult2|auto_generated|op_1~25\);

-- Location: LCCOMB_X38_Y17_N28
\M1_unit|Mult2|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult2|auto_generated|op_1~26_combout\ = \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31\ $ (\M1_unit|Mult2|auto_generated|op_1~25\ $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31\,
	datad => \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13\,
	cin => \M1_unit|Mult2|auto_generated|op_1~25\,
	combout => \M1_unit|Mult2|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X35_Y19_N28
\M1_unit|Mult1|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult1|auto_generated|op_1~26_combout\ = \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31\ $ (\M1_unit|Mult1|auto_generated|op_1~25\ $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datad => \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13\,
	cin => \M1_unit|Mult1|auto_generated|op_1~25\,
	combout => \M1_unit|Mult1|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X35_Y20_N30
\M1_unit|Add4~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~62_combout\ = \M1_unit|Add3~48_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~26_combout\ $ (!\M1_unit|Add4~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add3~48_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~26_combout\,
	cin => \M1_unit|Add4~61\,
	combout => \M1_unit|Add4~62_combout\);

-- Location: LCCOMB_X34_Y20_N30
\M1_unit|Add5~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add5~62_combout\ = \M1_unit|Mult2|auto_generated|op_1~26_combout\ $ (\M1_unit|Add5~61\ $ (\M1_unit|Add4~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult2|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Add4~62_combout\,
	cin => \M1_unit|Add5~61\,
	combout => \M1_unit|Add5~62_combout\);

-- Location: LCCOMB_X33_Y20_N6
\M1_unit|Selector153~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector153~2_combout\ = (\M1_unit|WideOr17~3_combout\ & (\M1_unit|Selector153~3_combout\ & (\M1_unit|V_prime_buf\(31)))) # (!\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~62_combout\) # ((\M1_unit|Selector153~3_combout\ & 
-- \M1_unit|V_prime_buf\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|Selector153~3_combout\,
	datac => \M1_unit|V_prime_buf\(31),
	datad => \M1_unit|Add5~62_combout\,
	combout => \M1_unit|Selector153~2_combout\);

-- Location: LCFF_X33_Y20_N7
\M1_unit|V_prime_buf[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector153~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(31));

-- Location: LCCOMB_X33_Y20_N10
\M1_unit|Selector159~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector159~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (\M1_unit|Add5~50_combout\)) # (!\M1_unit|WideOr34~0_combout\ & ((\M1_unit|V_prime_buf\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add5~50_combout\,
	datac => \M1_unit|WideOr34~0_combout\,
	datad => \M1_unit|V_prime_buf\(31),
	combout => \M1_unit|Selector159~0_combout\);

-- Location: LCFF_X33_Y20_N11
\M1_unit|V_prime_buf[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector159~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(25));

-- Location: LCCOMB_X33_Y20_N16
\M1_unit|Selector167~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector167~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~34_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|V_prime_buf\(25),
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Add5~34_combout\,
	combout => \M1_unit|Selector167~0_combout\);

-- Location: LCFF_X33_Y20_N17
\M1_unit|V_prime_buf[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector167~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(17));

-- Location: LCCOMB_X36_Y19_N14
\M1_unit|Selector175~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector175~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (((!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~18_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (\M1_unit|V_prime_buf\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|V_prime_buf\(17),
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Add5~18_combout\,
	combout => \M1_unit|Selector175~0_combout\);

-- Location: LCFF_X36_Y19_N15
\M1_unit|V_prime_buf[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector175~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(9));

-- Location: LCCOMB_X36_Y19_N8
\M1_unit|Selector183~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector183~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & ((\M1_unit|Add5~2_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & (((\M1_unit|V_prime_buf\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|V_prime_buf\(9),
	datad => \M1_unit|Add5~2_combout\,
	combout => \M1_unit|Selector183~0_combout\);

-- Location: LCFF_X36_Y19_N9
\M1_unit|V_prime_buf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector183~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|V_prime_buf[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_prime_buf\(1));

-- Location: LCCOMB_X40_Y14_N26
\M1_unit|Selector436~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector436~0_combout\ = (\M1_unit|V_shift_reg[2][1]~regout\ & ((\M1_unit|WideOr43~combout\) # ((\M1_unit|V_prime_buf\(1) & !\M1_unit|WideOr44~0_combout\)))) # (!\M1_unit|V_shift_reg[2][1]~regout\ & (\M1_unit|V_prime_buf\(1) & 
-- (!\M1_unit|WideOr44~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_shift_reg[2][1]~regout\,
	datab => \M1_unit|V_prime_buf\(1),
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|WideOr43~combout\,
	combout => \M1_unit|Selector436~0_combout\);

-- Location: LCCOMB_X40_Y14_N4
\M1_unit|Selector436~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector436~1_combout\ = (\M1_unit|M1_state.M1_LEAD_9~0_combout\ & ((\M1_unit|Add19~2_combout\) # ((\M1_unit|V_shift_reg[1][1]~regout\ & !\M1_unit|SRAM_address[17]~16_combout\)))) # (!\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- (((\M1_unit|V_shift_reg[1][1]~regout\ & !\M1_unit|SRAM_address[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datab => \M1_unit|Add19~2_combout\,
	datac => \M1_unit|V_shift_reg[1][1]~regout\,
	datad => \M1_unit|SRAM_address[17]~16_combout\,
	combout => \M1_unit|Selector436~1_combout\);

-- Location: LCCOMB_X40_Y14_N28
\M1_unit|Selector436~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector436~2_combout\ = (\M1_unit|Add16~2_combout\ & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((\M1_unit|Add30~2_combout\ & !\M1_unit|WideOr17~4_combout\)))) # (!\M1_unit|Add16~2_combout\ & (\M1_unit|Add30~2_combout\ & 
-- ((!\M1_unit|WideOr17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add16~2_combout\,
	datab => \M1_unit|Add30~2_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datad => \M1_unit|WideOr17~4_combout\,
	combout => \M1_unit|Selector436~2_combout\);

-- Location: LCCOMB_X40_Y14_N6
\M1_unit|Selector436~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector436~3_combout\ = (\M1_unit|Add28~5_combout\) # ((\M1_unit|Selector436~0_combout\) # ((\M1_unit|Selector436~1_combout\) # (\M1_unit|Selector436~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add28~5_combout\,
	datab => \M1_unit|Selector436~0_combout\,
	datac => \M1_unit|Selector436~1_combout\,
	datad => \M1_unit|Selector436~2_combout\,
	combout => \M1_unit|Selector436~3_combout\);

-- Location: LCCOMB_X33_Y17_N14
\M1_unit|Selector125~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector125~0_combout\ = (\M1_unit|WideOr17~3_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Add5~54_combout\,
	combout => \M1_unit|Selector125~0_combout\);

-- Location: LCCOMB_X33_Y17_N24
\M1_unit|Selector125~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector125~1_combout\ = (\M1_unit|Selector128~1_combout\) # ((\M1_unit|Selector125~0_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector128~1_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector125~0_combout\,
	datad => \M1_unit|Add12~54_combout\,
	combout => \M1_unit|Selector125~1_combout\);

-- Location: LCFF_X33_Y17_N25
\M1_unit|U_prime_buf[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector125~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(27));

-- Location: LCCOMB_X37_Y17_N10
\M1_unit|Selector133~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector133~2_combout\ = (\M1_unit|Add12~38_combout\ & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|Selector134~2_combout\ & \M1_unit|Add5~38_combout\)))) # (!\M1_unit|Add12~38_combout\ & (\M1_unit|Selector134~2_combout\ & 
-- (\M1_unit|Add5~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~38_combout\,
	datab => \M1_unit|Selector134~2_combout\,
	datac => \M1_unit|Add5~38_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	combout => \M1_unit|Selector133~2_combout\);

-- Location: LCCOMB_X37_Y17_N16
\M1_unit|Selector133~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector133~3_combout\ = (\M1_unit|Selector133~2_combout\) # ((!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (!\M1_unit|WideOr17~3_combout\ & \M1_unit|U_prime_buf\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|U_prime_buf\(27),
	datad => \M1_unit|Selector133~2_combout\,
	combout => \M1_unit|Selector133~3_combout\);

-- Location: LCFF_X37_Y17_N17
\M1_unit|U_prime_buf[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector133~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(19));

-- Location: LCCOMB_X33_Y21_N14
\M1_unit|Selector141~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector141~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~22_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|U_prime_buf\(19),
	datad => \M1_unit|Add5~22_combout\,
	combout => \M1_unit|Selector141~0_combout\);

-- Location: LCCOMB_X33_Y21_N8
\M1_unit|Selector141~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector141~1_combout\ = (\M1_unit|Selector152~1_combout\ & (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~22_combout\)))) # (!\M1_unit|Selector152~1_combout\ & ((\M1_unit|Selector141~0_combout\) # 
-- ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector152~1_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector141~0_combout\,
	datad => \M1_unit|Add12~22_combout\,
	combout => \M1_unit|Selector141~1_combout\);

-- Location: LCFF_X33_Y21_N9
\M1_unit|U_prime_buf[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector141~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(11));

-- Location: LCCOMB_X41_Y19_N28
\M1_unit|Selector458~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector458~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~4_combout\ & (\M1_unit|Add27~8_combout\)))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (\M1_unit|Add27~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|Add27~8_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector458~0_combout\);

-- Location: LCCOMB_X40_Y19_N30
\M1_unit|Selector458~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector458~1_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~1_combout\ & \M1_unit|Selector458~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector460~1_combout\,
	datac => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector458~0_combout\,
	combout => \M1_unit|Selector458~1_combout\);

-- Location: LCCOMB_X33_Y18_N16
\M1_unit|Selector131~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector131~2_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~42_combout\) # ((\M1_unit|Selector134~2_combout\ & \M1_unit|Add5~42_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (\M1_unit|Selector134~2_combout\ 
-- & ((\M1_unit|Add5~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|Selector134~2_combout\,
	datac => \M1_unit|Add12~42_combout\,
	datad => \M1_unit|Add5~42_combout\,
	combout => \M1_unit|Selector131~2_combout\);

-- Location: LCCOMB_X33_Y18_N4
\M1_unit|Selector131~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector131~3_combout\ = (\M1_unit|Selector131~2_combout\) # ((!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (!\M1_unit|WideOr17~3_combout\ & \M1_unit|U_prime_buf\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|Selector131~2_combout\,
	datad => \M1_unit|U_prime_buf\(29),
	combout => \M1_unit|Selector131~3_combout\);

-- Location: LCFF_X33_Y18_N5
\M1_unit|U_prime_buf[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector131~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(21));

-- Location: LCCOMB_X37_Y20_N28
\M1_unit|Selector384~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector384~2_combout\ = ((\M1_unit|Add27~28_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|Add27~28_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector384~2_combout\);

-- Location: LCCOMB_X33_Y17_N12
\M1_unit|Selector129~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector129~0_combout\ = (\M1_unit|WideOr17~3_combout\ & (((!\M1_unit|M1_state.M1_IDLE~2_combout\ & \M1_unit|Add5~46_combout\)))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(31),
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|Add5~46_combout\,
	datad => \M1_unit|WideOr17~3_combout\,
	combout => \M1_unit|Selector129~0_combout\);

-- Location: LCCOMB_X33_Y17_N8
\M1_unit|Selector129~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector129~1_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (\M1_unit|Add12~46_combout\)) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Selector129~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add12~46_combout\,
	datad => \M1_unit|Selector129~0_combout\,
	combout => \M1_unit|Selector129~1_combout\);

-- Location: LCFF_X33_Y17_N9
\M1_unit|U_prime_buf[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector129~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(23));

-- Location: LCCOMB_X33_Y17_N28
\M1_unit|Selector137~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector137~2_combout\ = (\M1_unit|Selector134~2_combout\ & ((\M1_unit|Add5~30_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~30_combout\)))) # (!\M1_unit|Selector134~2_combout\ & (\M1_unit|M1_state.M1_COMMON_4~0_combout\ 
-- & ((\M1_unit|Add12~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector134~2_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add5~30_combout\,
	datad => \M1_unit|Add12~30_combout\,
	combout => \M1_unit|Selector137~2_combout\);

-- Location: LCCOMB_X33_Y17_N16
\M1_unit|Selector137~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector137~3_combout\ = (\M1_unit|Selector137~2_combout\) # ((!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(23) & !\M1_unit|M1_state.M1_COMMON_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|U_prime_buf\(23),
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector137~2_combout\,
	combout => \M1_unit|Selector137~3_combout\);

-- Location: LCFF_X33_Y17_N17
\M1_unit|U_prime_buf[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector137~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(15));

-- Location: LCCOMB_X36_Y21_N4
\M1_unit|Selector145~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector145~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~14_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(15),
	datac => \M1_unit|WideOr17~3_combout\,
	datad => \M1_unit|Add5~14_combout\,
	combout => \M1_unit|Selector145~0_combout\);

-- Location: LCCOMB_X37_Y21_N0
\M1_unit|Selector145~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector145~1_combout\ = (\M1_unit|Add12~14_combout\ & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((!\M1_unit|Selector152~1_combout\ & \M1_unit|Selector145~0_combout\)))) # (!\M1_unit|Add12~14_combout\ & (!\M1_unit|Selector152~1_combout\ & 
-- (\M1_unit|Selector145~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~14_combout\,
	datab => \M1_unit|Selector152~1_combout\,
	datac => \M1_unit|Selector145~0_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	combout => \M1_unit|Selector145~1_combout\);

-- Location: LCFF_X37_Y21_N1
\M1_unit|U_prime_buf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector145~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(7));

-- Location: LCCOMB_X41_Y19_N0
\M1_unit|Selector460~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector460~0_combout\ = (\M1_unit|WideOr23~2_combout\ & ((\M1_unit|WideOr23~4_combout\ & ((!\M1_unit|U_shift_reg[1][7]~regout\))) # (!\M1_unit|WideOr23~4_combout\ & (\M1_unit|Add27~4_combout\)))) # (!\M1_unit|WideOr23~2_combout\ & 
-- (\M1_unit|Add27~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|Add27~4_combout\,
	datac => \M1_unit|U_shift_reg[1][7]~regout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector460~0_combout\);

-- Location: LCCOMB_X40_Y19_N6
\M1_unit|Selector460~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector460~2_combout\ = (\M1_unit|Selector398~3_combout\) # ((\M1_unit|Selector460~0_combout\ & \M1_unit|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector460~0_combout\,
	datac => \M1_unit|Selector398~3_combout\,
	datad => \M1_unit|Selector460~1_combout\,
	combout => \M1_unit|Selector460~2_combout\);

-- Location: LCCOMB_X33_Y18_N18
\M1_unit|Selector138~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector138~2_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~28_combout\) # ((\M1_unit|Selector134~2_combout\ & \M1_unit|Add5~28_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (\M1_unit|Selector134~2_combout\ 
-- & (\M1_unit|Add5~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|Selector134~2_combout\,
	datac => \M1_unit|Add5~28_combout\,
	datad => \M1_unit|Add12~28_combout\,
	combout => \M1_unit|Selector138~2_combout\);

-- Location: LCCOMB_X33_Y18_N30
\M1_unit|Selector138~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector138~3_combout\ = (\M1_unit|Selector138~2_combout\) # ((\M1_unit|U_prime_buf\(22) & (!\M1_unit|WideOr17~3_combout\ & !\M1_unit|M1_state.M1_COMMON_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_prime_buf\(22),
	datab => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector138~2_combout\,
	combout => \M1_unit|Selector138~3_combout\);

-- Location: LCFF_X33_Y18_N31
\M1_unit|U_prime_buf[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector138~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(14));

-- Location: LCCOMB_X36_Y19_N22
\M1_unit|Selector146~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector146~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~12_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|U_prime_buf\(14),
	datad => \M1_unit|Add5~12_combout\,
	combout => \M1_unit|Selector146~0_combout\);

-- Location: LCCOMB_X36_Y19_N0
\M1_unit|Selector146~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector146~1_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~12_combout\) # ((!\M1_unit|Selector152~1_combout\ & \M1_unit|Selector146~0_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & 
-- (!\M1_unit|Selector152~1_combout\ & ((\M1_unit|Selector146~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|Selector152~1_combout\,
	datac => \M1_unit|Add12~12_combout\,
	datad => \M1_unit|Selector146~0_combout\,
	combout => \M1_unit|Selector146~1_combout\);

-- Location: LCFF_X36_Y19_N1
\M1_unit|U_prime_buf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector146~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(6));

-- Location: LCCOMB_X40_Y17_N24
\M1_unit|Selector399~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector399~1_combout\ = (\M1_unit|U_shift_reg[2][6]~regout\ & (!\M1_unit|M1_state.M1_OUT_7~0_combout\ & ((\M1_unit|WideOr23~3_combout\) # (!\M1_unit|U_prime_buf\(6))))) # (!\M1_unit|U_shift_reg[2][6]~regout\ & (((\M1_unit|WideOr23~3_combout\) # 
-- (!\M1_unit|U_prime_buf\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[2][6]~regout\,
	datab => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datac => \M1_unit|U_prime_buf\(6),
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|Selector399~1_combout\);

-- Location: LCCOMB_X41_Y17_N14
\M1_unit|Selector399~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector399~2_combout\ = (\M1_unit|Selector399~1_combout\ & ((\M1_unit|SRAM_address[17]~16_combout\) # (!\M1_unit|U_shift_reg[1][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|SRAM_address[17]~16_combout\,
	datac => \M1_unit|U_shift_reg[1][6]~regout\,
	datad => \M1_unit|Selector399~1_combout\,
	combout => \M1_unit|Selector399~2_combout\);

-- Location: LCCOMB_X41_Y17_N4
\M1_unit|Selector399~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector399~3_combout\ = (\M1_unit|Selector399~0_combout\) # (((!\M1_unit|WideOr17~3_combout\ & \M1_unit|Add18~12_combout\)) # (!\M1_unit|Selector399~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|Selector399~0_combout\,
	datac => \M1_unit|Selector399~2_combout\,
	datad => \M1_unit|Add18~12_combout\,
	combout => \M1_unit|Selector399~3_combout\);

-- Location: LCCOMB_X41_Y17_N22
\M1_unit|Selector399~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector399~5_combout\ = (\M1_unit|Selector399~4_combout\) # ((\M1_unit|Selector399~3_combout\) # ((\M1_unit|Add15~12_combout\ & !\M1_unit|WideOr11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add15~12_combout\,
	datab => \M1_unit|Selector399~4_combout\,
	datac => \M1_unit|Selector399~3_combout\,
	datad => \M1_unit|WideOr11~1_combout\,
	combout => \M1_unit|Selector399~5_combout\);

-- Location: LCCOMB_X42_Y17_N2
\M1_unit|Selector152~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector152~2_combout\ = (\M1_unit|Selector152~0_combout\ & (((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~0_combout\)) # (!\M1_unit|Selector152~1_combout\))) # (!\M1_unit|Selector152~0_combout\ & 
-- (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector152~0_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector152~1_combout\,
	datad => \M1_unit|Add12~0_combout\,
	combout => \M1_unit|Selector152~2_combout\);

-- Location: LCFF_X42_Y17_N3
\M1_unit|U_prime_buf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector152~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(0));

-- Location: LCCOMB_X42_Y17_N18
\M1_unit|Selector405~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector405~2_combout\ = (\M1_unit|WideOr23~3_combout\ & (((!\M1_unit|M1_state.M1_OUT_7~0_combout\)) # (!\M1_unit|U_shift_reg[2][0]~regout\))) # (!\M1_unit|WideOr23~3_combout\ & (!\M1_unit|U_prime_buf\(0) & 
-- ((!\M1_unit|M1_state.M1_OUT_7~0_combout\) # (!\M1_unit|U_shift_reg[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~3_combout\,
	datab => \M1_unit|U_shift_reg[2][0]~regout\,
	datac => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datad => \M1_unit|U_prime_buf\(0),
	combout => \M1_unit|Selector405~2_combout\);

-- Location: LCCOMB_X42_Y17_N24
\M1_unit|Selector405~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector405~3_combout\ = (\M1_unit|Selector405~2_combout\ & ((\M1_unit|SRAM_address[17]~16_combout\) # (!\M1_unit|U_shift_reg[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_shift_reg[1][0]~regout\,
	datab => \M1_unit|SRAM_address[17]~16_combout\,
	datad => \M1_unit|Selector405~2_combout\,
	combout => \M1_unit|Selector405~3_combout\);

-- Location: LCCOMB_X43_Y17_N14
\M1_unit|Selector469~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector469~0_combout\ = (\M1_unit|Add31~0_combout\ & (((\M1_unit|M1_state.M1_LEAD_9~0_combout\ & \M1_unit|Add20~0_combout\)) # (!\M1_unit|WideOr17~4_combout\))) # (!\M1_unit|Add31~0_combout\ & (\M1_unit|M1_state.M1_LEAD_9~0_combout\ & 
-- (\M1_unit|Add20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add31~0_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	datac => \M1_unit|Add20~0_combout\,
	datad => \M1_unit|WideOr17~4_combout\,
	combout => \M1_unit|Selector469~0_combout\);

-- Location: LCCOMB_X42_Y18_N4
\M1_unit|Selector469~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector469~1_combout\ = (\M1_unit|Add17~0_combout\ & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((!\M1_unit|WideOr11~0_combout\ & \M1_unit|Add29~0_combout\)))) # (!\M1_unit|Add17~0_combout\ & (!\M1_unit|WideOr11~0_combout\ & 
-- (\M1_unit|Add29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add17~0_combout\,
	datab => \M1_unit|WideOr11~0_combout\,
	datac => \M1_unit|Add29~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector469~1_combout\);

-- Location: LCCOMB_X43_Y17_N0
\M1_unit|Selector469~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector469~2_combout\ = ((\M1_unit|Selector469~0_combout\) # (\M1_unit|Selector469~1_combout\)) # (!\M1_unit|Selector405~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector405~3_combout\,
	datac => \M1_unit|Selector469~0_combout\,
	datad => \M1_unit|Selector469~1_combout\,
	combout => \M1_unit|Selector469~2_combout\);

-- Location: LCCOMB_X33_Y17_N18
\M1_unit|Selector134~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector134~3_combout\ = (\M1_unit|Selector134~2_combout\ & ((\M1_unit|Add5~36_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~36_combout\)))) # (!\M1_unit|Selector134~2_combout\ & (\M1_unit|M1_state.M1_COMMON_4~0_combout\ 
-- & ((\M1_unit|Add12~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector134~2_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add5~36_combout\,
	datad => \M1_unit|Add12~36_combout\,
	combout => \M1_unit|Selector134~3_combout\);

-- Location: LCCOMB_X33_Y17_N26
\M1_unit|Selector134~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector134~4_combout\ = (\M1_unit|Selector134~3_combout\) # ((!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(26) & !\M1_unit|M1_state.M1_COMMON_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|U_prime_buf\(26),
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector134~3_combout\,
	combout => \M1_unit|Selector134~4_combout\);

-- Location: LCFF_X33_Y17_N27
\M1_unit|U_prime_buf[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector134~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(18));

-- Location: LCCOMB_X37_Y21_N2
\M1_unit|Selector142~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector142~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~20_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datac => \M1_unit|U_prime_buf\(18),
	datad => \M1_unit|Add5~20_combout\,
	combout => \M1_unit|Selector142~0_combout\);

-- Location: LCCOMB_X37_Y21_N4
\M1_unit|Selector142~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector142~1_combout\ = (\M1_unit|M1_state.M1_COMMON_4~0_combout\ & ((\M1_unit|Add12~20_combout\) # ((!\M1_unit|Selector152~1_combout\ & \M1_unit|Selector142~0_combout\)))) # (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & 
-- (!\M1_unit|Selector152~1_combout\ & ((\M1_unit|Selector142~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \M1_unit|Selector152~1_combout\,
	datac => \M1_unit|Add12~20_combout\,
	datad => \M1_unit|Selector142~0_combout\,
	combout => \M1_unit|Selector142~1_combout\);

-- Location: LCFF_X37_Y21_N5
\M1_unit|U_prime_buf[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector142~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(10));

-- Location: LCCOMB_X33_Y18_N24
\M1_unit|Selector150~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector150~0_combout\ = (\M1_unit|WideOr17~3_combout\ & (\M1_unit|Add5~4_combout\)) # (!\M1_unit|WideOr17~3_combout\ & ((\M1_unit|U_prime_buf\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add5~4_combout\,
	datab => \M1_unit|U_prime_buf\(10),
	datac => \M1_unit|WideOr17~3_combout\,
	combout => \M1_unit|Selector150~0_combout\);

-- Location: LCCOMB_X33_Y18_N8
\M1_unit|Selector150~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector150~1_combout\ = (\M1_unit|Selector152~1_combout\ & (((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~4_combout\)))) # (!\M1_unit|Selector152~1_combout\ & ((\M1_unit|Selector150~0_combout\) # 
-- ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector152~1_combout\,
	datab => \M1_unit|Selector150~0_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Add12~4_combout\,
	combout => \M1_unit|Selector150~1_combout\);

-- Location: LCFF_X33_Y18_N9
\M1_unit|U_prime_buf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector150~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(2));

-- Location: LCCOMB_X41_Y16_N30
\M1_unit|Selector403~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector403~2_combout\ = (\M1_unit|M1_state.M1_OUT_7~0_combout\ & (!\M1_unit|U_shift_reg[2][2]~regout\ & ((\M1_unit|WideOr23~3_combout\) # (!\M1_unit|U_prime_buf\(2))))) # (!\M1_unit|M1_state.M1_OUT_7~0_combout\ & (((\M1_unit|WideOr23~3_combout\) 
-- # (!\M1_unit|U_prime_buf\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datab => \M1_unit|U_shift_reg[2][2]~regout\,
	datac => \M1_unit|U_prime_buf\(2),
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|Selector403~2_combout\);

-- Location: LCCOMB_X41_Y16_N28
\M1_unit|Selector403~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector403~3_combout\ = (\M1_unit|Selector403~2_combout\ & ((\M1_unit|SRAM_address[17]~16_combout\) # (!\M1_unit|U_shift_reg[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~16_combout\,
	datac => \M1_unit|U_shift_reg[1][2]~regout\,
	datad => \M1_unit|Selector403~2_combout\,
	combout => \M1_unit|Selector403~3_combout\);

-- Location: LCCOMB_X43_Y16_N0
\M1_unit|Selector102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector102~0_combout\ = (\SRAM_unit|SRAM_read_data\(2) & ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector121~0_combout\,
	combout => \M1_unit|Selector102~0_combout\);

-- Location: LCFF_X41_Y16_N25
\M1_unit|Y_register[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector102~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(2));

-- Location: LCCOMB_X41_Y16_N24
\M1_unit|Selector403~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector403~1_combout\ = (\M1_unit|WideOr11~1_combout\ & (((\M1_unit|Y_register\(2) & !\M1_unit|Selector0~1_combout\)))) # (!\M1_unit|WideOr11~1_combout\ & ((\M1_unit|Add15~4_combout\) # ((\M1_unit|Y_register\(2) & 
-- !\M1_unit|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr11~1_combout\,
	datab => \M1_unit|Add15~4_combout\,
	datac => \M1_unit|Y_register\(2),
	datad => \M1_unit|Selector0~1_combout\,
	combout => \M1_unit|Selector403~1_combout\);

-- Location: LCCOMB_X42_Y19_N10
\M1_unit|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector94~0_combout\ = (\SRAM_unit|SRAM_read_data\(10) & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state.M1_LEAD_8~4_combout\) # (!\M1_unit|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \M1_unit|Selector121~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	combout => \M1_unit|Selector94~0_combout\);

-- Location: LCFF_X41_Y16_N19
\M1_unit|Y_register[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector94~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|Y_register[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_register\(10));

-- Location: LCCOMB_X41_Y16_N18
\M1_unit|Selector403~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector403~0_combout\ = (\M1_unit|WideOr34~0_combout\ & (\M1_unit|Add18~4_combout\ & ((!\M1_unit|WideOr17~3_combout\)))) # (!\M1_unit|WideOr34~0_combout\ & ((\M1_unit|Y_register\(10)) # ((\M1_unit|Add18~4_combout\ & 
-- !\M1_unit|WideOr17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr34~0_combout\,
	datab => \M1_unit|Add18~4_combout\,
	datac => \M1_unit|Y_register\(10),
	datad => \M1_unit|WideOr17~3_combout\,
	combout => \M1_unit|Selector403~0_combout\);

-- Location: LCCOMB_X41_Y16_N10
\M1_unit|Selector403~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector403~4_combout\ = ((\M1_unit|Selector403~1_combout\) # (\M1_unit|Selector403~0_combout\)) # (!\M1_unit|Selector403~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector403~3_combout\,
	datac => \M1_unit|Selector403~1_combout\,
	datad => \M1_unit|Selector403~0_combout\,
	combout => \M1_unit|Selector403~4_combout\);

-- Location: LCCOMB_X36_Y19_N2
\M1_unit|Selector143~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector143~1_combout\ = (\M1_unit|Selector143~0_combout\ & (((\M1_unit|Add12~18_combout\ & \M1_unit|M1_state.M1_COMMON_4~0_combout\)) # (!\M1_unit|Selector152~1_combout\))) # (!\M1_unit|Selector143~0_combout\ & (\M1_unit|Add12~18_combout\ & 
-- (\M1_unit|M1_state.M1_COMMON_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector143~0_combout\,
	datab => \M1_unit|Add12~18_combout\,
	datac => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datad => \M1_unit|Selector152~1_combout\,
	combout => \M1_unit|Selector143~1_combout\);

-- Location: LCFF_X36_Y19_N3
\M1_unit|U_prime_buf[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector143~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(9));

-- Location: LCCOMB_X36_Y19_N24
\M1_unit|Selector151~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector151~0_combout\ = (\M1_unit|WideOr17~3_combout\ & ((\M1_unit|Add5~2_combout\))) # (!\M1_unit|WideOr17~3_combout\ & (\M1_unit|U_prime_buf\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_prime_buf\(9),
	datac => \M1_unit|WideOr17~3_combout\,
	datad => \M1_unit|Add5~2_combout\,
	combout => \M1_unit|Selector151~0_combout\);

-- Location: LCCOMB_X40_Y16_N18
\M1_unit|Selector151~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector151~1_combout\ = (\M1_unit|Add12~2_combout\ & ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((!\M1_unit|Selector152~1_combout\ & \M1_unit|Selector151~0_combout\)))) # (!\M1_unit|Add12~2_combout\ & (((!\M1_unit|Selector152~1_combout\ & 
-- \M1_unit|Selector151~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add12~2_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector152~1_combout\,
	datad => \M1_unit|Selector151~0_combout\,
	combout => \M1_unit|Selector151~1_combout\);

-- Location: LCFF_X40_Y16_N19
\M1_unit|U_prime_buf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector151~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(1));

-- Location: LCCOMB_X41_Y16_N4
\M1_unit|Selector404~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector404~2_combout\ = (\M1_unit|M1_state.M1_OUT_7~0_combout\ & (!\M1_unit|U_shift_reg[2][1]~regout\ & ((\M1_unit|WideOr23~3_combout\) # (!\M1_unit|U_prime_buf\(1))))) # (!\M1_unit|M1_state.M1_OUT_7~0_combout\ & 
-- (((\M1_unit|WideOr23~3_combout\)) # (!\M1_unit|U_prime_buf\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datab => \M1_unit|U_prime_buf\(1),
	datac => \M1_unit|U_shift_reg[2][1]~regout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|Selector404~2_combout\);

-- Location: LCCOMB_X41_Y16_N26
\M1_unit|Selector404~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector404~3_combout\ = (\M1_unit|Selector404~2_combout\ & ((\M1_unit|SRAM_address[17]~16_combout\) # (!\M1_unit|U_shift_reg[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~16_combout\,
	datac => \M1_unit|Selector404~2_combout\,
	datad => \M1_unit|U_shift_reg[1][1]~regout\,
	combout => \M1_unit|Selector404~3_combout\);

-- Location: LCCOMB_X41_Y16_N0
\M1_unit|Selector404~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector404~4_combout\ = (\M1_unit|Selector404~1_combout\) # ((\M1_unit|Selector404~0_combout\) # (!\M1_unit|Selector404~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector404~1_combout\,
	datac => \M1_unit|Selector404~0_combout\,
	datad => \M1_unit|Selector404~3_combout\,
	combout => \M1_unit|Selector404~4_combout\);

-- Location: LCCOMB_X34_Y19_N4
\M1_unit|Selector127~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector127~0_combout\ = (\M1_unit|WideOr17~3_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & (\M1_unit|Add5~50_combout\ & !\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add5~50_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector127~0_combout\);

-- Location: LCCOMB_X34_Y19_N24
\M1_unit|Selector127~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector127~1_combout\ = (\M1_unit|Selector128~1_combout\) # ((\M1_unit|Selector127~0_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector128~1_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Selector127~0_combout\,
	datad => \M1_unit|Add12~50_combout\,
	combout => \M1_unit|Selector127~1_combout\);

-- Location: LCFF_X34_Y19_N25
\M1_unit|U_prime_buf[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector127~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(25));

-- Location: LCCOMB_X34_Y19_N18
\M1_unit|Selector135~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector135~2_combout\ = (\M1_unit|Selector134~2_combout\ & ((\M1_unit|Add5~34_combout\) # ((\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|Add12~34_combout\)))) # (!\M1_unit|Selector134~2_combout\ & (\M1_unit|M1_state.M1_COMMON_4~0_combout\ 
-- & ((\M1_unit|Add12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector134~2_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|Add5~34_combout\,
	datad => \M1_unit|Add12~34_combout\,
	combout => \M1_unit|Selector135~2_combout\);

-- Location: LCCOMB_X34_Y19_N2
\M1_unit|Selector135~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector135~3_combout\ = (\M1_unit|Selector135~2_combout\) # ((!\M1_unit|WideOr17~3_combout\ & (!\M1_unit|M1_state.M1_COMMON_4~0_combout\ & \M1_unit|U_prime_buf\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr17~3_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	datac => \M1_unit|U_prime_buf\(25),
	datad => \M1_unit|Selector135~2_combout\,
	combout => \M1_unit|Selector135~3_combout\);

-- Location: LCFF_X34_Y19_N3
\M1_unit|U_prime_buf[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector135~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|U_prime_buf[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_prime_buf\(17));

-- Location: LCCOMB_X37_Y20_N30
\M1_unit|Selector386~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector386~2_combout\ = ((\M1_unit|Add27~24_combout\ & ((!\M1_unit|WideOr23~4_combout\) # (!\M1_unit|WideOr23~2_combout\)))) # (!\M1_unit|Selector397~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr23~2_combout\,
	datab => \M1_unit|Add27~24_combout\,
	datac => \M1_unit|Selector397~4_combout\,
	datad => \M1_unit|WideOr23~4_combout\,
	combout => \M1_unit|Selector386~2_combout\);

-- Location: LCCOMB_X38_Y21_N0
\M1_unit|R_register[16]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~17_cout\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(0) & \M1_unit|Mult1|auto_generated|w247w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(0),
	datab => \M1_unit|Mult1|auto_generated|w247w\(0),
	datad => VCC,
	cout => \M1_unit|R_register[16]~17_cout\);

-- Location: LCCOMB_X38_Y21_N2
\M1_unit|R_register[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~19_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(1) & (!\M1_unit|Mult0|auto_generated|w247w\(1) & !\M1_unit|R_register[16]~17_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(1) & ((!\M1_unit|R_register[16]~17_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|w247w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(1),
	datab => \M1_unit|Mult0|auto_generated|w247w\(1),
	datad => VCC,
	cin => \M1_unit|R_register[16]~17_cout\,
	cout => \M1_unit|R_register[16]~19_cout\);

-- Location: LCCOMB_X38_Y21_N4
\M1_unit|R_register[16]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~21_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(2) & ((\M1_unit|Mult0|auto_generated|w247w\(2)) # (!\M1_unit|R_register[16]~19_cout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(2) & (\M1_unit|Mult0|auto_generated|w247w\(2) & 
-- !\M1_unit|R_register[16]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(2),
	datab => \M1_unit|Mult0|auto_generated|w247w\(2),
	datad => VCC,
	cin => \M1_unit|R_register[16]~19_cout\,
	cout => \M1_unit|R_register[16]~21_cout\);

-- Location: LCCOMB_X38_Y21_N6
\M1_unit|R_register[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~23_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(3) & (!\M1_unit|Mult0|auto_generated|w247w\(3) & !\M1_unit|R_register[16]~21_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(3) & ((!\M1_unit|R_register[16]~21_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|w247w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(3),
	datab => \M1_unit|Mult0|auto_generated|w247w\(3),
	datad => VCC,
	cin => \M1_unit|R_register[16]~21_cout\,
	cout => \M1_unit|R_register[16]~23_cout\);

-- Location: LCCOMB_X38_Y21_N8
\M1_unit|R_register[16]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~25_cout\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(4) & ((\M1_unit|Mult1|auto_generated|w247w\(4)) # (!\M1_unit|R_register[16]~23_cout\))) # (!\M1_unit|Mult0|auto_generated|w247w\(4) & (\M1_unit|Mult1|auto_generated|w247w\(4) & 
-- !\M1_unit|R_register[16]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(4),
	datab => \M1_unit|Mult1|auto_generated|w247w\(4),
	datad => VCC,
	cin => \M1_unit|R_register[16]~23_cout\,
	cout => \M1_unit|R_register[16]~25_cout\);

-- Location: LCCOMB_X38_Y21_N10
\M1_unit|R_register[16]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~27_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(5) & (!\M1_unit|Mult0|auto_generated|w247w\(5) & !\M1_unit|R_register[16]~25_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(5) & ((!\M1_unit|R_register[16]~25_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|w247w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(5),
	datab => \M1_unit|Mult0|auto_generated|w247w\(5),
	datad => VCC,
	cin => \M1_unit|R_register[16]~25_cout\,
	cout => \M1_unit|R_register[16]~27_cout\);

-- Location: LCCOMB_X38_Y21_N12
\M1_unit|R_register[16]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~29_cout\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(6) & ((\M1_unit|Mult1|auto_generated|w247w\(6)) # (!\M1_unit|R_register[16]~27_cout\))) # (!\M1_unit|Mult0|auto_generated|w247w\(6) & (\M1_unit|Mult1|auto_generated|w247w\(6) & 
-- !\M1_unit|R_register[16]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(6),
	datab => \M1_unit|Mult1|auto_generated|w247w\(6),
	datad => VCC,
	cin => \M1_unit|R_register[16]~27_cout\,
	cout => \M1_unit|R_register[16]~29_cout\);

-- Location: LCCOMB_X38_Y21_N14
\M1_unit|R_register[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~31_cout\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(7) & (!\M1_unit|Mult1|auto_generated|w247w\(7) & !\M1_unit|R_register[16]~29_cout\)) # (!\M1_unit|Mult0|auto_generated|w247w\(7) & ((!\M1_unit|R_register[16]~29_cout\) # 
-- (!\M1_unit|Mult1|auto_generated|w247w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(7),
	datab => \M1_unit|Mult1|auto_generated|w247w\(7),
	datad => VCC,
	cin => \M1_unit|R_register[16]~29_cout\,
	cout => \M1_unit|R_register[16]~31_cout\);

-- Location: LCCOMB_X38_Y21_N16
\M1_unit|R_register[16]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~33_cout\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(8) & ((\M1_unit|Mult1|auto_generated|w247w\(8)) # (!\M1_unit|R_register[16]~31_cout\))) # (!\M1_unit|Mult0|auto_generated|w247w\(8) & (\M1_unit|Mult1|auto_generated|w247w\(8) & 
-- !\M1_unit|R_register[16]~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(8),
	datab => \M1_unit|Mult1|auto_generated|w247w\(8),
	datad => VCC,
	cin => \M1_unit|R_register[16]~31_cout\,
	cout => \M1_unit|R_register[16]~33_cout\);

-- Location: LCCOMB_X38_Y21_N18
\M1_unit|R_register[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~35_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(9) & (!\M1_unit|Mult0|auto_generated|w247w\(9) & !\M1_unit|R_register[16]~33_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(9) & ((!\M1_unit|R_register[16]~33_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|w247w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(9),
	datab => \M1_unit|Mult0|auto_generated|w247w\(9),
	datad => VCC,
	cin => \M1_unit|R_register[16]~33_cout\,
	cout => \M1_unit|R_register[16]~35_cout\);

-- Location: LCCOMB_X38_Y21_N20
\M1_unit|R_register[16]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~37_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(10) & ((\M1_unit|Mult0|auto_generated|w247w\(10)) # (!\M1_unit|R_register[16]~35_cout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(10) & 
-- (\M1_unit|Mult0|auto_generated|w247w\(10) & !\M1_unit|R_register[16]~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(10),
	datab => \M1_unit|Mult0|auto_generated|w247w\(10),
	datad => VCC,
	cin => \M1_unit|R_register[16]~35_cout\,
	cout => \M1_unit|R_register[16]~37_cout\);

-- Location: LCCOMB_X38_Y21_N22
\M1_unit|R_register[16]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~39_cout\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(11) & (!\M1_unit|Mult1|auto_generated|w247w\(11) & !\M1_unit|R_register[16]~37_cout\)) # (!\M1_unit|Mult0|auto_generated|w247w\(11) & ((!\M1_unit|R_register[16]~37_cout\) # 
-- (!\M1_unit|Mult1|auto_generated|w247w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(11),
	datab => \M1_unit|Mult1|auto_generated|w247w\(11),
	datad => VCC,
	cin => \M1_unit|R_register[16]~37_cout\,
	cout => \M1_unit|R_register[16]~39_cout\);

-- Location: LCCOMB_X38_Y21_N24
\M1_unit|R_register[16]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~41_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(12) & ((\M1_unit|Mult0|auto_generated|w247w\(12)) # (!\M1_unit|R_register[16]~39_cout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(12) & 
-- (\M1_unit|Mult0|auto_generated|w247w\(12) & !\M1_unit|R_register[16]~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(12),
	datab => \M1_unit|Mult0|auto_generated|w247w\(12),
	datad => VCC,
	cin => \M1_unit|R_register[16]~39_cout\,
	cout => \M1_unit|R_register[16]~41_cout\);

-- Location: LCCOMB_X38_Y21_N26
\M1_unit|R_register[16]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~43_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(13) & (!\M1_unit|Mult0|auto_generated|w247w\(13) & !\M1_unit|R_register[16]~41_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(13) & ((!\M1_unit|R_register[16]~41_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|w247w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(13),
	datab => \M1_unit|Mult0|auto_generated|w247w\(13),
	datad => VCC,
	cin => \M1_unit|R_register[16]~41_cout\,
	cout => \M1_unit|R_register[16]~43_cout\);

-- Location: LCCOMB_X38_Y21_N28
\M1_unit|R_register[16]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~45_cout\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(14) & ((\M1_unit|Mult1|auto_generated|w247w\(14)) # (!\M1_unit|R_register[16]~43_cout\))) # (!\M1_unit|Mult0|auto_generated|w247w\(14) & 
-- (\M1_unit|Mult1|auto_generated|w247w\(14) & !\M1_unit|R_register[16]~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(14),
	datab => \M1_unit|Mult1|auto_generated|w247w\(14),
	datad => VCC,
	cin => \M1_unit|R_register[16]~43_cout\,
	cout => \M1_unit|R_register[16]~45_cout\);

-- Location: LCCOMB_X38_Y21_N30
\M1_unit|R_register[16]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~47_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(15) & (!\M1_unit|Mult0|auto_generated|w247w\(15) & !\M1_unit|R_register[16]~45_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(15) & ((!\M1_unit|R_register[16]~45_cout\) # 
-- (!\M1_unit|Mult0|auto_generated|w247w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(15),
	datab => \M1_unit|Mult0|auto_generated|w247w\(15),
	datad => VCC,
	cin => \M1_unit|R_register[16]~45_cout\,
	cout => \M1_unit|R_register[16]~47_cout\);

-- Location: LCCOMB_X38_Y20_N0
\M1_unit|R_register[16]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[16]~48_combout\ = ((\M1_unit|Mult1|auto_generated|w247w\(16) $ (\M1_unit|Mult0|auto_generated|w247w\(16) $ (!\M1_unit|R_register[16]~47_cout\)))) # (GND)
-- \M1_unit|R_register[16]~49\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(16) & ((\M1_unit|Mult0|auto_generated|w247w\(16)) # (!\M1_unit|R_register[16]~47_cout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(16) & (\M1_unit|Mult0|auto_generated|w247w\(16) & 
-- !\M1_unit|R_register[16]~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(16),
	datab => \M1_unit|Mult0|auto_generated|w247w\(16),
	datad => VCC,
	cin => \M1_unit|R_register[16]~47_cout\,
	combout => \M1_unit|R_register[16]~48_combout\,
	cout => \M1_unit|R_register[16]~49\);

-- Location: LCCOMB_X38_Y20_N2
\M1_unit|R_register[17]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[17]~50_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(17) & ((\M1_unit|Mult1|auto_generated|w247w\(17) & (\M1_unit|R_register[16]~49\ & VCC)) # (!\M1_unit|Mult1|auto_generated|w247w\(17) & (!\M1_unit|R_register[16]~49\)))) # 
-- (!\M1_unit|Mult0|auto_generated|w247w\(17) & ((\M1_unit|Mult1|auto_generated|w247w\(17) & (!\M1_unit|R_register[16]~49\)) # (!\M1_unit|Mult1|auto_generated|w247w\(17) & ((\M1_unit|R_register[16]~49\) # (GND)))))
-- \M1_unit|R_register[17]~51\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(17) & (!\M1_unit|Mult1|auto_generated|w247w\(17) & !\M1_unit|R_register[16]~49\)) # (!\M1_unit|Mult0|auto_generated|w247w\(17) & ((!\M1_unit|R_register[16]~49\) # 
-- (!\M1_unit|Mult1|auto_generated|w247w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(17),
	datab => \M1_unit|Mult1|auto_generated|w247w\(17),
	datad => VCC,
	cin => \M1_unit|R_register[16]~49\,
	combout => \M1_unit|R_register[17]~50_combout\,
	cout => \M1_unit|R_register[17]~51\);

-- Location: LCCOMB_X38_Y20_N10
\M1_unit|R_register[21]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[21]~58_combout\ = (\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~6_combout\ & (\M1_unit|R_register[20]~57\ & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout\ & 
-- (!\M1_unit|R_register[20]~57\)))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~6_combout\ & (!\M1_unit|R_register[20]~57\)) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout\ & ((\M1_unit|R_register[20]~57\) # 
-- (GND)))))
-- \M1_unit|R_register[21]~59\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|Mult0|auto_generated|op_1~6_combout\ & !\M1_unit|R_register[20]~57\)) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout\ & ((!\M1_unit|R_register[20]~57\) # 
-- (!\M1_unit|Mult0|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~6_combout\,
	datab => \M1_unit|Mult0|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[20]~57\,
	combout => \M1_unit|R_register[21]~58_combout\,
	cout => \M1_unit|R_register[21]~59\);

-- Location: LCCOMB_X38_Y20_N12
\M1_unit|R_register[22]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[22]~60_combout\ = ((\M1_unit|Mult0|auto_generated|op_1~8_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~8_combout\ $ (!\M1_unit|R_register[21]~59\)))) # (GND)
-- \M1_unit|R_register[22]~61\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~8_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~8_combout\) # (!\M1_unit|R_register[21]~59\))) # (!\M1_unit|Mult0|auto_generated|op_1~8_combout\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~8_combout\ & !\M1_unit|R_register[21]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~8_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[21]~59\,
	combout => \M1_unit|R_register[22]~60_combout\,
	cout => \M1_unit|R_register[22]~61\);

-- Location: LCCOMB_X38_Y20_N14
\M1_unit|R_register[23]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[23]~62_combout\ = (\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~10_combout\ & (\M1_unit|R_register[22]~61\ & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~10_combout\ & 
-- (!\M1_unit|R_register[22]~61\)))) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~10_combout\ & (!\M1_unit|R_register[22]~61\)) # (!\M1_unit|Mult0|auto_generated|op_1~10_combout\ & ((\M1_unit|R_register[22]~61\) # 
-- (GND)))))
-- \M1_unit|R_register[23]~63\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~10_combout\ & (!\M1_unit|Mult0|auto_generated|op_1~10_combout\ & !\M1_unit|R_register[22]~61\)) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout\ & ((!\M1_unit|R_register[22]~61\) # 
-- (!\M1_unit|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[22]~61\,
	combout => \M1_unit|R_register[23]~62_combout\,
	cout => \M1_unit|R_register[23]~63\);

-- Location: LCCOMB_X38_Y20_N16
\M1_unit|R_register[24]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[24]~64_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~12_combout\ $ (\M1_unit|Mult0|auto_generated|op_1~12_combout\ $ (!\M1_unit|R_register[23]~63\)))) # (GND)
-- \M1_unit|R_register[24]~65\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~12_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~12_combout\) # (!\M1_unit|R_register[23]~63\))) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout\ & 
-- (\M1_unit|Mult0|auto_generated|op_1~12_combout\ & !\M1_unit|R_register[23]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	datab => \M1_unit|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[23]~63\,
	combout => \M1_unit|R_register[24]~64_combout\,
	cout => \M1_unit|R_register[24]~65\);

-- Location: LCCOMB_X38_Y20_N20
\M1_unit|R_register[26]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[26]~68_combout\ = ((\M1_unit|Mult0|auto_generated|op_1~16_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~16_combout\ $ (!\M1_unit|R_register[25]~67\)))) # (GND)
-- \M1_unit|R_register[26]~69\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~16_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~16_combout\) # (!\M1_unit|R_register[25]~67\))) # (!\M1_unit|Mult0|auto_generated|op_1~16_combout\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~16_combout\ & !\M1_unit|R_register[25]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[25]~67\,
	combout => \M1_unit|R_register[26]~68_combout\,
	cout => \M1_unit|R_register[26]~69\);

-- Location: LCCOMB_X38_Y20_N22
\M1_unit|R_register[27]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[27]~70_combout\ = (\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~18_combout\ & (\M1_unit|R_register[26]~69\ & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout\ & 
-- (!\M1_unit|R_register[26]~69\)))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~18_combout\ & (!\M1_unit|R_register[26]~69\)) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout\ & ((\M1_unit|R_register[26]~69\) # 
-- (GND)))))
-- \M1_unit|R_register[27]~71\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Mult0|auto_generated|op_1~18_combout\ & !\M1_unit|R_register[26]~69\)) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((!\M1_unit|R_register[26]~69\) # 
-- (!\M1_unit|Mult0|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Mult0|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[26]~69\,
	combout => \M1_unit|R_register[27]~70_combout\,
	cout => \M1_unit|R_register[27]~71\);

-- Location: LCCOMB_X38_Y20_N26
\M1_unit|R_register[29]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[29]~74_combout\ = (\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~22_combout\ & (\M1_unit|R_register[28]~73\ & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~22_combout\ & 
-- (!\M1_unit|R_register[28]~73\)))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Mult0|auto_generated|op_1~22_combout\ & (!\M1_unit|R_register[28]~73\)) # (!\M1_unit|Mult0|auto_generated|op_1~22_combout\ & ((\M1_unit|R_register[28]~73\) # 
-- (GND)))))
-- \M1_unit|R_register[29]~75\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Mult0|auto_generated|op_1~22_combout\ & !\M1_unit|R_register[28]~73\)) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((!\M1_unit|R_register[28]~73\) # 
-- (!\M1_unit|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[28]~73\,
	combout => \M1_unit|R_register[29]~74_combout\,
	cout => \M1_unit|R_register[29]~75\);

-- Location: LCFF_X38_Y20_N27
\M1_unit|R_register[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[29]~74_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(29));

-- Location: LCCOMB_X38_Y20_N28
\M1_unit|R_register[30]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[30]~76_combout\ = ((\M1_unit|Mult0|auto_generated|op_1~24_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~24_combout\ $ (!\M1_unit|R_register[29]~75\)))) # (GND)
-- \M1_unit|R_register[30]~77\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~24_combout\ & ((\M1_unit|Mult1|auto_generated|op_1~24_combout\) # (!\M1_unit|R_register[29]~75\))) # (!\M1_unit|Mult0|auto_generated|op_1~24_combout\ & 
-- (\M1_unit|Mult1|auto_generated|op_1~24_combout\ & !\M1_unit|R_register[29]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|R_register[29]~75\,
	combout => \M1_unit|R_register[30]~76_combout\,
	cout => \M1_unit|R_register[30]~77\);

-- Location: LCFF_X38_Y20_N29
\M1_unit|R_register[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[30]~76_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(30));

-- Location: LCFF_X38_Y20_N23
\M1_unit|R_register[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[27]~70_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(27));

-- Location: LCCOMB_X38_Y13_N22
\M1_unit|SRAM_write_data~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~21_combout\ = (!\M1_unit|R_register\(28) & (!\M1_unit|R_register\(29) & (!\M1_unit|R_register\(30) & !\M1_unit|R_register\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|R_register\(28),
	datab => \M1_unit|R_register\(29),
	datac => \M1_unit|R_register\(30),
	datad => \M1_unit|R_register\(27),
	combout => \M1_unit|SRAM_write_data~21_combout\);

-- Location: LCFF_X38_Y20_N1
\M1_unit|R_register[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[16]~48_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(16));

-- Location: LCCOMB_X40_Y20_N30
\M1_unit|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Mult0|auto_generated|op_1~26_combout\ = \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13\ $ (\M1_unit|Mult0|auto_generated|op_1~25\ $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31\,
	cin => \M1_unit|Mult0|auto_generated|op_1~25\,
	combout => \M1_unit|Mult0|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X38_Y20_N30
\M1_unit|R_register[31]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|R_register[31]~78_combout\ = \M1_unit|Mult1|auto_generated|op_1~26_combout\ $ (\M1_unit|R_register[30]~77\ $ (\M1_unit|Mult0|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Mult1|auto_generated|op_1~26_combout\,
	datad => \M1_unit|Mult0|auto_generated|op_1~26_combout\,
	cin => \M1_unit|R_register[30]~77\,
	combout => \M1_unit|R_register[31]~78_combout\);

-- Location: LCFF_X38_Y20_N31
\M1_unit|R_register[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[31]~78_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(31));

-- Location: LCCOMB_X38_Y13_N24
\M1_unit|SRAM_write_data~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~22_combout\ = (\M1_unit|SRAM_write_data~20_combout\ & ((\M1_unit|SRAM_write_data~21_combout\ & (\M1_unit|R_register\(16))) # (!\M1_unit|SRAM_write_data~21_combout\ & ((!\M1_unit|R_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~20_combout\ & (((!\M1_unit|R_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~20_combout\,
	datab => \M1_unit|SRAM_write_data~21_combout\,
	datac => \M1_unit|R_register\(16),
	datad => \M1_unit|R_register\(31),
	combout => \M1_unit|SRAM_write_data~22_combout\);

-- Location: LCCOMB_X37_Y13_N28
\M1_unit|SRAM_write_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[0]~0_combout\ = (\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~19_combout\)) # (!\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~19_combout\,
	datab => \M1_unit|SRAM_write_data~22_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[0]~0_combout\);

-- Location: LCFF_X40_Y20_N17
\M1_unit|Common_Y_Value[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~12_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(24));

-- Location: LCFF_X40_Y20_N15
\M1_unit|Common_Y_Value[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~10_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(23));

-- Location: LCFF_X40_Y20_N9
\M1_unit|Common_Y_Value[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(20));

-- Location: LCFF_X40_Y20_N7
\M1_unit|Common_Y_Value[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(19));

-- Location: LCFF_X41_Y20_N3
\M1_unit|Common_Y_Value[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(17),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(17));

-- Location: LCFF_X41_Y21_N27
\M1_unit|Common_Y_Value[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(13),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(13));

-- Location: LCFF_X41_Y21_N25
\M1_unit|Common_Y_Value[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(12),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(12));

-- Location: LCFF_X41_Y21_N9
\M1_unit|Common_Y_Value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(4),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(4));

-- Location: LCFF_X41_Y21_N7
\M1_unit|Common_Y_Value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(3),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(3));

-- Location: LCFF_X41_Y21_N3
\M1_unit|Common_Y_Value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(1),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(1));

-- Location: LCFF_X41_Y21_N1
\M1_unit|Common_Y_Value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(0),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(0));

-- Location: LCCOMB_X36_Y18_N0
\M1_unit|B_register[16]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~17_cout\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(0) & \M1_unit|Common_Y_Value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(0),
	datab => \M1_unit|Common_Y_Value\(0),
	datad => VCC,
	cout => \M1_unit|B_register[16]~17_cout\);

-- Location: LCCOMB_X36_Y18_N2
\M1_unit|B_register[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~19_cout\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(1) & (!\M1_unit|Common_Y_Value\(1) & !\M1_unit|B_register[16]~17_cout\)) # (!\M1_unit|Mult2|auto_generated|w253w\(1) & ((!\M1_unit|B_register[16]~17_cout\) # 
-- (!\M1_unit|Common_Y_Value\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(1),
	datab => \M1_unit|Common_Y_Value\(1),
	datad => VCC,
	cin => \M1_unit|B_register[16]~17_cout\,
	cout => \M1_unit|B_register[16]~19_cout\);

-- Location: LCCOMB_X36_Y18_N4
\M1_unit|B_register[16]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~21_cout\ = CARRY((\M1_unit|Common_Y_Value\(2) & ((\M1_unit|Mult2|auto_generated|w253w\(2)) # (!\M1_unit|B_register[16]~19_cout\))) # (!\M1_unit|Common_Y_Value\(2) & (\M1_unit|Mult2|auto_generated|w253w\(2) & 
-- !\M1_unit|B_register[16]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(2),
	datab => \M1_unit|Mult2|auto_generated|w253w\(2),
	datad => VCC,
	cin => \M1_unit|B_register[16]~19_cout\,
	cout => \M1_unit|B_register[16]~21_cout\);

-- Location: LCCOMB_X36_Y18_N6
\M1_unit|B_register[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~23_cout\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(3) & (!\M1_unit|Common_Y_Value\(3) & !\M1_unit|B_register[16]~21_cout\)) # (!\M1_unit|Mult2|auto_generated|w253w\(3) & ((!\M1_unit|B_register[16]~21_cout\) # 
-- (!\M1_unit|Common_Y_Value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(3),
	datab => \M1_unit|Common_Y_Value\(3),
	datad => VCC,
	cin => \M1_unit|B_register[16]~21_cout\,
	cout => \M1_unit|B_register[16]~23_cout\);

-- Location: LCCOMB_X36_Y18_N8
\M1_unit|B_register[16]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~25_cout\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(4) & ((\M1_unit|Common_Y_Value\(4)) # (!\M1_unit|B_register[16]~23_cout\))) # (!\M1_unit|Mult2|auto_generated|w253w\(4) & (\M1_unit|Common_Y_Value\(4) & 
-- !\M1_unit|B_register[16]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(4),
	datab => \M1_unit|Common_Y_Value\(4),
	datad => VCC,
	cin => \M1_unit|B_register[16]~23_cout\,
	cout => \M1_unit|B_register[16]~25_cout\);

-- Location: LCCOMB_X36_Y18_N10
\M1_unit|B_register[16]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~27_cout\ = CARRY((\M1_unit|Common_Y_Value\(5) & (!\M1_unit|Mult2|auto_generated|w253w\(5) & !\M1_unit|B_register[16]~25_cout\)) # (!\M1_unit|Common_Y_Value\(5) & ((!\M1_unit|B_register[16]~25_cout\) # 
-- (!\M1_unit|Mult2|auto_generated|w253w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(5),
	datab => \M1_unit|Mult2|auto_generated|w253w\(5),
	datad => VCC,
	cin => \M1_unit|B_register[16]~25_cout\,
	cout => \M1_unit|B_register[16]~27_cout\);

-- Location: LCCOMB_X36_Y18_N12
\M1_unit|B_register[16]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~29_cout\ = CARRY((\M1_unit|Common_Y_Value\(6) & ((\M1_unit|Mult2|auto_generated|w253w\(6)) # (!\M1_unit|B_register[16]~27_cout\))) # (!\M1_unit|Common_Y_Value\(6) & (\M1_unit|Mult2|auto_generated|w253w\(6) & 
-- !\M1_unit|B_register[16]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(6),
	datab => \M1_unit|Mult2|auto_generated|w253w\(6),
	datad => VCC,
	cin => \M1_unit|B_register[16]~27_cout\,
	cout => \M1_unit|B_register[16]~29_cout\);

-- Location: LCCOMB_X36_Y18_N14
\M1_unit|B_register[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~31_cout\ = CARRY((\M1_unit|Common_Y_Value\(7) & (!\M1_unit|Mult2|auto_generated|w253w\(7) & !\M1_unit|B_register[16]~29_cout\)) # (!\M1_unit|Common_Y_Value\(7) & ((!\M1_unit|B_register[16]~29_cout\) # 
-- (!\M1_unit|Mult2|auto_generated|w253w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(7),
	datab => \M1_unit|Mult2|auto_generated|w253w\(7),
	datad => VCC,
	cin => \M1_unit|B_register[16]~29_cout\,
	cout => \M1_unit|B_register[16]~31_cout\);

-- Location: LCCOMB_X36_Y18_N16
\M1_unit|B_register[16]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~33_cout\ = CARRY((\M1_unit|Common_Y_Value\(8) & ((\M1_unit|Mult2|auto_generated|w253w\(8)) # (!\M1_unit|B_register[16]~31_cout\))) # (!\M1_unit|Common_Y_Value\(8) & (\M1_unit|Mult2|auto_generated|w253w\(8) & 
-- !\M1_unit|B_register[16]~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(8),
	datab => \M1_unit|Mult2|auto_generated|w253w\(8),
	datad => VCC,
	cin => \M1_unit|B_register[16]~31_cout\,
	cout => \M1_unit|B_register[16]~33_cout\);

-- Location: LCCOMB_X36_Y18_N18
\M1_unit|B_register[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~35_cout\ = CARRY((\M1_unit|Common_Y_Value\(9) & (!\M1_unit|Mult2|auto_generated|w253w\(9) & !\M1_unit|B_register[16]~33_cout\)) # (!\M1_unit|Common_Y_Value\(9) & ((!\M1_unit|B_register[16]~33_cout\) # 
-- (!\M1_unit|Mult2|auto_generated|w253w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(9),
	datab => \M1_unit|Mult2|auto_generated|w253w\(9),
	datad => VCC,
	cin => \M1_unit|B_register[16]~33_cout\,
	cout => \M1_unit|B_register[16]~35_cout\);

-- Location: LCCOMB_X36_Y18_N20
\M1_unit|B_register[16]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~37_cout\ = CARRY((\M1_unit|Common_Y_Value\(10) & ((\M1_unit|Mult2|auto_generated|w253w\(10)) # (!\M1_unit|B_register[16]~35_cout\))) # (!\M1_unit|Common_Y_Value\(10) & (\M1_unit|Mult2|auto_generated|w253w\(10) & 
-- !\M1_unit|B_register[16]~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(10),
	datab => \M1_unit|Mult2|auto_generated|w253w\(10),
	datad => VCC,
	cin => \M1_unit|B_register[16]~35_cout\,
	cout => \M1_unit|B_register[16]~37_cout\);

-- Location: LCCOMB_X36_Y18_N22
\M1_unit|B_register[16]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~39_cout\ = CARRY((\M1_unit|Common_Y_Value\(11) & (!\M1_unit|Mult2|auto_generated|w253w\(11) & !\M1_unit|B_register[16]~37_cout\)) # (!\M1_unit|Common_Y_Value\(11) & ((!\M1_unit|B_register[16]~37_cout\) # 
-- (!\M1_unit|Mult2|auto_generated|w253w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(11),
	datab => \M1_unit|Mult2|auto_generated|w253w\(11),
	datad => VCC,
	cin => \M1_unit|B_register[16]~37_cout\,
	cout => \M1_unit|B_register[16]~39_cout\);

-- Location: LCCOMB_X36_Y18_N24
\M1_unit|B_register[16]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~41_cout\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(12) & ((\M1_unit|Common_Y_Value\(12)) # (!\M1_unit|B_register[16]~39_cout\))) # (!\M1_unit|Mult2|auto_generated|w253w\(12) & (\M1_unit|Common_Y_Value\(12) & 
-- !\M1_unit|B_register[16]~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(12),
	datab => \M1_unit|Common_Y_Value\(12),
	datad => VCC,
	cin => \M1_unit|B_register[16]~39_cout\,
	cout => \M1_unit|B_register[16]~41_cout\);

-- Location: LCCOMB_X36_Y18_N26
\M1_unit|B_register[16]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~43_cout\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(13) & (!\M1_unit|Common_Y_Value\(13) & !\M1_unit|B_register[16]~41_cout\)) # (!\M1_unit|Mult2|auto_generated|w253w\(13) & ((!\M1_unit|B_register[16]~41_cout\) # 
-- (!\M1_unit|Common_Y_Value\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(13),
	datab => \M1_unit|Common_Y_Value\(13),
	datad => VCC,
	cin => \M1_unit|B_register[16]~41_cout\,
	cout => \M1_unit|B_register[16]~43_cout\);

-- Location: LCCOMB_X36_Y18_N28
\M1_unit|B_register[16]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~45_cout\ = CARRY((\M1_unit|Common_Y_Value\(14) & ((\M1_unit|Mult2|auto_generated|w253w\(14)) # (!\M1_unit|B_register[16]~43_cout\))) # (!\M1_unit|Common_Y_Value\(14) & (\M1_unit|Mult2|auto_generated|w253w\(14) & 
-- !\M1_unit|B_register[16]~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(14),
	datab => \M1_unit|Mult2|auto_generated|w253w\(14),
	datad => VCC,
	cin => \M1_unit|B_register[16]~43_cout\,
	cout => \M1_unit|B_register[16]~45_cout\);

-- Location: LCCOMB_X36_Y18_N30
\M1_unit|B_register[16]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[16]~47_cout\ = CARRY((\M1_unit|Common_Y_Value\(15) & (!\M1_unit|Mult2|auto_generated|w253w\(15) & !\M1_unit|B_register[16]~45_cout\)) # (!\M1_unit|Common_Y_Value\(15) & ((!\M1_unit|B_register[16]~45_cout\) # 
-- (!\M1_unit|Mult2|auto_generated|w253w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(15),
	datab => \M1_unit|Mult2|auto_generated|w253w\(15),
	datad => VCC,
	cin => \M1_unit|B_register[16]~45_cout\,
	cout => \M1_unit|B_register[16]~47_cout\);

-- Location: LCCOMB_X36_Y17_N2
\M1_unit|B_register[17]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[17]~50_combout\ = (\M1_unit|Mult2|auto_generated|w253w\(17) & ((\M1_unit|Common_Y_Value\(17) & (\M1_unit|B_register[16]~49\ & VCC)) # (!\M1_unit|Common_Y_Value\(17) & (!\M1_unit|B_register[16]~49\)))) # 
-- (!\M1_unit|Mult2|auto_generated|w253w\(17) & ((\M1_unit|Common_Y_Value\(17) & (!\M1_unit|B_register[16]~49\)) # (!\M1_unit|Common_Y_Value\(17) & ((\M1_unit|B_register[16]~49\) # (GND)))))
-- \M1_unit|B_register[17]~51\ = CARRY((\M1_unit|Mult2|auto_generated|w253w\(17) & (!\M1_unit|Common_Y_Value\(17) & !\M1_unit|B_register[16]~49\)) # (!\M1_unit|Mult2|auto_generated|w253w\(17) & ((!\M1_unit|B_register[16]~49\) # 
-- (!\M1_unit|Common_Y_Value\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|w253w\(17),
	datab => \M1_unit|Common_Y_Value\(17),
	datad => VCC,
	cin => \M1_unit|B_register[16]~49\,
	combout => \M1_unit|B_register[17]~50_combout\,
	cout => \M1_unit|B_register[17]~51\);

-- Location: LCCOMB_X36_Y17_N4
\M1_unit|B_register[18]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[18]~52_combout\ = ((\M1_unit|Common_Y_Value\(18) $ (\M1_unit|Mult2|auto_generated|op_1~0_combout\ $ (!\M1_unit|B_register[17]~51\)))) # (GND)
-- \M1_unit|B_register[18]~53\ = CARRY((\M1_unit|Common_Y_Value\(18) & ((\M1_unit|Mult2|auto_generated|op_1~0_combout\) # (!\M1_unit|B_register[17]~51\))) # (!\M1_unit|Common_Y_Value\(18) & (\M1_unit|Mult2|auto_generated|op_1~0_combout\ & 
-- !\M1_unit|B_register[17]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(18),
	datab => \M1_unit|Mult2|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|B_register[17]~51\,
	combout => \M1_unit|B_register[18]~52_combout\,
	cout => \M1_unit|B_register[18]~53\);

-- Location: LCCOMB_X36_Y17_N6
\M1_unit|B_register[19]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[19]~54_combout\ = (\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((\M1_unit|Common_Y_Value\(19) & (\M1_unit|B_register[18]~53\ & VCC)) # (!\M1_unit|Common_Y_Value\(19) & (!\M1_unit|B_register[18]~53\)))) # 
-- (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((\M1_unit|Common_Y_Value\(19) & (!\M1_unit|B_register[18]~53\)) # (!\M1_unit|Common_Y_Value\(19) & ((\M1_unit|B_register[18]~53\) # (GND)))))
-- \M1_unit|B_register[19]~55\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~2_combout\ & (!\M1_unit|Common_Y_Value\(19) & !\M1_unit|B_register[18]~53\)) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout\ & ((!\M1_unit|B_register[18]~53\) # 
-- (!\M1_unit|Common_Y_Value\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Common_Y_Value\(19),
	datad => VCC,
	cin => \M1_unit|B_register[18]~53\,
	combout => \M1_unit|B_register[19]~54_combout\,
	cout => \M1_unit|B_register[19]~55\);

-- Location: LCCOMB_X36_Y17_N8
\M1_unit|B_register[20]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[20]~56_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~4_combout\ $ (\M1_unit|Common_Y_Value\(20) $ (!\M1_unit|B_register[19]~55\)))) # (GND)
-- \M1_unit|B_register[20]~57\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~4_combout\ & ((\M1_unit|Common_Y_Value\(20)) # (!\M1_unit|B_register[19]~55\))) # (!\M1_unit|Mult2|auto_generated|op_1~4_combout\ & (\M1_unit|Common_Y_Value\(20) & 
-- !\M1_unit|B_register[19]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~4_combout\,
	datab => \M1_unit|Common_Y_Value\(20),
	datad => VCC,
	cin => \M1_unit|B_register[19]~55\,
	combout => \M1_unit|B_register[20]~56_combout\,
	cout => \M1_unit|B_register[20]~57\);

-- Location: LCCOMB_X36_Y17_N10
\M1_unit|B_register[21]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[21]~58_combout\ = (\M1_unit|Common_Y_Value\(21) & ((\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (\M1_unit|B_register[20]~57\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (!\M1_unit|B_register[20]~57\)))) # 
-- (!\M1_unit|Common_Y_Value\(21) & ((\M1_unit|Mult2|auto_generated|op_1~6_combout\ & (!\M1_unit|B_register[20]~57\)) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & ((\M1_unit|B_register[20]~57\) # (GND)))))
-- \M1_unit|B_register[21]~59\ = CARRY((\M1_unit|Common_Y_Value\(21) & (!\M1_unit|Mult2|auto_generated|op_1~6_combout\ & !\M1_unit|B_register[20]~57\)) # (!\M1_unit|Common_Y_Value\(21) & ((!\M1_unit|B_register[20]~57\) # 
-- (!\M1_unit|Mult2|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(21),
	datab => \M1_unit|Mult2|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|B_register[20]~57\,
	combout => \M1_unit|B_register[21]~58_combout\,
	cout => \M1_unit|B_register[21]~59\);

-- Location: LCCOMB_X36_Y17_N12
\M1_unit|B_register[22]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[22]~60_combout\ = ((\M1_unit|Common_Y_Value\(22) $ (\M1_unit|Mult2|auto_generated|op_1~8_combout\ $ (!\M1_unit|B_register[21]~59\)))) # (GND)
-- \M1_unit|B_register[22]~61\ = CARRY((\M1_unit|Common_Y_Value\(22) & ((\M1_unit|Mult2|auto_generated|op_1~8_combout\) # (!\M1_unit|B_register[21]~59\))) # (!\M1_unit|Common_Y_Value\(22) & (\M1_unit|Mult2|auto_generated|op_1~8_combout\ & 
-- !\M1_unit|B_register[21]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(22),
	datab => \M1_unit|Mult2|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|B_register[21]~59\,
	combout => \M1_unit|B_register[22]~60_combout\,
	cout => \M1_unit|B_register[22]~61\);

-- Location: LCCOMB_X36_Y17_N14
\M1_unit|B_register[23]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[23]~62_combout\ = (\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((\M1_unit|Common_Y_Value\(23) & (\M1_unit|B_register[22]~61\ & VCC)) # (!\M1_unit|Common_Y_Value\(23) & (!\M1_unit|B_register[22]~61\)))) # 
-- (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((\M1_unit|Common_Y_Value\(23) & (!\M1_unit|B_register[22]~61\)) # (!\M1_unit|Common_Y_Value\(23) & ((\M1_unit|B_register[22]~61\) # (GND)))))
-- \M1_unit|B_register[23]~63\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~10_combout\ & (!\M1_unit|Common_Y_Value\(23) & !\M1_unit|B_register[22]~61\)) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout\ & ((!\M1_unit|B_register[22]~61\) # 
-- (!\M1_unit|Common_Y_Value\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~10_combout\,
	datab => \M1_unit|Common_Y_Value\(23),
	datad => VCC,
	cin => \M1_unit|B_register[22]~61\,
	combout => \M1_unit|B_register[23]~62_combout\,
	cout => \M1_unit|B_register[23]~63\);

-- Location: LCCOMB_X36_Y17_N16
\M1_unit|B_register[24]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[24]~64_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~12_combout\ $ (\M1_unit|Common_Y_Value\(24) $ (!\M1_unit|B_register[23]~63\)))) # (GND)
-- \M1_unit|B_register[24]~65\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~12_combout\ & ((\M1_unit|Common_Y_Value\(24)) # (!\M1_unit|B_register[23]~63\))) # (!\M1_unit|Mult2|auto_generated|op_1~12_combout\ & (\M1_unit|Common_Y_Value\(24) & 
-- !\M1_unit|B_register[23]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~12_combout\,
	datab => \M1_unit|Common_Y_Value\(24),
	datad => VCC,
	cin => \M1_unit|B_register[23]~63\,
	combout => \M1_unit|B_register[24]~64_combout\,
	cout => \M1_unit|B_register[24]~65\);

-- Location: LCFF_X36_Y17_N17
\M1_unit|B_register[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[24]~64_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(24));

-- Location: LCFF_X40_Y20_N21
\M1_unit|Common_Y_Value[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~16_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(26));

-- Location: LCFF_X40_Y20_N19
\M1_unit|Common_Y_Value[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~14_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(25));

-- Location: LCCOMB_X36_Y17_N18
\M1_unit|B_register[25]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[25]~66_combout\ = (\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((\M1_unit|Common_Y_Value\(25) & (\M1_unit|B_register[24]~65\ & VCC)) # (!\M1_unit|Common_Y_Value\(25) & (!\M1_unit|B_register[24]~65\)))) # 
-- (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((\M1_unit|Common_Y_Value\(25) & (!\M1_unit|B_register[24]~65\)) # (!\M1_unit|Common_Y_Value\(25) & ((\M1_unit|B_register[24]~65\) # (GND)))))
-- \M1_unit|B_register[25]~67\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~14_combout\ & (!\M1_unit|Common_Y_Value\(25) & !\M1_unit|B_register[24]~65\)) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout\ & ((!\M1_unit|B_register[24]~65\) # 
-- (!\M1_unit|Common_Y_Value\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Common_Y_Value\(25),
	datad => VCC,
	cin => \M1_unit|B_register[24]~65\,
	combout => \M1_unit|B_register[25]~66_combout\,
	cout => \M1_unit|B_register[25]~67\);

-- Location: LCCOMB_X36_Y17_N20
\M1_unit|B_register[26]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[26]~68_combout\ = ((\M1_unit|Mult2|auto_generated|op_1~16_combout\ $ (\M1_unit|Common_Y_Value\(26) $ (!\M1_unit|B_register[25]~67\)))) # (GND)
-- \M1_unit|B_register[26]~69\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~16_combout\ & ((\M1_unit|Common_Y_Value\(26)) # (!\M1_unit|B_register[25]~67\))) # (!\M1_unit|Mult2|auto_generated|op_1~16_combout\ & (\M1_unit|Common_Y_Value\(26) & 
-- !\M1_unit|B_register[25]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~16_combout\,
	datab => \M1_unit|Common_Y_Value\(26),
	datad => VCC,
	cin => \M1_unit|B_register[25]~67\,
	combout => \M1_unit|B_register[26]~68_combout\,
	cout => \M1_unit|B_register[26]~69\);

-- Location: LCFF_X36_Y17_N21
\M1_unit|B_register[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[26]~68_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(26));

-- Location: LCFF_X36_Y17_N19
\M1_unit|B_register[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[25]~66_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(25));

-- Location: LCCOMB_X36_Y13_N28
\M1_unit|SRAM_write_data~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~23_combout\ = (!\M1_unit|B_register\(31) & (!\M1_unit|B_register\(24) & (!\M1_unit|B_register\(26) & !\M1_unit|B_register\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|B_register\(31),
	datab => \M1_unit|B_register\(24),
	datac => \M1_unit|B_register\(26),
	datad => \M1_unit|B_register\(25),
	combout => \M1_unit|SRAM_write_data~23_combout\);

-- Location: LCCOMB_X36_Y17_N22
\M1_unit|B_register[27]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[27]~70_combout\ = (\M1_unit|Common_Y_Value\(27) & ((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (\M1_unit|B_register[26]~69\ & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|B_register[26]~69\)))) # 
-- (!\M1_unit|Common_Y_Value\(27) & ((\M1_unit|Mult2|auto_generated|op_1~18_combout\ & (!\M1_unit|B_register[26]~69\)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & ((\M1_unit|B_register[26]~69\) # (GND)))))
-- \M1_unit|B_register[27]~71\ = CARRY((\M1_unit|Common_Y_Value\(27) & (!\M1_unit|Mult2|auto_generated|op_1~18_combout\ & !\M1_unit|B_register[26]~69\)) # (!\M1_unit|Common_Y_Value\(27) & ((!\M1_unit|B_register[26]~69\) # 
-- (!\M1_unit|Mult2|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(27),
	datab => \M1_unit|Mult2|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|B_register[26]~69\,
	combout => \M1_unit|B_register[27]~70_combout\,
	cout => \M1_unit|B_register[27]~71\);

-- Location: LCCOMB_X36_Y17_N24
\M1_unit|B_register[28]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[28]~72_combout\ = ((\M1_unit|Common_Y_Value\(28) $ (\M1_unit|Mult2|auto_generated|op_1~20_combout\ $ (!\M1_unit|B_register[27]~71\)))) # (GND)
-- \M1_unit|B_register[28]~73\ = CARRY((\M1_unit|Common_Y_Value\(28) & ((\M1_unit|Mult2|auto_generated|op_1~20_combout\) # (!\M1_unit|B_register[27]~71\))) # (!\M1_unit|Common_Y_Value\(28) & (\M1_unit|Mult2|auto_generated|op_1~20_combout\ & 
-- !\M1_unit|B_register[27]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(28),
	datab => \M1_unit|Mult2|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|B_register[27]~71\,
	combout => \M1_unit|B_register[28]~72_combout\,
	cout => \M1_unit|B_register[28]~73\);

-- Location: LCFF_X36_Y17_N25
\M1_unit|B_register[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[28]~72_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(28));

-- Location: LCFF_X36_Y17_N23
\M1_unit|B_register[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[27]~70_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(27));

-- Location: LCFF_X40_Y20_N27
\M1_unit|Common_Y_Value[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~22_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(29));

-- Location: LCCOMB_X36_Y17_N26
\M1_unit|B_register[29]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[29]~74_combout\ = (\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|Common_Y_Value\(29) & (\M1_unit|B_register[28]~73\ & VCC)) # (!\M1_unit|Common_Y_Value\(29) & (!\M1_unit|B_register[28]~73\)))) # 
-- (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((\M1_unit|Common_Y_Value\(29) & (!\M1_unit|B_register[28]~73\)) # (!\M1_unit|Common_Y_Value\(29) & ((\M1_unit|B_register[28]~73\) # (GND)))))
-- \M1_unit|B_register[29]~75\ = CARRY((\M1_unit|Mult2|auto_generated|op_1~22_combout\ & (!\M1_unit|Common_Y_Value\(29) & !\M1_unit|B_register[28]~73\)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout\ & ((!\M1_unit|B_register[28]~73\) # 
-- (!\M1_unit|Common_Y_Value\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult2|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Common_Y_Value\(29),
	datad => VCC,
	cin => \M1_unit|B_register[28]~73\,
	combout => \M1_unit|B_register[29]~74_combout\,
	cout => \M1_unit|B_register[29]~75\);

-- Location: LCFF_X36_Y17_N27
\M1_unit|B_register[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[29]~74_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(29));

-- Location: LCCOMB_X36_Y13_N10
\M1_unit|SRAM_write_data~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~24_combout\ = (!\M1_unit|B_register\(30) & (!\M1_unit|B_register\(28) & (!\M1_unit|B_register\(27) & !\M1_unit|B_register\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|B_register\(30),
	datab => \M1_unit|B_register\(28),
	datac => \M1_unit|B_register\(27),
	datad => \M1_unit|B_register\(29),
	combout => \M1_unit|SRAM_write_data~24_combout\);

-- Location: LCFF_X40_Y20_N31
\M1_unit|Common_Y_Value[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~26_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(31));

-- Location: LCCOMB_X36_Y17_N30
\M1_unit|B_register[31]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_register[31]~78_combout\ = \M1_unit|Common_Y_Value\(31) $ (\M1_unit|B_register[30]~77\ $ (\M1_unit|Mult2|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Common_Y_Value\(31),
	datad => \M1_unit|Mult2|auto_generated|op_1~26_combout\,
	cin => \M1_unit|B_register[30]~77\,
	combout => \M1_unit|B_register[31]~78_combout\);

-- Location: LCFF_X36_Y17_N31
\M1_unit|B_register[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[31]~78_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(31));

-- Location: LCCOMB_X36_Y13_N8
\M1_unit|SRAM_write_data~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~25_combout\ = (\M1_unit|SRAM_write_data~23_combout\ & ((\M1_unit|SRAM_write_data~24_combout\ & (\M1_unit|B_register\(16))) # (!\M1_unit|SRAM_write_data~24_combout\ & ((!\M1_unit|B_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~23_combout\ & (((!\M1_unit|B_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|B_register\(16),
	datab => \M1_unit|SRAM_write_data~23_combout\,
	datac => \M1_unit|SRAM_write_data~24_combout\,
	datad => \M1_unit|B_register\(31),
	combout => \M1_unit|SRAM_write_data~25_combout\);

-- Location: LCCOMB_X42_Y15_N10
\M1_unit|SRAM_write_data[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[9]~16_combout\ = ((\M1_unit|M1_state.M1_COMMON_4~0_combout\) # ((\M1_unit|M1_state~4_regout\ & \M1_unit|M1_state~9_regout\))) # (!\M1_unit|Selector121~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector121~0_combout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~9_regout\,
	datad => \M1_unit|M1_state.M1_COMMON_4~0_combout\,
	combout => \M1_unit|SRAM_write_data[9]~16_combout\);

-- Location: LCCOMB_X38_Y13_N18
\M1_unit|WideOr18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr18~0_combout\ = (\M1_unit|M1_state.M1_IDLE~2_combout\) # ((\M1_unit|SRAM_write_data[9]~16_combout\) # (!\M1_unit|WideOr44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|SRAM_write_data[9]~16_combout\,
	combout => \M1_unit|WideOr18~0_combout\);

-- Location: LCFF_X37_Y13_N29
\M1_unit|SRAM_write_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[0]~0_combout\,
	sdata => \M1_unit|SRAM_write_data~25_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(0));

-- Location: LCCOMB_X43_Y6_N8
\UART_unit|UART_RX|clock_count[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[0]~10_combout\ = \UART_unit|UART_RX|clock_count\(0) $ (VCC)
-- \UART_unit|UART_RX|clock_count[0]~11\ = CARRY(\UART_unit|UART_RX|clock_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|clock_count\(0),
	datad => VCC,
	combout => \UART_unit|UART_RX|clock_count[0]~10_combout\,
	cout => \UART_unit|UART_RX|clock_count[0]~11\);

-- Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RX_I~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RX_I,
	combout => \UART_RX_I~combout\);

-- Location: LCCOMB_X40_Y6_N18
\UART_unit|UART_RX|RX_data_in~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data_in~feeder_combout\ = \UART_RX_I~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_RX_I~combout\,
	combout => \UART_unit|UART_RX|RX_data_in~feeder_combout\);

-- Location: LCFF_X40_Y6_N19
\UART_unit|UART_RX|RX_data_in\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RX_data_in~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data_in~regout\);

-- Location: LCCOMB_X41_Y6_N24
\UART_unit|UART_RX|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector22~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|RX_data_in~regout\ & \UART_unit|UART_RX|RXC_state~9_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|RX_data_in~regout\,
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|Selector22~0_combout\);

-- Location: LCCOMB_X43_Y6_N20
\UART_unit|UART_RX|clock_count[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[6]~25_combout\ = (\UART_unit|UART_RX|clock_count\(6) & (\UART_unit|UART_RX|clock_count[5]~24\ $ (GND))) # (!\UART_unit|UART_RX|clock_count\(6) & (!\UART_unit|UART_RX|clock_count[5]~24\ & VCC))
-- \UART_unit|UART_RX|clock_count[6]~26\ = CARRY((\UART_unit|UART_RX|clock_count\(6) & !\UART_unit|UART_RX|clock_count[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(6),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[5]~24\,
	combout => \UART_unit|UART_RX|clock_count[6]~25_combout\,
	cout => \UART_unit|UART_RX|clock_count[6]~26\);

-- Location: LCCOMB_X42_Y6_N14
\UART_unit|UART_RX|clock_count[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[3]~14_combout\ = (!\UART_unit|UART_RX|clock_count[3]~13_combout\ & (((!\UART_unit|UART_RX|RXC_state~9_regout\) # (!\UART_unit|UART_RX|Equal2~2_combout\)) # (!\UART_unit|UART_RX|RXC_state~8_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count[3]~13_combout\,
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|Equal2~2_combout\,
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|clock_count[3]~14_combout\);

-- Location: LCFF_X43_Y6_N21
\UART_unit|UART_RX|clock_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[6]~25_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(6));

-- Location: LCCOMB_X43_Y6_N4
\UART_unit|UART_RX|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|always0~1_combout\ = (!\UART_unit|UART_RX|clock_count\(8) & \UART_unit|UART_RX|clock_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(8),
	datac => \UART_unit|UART_RX|clock_count\(6),
	combout => \UART_unit|UART_RX|always0~1_combout\);

-- Location: LCCOMB_X43_Y6_N28
\UART_unit|UART_RX|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Equal2~0_combout\ = (\UART_unit|UART_RX|clock_count\(4) & (\UART_unit|UART_RX|clock_count\(0) & (!\UART_unit|UART_RX|clock_count\(3) & \UART_unit|UART_RX|clock_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(4),
	datab => \UART_unit|UART_RX|clock_count\(0),
	datac => \UART_unit|UART_RX|clock_count\(3),
	datad => \UART_unit|UART_RX|clock_count\(7),
	combout => \UART_unit|UART_RX|Equal2~0_combout\);

-- Location: LCCOMB_X43_Y6_N30
\UART_unit|UART_RX|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|always0~2_combout\ = (\UART_unit|UART_RX|always0~0_combout\ & (!\UART_unit|UART_RX|clock_count\(9) & (\UART_unit|UART_RX|always0~1_combout\ & \UART_unit|UART_RX|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|always0~0_combout\,
	datab => \UART_unit|UART_RX|clock_count\(9),
	datac => \UART_unit|UART_RX|always0~1_combout\,
	datad => \UART_unit|UART_RX|Equal2~0_combout\,
	combout => \UART_unit|UART_RX|always0~2_combout\);

-- Location: LCCOMB_X41_Y6_N6
\UART_unit|UART_RX|data_buffer[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|data_buffer[3]~0_combout\ = (\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|always0~2_combout\ & ((!\UART_unit|UART_RX|RXC_state~9_regout\)))) # (!\UART_unit|UART_RX|RXC_state~8_regout\ & 
-- (((\UART_unit|UART_RX|Equal2~2_combout\ & \UART_unit|UART_RX|RXC_state~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|always0~2_combout\,
	datac => \UART_unit|UART_RX|Equal2~2_combout\,
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|data_buffer[3]~0_combout\);

-- Location: LCFF_X41_Y6_N25
\UART_unit|UART_RX|data_buffer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector22~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|data_buffer[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(7));

-- Location: LCCOMB_X41_Y6_N4
\UART_unit|UART_RX|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector23~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|data_buffer\(7) & \UART_unit|UART_RX|RXC_state~9_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|data_buffer\(7),
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|Selector23~0_combout\);

-- Location: LCFF_X41_Y6_N5
\UART_unit|UART_RX|data_buffer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector23~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|data_buffer[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(6));

-- Location: LCCOMB_X41_Y6_N30
\UART_unit|UART_RX|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector24~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|data_buffer\(6) & \UART_unit|UART_RX|RXC_state~9_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|data_buffer\(6),
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|Selector24~0_combout\);

-- Location: LCFF_X41_Y6_N31
\UART_unit|UART_RX|data_buffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector24~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|data_buffer[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(5));

-- Location: LCCOMB_X40_Y6_N4
\UART_unit|UART_RX|RX_data[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[5]~feeder_combout\ = \UART_unit|UART_RX|data_buffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|data_buffer\(5),
	combout => \UART_unit|UART_RX|RX_data[5]~feeder_combout\);

-- Location: LCCOMB_X41_Y6_N18
\UART_unit|UART_RX|RX_data[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[7]~0_combout\ = (\UART_unit|UART_RX|RX_data_in~regout\ & (\UART_unit|UART_RX|RXC_state~9_regout\ & (\UART_unit|UART_RX|Equal2~2_combout\ & \UART_unit|UART_RX|RXC_state~8_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RX_data_in~regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|Equal2~2_combout\,
	datad => \UART_unit|UART_RX|RXC_state~8_regout\,
	combout => \UART_unit|UART_RX|RX_data[7]~0_combout\);

-- Location: LCFF_X40_Y6_N5
\UART_unit|UART_RX|RX_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RX_data[5]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(5));

-- Location: LCCOMB_X40_Y6_N26
\UART_unit|UART_RX|RX_data[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[6]~feeder_combout\ = \UART_unit|UART_RX|data_buffer\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|data_buffer\(6),
	combout => \UART_unit|UART_RX|RX_data[6]~feeder_combout\);

-- Location: LCFF_X40_Y6_N27
\UART_unit|UART_RX|RX_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RX_data[6]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(6));

-- Location: LCCOMB_X40_Y6_N22
\UART_unit|new_line_count[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[0]~1_combout\ = (\UART_unit|UART_RX|RX_data\(5)) # ((\UART_unit|UART_RX|RX_data\(6)) # ((\UART_unit|new_line_count\(1) & \UART_unit|new_line_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|new_line_count\(1),
	datab => \UART_unit|new_line_count\(0),
	datac => \UART_unit|UART_RX|RX_data\(5),
	datad => \UART_unit|UART_RX|RX_data\(6),
	combout => \UART_unit|new_line_count[0]~1_combout\);

-- Location: LCCOMB_X41_Y6_N0
\UART_unit|UART_RX|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector25~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|data_buffer\(5) & \UART_unit|UART_RX|RXC_state~9_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|data_buffer\(5),
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|Selector25~0_combout\);

-- Location: LCFF_X41_Y6_N1
\UART_unit|UART_RX|data_buffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector25~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|data_buffer[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(4));

-- Location: LCCOMB_X41_Y6_N12
\UART_unit|UART_RX|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector26~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|data_buffer\(4) & \UART_unit|UART_RX|RXC_state~9_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|data_buffer\(4),
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|Selector26~0_combout\);

-- Location: LCFF_X41_Y6_N13
\UART_unit|UART_RX|data_buffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector26~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|data_buffer[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(3));

-- Location: LCFF_X40_Y6_N9
\UART_unit|UART_RX|RX_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|UART_RX|data_buffer\(3),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(3));

-- Location: LCFF_X40_Y6_N17
\UART_unit|UART_RX|RX_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|UART_RX|data_buffer\(4),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(4));

-- Location: LCFF_X40_Y6_N15
\UART_unit|UART_RX|RX_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|UART_RX|data_buffer\(1),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(1));

-- Location: LCCOMB_X40_Y6_N24
\UART_unit|new_line_count[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[0]~2_combout\ = (\UART_unit|UART_RX|RX_data\(2)) # (((\UART_unit|UART_RX|RX_data\(4)) # (!\UART_unit|UART_RX|RX_data\(1))) # (!\UART_unit|UART_RX|RX_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RX_data\(2),
	datab => \UART_unit|UART_RX|RX_data\(3),
	datac => \UART_unit|UART_RX|RX_data\(4),
	datad => \UART_unit|UART_RX|RX_data\(1),
	combout => \UART_unit|new_line_count[0]~2_combout\);

-- Location: LCCOMB_X42_Y7_N22
\UART_unit|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector26~0_combout\ = (\UART_unit|UART_SRAM_state~11_regout\) # ((\UART_unit|UART_RX|Empty~regout\) # ((!\UART_unit|UART_SRAM_state~13_regout\ & !\UART_unit|UART_SRAM_state~12_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|UART_SRAM_state~12_regout\,
	combout => \UART_unit|Selector26~0_combout\);

-- Location: LCCOMB_X42_Y7_N4
\UART_unit|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector26~1_combout\ = (\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|UART_SRAM_state~11_regout\) # ((\UART_unit|Selector26~0_combout\ & \UART_unit|UART_rx_unload_data~regout\)))) # (!\UART_unit|UART_RX|Empty~regout\ & 
-- (\UART_unit|Selector26~0_combout\ & (\UART_unit|UART_rx_unload_data~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Empty~regout\,
	datab => \UART_unit|Selector26~0_combout\,
	datac => \UART_unit|UART_rx_unload_data~regout\,
	datad => \UART_unit|UART_SRAM_state~11_regout\,
	combout => \UART_unit|Selector26~1_combout\);

-- Location: LCCOMB_X43_Y10_N6
\UART_timer[0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[0]~26_combout\ = UART_timer(0) $ (VCC)
-- \UART_timer[0]~27\ = CARRY(UART_timer(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(0),
	datad => VCC,
	combout => \UART_timer[0]~26_combout\,
	cout => \UART_timer[0]~27\);

-- Location: LCCOMB_X43_Y10_N8
\UART_timer[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[1]~28_combout\ = (UART_timer(1) & (!\UART_timer[0]~27\)) # (!UART_timer(1) & ((\UART_timer[0]~27\) # (GND)))
-- \UART_timer[1]~29\ = CARRY((!\UART_timer[0]~27\) # (!UART_timer(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(1),
	datad => VCC,
	cin => \UART_timer[0]~27\,
	combout => \UART_timer[1]~28_combout\,
	cout => \UART_timer[1]~29\);

-- Location: LCCOMB_X42_Y8_N0
\always0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~9_combout\ = (\UART_unit|SRAM_we_n~regout\) # (\UART_rx_initialize~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_we_n~regout\,
	datad => \UART_rx_initialize~regout\,
	combout => \always0~9_combout\);

-- Location: LCFF_X43_Y10_N9
\UART_timer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[1]~28_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(1));

-- Location: LCCOMB_X43_Y10_N12
\UART_timer[3]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[3]~32_combout\ = (UART_timer(3) & (!\UART_timer[2]~31\)) # (!UART_timer(3) & ((\UART_timer[2]~31\) # (GND)))
-- \UART_timer[3]~33\ = CARRY((!\UART_timer[2]~31\) # (!UART_timer(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(3),
	datad => VCC,
	cin => \UART_timer[2]~31\,
	combout => \UART_timer[3]~32_combout\,
	cout => \UART_timer[3]~33\);

-- Location: LCCOMB_X43_Y10_N14
\UART_timer[4]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[4]~34_combout\ = (UART_timer(4) & (\UART_timer[3]~33\ $ (GND))) # (!UART_timer(4) & (!\UART_timer[3]~33\ & VCC))
-- \UART_timer[4]~35\ = CARRY((UART_timer(4) & !\UART_timer[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(4),
	datad => VCC,
	cin => \UART_timer[3]~33\,
	combout => \UART_timer[4]~34_combout\,
	cout => \UART_timer[4]~35\);

-- Location: LCFF_X43_Y10_N15
\UART_timer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[4]~34_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(4));

-- Location: LCCOMB_X43_Y10_N18
\UART_timer[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[6]~38_combout\ = (UART_timer(6) & (\UART_timer[5]~37\ $ (GND))) # (!UART_timer(6) & (!\UART_timer[5]~37\ & VCC))
-- \UART_timer[6]~39\ = CARRY((UART_timer(6) & !\UART_timer[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(6),
	datad => VCC,
	cin => \UART_timer[5]~37\,
	combout => \UART_timer[6]~38_combout\,
	cout => \UART_timer[6]~39\);

-- Location: LCFF_X43_Y10_N19
\UART_timer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[6]~38_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(6));

-- Location: LCCOMB_X43_Y10_N22
\UART_timer[8]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[8]~42_combout\ = (UART_timer(8) & (\UART_timer[7]~41\ $ (GND))) # (!UART_timer(8) & (!\UART_timer[7]~41\ & VCC))
-- \UART_timer[8]~43\ = CARRY((UART_timer(8) & !\UART_timer[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(8),
	datad => VCC,
	cin => \UART_timer[7]~41\,
	combout => \UART_timer[8]~42_combout\,
	cout => \UART_timer[8]~43\);

-- Location: LCFF_X43_Y10_N23
\UART_timer[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[8]~42_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(8));

-- Location: LCCOMB_X43_Y10_N24
\UART_timer[9]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[9]~44_combout\ = (UART_timer(9) & (!\UART_timer[8]~43\)) # (!UART_timer(9) & ((\UART_timer[8]~43\) # (GND)))
-- \UART_timer[9]~45\ = CARRY((!\UART_timer[8]~43\) # (!UART_timer(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(9),
	datad => VCC,
	cin => \UART_timer[8]~43\,
	combout => \UART_timer[9]~44_combout\,
	cout => \UART_timer[9]~45\);

-- Location: LCCOMB_X43_Y10_N26
\UART_timer[10]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[10]~46_combout\ = (UART_timer(10) & (\UART_timer[9]~45\ $ (GND))) # (!UART_timer(10) & (!\UART_timer[9]~45\ & VCC))
-- \UART_timer[10]~47\ = CARRY((UART_timer(10) & !\UART_timer[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(10),
	datad => VCC,
	cin => \UART_timer[9]~45\,
	combout => \UART_timer[10]~46_combout\,
	cout => \UART_timer[10]~47\);

-- Location: LCFF_X43_Y10_N27
\UART_timer[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[10]~46_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(10));

-- Location: LCCOMB_X43_Y10_N28
\UART_timer[11]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[11]~48_combout\ = (UART_timer(11) & (!\UART_timer[10]~47\)) # (!UART_timer(11) & ((\UART_timer[10]~47\) # (GND)))
-- \UART_timer[11]~49\ = CARRY((!\UART_timer[10]~47\) # (!UART_timer(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(11),
	datad => VCC,
	cin => \UART_timer[10]~47\,
	combout => \UART_timer[11]~48_combout\,
	cout => \UART_timer[11]~49\);

-- Location: LCFF_X43_Y10_N29
\UART_timer[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[11]~48_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(11));

-- Location: LCCOMB_X43_Y10_N30
\UART_timer[12]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[12]~50_combout\ = (UART_timer(12) & (\UART_timer[11]~49\ $ (GND))) # (!UART_timer(12) & (!\UART_timer[11]~49\ & VCC))
-- \UART_timer[12]~51\ = CARRY((UART_timer(12) & !\UART_timer[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(12),
	datad => VCC,
	cin => \UART_timer[11]~49\,
	combout => \UART_timer[12]~50_combout\,
	cout => \UART_timer[12]~51\);

-- Location: LCFF_X43_Y10_N31
\UART_timer[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[12]~50_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(12));

-- Location: LCCOMB_X43_Y9_N0
\UART_timer[13]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[13]~52_combout\ = (UART_timer(13) & (!\UART_timer[12]~51\)) # (!UART_timer(13) & ((\UART_timer[12]~51\) # (GND)))
-- \UART_timer[13]~53\ = CARRY((!\UART_timer[12]~51\) # (!UART_timer(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(13),
	datad => VCC,
	cin => \UART_timer[12]~51\,
	combout => \UART_timer[13]~52_combout\,
	cout => \UART_timer[13]~53\);

-- Location: LCFF_X43_Y9_N1
\UART_timer[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[13]~52_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(13));

-- Location: LCCOMB_X43_Y9_N2
\UART_timer[14]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[14]~54_combout\ = (UART_timer(14) & (\UART_timer[13]~53\ $ (GND))) # (!UART_timer(14) & (!\UART_timer[13]~53\ & VCC))
-- \UART_timer[14]~55\ = CARRY((UART_timer(14) & !\UART_timer[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(14),
	datad => VCC,
	cin => \UART_timer[13]~53\,
	combout => \UART_timer[14]~54_combout\,
	cout => \UART_timer[14]~55\);

-- Location: LCFF_X43_Y9_N3
\UART_timer[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[14]~54_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(14));

-- Location: LCCOMB_X43_Y9_N4
\UART_timer[15]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[15]~56_combout\ = (UART_timer(15) & (!\UART_timer[14]~55\)) # (!UART_timer(15) & ((\UART_timer[14]~55\) # (GND)))
-- \UART_timer[15]~57\ = CARRY((!\UART_timer[14]~55\) # (!UART_timer(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(15),
	datad => VCC,
	cin => \UART_timer[14]~55\,
	combout => \UART_timer[15]~56_combout\,
	cout => \UART_timer[15]~57\);

-- Location: LCFF_X43_Y9_N5
\UART_timer[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[15]~56_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(15));

-- Location: LCCOMB_X43_Y9_N6
\UART_timer[16]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[16]~58_combout\ = (UART_timer(16) & (\UART_timer[15]~57\ $ (GND))) # (!UART_timer(16) & (!\UART_timer[15]~57\ & VCC))
-- \UART_timer[16]~59\ = CARRY((UART_timer(16) & !\UART_timer[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(16),
	datad => VCC,
	cin => \UART_timer[15]~57\,
	combout => \UART_timer[16]~58_combout\,
	cout => \UART_timer[16]~59\);

-- Location: LCCOMB_X43_Y9_N8
\UART_timer[17]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[17]~60_combout\ = (UART_timer(17) & (!\UART_timer[16]~59\)) # (!UART_timer(17) & ((\UART_timer[16]~59\) # (GND)))
-- \UART_timer[17]~61\ = CARRY((!\UART_timer[16]~59\) # (!UART_timer(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(17),
	datad => VCC,
	cin => \UART_timer[16]~59\,
	combout => \UART_timer[17]~60_combout\,
	cout => \UART_timer[17]~61\);

-- Location: LCFF_X43_Y9_N9
\UART_timer[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[17]~60_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(17));

-- Location: LCCOMB_X43_Y9_N12
\UART_timer[19]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[19]~64_combout\ = (UART_timer(19) & (!\UART_timer[18]~63\)) # (!UART_timer(19) & ((\UART_timer[18]~63\) # (GND)))
-- \UART_timer[19]~65\ = CARRY((!\UART_timer[18]~63\) # (!UART_timer(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(19),
	datad => VCC,
	cin => \UART_timer[18]~63\,
	combout => \UART_timer[19]~64_combout\,
	cout => \UART_timer[19]~65\);

-- Location: LCCOMB_X43_Y9_N14
\UART_timer[20]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[20]~66_combout\ = (UART_timer(20) & (\UART_timer[19]~65\ $ (GND))) # (!UART_timer(20) & (!\UART_timer[19]~65\ & VCC))
-- \UART_timer[20]~67\ = CARRY((UART_timer(20) & !\UART_timer[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(20),
	datad => VCC,
	cin => \UART_timer[19]~65\,
	combout => \UART_timer[20]~66_combout\,
	cout => \UART_timer[20]~67\);

-- Location: LCFF_X43_Y9_N15
\UART_timer[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[20]~66_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(20));

-- Location: LCCOMB_X43_Y9_N18
\UART_timer[22]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[22]~70_combout\ = (UART_timer(22) & (\UART_timer[21]~69\ $ (GND))) # (!UART_timer(22) & (!\UART_timer[21]~69\ & VCC))
-- \UART_timer[22]~71\ = CARRY((UART_timer(22) & !\UART_timer[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(22),
	datad => VCC,
	cin => \UART_timer[21]~69\,
	combout => \UART_timer[22]~70_combout\,
	cout => \UART_timer[22]~71\);

-- Location: LCFF_X43_Y9_N19
\UART_timer[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[22]~70_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(22));

-- Location: LCCOMB_X43_Y9_N22
\UART_timer[24]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[24]~74_combout\ = (UART_timer(24) & (\UART_timer[23]~73\ $ (GND))) # (!UART_timer(24) & (!\UART_timer[23]~73\ & VCC))
-- \UART_timer[24]~75\ = CARRY((UART_timer(24) & !\UART_timer[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(24),
	datad => VCC,
	cin => \UART_timer[23]~73\,
	combout => \UART_timer[24]~74_combout\,
	cout => \UART_timer[24]~75\);

-- Location: LCFF_X43_Y9_N23
\UART_timer[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[24]~74_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(24));

-- Location: LCCOMB_X43_Y9_N24
\UART_timer[25]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_timer[25]~76_combout\ = UART_timer(25) $ (\UART_timer[24]~75\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(25),
	cin => \UART_timer[24]~75\,
	combout => \UART_timer[25]~76_combout\);

-- Location: LCFF_X43_Y9_N25
\UART_timer[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[25]~76_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(25));

-- Location: LCCOMB_X42_Y9_N20
\always0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~7_combout\ = (UART_timer(25) & !UART_timer(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => UART_timer(25),
	datad => UART_timer(24),
	combout => \always0~7_combout\);

-- Location: LCFF_X43_Y10_N25
\UART_timer[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[9]~44_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(9));

-- Location: LCCOMB_X43_Y10_N0
\always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~2_combout\ = (!UART_timer(11) & (!UART_timer(10) & (!UART_timer(9) & !UART_timer(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(11),
	datab => UART_timer(10),
	datac => UART_timer(9),
	datad => UART_timer(8),
	combout => \always0~2_combout\);

-- Location: LCCOMB_X43_Y9_N30
\always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~3_combout\ = (UART_timer(12) & (UART_timer(14) & (UART_timer(15) & UART_timer(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(12),
	datab => UART_timer(14),
	datac => UART_timer(15),
	datad => UART_timer(13),
	combout => \always0~3_combout\);

-- Location: LCFF_X43_Y10_N7
\UART_timer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[0]~26_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(0));

-- Location: LCFF_X43_Y10_N13
\UART_timer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[3]~32_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(3));

-- Location: LCCOMB_X43_Y10_N4
\always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~0_combout\ = (UART_timer(2) & (UART_timer(0) & (UART_timer(1) & UART_timer(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(2),
	datab => UART_timer(0),
	datac => UART_timer(1),
	datad => UART_timer(3),
	combout => \always0~0_combout\);

-- Location: LCCOMB_X42_Y10_N16
\always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~4_combout\ = (\always0~1_combout\ & (\always0~2_combout\ & (\always0~3_combout\ & \always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always0~1_combout\,
	datab => \always0~2_combout\,
	datac => \always0~3_combout\,
	datad => \always0~0_combout\,
	combout => \always0~4_combout\);

-- Location: LCFF_X43_Y9_N13
\UART_timer[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[19]~64_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(19));

-- Location: LCFF_X43_Y9_N7
\UART_timer[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_timer[16]~58_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => UART_timer(16));

-- Location: LCCOMB_X43_Y9_N28
\always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~5_combout\ = (!UART_timer(18) & (UART_timer(19) & (UART_timer(17) & !UART_timer(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => UART_timer(18),
	datab => UART_timer(19),
	datac => UART_timer(17),
	datad => UART_timer(16),
	combout => \always0~5_combout\);

-- Location: LCCOMB_X42_Y9_N30
\always0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \always0~8_combout\ = (\always0~6_combout\ & (\always0~7_combout\ & (\always0~4_combout\ & \always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always0~6_combout\,
	datab => \always0~7_combout\,
	datac => \always0~4_combout\,
	datad => \always0~5_combout\,
	combout => \always0~8_combout\);

-- Location: LCCOMB_X42_Y7_N2
\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ = (\UART_unit|UART_SRAM_state~13_regout\ & \UART_unit|UART_SRAM_state~12_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datad => \UART_unit|UART_SRAM_state~12_regout\,
	combout => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\);

-- Location: LCCOMB_X41_Y8_N14
\UART_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~0_combout\ = \UART_unit|SRAM_address\(0) $ (VCC)
-- \UART_unit|Add1~1\ = CARRY(\UART_unit|SRAM_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(0),
	datad => VCC,
	combout => \UART_unit|Add1~0_combout\,
	cout => \UART_unit|Add1~1\);

-- Location: LCCOMB_X41_Y8_N16
\UART_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~2_combout\ = (\UART_unit|SRAM_address\(1) & (!\UART_unit|Add1~1\)) # (!\UART_unit|SRAM_address\(1) & ((\UART_unit|Add1~1\) # (GND)))
-- \UART_unit|Add1~3\ = CARRY((!\UART_unit|Add1~1\) # (!\UART_unit|SRAM_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(1),
	datad => VCC,
	cin => \UART_unit|Add1~1\,
	combout => \UART_unit|Add1~2_combout\,
	cout => \UART_unit|Add1~3\);

-- Location: LCCOMB_X41_Y8_N4
\UART_unit|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~52_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~2_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|LessThan1~5_combout\,
	datab => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datac => \UART_unit|Add1~2_combout\,
	datad => \UART_rx_initialize~regout\,
	combout => \UART_unit|Add1~52_combout\);

-- Location: LCCOMB_X42_Y7_N0
\UART_unit|SRAM_address[14]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[14]~0_combout\ = (!\UART_rx_initialize~regout\ & ((\UART_unit|UART_RX|Empty~regout\) # ((!\UART_unit|UART_SRAM_state~12_regout\) # (!\UART_unit|UART_SRAM_state~13_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Empty~regout\,
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_SRAM_state~12_regout\,
	combout => \UART_unit|SRAM_address[14]~0_combout\);

-- Location: LCCOMB_X42_Y7_N20
\UART_unit|SRAM_address[14]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[14]~2_combout\ = (!\UART_unit|SRAM_address[14]~0_combout\) # (!\UART_unit|SRAM_address[14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address[14]~1_combout\,
	datad => \UART_unit|SRAM_address[14]~0_combout\,
	combout => \UART_unit|SRAM_address[14]~2_combout\);

-- Location: LCFF_X41_Y8_N5
\UART_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~52_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(1));

-- Location: LCCOMB_X41_Y8_N20
\UART_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~6_combout\ = (\UART_unit|SRAM_address\(3) & (!\UART_unit|Add1~5\)) # (!\UART_unit|SRAM_address\(3) & ((\UART_unit|Add1~5\) # (GND)))
-- \UART_unit|Add1~7\ = CARRY((!\UART_unit|Add1~5\) # (!\UART_unit|SRAM_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(3),
	datad => VCC,
	cin => \UART_unit|Add1~5\,
	combout => \UART_unit|Add1~6_combout\,
	cout => \UART_unit|Add1~7\);

-- Location: LCCOMB_X41_Y8_N2
\UART_unit|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~50_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~6_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|LessThan1~5_combout\,
	datab => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datac => \UART_unit|Add1~6_combout\,
	datad => \UART_rx_initialize~regout\,
	combout => \UART_unit|Add1~50_combout\);

-- Location: LCFF_X41_Y8_N3
\UART_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~50_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(3));

-- Location: LCCOMB_X41_Y8_N22
\UART_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~8_combout\ = (\UART_unit|SRAM_address\(4) & (\UART_unit|Add1~7\ $ (GND))) # (!\UART_unit|SRAM_address\(4) & (!\UART_unit|Add1~7\ & VCC))
-- \UART_unit|Add1~9\ = CARRY((\UART_unit|SRAM_address\(4) & !\UART_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(4),
	datad => VCC,
	cin => \UART_unit|Add1~7\,
	combout => \UART_unit|Add1~8_combout\,
	cout => \UART_unit|Add1~9\);

-- Location: LCCOMB_X40_Y8_N4
\UART_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~10_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~8_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|Add1~8_combout\,
	combout => \UART_unit|Add1~10_combout\);

-- Location: LCFF_X40_Y8_N5
\UART_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~10_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(4));

-- Location: LCCOMB_X41_Y8_N24
\UART_unit|Add1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~11_combout\ = (\UART_unit|SRAM_address\(5) & (!\UART_unit|Add1~9\)) # (!\UART_unit|SRAM_address\(5) & ((\UART_unit|Add1~9\) # (GND)))
-- \UART_unit|Add1~12\ = CARRY((!\UART_unit|Add1~9\) # (!\UART_unit|SRAM_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(5),
	datad => VCC,
	cin => \UART_unit|Add1~9\,
	combout => \UART_unit|Add1~11_combout\,
	cout => \UART_unit|Add1~12\);

-- Location: LCCOMB_X41_Y8_N8
\UART_unit|Add1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~13_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~11_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|LessThan1~5_combout\,
	datab => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datac => \UART_unit|Add1~11_combout\,
	datad => \UART_rx_initialize~regout\,
	combout => \UART_unit|Add1~13_combout\);

-- Location: LCFF_X41_Y8_N9
\UART_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~13_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(5));

-- Location: LCCOMB_X40_Y8_N30
\UART_unit|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~3_combout\ = (((!\UART_unit|SRAM_address\(3)) # (!\UART_unit|SRAM_address\(4))) # (!\UART_unit|SRAM_address\(5))) # (!\UART_unit|SRAM_address\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(2),
	datab => \UART_unit|SRAM_address\(5),
	datac => \UART_unit|SRAM_address\(4),
	datad => \UART_unit|SRAM_address\(3),
	combout => \UART_unit|LessThan1~3_combout\);

-- Location: LCCOMB_X41_Y8_N26
\UART_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~14_combout\ = (\UART_unit|SRAM_address\(6) & (\UART_unit|Add1~12\ $ (GND))) # (!\UART_unit|SRAM_address\(6) & (!\UART_unit|Add1~12\ & VCC))
-- \UART_unit|Add1~15\ = CARRY((\UART_unit|SRAM_address\(6) & !\UART_unit|Add1~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(6),
	datad => VCC,
	cin => \UART_unit|Add1~12\,
	combout => \UART_unit|Add1~14_combout\,
	cout => \UART_unit|Add1~15\);

-- Location: LCCOMB_X41_Y8_N28
\UART_unit|Add1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~17_combout\ = (\UART_unit|SRAM_address\(7) & (!\UART_unit|Add1~15\)) # (!\UART_unit|SRAM_address\(7) & ((\UART_unit|Add1~15\) # (GND)))
-- \UART_unit|Add1~18\ = CARRY((!\UART_unit|Add1~15\) # (!\UART_unit|SRAM_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(7),
	datad => VCC,
	cin => \UART_unit|Add1~15\,
	combout => \UART_unit|Add1~17_combout\,
	cout => \UART_unit|Add1~18\);

-- Location: LCCOMB_X40_Y8_N28
\UART_unit|Add1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~19_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~17_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|Add1~17_combout\,
	combout => \UART_unit|Add1~19_combout\);

-- Location: LCFF_X40_Y8_N29
\UART_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~19_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(7));

-- Location: LCCOMB_X41_Y8_N30
\UART_unit|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~20_combout\ = (\UART_unit|SRAM_address\(8) & (\UART_unit|Add1~18\ $ (GND))) # (!\UART_unit|SRAM_address\(8) & (!\UART_unit|Add1~18\ & VCC))
-- \UART_unit|Add1~21\ = CARRY((\UART_unit|SRAM_address\(8) & !\UART_unit|Add1~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(8),
	datad => VCC,
	cin => \UART_unit|Add1~18\,
	combout => \UART_unit|Add1~20_combout\,
	cout => \UART_unit|Add1~21\);

-- Location: LCCOMB_X40_Y8_N22
\UART_unit|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~22_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~20_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|Add1~20_combout\,
	combout => \UART_unit|Add1~22_combout\);

-- Location: LCFF_X40_Y8_N23
\UART_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~22_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(8));

-- Location: LCCOMB_X41_Y7_N0
\UART_unit|Add1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~23_combout\ = (\UART_unit|SRAM_address\(9) & (!\UART_unit|Add1~21\)) # (!\UART_unit|SRAM_address\(9) & ((\UART_unit|Add1~21\) # (GND)))
-- \UART_unit|Add1~24\ = CARRY((!\UART_unit|Add1~21\) # (!\UART_unit|SRAM_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(9),
	datad => VCC,
	cin => \UART_unit|Add1~21\,
	combout => \UART_unit|Add1~23_combout\,
	cout => \UART_unit|Add1~24\);

-- Location: LCCOMB_X40_Y8_N20
\UART_unit|Add1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~25_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~23_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|Add1~23_combout\,
	combout => \UART_unit|Add1~25_combout\);

-- Location: LCFF_X40_Y8_N21
\UART_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~25_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(9));

-- Location: LCCOMB_X40_Y8_N8
\UART_unit|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~2_combout\ = (((!\UART_unit|SRAM_address\(7)) # (!\UART_unit|SRAM_address\(9))) # (!\UART_unit|SRAM_address\(8))) # (!\UART_unit|SRAM_address\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(6),
	datab => \UART_unit|SRAM_address\(8),
	datac => \UART_unit|SRAM_address\(9),
	datad => \UART_unit|SRAM_address\(7),
	combout => \UART_unit|LessThan1~2_combout\);

-- Location: LCCOMB_X41_Y7_N2
\UART_unit|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~26_combout\ = (\UART_unit|SRAM_address\(10) & (\UART_unit|Add1~24\ $ (GND))) # (!\UART_unit|SRAM_address\(10) & (!\UART_unit|Add1~24\ & VCC))
-- \UART_unit|Add1~27\ = CARRY((\UART_unit|SRAM_address\(10) & !\UART_unit|Add1~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(10),
	datad => VCC,
	cin => \UART_unit|Add1~24\,
	combout => \UART_unit|Add1~26_combout\,
	cout => \UART_unit|Add1~27\);

-- Location: LCCOMB_X40_Y8_N6
\UART_unit|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~28_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~26_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|Add1~26_combout\,
	combout => \UART_unit|Add1~28_combout\);

-- Location: LCFF_X40_Y8_N7
\UART_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~28_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(10));

-- Location: LCCOMB_X41_Y7_N4
\UART_unit|Add1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~29_combout\ = (\UART_unit|SRAM_address\(11) & (!\UART_unit|Add1~27\)) # (!\UART_unit|SRAM_address\(11) & ((\UART_unit|Add1~27\) # (GND)))
-- \UART_unit|Add1~30\ = CARRY((!\UART_unit|Add1~27\) # (!\UART_unit|SRAM_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(11),
	datad => VCC,
	cin => \UART_unit|Add1~27\,
	combout => \UART_unit|Add1~29_combout\,
	cout => \UART_unit|Add1~30\);

-- Location: LCCOMB_X40_Y8_N24
\UART_unit|Add1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~31_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~29_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|Add1~29_combout\,
	combout => \UART_unit|Add1~31_combout\);

-- Location: LCFF_X40_Y8_N25
\UART_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~31_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(11));

-- Location: LCCOMB_X41_Y7_N8
\UART_unit|Add1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~35_combout\ = (\UART_unit|SRAM_address\(13) & (!\UART_unit|Add1~33\)) # (!\UART_unit|SRAM_address\(13) & ((\UART_unit|Add1~33\) # (GND)))
-- \UART_unit|Add1~36\ = CARRY((!\UART_unit|Add1~33\) # (!\UART_unit|SRAM_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(13),
	datad => VCC,
	cin => \UART_unit|Add1~33\,
	combout => \UART_unit|Add1~35_combout\,
	cout => \UART_unit|Add1~36\);

-- Location: LCCOMB_X40_Y8_N26
\UART_unit|Add1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~37_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~35_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|Add1~35_combout\,
	combout => \UART_unit|Add1~37_combout\);

-- Location: LCFF_X40_Y8_N27
\UART_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~37_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(13));

-- Location: LCCOMB_X40_Y8_N18
\UART_unit|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~1_combout\ = (((!\UART_unit|SRAM_address\(13)) # (!\UART_unit|SRAM_address\(11))) # (!\UART_unit|SRAM_address\(12))) # (!\UART_unit|SRAM_address\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(10),
	datab => \UART_unit|SRAM_address\(12),
	datac => \UART_unit|SRAM_address\(11),
	datad => \UART_unit|SRAM_address\(13),
	combout => \UART_unit|LessThan1~1_combout\);

-- Location: LCCOMB_X40_Y8_N0
\UART_unit|LessThan1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~4_combout\ = (\UART_unit|LessThan1~0_combout\) # ((\UART_unit|LessThan1~3_combout\) # ((\UART_unit|LessThan1~2_combout\) # (\UART_unit|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|LessThan1~0_combout\,
	datab => \UART_unit|LessThan1~3_combout\,
	datac => \UART_unit|LessThan1~2_combout\,
	datad => \UART_unit|LessThan1~1_combout\,
	combout => \UART_unit|LessThan1~4_combout\);

-- Location: LCCOMB_X41_Y8_N10
\UART_unit|Add1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~53_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~0_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|LessThan1~5_combout\,
	datab => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datac => \UART_unit|Add1~0_combout\,
	datad => \UART_rx_initialize~regout\,
	combout => \UART_unit|Add1~53_combout\);

-- Location: LCFF_X41_Y8_N11
\UART_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~53_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(0));

-- Location: LCCOMB_X41_Y8_N12
\UART_unit|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~5_combout\ = ((\UART_unit|LessThan1~4_combout\) # (!\UART_unit|SRAM_address\(0))) # (!\UART_unit|SRAM_address\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(1),
	datac => \UART_unit|LessThan1~4_combout\,
	datad => \UART_unit|SRAM_address\(0),
	combout => \UART_unit|LessThan1~5_combout\);

-- Location: LCCOMB_X40_Y7_N24
\UART_unit|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~34_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~32_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|Add1~32_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datad => \UART_rx_initialize~regout\,
	combout => \UART_unit|Add1~34_combout\);

-- Location: LCFF_X40_Y7_N25
\UART_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~34_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(12));

-- Location: LCCOMB_X40_Y8_N16
\Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = (!\UART_unit|SRAM_address\(10) & (!\UART_unit|SRAM_address\(12) & (!\UART_unit|SRAM_address\(11) & !\UART_unit|SRAM_address\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(10),
	datab => \UART_unit|SRAM_address\(12),
	datac => \UART_unit|SRAM_address\(11),
	datad => \UART_unit|SRAM_address\(13),
	combout => \Equal1~1_combout\);

-- Location: LCCOMB_X41_Y7_N30
\UART_unit|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~40_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~38_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|Add1~38_combout\,
	datab => \UART_rx_initialize~regout\,
	datac => \UART_unit|LessThan1~5_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~40_combout\);

-- Location: LCFF_X41_Y7_N31
\UART_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~40_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(14));

-- Location: LCCOMB_X41_Y7_N24
\UART_unit|Add1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~43_combout\ = (!\UART_rx_initialize~regout\ & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & ((\UART_unit|Add1~41_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|Add1~41_combout\,
	datab => \UART_rx_initialize~regout\,
	datac => \UART_unit|LessThan1~5_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Add1~43_combout\);

-- Location: LCFF_X41_Y7_N25
\UART_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~43_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(15));

-- Location: LCCOMB_X41_Y7_N18
\UART_unit|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~46_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~44_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|Add1~44_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|LessThan1~5_combout\,
	combout => \UART_unit|Add1~46_combout\);

-- Location: LCFF_X41_Y7_N19
\UART_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~46_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(16));

-- Location: LCCOMB_X41_Y7_N26
\Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (!\UART_unit|SRAM_address\(17) & (!\UART_unit|SRAM_address\(14) & (!\UART_unit|SRAM_address\(15) & !\UART_unit|SRAM_address\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(17),
	datab => \UART_unit|SRAM_address\(14),
	datac => \UART_unit|SRAM_address\(15),
	datad => \UART_unit|SRAM_address\(16),
	combout => \Equal1~0_combout\);

-- Location: LCCOMB_X41_Y8_N0
\Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~3_combout\ = (!\UART_unit|SRAM_address\(2) & (!\UART_unit|SRAM_address\(5) & (!\UART_unit|SRAM_address\(4) & !\UART_unit|SRAM_address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(2),
	datab => \UART_unit|SRAM_address\(5),
	datac => \UART_unit|SRAM_address\(4),
	datad => \UART_unit|SRAM_address\(3),
	combout => \Equal1~3_combout\);

-- Location: LCCOMB_X41_Y8_N6
\Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~4_combout\ = (\Equal1~2_combout\ & (\Equal1~1_combout\ & (\Equal1~0_combout\ & \Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~2_combout\,
	datab => \Equal1~1_combout\,
	datac => \Equal1~0_combout\,
	datad => \Equal1~3_combout\,
	combout => \Equal1~4_combout\);

-- Location: LCCOMB_X42_Y8_N28
\Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~5_combout\ = (!\UART_unit|SRAM_address\(1) & (\Equal1~4_combout\ & !\UART_unit|SRAM_address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(1),
	datac => \Equal1~4_combout\,
	datad => \UART_unit|SRAM_address\(0),
	combout => \Equal1~5_combout\);

-- Location: LCCOMB_X42_Y9_N28
\top_state[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \top_state[0]~7_combout\ = (\top_state[2]~5_combout\ & (((top_state(0))))) # (!\top_state[2]~5_combout\ & ((top_state(2)) # ((!top_state(1) & !top_state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => top_state(1),
	datab => \top_state[2]~5_combout\,
	datac => top_state(0),
	datad => top_state(2),
	combout => \top_state[0]~7_combout\);

-- Location: LCFF_X42_Y9_N29
\top_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \top_state[0]~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => top_state(0));

-- Location: LCCOMB_X42_Y9_N10
\top_state[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \top_state[1]~6_combout\ = (\top_state[2]~5_combout\ & (((top_state(1))))) # (!\top_state[2]~5_combout\ & (!top_state(1) & (top_state(2) $ (top_state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => top_state(2),
	datab => \top_state[2]~5_combout\,
	datac => top_state(1),
	datad => top_state(0),
	combout => \top_state[1]~6_combout\);

-- Location: LCFF_X42_Y9_N11
\top_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \top_state[1]~6_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => top_state(1));

-- Location: LCCOMB_X42_Y8_N22
\Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = (!top_state(2) & (top_state(1) & top_state(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => top_state(2),
	datac => top_state(1),
	datad => top_state(0),
	combout => \Equal2~0_combout\);

-- Location: LCCOMB_X42_Y9_N26
\top_state[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \top_state[2]~4_combout\ = (\top_state[2]~3_combout\ & ((\top_state[2]~2_combout\) # ((\Equal2~0_combout\ & !\M1_unit|M1_end~regout\)))) # (!\top_state[2]~3_combout\ & (((\Equal2~0_combout\ & !\M1_unit|M1_end~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_state[2]~3_combout\,
	datab => \top_state[2]~2_combout\,
	datac => \Equal2~0_combout\,
	datad => \M1_unit|M1_end~regout\,
	combout => \top_state[2]~4_combout\);

-- Location: LCCOMB_X42_Y9_N4
\top_state[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \top_state[2]~5_combout\ = (\top_state[2]~4_combout\) # ((\Equal2~1_combout\ & ((\Equal1~5_combout\) # (!\always0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~1_combout\,
	datab => \always0~8_combout\,
	datac => \Equal1~5_combout\,
	datad => \top_state[2]~4_combout\,
	combout => \top_state[2]~5_combout\);

-- Location: LCCOMB_X42_Y9_N8
\top_state[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \top_state[2]~8_combout\ = (\top_state[2]~5_combout\ & (((top_state(2))))) # (!\top_state[2]~5_combout\ & (top_state(1) & (!top_state(2) & !top_state(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => top_state(1),
	datab => \top_state[2]~5_combout\,
	datac => top_state(2),
	datad => top_state(0),
	combout => \top_state[2]~8_combout\);

-- Location: LCFF_X42_Y9_N9
\top_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \top_state[2]~8_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => top_state(2));

-- Location: LCCOMB_X42_Y9_N22
\top_state[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \top_state[2]~2_combout\ = (!top_state(1) & (!top_state(2) & !top_state(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => top_state(1),
	datac => top_state(2),
	datad => top_state(0),
	combout => \top_state[2]~2_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(0),
	combout => \PUSH_BUTTON_I~combout\(0));

-- Location: LCCOMB_X46_Y11_N2
\PB_unit|debounce_shift_reg[0][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][0]~0_combout\ = !\PUSH_BUTTON_I~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PUSH_BUTTON_I~combout\(0),
	combout => \PB_unit|debounce_shift_reg[0][0]~0_combout\);

-- Location: LCCOMB_X44_Y11_N0
\PB_unit|clock_1kHz_div_count[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[0]~16_combout\ = \PB_unit|clock_1kHz_div_count\(0) $ (VCC)
-- \PB_unit|clock_1kHz_div_count[0]~17\ = CARRY(\PB_unit|clock_1kHz_div_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(0),
	datad => VCC,
	combout => \PB_unit|clock_1kHz_div_count[0]~16_combout\,
	cout => \PB_unit|clock_1kHz_div_count[0]~17\);

-- Location: LCCOMB_X44_Y11_N26
\PB_unit|clock_1kHz_div_count[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[13]~42_combout\ = (\PB_unit|clock_1kHz_div_count\(13) & (!\PB_unit|clock_1kHz_div_count[12]~41\)) # (!\PB_unit|clock_1kHz_div_count\(13) & ((\PB_unit|clock_1kHz_div_count[12]~41\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[13]~43\ = CARRY((!\PB_unit|clock_1kHz_div_count[12]~41\) # (!\PB_unit|clock_1kHz_div_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(13),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[12]~41\,
	combout => \PB_unit|clock_1kHz_div_count[13]~42_combout\,
	cout => \PB_unit|clock_1kHz_div_count[13]~43\);

-- Location: LCCOMB_X44_Y11_N28
\PB_unit|clock_1kHz_div_count[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[14]~44_combout\ = (\PB_unit|clock_1kHz_div_count\(14) & (\PB_unit|clock_1kHz_div_count[13]~43\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(14) & (!\PB_unit|clock_1kHz_div_count[13]~43\ & VCC))
-- \PB_unit|clock_1kHz_div_count[14]~45\ = CARRY((\PB_unit|clock_1kHz_div_count\(14) & !\PB_unit|clock_1kHz_div_count[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(14),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[13]~43\,
	combout => \PB_unit|clock_1kHz_div_count[14]~44_combout\,
	cout => \PB_unit|clock_1kHz_div_count[14]~45\);

-- Location: LCFF_X44_Y11_N29
\PB_unit|clock_1kHz_div_count[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[14]~44_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(14));

-- Location: LCCOMB_X44_Y11_N30
\PB_unit|clock_1kHz_div_count[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[15]~46_combout\ = \PB_unit|clock_1kHz_div_count[14]~45\ $ (\PB_unit|clock_1kHz_div_count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|clock_1kHz_div_count\(15),
	cin => \PB_unit|clock_1kHz_div_count[14]~45\,
	combout => \PB_unit|clock_1kHz_div_count[15]~46_combout\);

-- Location: LCFF_X44_Y11_N31
\PB_unit|clock_1kHz_div_count[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[15]~46_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(15));

-- Location: LCCOMB_X44_Y11_N12
\PB_unit|clock_1kHz_div_count[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[6]~28_combout\ = (\PB_unit|clock_1kHz_div_count\(6) & (\PB_unit|clock_1kHz_div_count[5]~27\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(6) & (!\PB_unit|clock_1kHz_div_count[5]~27\ & VCC))
-- \PB_unit|clock_1kHz_div_count[6]~29\ = CARRY((\PB_unit|clock_1kHz_div_count\(6) & !\PB_unit|clock_1kHz_div_count[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(6),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[5]~27\,
	combout => \PB_unit|clock_1kHz_div_count[6]~28_combout\,
	cout => \PB_unit|clock_1kHz_div_count[6]~29\);

-- Location: LCFF_X44_Y11_N13
\PB_unit|clock_1kHz_div_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[6]~28_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(6));

-- Location: LCCOMB_X45_Y11_N24
\PB_unit|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|LessThan0~0_combout\ = ((!\PB_unit|clock_1kHz_div_count\(1)) # (!\PB_unit|clock_1kHz_div_count\(0))) # (!\PB_unit|clock_1kHz_div_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(2),
	datac => \PB_unit|clock_1kHz_div_count\(0),
	datad => \PB_unit|clock_1kHz_div_count\(1),
	combout => \PB_unit|LessThan0~0_combout\);

-- Location: LCCOMB_X44_Y11_N6
\PB_unit|clock_1kHz_div_count[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[3]~22_combout\ = (\PB_unit|clock_1kHz_div_count\(3) & (!\PB_unit|clock_1kHz_div_count[2]~21\)) # (!\PB_unit|clock_1kHz_div_count\(3) & ((\PB_unit|clock_1kHz_div_count[2]~21\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[3]~23\ = CARRY((!\PB_unit|clock_1kHz_div_count[2]~21\) # (!\PB_unit|clock_1kHz_div_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(3),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[2]~21\,
	combout => \PB_unit|clock_1kHz_div_count[3]~22_combout\,
	cout => \PB_unit|clock_1kHz_div_count[3]~23\);

-- Location: LCFF_X44_Y11_N7
\PB_unit|clock_1kHz_div_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[3]~22_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(3));

-- Location: LCCOMB_X45_Y11_N12
\PB_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~1_combout\ = (!\PB_unit|clock_1kHz_div_count\(3) & !\PB_unit|clock_1kHz_div_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PB_unit|clock_1kHz_div_count\(3),
	datad => \PB_unit|clock_1kHz_div_count\(4),
	combout => \PB_unit|Equal0~1_combout\);

-- Location: LCCOMB_X45_Y11_N18
\PB_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|LessThan0~1_combout\ = (!\PB_unit|clock_1kHz_div_count\(6) & (((\PB_unit|LessThan0~0_combout\ & \PB_unit|Equal0~1_combout\)) # (!\PB_unit|clock_1kHz_div_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(5),
	datab => \PB_unit|clock_1kHz_div_count\(6),
	datac => \PB_unit|LessThan0~0_combout\,
	datad => \PB_unit|Equal0~1_combout\,
	combout => \PB_unit|LessThan0~1_combout\);

-- Location: LCCOMB_X44_Y11_N16
\PB_unit|clock_1kHz_div_count[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[8]~32_combout\ = (\PB_unit|clock_1kHz_div_count\(8) & (\PB_unit|clock_1kHz_div_count[7]~31\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(8) & (!\PB_unit|clock_1kHz_div_count[7]~31\ & VCC))
-- \PB_unit|clock_1kHz_div_count[8]~33\ = CARRY((\PB_unit|clock_1kHz_div_count\(8) & !\PB_unit|clock_1kHz_div_count[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(8),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[7]~31\,
	combout => \PB_unit|clock_1kHz_div_count[8]~32_combout\,
	cout => \PB_unit|clock_1kHz_div_count[8]~33\);

-- Location: LCFF_X44_Y11_N17
\PB_unit|clock_1kHz_div_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[8]~32_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(8));

-- Location: LCCOMB_X45_Y11_N28
\PB_unit|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|LessThan0~2_combout\ = (\PB_unit|Equal0~0_combout\ & ((\PB_unit|LessThan0~1_combout\) # ((!\PB_unit|clock_1kHz_div_count\(8)) # (!\PB_unit|clock_1kHz_div_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|Equal0~0_combout\,
	datab => \PB_unit|LessThan0~1_combout\,
	datac => \PB_unit|clock_1kHz_div_count\(7),
	datad => \PB_unit|clock_1kHz_div_count\(8),
	combout => \PB_unit|LessThan0~2_combout\);

-- Location: LCCOMB_X45_Y11_N30
\PB_unit|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|LessThan0~3_combout\ = (\PB_unit|clock_1kHz_div_count\(15)) # ((\PB_unit|clock_1kHz_div_count\(14) & (\PB_unit|clock_1kHz_div_count\(13) & !\PB_unit|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(14),
	datab => \PB_unit|clock_1kHz_div_count\(13),
	datac => \PB_unit|clock_1kHz_div_count\(15),
	datad => \PB_unit|LessThan0~2_combout\,
	combout => \PB_unit|LessThan0~3_combout\);

-- Location: LCFF_X44_Y11_N1
\PB_unit|clock_1kHz_div_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[0]~16_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(0));

-- Location: LCCOMB_X44_Y11_N2
\PB_unit|clock_1kHz_div_count[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[1]~18_combout\ = (\PB_unit|clock_1kHz_div_count\(1) & (!\PB_unit|clock_1kHz_div_count[0]~17\)) # (!\PB_unit|clock_1kHz_div_count\(1) & ((\PB_unit|clock_1kHz_div_count[0]~17\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[1]~19\ = CARRY((!\PB_unit|clock_1kHz_div_count[0]~17\) # (!\PB_unit|clock_1kHz_div_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(1),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[0]~17\,
	combout => \PB_unit|clock_1kHz_div_count[1]~18_combout\,
	cout => \PB_unit|clock_1kHz_div_count[1]~19\);

-- Location: LCFF_X44_Y11_N3
\PB_unit|clock_1kHz_div_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[1]~18_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(1));

-- Location: LCCOMB_X44_Y11_N4
\PB_unit|clock_1kHz_div_count[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[2]~20_combout\ = (\PB_unit|clock_1kHz_div_count\(2) & (\PB_unit|clock_1kHz_div_count[1]~19\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(2) & (!\PB_unit|clock_1kHz_div_count[1]~19\ & VCC))
-- \PB_unit|clock_1kHz_div_count[2]~21\ = CARRY((\PB_unit|clock_1kHz_div_count\(2) & !\PB_unit|clock_1kHz_div_count[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(2),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[1]~19\,
	combout => \PB_unit|clock_1kHz_div_count[2]~20_combout\,
	cout => \PB_unit|clock_1kHz_div_count[2]~21\);

-- Location: LCFF_X44_Y11_N5
\PB_unit|clock_1kHz_div_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[2]~20_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(2));

-- Location: LCCOMB_X44_Y11_N8
\PB_unit|clock_1kHz_div_count[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[4]~24_combout\ = (\PB_unit|clock_1kHz_div_count\(4) & (\PB_unit|clock_1kHz_div_count[3]~23\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(4) & (!\PB_unit|clock_1kHz_div_count[3]~23\ & VCC))
-- \PB_unit|clock_1kHz_div_count[4]~25\ = CARRY((\PB_unit|clock_1kHz_div_count\(4) & !\PB_unit|clock_1kHz_div_count[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(4),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[3]~23\,
	combout => \PB_unit|clock_1kHz_div_count[4]~24_combout\,
	cout => \PB_unit|clock_1kHz_div_count[4]~25\);

-- Location: LCFF_X44_Y11_N9
\PB_unit|clock_1kHz_div_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[4]~24_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(4));

-- Location: LCCOMB_X44_Y11_N14
\PB_unit|clock_1kHz_div_count[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[7]~30_combout\ = (\PB_unit|clock_1kHz_div_count\(7) & (!\PB_unit|clock_1kHz_div_count[6]~29\)) # (!\PB_unit|clock_1kHz_div_count\(7) & ((\PB_unit|clock_1kHz_div_count[6]~29\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[7]~31\ = CARRY((!\PB_unit|clock_1kHz_div_count[6]~29\) # (!\PB_unit|clock_1kHz_div_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(7),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[6]~29\,
	combout => \PB_unit|clock_1kHz_div_count[7]~30_combout\,
	cout => \PB_unit|clock_1kHz_div_count[7]~31\);

-- Location: LCFF_X44_Y11_N15
\PB_unit|clock_1kHz_div_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[7]~30_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(7));

-- Location: LCCOMB_X44_Y11_N18
\PB_unit|clock_1kHz_div_count[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[9]~34_combout\ = (\PB_unit|clock_1kHz_div_count\(9) & (!\PB_unit|clock_1kHz_div_count[8]~33\)) # (!\PB_unit|clock_1kHz_div_count\(9) & ((\PB_unit|clock_1kHz_div_count[8]~33\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[9]~35\ = CARRY((!\PB_unit|clock_1kHz_div_count[8]~33\) # (!\PB_unit|clock_1kHz_div_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(9),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[8]~33\,
	combout => \PB_unit|clock_1kHz_div_count[9]~34_combout\,
	cout => \PB_unit|clock_1kHz_div_count[9]~35\);

-- Location: LCFF_X44_Y11_N19
\PB_unit|clock_1kHz_div_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[9]~34_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(9));

-- Location: LCCOMB_X44_Y11_N20
\PB_unit|clock_1kHz_div_count[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[10]~36_combout\ = (\PB_unit|clock_1kHz_div_count\(10) & (\PB_unit|clock_1kHz_div_count[9]~35\ $ (GND))) # (!\PB_unit|clock_1kHz_div_count\(10) & (!\PB_unit|clock_1kHz_div_count[9]~35\ & VCC))
-- \PB_unit|clock_1kHz_div_count[10]~37\ = CARRY((\PB_unit|clock_1kHz_div_count\(10) & !\PB_unit|clock_1kHz_div_count[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(10),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[9]~35\,
	combout => \PB_unit|clock_1kHz_div_count[10]~36_combout\,
	cout => \PB_unit|clock_1kHz_div_count[10]~37\);

-- Location: LCCOMB_X44_Y11_N22
\PB_unit|clock_1kHz_div_count[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz_div_count[11]~38_combout\ = (\PB_unit|clock_1kHz_div_count\(11) & (!\PB_unit|clock_1kHz_div_count[10]~37\)) # (!\PB_unit|clock_1kHz_div_count\(11) & ((\PB_unit|clock_1kHz_div_count[10]~37\) # (GND)))
-- \PB_unit|clock_1kHz_div_count[11]~39\ = CARRY((!\PB_unit|clock_1kHz_div_count[10]~37\) # (!\PB_unit|clock_1kHz_div_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PB_unit|clock_1kHz_div_count\(11),
	datad => VCC,
	cin => \PB_unit|clock_1kHz_div_count[10]~37\,
	combout => \PB_unit|clock_1kHz_div_count[11]~38_combout\,
	cout => \PB_unit|clock_1kHz_div_count[11]~39\);

-- Location: LCFF_X44_Y11_N23
\PB_unit|clock_1kHz_div_count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[11]~38_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(11));

-- Location: LCFF_X44_Y11_N27
\PB_unit|clock_1kHz_div_count[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[13]~42_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(13));

-- Location: LCCOMB_X45_Y11_N2
\PB_unit|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~4_combout\ = (!\PB_unit|clock_1kHz_div_count\(14) & (!\PB_unit|clock_1kHz_div_count\(13) & (!\PB_unit|clock_1kHz_div_count\(15) & !\PB_unit|clock_1kHz_div_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(14),
	datab => \PB_unit|clock_1kHz_div_count\(13),
	datac => \PB_unit|clock_1kHz_div_count\(15),
	datad => \PB_unit|clock_1kHz_div_count\(8),
	combout => \PB_unit|Equal0~4_combout\);

-- Location: LCFF_X44_Y11_N21
\PB_unit|clock_1kHz_div_count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz_div_count[10]~36_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \PB_unit|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_div_count\(10));

-- Location: LCCOMB_X45_Y11_N6
\PB_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~0_combout\ = (!\PB_unit|clock_1kHz_div_count\(12) & (!\PB_unit|clock_1kHz_div_count\(11) & (!\PB_unit|clock_1kHz_div_count\(10) & !\PB_unit|clock_1kHz_div_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz_div_count\(12),
	datab => \PB_unit|clock_1kHz_div_count\(11),
	datac => \PB_unit|clock_1kHz_div_count\(10),
	datad => \PB_unit|clock_1kHz_div_count\(9),
	combout => \PB_unit|Equal0~0_combout\);

-- Location: LCCOMB_X45_Y11_N10
\PB_unit|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|Equal0~2_combout\ = (\PB_unit|Equal0~1_combout\ & (!\PB_unit|clock_1kHz_div_count\(1) & (!\PB_unit|clock_1kHz_div_count\(0) & \PB_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|Equal0~1_combout\,
	datab => \PB_unit|clock_1kHz_div_count\(1),
	datac => \PB_unit|clock_1kHz_div_count\(0),
	datad => \PB_unit|Equal0~0_combout\,
	combout => \PB_unit|Equal0~2_combout\);

-- Location: LCCOMB_X45_Y11_N0
\PB_unit|clock_1kHz~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|clock_1kHz~0_combout\ = \PB_unit|clock_1kHz~regout\ $ (((\PB_unit|Equal0~3_combout\ & (\PB_unit|Equal0~4_combout\ & \PB_unit|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|Equal0~3_combout\,
	datab => \PB_unit|Equal0~4_combout\,
	datac => \PB_unit|clock_1kHz~regout\,
	datad => \PB_unit|Equal0~2_combout\,
	combout => \PB_unit|clock_1kHz~0_combout\);

-- Location: LCFF_X45_Y11_N1
\PB_unit|clock_1kHz\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|clock_1kHz~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz~regout\);

-- Location: LCFF_X46_Y11_N1
\PB_unit|clock_1kHz_buf\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|clock_1kHz~regout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|clock_1kHz_buf~regout\);

-- Location: LCCOMB_X46_Y11_N0
\PB_unit|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|always3~0_combout\ = (!\PB_unit|clock_1kHz~regout\ & \PB_unit|clock_1kHz_buf~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|clock_1kHz~regout\,
	datac => \PB_unit|clock_1kHz_buf~regout\,
	combout => \PB_unit|always3~0_combout\);

-- Location: LCFF_X46_Y11_N3
\PB_unit|debounce_shift_reg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][0]~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][0]~regout\);

-- Location: LCCOMB_X46_Y11_N28
\PB_unit|debounce_shift_reg[0][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][1]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][0]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][0]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][1]~feeder_combout\);

-- Location: LCFF_X46_Y11_N29
\PB_unit|debounce_shift_reg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][1]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][1]~regout\);

-- Location: LCCOMB_X46_Y11_N4
\PB_unit|debounce_shift_reg[0][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][2]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][1]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][1]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][2]~feeder_combout\);

-- Location: LCFF_X46_Y11_N5
\PB_unit|debounce_shift_reg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][2]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][2]~regout\);

-- Location: LCFF_X46_Y11_N19
\PB_unit|debounce_shift_reg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|debounce_shift_reg[0][2]~regout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][3]~regout\);

-- Location: LCCOMB_X46_Y11_N12
\PB_unit|debounce_shift_reg[0][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][4]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][3]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][3]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][4]~feeder_combout\);

-- Location: LCFF_X46_Y11_N13
\PB_unit|debounce_shift_reg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][4]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][4]~regout\);

-- Location: LCCOMB_X46_Y11_N26
\PB_unit|debounce_shift_reg[0][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][5]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][4]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][4]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][5]~feeder_combout\);

-- Location: LCFF_X46_Y11_N27
\PB_unit|debounce_shift_reg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][5]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][5]~regout\);

-- Location: LCCOMB_X46_Y11_N16
\PB_unit|debounce_shift_reg[0][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][6]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][5]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][5]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][6]~feeder_combout\);

-- Location: LCFF_X46_Y11_N17
\PB_unit|debounce_shift_reg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][6]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][6]~regout\);

-- Location: LCFF_X46_Y11_N7
\PB_unit|debounce_shift_reg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|debounce_shift_reg[0][6]~regout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][7]~regout\);

-- Location: LCCOMB_X46_Y11_N24
\PB_unit|debounce_shift_reg[0][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|debounce_shift_reg[0][8]~feeder_combout\ = \PB_unit|debounce_shift_reg[0][7]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PB_unit|debounce_shift_reg[0][7]~regout\,
	combout => \PB_unit|debounce_shift_reg[0][8]~feeder_combout\);

-- Location: LCFF_X46_Y11_N25
\PB_unit|debounce_shift_reg[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|debounce_shift_reg[0][8]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][8]~regout\);

-- Location: LCFF_X46_Y11_N15
\PB_unit|debounce_shift_reg[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \PB_unit|debounce_shift_reg[0][8]~regout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \PB_unit|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|debounce_shift_reg[0][9]~regout\);

-- Location: LCCOMB_X46_Y11_N14
\PB_unit|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|WideOr0~0_combout\ = (\PB_unit|debounce_shift_reg[0][8]~regout\) # ((\PB_unit|debounce_shift_reg[0][6]~regout\) # ((\PB_unit|debounce_shift_reg[0][9]~regout\) # (\PB_unit|debounce_shift_reg[0][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|debounce_shift_reg[0][8]~regout\,
	datab => \PB_unit|debounce_shift_reg[0][6]~regout\,
	datac => \PB_unit|debounce_shift_reg[0][9]~regout\,
	datad => \PB_unit|debounce_shift_reg[0][7]~regout\,
	combout => \PB_unit|WideOr0~0_combout\);

-- Location: LCCOMB_X46_Y11_N20
\PB_unit|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PB_unit|WideOr0~2_combout\ = (\PB_unit|WideOr0~1_combout\) # ((\PB_unit|debounce_shift_reg[0][1]~regout\) # ((\PB_unit|WideOr0~0_combout\) # (\PB_unit|debounce_shift_reg[0][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|WideOr0~1_combout\,
	datab => \PB_unit|debounce_shift_reg[0][1]~regout\,
	datac => \PB_unit|WideOr0~0_combout\,
	datad => \PB_unit|debounce_shift_reg[0][0]~regout\,
	combout => \PB_unit|WideOr0~2_combout\);

-- Location: LCFF_X46_Y11_N21
\PB_unit|push_button_status[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \PB_unit|WideOr0~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PB_unit|push_button_status\(0));

-- Location: LCCOMB_X42_Y9_N2
\Selector0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector0~7_combout\ = ((\UART_RX_I~combout\ & ((\PB_unit|push_button_status_buf\(0)) # (!\PB_unit|push_button_status\(0))))) # (!\top_state[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB_unit|push_button_status_buf\(0),
	datab => \top_state[2]~2_combout\,
	datac => \PB_unit|push_button_status\(0),
	datad => \UART_RX_I~combout\,
	combout => \Selector0~7_combout\);

-- Location: LCCOMB_X42_Y9_N18
\Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = ((\Equal2~1_combout\ & (\always0~8_combout\ & !\Equal1~5_combout\))) # (!\Selector0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~1_combout\,
	datab => \always0~8_combout\,
	datac => \Equal1~5_combout\,
	datad => \Selector0~7_combout\,
	combout => \Selector1~0_combout\);

-- Location: LCFF_X42_Y9_N19
UART_rx_initialize : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector1~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_rx_initialize~regout\);

-- Location: LCFF_X42_Y7_N5
\UART_unit|UART_rx_unload_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector26~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_rx_unload_data~regout\);

-- Location: LCCOMB_X40_Y6_N0
\UART_unit|UART_RX|Empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Empty~0_combout\ = (\UART_unit|UART_RX|Frame_error[3]~14_combout\ & (((\UART_unit|UART_RX|Empty~regout\ & !\UART_unit|UART_rx_unload_data~regout\)))) # (!\UART_unit|UART_RX|Frame_error[3]~14_combout\ & 
-- ((\UART_unit|UART_RX|RX_data_in~regout\) # ((\UART_unit|UART_RX|Empty~regout\ & !\UART_unit|UART_rx_unload_data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Frame_error[3]~14_combout\,
	datab => \UART_unit|UART_RX|RX_data_in~regout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|UART_rx_unload_data~regout\,
	combout => \UART_unit|UART_RX|Empty~0_combout\);

-- Location: LCFF_X40_Y6_N1
\UART_unit|UART_RX|Empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Empty~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|Empty~regout\);

-- Location: LCCOMB_X40_Y6_N20
\UART_unit|new_line_count[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[0]~3_combout\ = (\UART_unit|UART_RX|RX_data\(0)) # ((\UART_unit|new_line_count[0]~2_combout\) # (!\UART_unit|UART_RX|Empty~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RX_data\(0),
	datac => \UART_unit|new_line_count[0]~2_combout\,
	datad => \UART_unit|UART_RX|Empty~regout\,
	combout => \UART_unit|new_line_count[0]~3_combout\);

-- Location: LCCOMB_X41_Y7_N22
\UART_unit|new_line_count[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[0]~0_combout\ = (\UART_unit|UART_RX|RX_data\(7)) # ((\UART_unit|UART_SRAM_state~13_regout\) # ((\UART_unit|UART_SRAM_state~12_regout\) # (!\UART_unit|UART_SRAM_state~11_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RX_data\(7),
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datac => \UART_unit|UART_SRAM_state~11_regout\,
	datad => \UART_unit|UART_SRAM_state~12_regout\,
	combout => \UART_unit|new_line_count[0]~0_combout\);

-- Location: LCCOMB_X40_Y6_N30
\UART_unit|new_line_count[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[0]~4_combout\ = (\UART_rx_initialize~regout\) # ((!\UART_unit|new_line_count[0]~1_combout\ & (!\UART_unit|new_line_count[0]~3_combout\ & !\UART_unit|new_line_count[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|new_line_count[0]~1_combout\,
	datac => \UART_unit|new_line_count[0]~3_combout\,
	datad => \UART_unit|new_line_count[0]~0_combout\,
	combout => \UART_unit|new_line_count[0]~4_combout\);

-- Location: LCCOMB_X40_Y6_N28
\UART_unit|new_line_count[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|new_line_count[0]~5_combout\ = (\UART_unit|new_line_count[0]~4_combout\ & (!\UART_rx_initialize~regout\ & !\UART_unit|new_line_count\(0))) # (!\UART_unit|new_line_count[0]~4_combout\ & ((\UART_unit|new_line_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|new_line_count[0]~4_combout\,
	datac => \UART_unit|new_line_count\(0),
	combout => \UART_unit|new_line_count[0]~5_combout\);

-- Location: LCFF_X40_Y6_N29
\UART_unit|new_line_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|new_line_count[0]~5_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|new_line_count\(0));

-- Location: LCCOMB_X41_Y6_N16
\UART_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add0~0_combout\ = \UART_unit|new_line_count\(1) $ (\UART_unit|new_line_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|new_line_count\(1),
	datad => \UART_unit|new_line_count\(0),
	combout => \UART_unit|Add0~0_combout\);

-- Location: LCFF_X41_Y6_N17
\UART_unit|new_line_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add0~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	ena => \UART_unit|new_line_count[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|new_line_count\(1));

-- Location: LCCOMB_X40_Y6_N2
\UART_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Equal1~0_combout\ = (\UART_unit|new_line_count\(0) & \UART_unit|new_line_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|new_line_count\(0),
	datac => \UART_unit|new_line_count\(1),
	combout => \UART_unit|Equal1~0_combout\);

-- Location: LCCOMB_X42_Y7_N28
\UART_unit|UART_SRAM_state~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~17_combout\ = (\UART_unit|UART_SRAM_state~11_regout\ & ((\UART_unit|UART_SRAM_state~13_regout\) # ((!\UART_unit|UART_SRAM_state~12_regout\)))) # (!\UART_unit|UART_SRAM_state~11_regout\ & ((\UART_unit|UART_SRAM_state~13_regout\ & 
-- ((!\UART_unit|UART_SRAM_state~12_regout\))) # (!\UART_unit|UART_SRAM_state~13_regout\ & (!\UART_unit|Equal1~0_combout\ & \UART_unit|UART_SRAM_state~12_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datac => \UART_unit|Equal1~0_combout\,
	datad => \UART_unit|UART_SRAM_state~12_regout\,
	combout => \UART_unit|UART_SRAM_state~17_combout\);

-- Location: LCCOMB_X43_Y7_N24
\UART_unit|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector3~1_combout\ = (!\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|Selector3~0_combout\) # ((\UART_unit|LessThan1~5_combout\ & \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|Selector3~0_combout\,
	datab => \UART_unit|UART_RX|Empty~regout\,
	datac => \UART_unit|LessThan1~5_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Selector3~1_combout\);

-- Location: LCCOMB_X42_Y7_N12
\UART_unit|UART_SRAM_state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~18_combout\ = ((\UART_unit|Selector3~1_combout\) # ((\UART_unit|UART_SRAM_state~17_combout\ & !\UART_unit|UART_RX|Empty~regout\))) # (!\UART_unit|SRAM_address[14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address[14]~1_combout\,
	datab => \UART_unit|UART_SRAM_state~17_combout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|Selector3~1_combout\,
	combout => \UART_unit|UART_SRAM_state~18_combout\);

-- Location: LCFF_X42_Y7_N13
\UART_unit|UART_SRAM_state~11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_SRAM_state~18_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state~11_regout\);

-- Location: LCCOMB_X42_Y7_N30
\UART_unit|UART_SRAM_state~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~16_combout\ = (\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|UART_SRAM_state~13_regout\) # ((\UART_unit|UART_SRAM_state~12_regout\ & \UART_unit|UART_SRAM_state~11_regout\)))) # (!\UART_unit|UART_RX|Empty~regout\ & 
-- (\UART_unit|UART_SRAM_state~13_regout\ & ((\UART_unit|UART_SRAM_state~11_regout\) # (!\UART_unit|UART_SRAM_state~12_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Empty~regout\,
	datab => \UART_unit|UART_SRAM_state~12_regout\,
	datac => \UART_unit|UART_SRAM_state~13_regout\,
	datad => \UART_unit|UART_SRAM_state~11_regout\,
	combout => \UART_unit|UART_SRAM_state~16_combout\);

-- Location: LCFF_X42_Y7_N31
\UART_unit|UART_SRAM_state~13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_SRAM_state~16_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state~13_regout\);

-- Location: LCCOMB_X42_Y7_N14
\UART_unit|UART_SRAM_state~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~14_combout\ = (\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|UART_SRAM_state~11_regout\ & ((\UART_unit|UART_SRAM_state~13_regout\) # (!\UART_unit|UART_SRAM_state~12_regout\))) # (!\UART_unit|UART_SRAM_state~11_regout\ & 
-- ((\UART_unit|UART_SRAM_state~12_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|UART_SRAM_state~12_regout\,
	combout => \UART_unit|UART_SRAM_state~14_combout\);

-- Location: LCCOMB_X42_Y7_N24
\UART_unit|UART_SRAM_state~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_SRAM_state~15_combout\ = ((\UART_unit|UART_SRAM_state~14_combout\) # (\UART_unit|Selector3~1_combout\)) # (!\UART_unit|SRAM_address[14]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address[14]~1_combout\,
	datac => \UART_unit|UART_SRAM_state~14_combout\,
	datad => \UART_unit|Selector3~1_combout\,
	combout => \UART_unit|UART_SRAM_state~15_combout\);

-- Location: LCFF_X42_Y7_N25
\UART_unit|UART_SRAM_state~12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_SRAM_state~15_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state~12_regout\);

-- Location: LCCOMB_X43_Y7_N30
\UART_unit|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector7~2_combout\ = (\UART_unit|UART_rx_enable~regout\ & ((\UART_unit|UART_RX|Empty~regout\) # ((\UART_unit|LessThan1~5_combout\) # (!\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_rx_enable~regout\,
	datab => \UART_unit|UART_RX|Empty~regout\,
	datac => \UART_unit|LessThan1~5_combout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	combout => \UART_unit|Selector7~2_combout\);

-- Location: LCCOMB_X42_Y7_N6
\UART_unit|Selector7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector7~3_combout\ = (\UART_unit|Selector7~2_combout\) # ((!\UART_unit|SRAM_address[14]~1_combout\ & ((!\UART_unit|UART_SRAM_state~13_regout\) # (!\UART_unit|UART_SRAM_state~12_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address[14]~1_combout\,
	datab => \UART_unit|UART_SRAM_state~12_regout\,
	datac => \UART_unit|UART_SRAM_state~13_regout\,
	datad => \UART_unit|Selector7~2_combout\,
	combout => \UART_unit|Selector7~3_combout\);

-- Location: LCFF_X42_Y7_N7
\UART_unit|UART_rx_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector7~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_rx_initialize~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_rx_enable~regout\);

-- Location: LCCOMB_X41_Y6_N28
\UART_unit|UART_RX|Frame_error[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Frame_error[3]~6_combout\ = (\UART_unit|UART_RX|RXC_state~8_regout\) # ((\UART_unit|UART_RX|RXC_state~9_regout\) # ((\UART_unit|UART_RX|RX_data_in~regout\) # (!\UART_unit|UART_rx_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|RX_data_in~regout\,
	datad => \UART_unit|UART_rx_enable~regout\,
	combout => \UART_unit|UART_RX|Frame_error[3]~6_combout\);

-- Location: LCCOMB_X41_Y6_N8
\UART_unit|UART_RX|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector0~1_combout\ = (\UART_unit|UART_RX|RXC_state~8_regout\ & (!\UART_unit|UART_RX|RXC_state~9_regout\ & ((\UART_unit|UART_RX|RX_data_in~regout\) # (\UART_unit|UART_RX|always0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|RX_data_in~regout\,
	datad => \UART_unit|UART_RX|always0~2_combout\,
	combout => \UART_unit|UART_RX|Selector0~1_combout\);

-- Location: LCCOMB_X42_Y6_N2
\UART_unit|UART_RX|RXC_state~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state~12_combout\ = (\UART_unit|UART_RX|Selector0~0_combout\) # ((!\UART_unit|UART_RX|Selector0~1_combout\ & ((\UART_unit|UART_RX|RXC_state~8_regout\) # (!\UART_unit|UART_RX|Frame_error[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Selector0~0_combout\,
	datab => \UART_unit|UART_RX|Frame_error[3]~6_combout\,
	datac => \UART_unit|UART_RX|RXC_state~8_regout\,
	datad => \UART_unit|UART_RX|Selector0~1_combout\,
	combout => \UART_unit|UART_RX|RXC_state~12_combout\);

-- Location: LCCOMB_X42_Y6_N4
\UART_unit|UART_RX|RXC_state~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state~15_combout\ = (\UART_unit|UART_RX|RXC_state~12_combout\ & (((!\UART_unit|UART_RX|RXC_state~8_regout\) # (!\UART_unit|UART_RX|Equal2~2_combout\)) # (!\UART_unit|UART_RX|RXC_state~9_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~9_regout\,
	datab => \UART_unit|UART_RX|Equal2~2_combout\,
	datac => \UART_unit|UART_RX|RXC_state~8_regout\,
	datad => \UART_unit|UART_RX|RXC_state~12_combout\,
	combout => \UART_unit|UART_RX|RXC_state~15_combout\);

-- Location: LCFF_X42_Y6_N5
\UART_unit|UART_RX|RXC_state~8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RXC_state~15_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RXC_state~8_regout\);

-- Location: LCCOMB_X42_Y6_N20
\UART_unit|UART_RX|clock_count[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[3]~12_combout\ = (\UART_unit|UART_RX|RXC_state~9_regout\ & (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|Equal2~2_combout\))) # (!\UART_unit|UART_RX|RXC_state~9_regout\ & 
-- (((\UART_unit|UART_RX|always0~2_combout\)) # (!\UART_unit|UART_RX|RXC_state~8_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~9_regout\,
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|Equal2~2_combout\,
	datad => \UART_unit|UART_RX|always0~2_combout\,
	combout => \UART_unit|UART_RX|clock_count[3]~12_combout\);

-- Location: LCFF_X43_Y6_N9
\UART_unit|UART_RX|clock_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[0]~10_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(0));

-- Location: LCCOMB_X43_Y6_N14
\UART_unit|UART_RX|clock_count[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[3]~19_combout\ = (\UART_unit|UART_RX|clock_count\(3) & (!\UART_unit|UART_RX|clock_count[2]~18\)) # (!\UART_unit|UART_RX|clock_count\(3) & ((\UART_unit|UART_RX|clock_count[2]~18\) # (GND)))
-- \UART_unit|UART_RX|clock_count[3]~20\ = CARRY((!\UART_unit|UART_RX|clock_count[2]~18\) # (!\UART_unit|UART_RX|clock_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|clock_count\(3),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[2]~18\,
	combout => \UART_unit|UART_RX|clock_count[3]~19_combout\,
	cout => \UART_unit|UART_RX|clock_count[3]~20\);

-- Location: LCFF_X43_Y6_N15
\UART_unit|UART_RX|clock_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[3]~19_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(3));

-- Location: LCCOMB_X43_Y6_N18
\UART_unit|UART_RX|clock_count[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[5]~23_combout\ = (\UART_unit|UART_RX|clock_count\(5) & (!\UART_unit|UART_RX|clock_count[4]~22\)) # (!\UART_unit|UART_RX|clock_count\(5) & ((\UART_unit|UART_RX|clock_count[4]~22\) # (GND)))
-- \UART_unit|UART_RX|clock_count[5]~24\ = CARRY((!\UART_unit|UART_RX|clock_count[4]~22\) # (!\UART_unit|UART_RX|clock_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|clock_count\(5),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[4]~22\,
	combout => \UART_unit|UART_RX|clock_count[5]~23_combout\,
	cout => \UART_unit|UART_RX|clock_count[5]~24\);

-- Location: LCFF_X43_Y6_N19
\UART_unit|UART_RX|clock_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[5]~23_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(5));

-- Location: LCCOMB_X43_Y6_N22
\UART_unit|UART_RX|clock_count[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[7]~27_combout\ = (\UART_unit|UART_RX|clock_count\(7) & (!\UART_unit|UART_RX|clock_count[6]~26\)) # (!\UART_unit|UART_RX|clock_count\(7) & ((\UART_unit|UART_RX|clock_count[6]~26\) # (GND)))
-- \UART_unit|UART_RX|clock_count[7]~28\ = CARRY((!\UART_unit|UART_RX|clock_count[6]~26\) # (!\UART_unit|UART_RX|clock_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|clock_count\(7),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[6]~26\,
	combout => \UART_unit|UART_RX|clock_count[7]~27_combout\,
	cout => \UART_unit|UART_RX|clock_count[7]~28\);

-- Location: LCFF_X43_Y6_N23
\UART_unit|UART_RX|clock_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[7]~27_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(7));

-- Location: LCCOMB_X43_Y6_N24
\UART_unit|UART_RX|clock_count[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[8]~29_combout\ = (\UART_unit|UART_RX|clock_count\(8) & (\UART_unit|UART_RX|clock_count[7]~28\ $ (GND))) # (!\UART_unit|UART_RX|clock_count\(8) & (!\UART_unit|UART_RX|clock_count[7]~28\ & VCC))
-- \UART_unit|UART_RX|clock_count[8]~30\ = CARRY((\UART_unit|UART_RX|clock_count\(8) & !\UART_unit|UART_RX|clock_count[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|clock_count\(8),
	datad => VCC,
	cin => \UART_unit|UART_RX|clock_count[7]~28\,
	combout => \UART_unit|UART_RX|clock_count[8]~29_combout\,
	cout => \UART_unit|UART_RX|clock_count[8]~30\);

-- Location: LCCOMB_X43_Y6_N26
\UART_unit|UART_RX|clock_count[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|clock_count[9]~31_combout\ = \UART_unit|UART_RX|clock_count[8]~30\ $ (\UART_unit|UART_RX|clock_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|clock_count\(9),
	cin => \UART_unit|UART_RX|clock_count[8]~30\,
	combout => \UART_unit|UART_RX|clock_count[9]~31_combout\);

-- Location: LCFF_X43_Y6_N27
\UART_unit|UART_RX|clock_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[9]~31_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(9));

-- Location: LCFF_X43_Y6_N25
\UART_unit|UART_RX|clock_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|clock_count[8]~29_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|clock_count[3]~12_combout\,
	ena => \UART_unit|UART_RX|clock_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|clock_count\(8));

-- Location: LCCOMB_X43_Y6_N0
\UART_unit|UART_RX|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Equal2~2_combout\ = (\UART_unit|UART_RX|Equal2~1_combout\ & (!\UART_unit|UART_RX|clock_count\(9) & (\UART_unit|UART_RX|clock_count\(8) & \UART_unit|UART_RX|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Equal2~1_combout\,
	datab => \UART_unit|UART_RX|clock_count\(9),
	datac => \UART_unit|UART_RX|clock_count\(8),
	datad => \UART_unit|UART_RX|Equal2~0_combout\,
	combout => \UART_unit|UART_RX|Equal2~2_combout\);

-- Location: LCCOMB_X41_Y6_N26
\UART_unit|UART_RX|Frame_error[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Frame_error[3]~14_combout\ = ((!\UART_unit|UART_RX|Equal2~2_combout\) # (!\UART_unit|UART_RX|RXC_state~9_regout\)) # (!\UART_unit|UART_RX|RXC_state~8_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datac => \UART_unit|UART_RX|Equal2~2_combout\,
	combout => \UART_unit|UART_RX|Frame_error[3]~14_combout\);

-- Location: LCCOMB_X42_Y6_N18
\UART_unit|UART_RX|RXC_state~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state~13_combout\ = (\UART_unit|UART_RX|Frame_error[3]~6_combout\ & ((\UART_unit|UART_RX|Selector0~1_combout\ & (\UART_unit|UART_RX|Selector2~0_combout\)) # (!\UART_unit|UART_RX|Selector0~1_combout\ & 
-- ((\UART_unit|UART_RX|RXC_state~9_regout\))))) # (!\UART_unit|UART_RX|Frame_error[3]~6_combout\ & (\UART_unit|UART_RX|Selector2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Selector2~0_combout\,
	datab => \UART_unit|UART_RX|Frame_error[3]~6_combout\,
	datac => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|Selector0~1_combout\,
	combout => \UART_unit|UART_RX|RXC_state~13_combout\);

-- Location: LCCOMB_X42_Y6_N30
\UART_unit|UART_RX|RXC_state~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state~14_combout\ = (\UART_unit|UART_RX|Frame_error[3]~14_combout\ & ((\UART_unit|UART_RX|Selector0~0_combout\) # (\UART_unit|UART_RX|RXC_state~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Selector0~0_combout\,
	datab => \UART_unit|UART_RX|Frame_error[3]~14_combout\,
	datad => \UART_unit|UART_RX|RXC_state~13_combout\,
	combout => \UART_unit|UART_RX|RXC_state~14_combout\);

-- Location: LCFF_X42_Y6_N31
\UART_unit|UART_RX|RXC_state~9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RXC_state~14_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RXC_state~9_regout\);

-- Location: LCCOMB_X41_Y6_N22
\UART_unit|UART_RX|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector27~0_combout\ = (\UART_unit|UART_RX|data_buffer\(3) & (\UART_unit|UART_RX|RXC_state~9_regout\ & !\UART_unit|UART_RX|RXC_state~8_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|data_buffer\(3),
	datab => \UART_unit|UART_RX|RXC_state~9_regout\,
	datad => \UART_unit|UART_RX|RXC_state~8_regout\,
	combout => \UART_unit|UART_RX|Selector27~0_combout\);

-- Location: LCFF_X41_Y6_N23
\UART_unit|UART_RX|data_buffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector27~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|data_buffer[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(2));

-- Location: LCCOMB_X41_Y6_N14
\UART_unit|UART_RX|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector28~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|data_buffer\(2) & \UART_unit|UART_RX|RXC_state~9_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datab => \UART_unit|UART_RX|data_buffer\(2),
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|Selector28~0_combout\);

-- Location: LCFF_X41_Y6_N15
\UART_unit|UART_RX|data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector28~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|data_buffer[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(1));

-- Location: LCCOMB_X41_Y6_N20
\UART_unit|UART_RX|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Selector29~0_combout\ = (!\UART_unit|UART_RX|RXC_state~8_regout\ & (\UART_unit|UART_RX|data_buffer\(1) & \UART_unit|UART_RX|RXC_state~9_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|data_buffer\(1),
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|Selector29~0_combout\);

-- Location: LCFF_X41_Y6_N21
\UART_unit|UART_RX|data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Selector29~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|data_buffer[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|data_buffer\(0));

-- Location: LCCOMB_X40_Y6_N6
\UART_unit|UART_RX|RX_data[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[0]~feeder_combout\ = \UART_unit|UART_RX|data_buffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|data_buffer\(0),
	combout => \UART_unit|UART_RX|RX_data[0]~feeder_combout\);

-- Location: LCFF_X40_Y6_N7
\UART_unit|UART_RX|RX_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RX_data[0]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(0));

-- Location: LCCOMB_X37_Y6_N20
\UART_unit|SRAM_write_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~0_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(0),
	combout => \UART_unit|SRAM_write_data~0_combout\);

-- Location: LCCOMB_X42_Y7_N16
\UART_unit|SRAM_write_data[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[7]~1_combout\ = (\UART_rx_initialize~regout\) # ((\UART_unit|UART_RX|Empty~regout\ & (\UART_unit|UART_SRAM_state~13_regout\ & \UART_unit|UART_SRAM_state~11_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Empty~regout\,
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_SRAM_state~11_regout\,
	combout => \UART_unit|SRAM_write_data[7]~1_combout\);

-- Location: LCFF_X37_Y6_N21
\UART_unit|SRAM_write_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(0));

-- Location: LCCOMB_X37_Y6_N24
\SRAM_write_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[0]~0_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(0)) # ((\M1_unit|SRAM_write_data\(0) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (\M1_unit|SRAM_write_data\(0) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \M1_unit|SRAM_write_data\(0),
	datac => \UART_unit|SRAM_write_data\(0),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[0]~0_combout\);

-- Location: LCFF_X37_Y6_N25
\SRAM_unit|SRAM_write_data_buf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[0]~0_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(0));

-- Location: LCCOMB_X42_Y15_N28
\M1_unit|WideOr6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr6~1_combout\ = (\M1_unit|M1_state~5_regout\ & (((!\M1_unit|M1_state~9_regout\)))) # (!\M1_unit|M1_state~5_regout\ & ((\M1_unit|M1_state~4_regout\) # ((!\M1_unit|M1_state.M1_IDLE~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~5_regout\,
	datab => \M1_unit|M1_state~4_regout\,
	datac => \M1_unit|M1_state~9_regout\,
	datad => \M1_unit|M1_state.M1_IDLE~0_combout\,
	combout => \M1_unit|WideOr6~1_combout\);

-- Location: LCCOMB_X42_Y15_N20
\M1_unit|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector0~2_combout\ = (\M1_unit|WideOr17~4_combout\ & (\M1_unit|WideOr6~1_combout\ & ((\M1_unit|SRAM_we_n~regout\) # (!\M1_unit|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector0~1_combout\,
	datab => \M1_unit|WideOr17~4_combout\,
	datac => \M1_unit|SRAM_we_n~regout\,
	datad => \M1_unit|WideOr6~1_combout\,
	combout => \M1_unit|Selector0~2_combout\);

-- Location: LCFF_X42_Y15_N21
\M1_unit|SRAM_we_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector0~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_we_n~regout\);

-- Location: LCCOMB_X42_Y7_N26
\UART_unit|SRAM_we_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_we_n~0_combout\ = (((\UART_unit|UART_SRAM_state~12_regout\) # (!\UART_unit|UART_RX|Empty~regout\)) # (!\UART_unit|UART_SRAM_state~13_regout\)) # (!\UART_unit|UART_SRAM_state~11_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state~11_regout\,
	datab => \UART_unit|UART_SRAM_state~13_regout\,
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|UART_SRAM_state~12_regout\,
	combout => \UART_unit|SRAM_we_n~0_combout\);

-- Location: LCCOMB_X42_Y8_N10
\UART_unit|SRAM_we_n~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_we_n~1_combout\ = (\UART_unit|SRAM_address[14]~0_combout\ & ((\UART_unit|SRAM_we_n~regout\) # (!\UART_unit|SRAM_we_n~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_we_n~0_combout\,
	datac => \UART_unit|SRAM_we_n~regout\,
	datad => \UART_unit|SRAM_address[14]~0_combout\,
	combout => \UART_unit|SRAM_we_n~1_combout\);

-- Location: LCFF_X42_Y8_N11
\UART_unit|SRAM_we_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_we_n~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_we_n~regout\);

-- Location: LCCOMB_X42_Y8_N20
\SRAM_we_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_we_n~0_combout\ = (\SRAM_address~2_combout\ & (((!\UART_unit|SRAM_we_n~regout\)))) # (!\SRAM_address~2_combout\ & (((!\Equal2~0_combout\)) # (!\M1_unit|SRAM_we_n~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address~2_combout\,
	datab => \M1_unit|SRAM_we_n~regout\,
	datac => \Equal2~0_combout\,
	datad => \UART_unit|SRAM_we_n~regout\,
	combout => \SRAM_we_n~0_combout\);

-- Location: LCCOMB_X23_Y1_N6
\SRAM_unit|SRAM_WE_N_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_WE_N_O~0_combout\ = !\SRAM_we_n~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_we_n~0_combout\,
	combout => \SRAM_unit|SRAM_WE_N_O~0_combout\);

-- Location: LCFF_X23_Y1_N7
\SRAM_unit|SRAM_WE_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_WE_N_O~0_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_WE_N_O~regout\);

-- Location: LCCOMB_X37_Y6_N26
\UART_unit|SRAM_write_data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~2_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datac => \UART_unit|UART_RX|RX_data\(1),
	combout => \UART_unit|SRAM_write_data~2_combout\);

-- Location: LCFF_X37_Y6_N27
\UART_unit|SRAM_write_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(1));

-- Location: LCFF_X38_Y20_N3
\M1_unit|R_register[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[17]~50_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(17));

-- Location: LCCOMB_X38_Y13_N20
\M1_unit|SRAM_write_data~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~27_combout\ = (\M1_unit|SRAM_write_data~20_combout\ & ((\M1_unit|SRAM_write_data~21_combout\ & (\M1_unit|R_register\(17))) # (!\M1_unit|SRAM_write_data~21_combout\ & ((!\M1_unit|R_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~20_combout\ & (((!\M1_unit|R_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~20_combout\,
	datab => \M1_unit|SRAM_write_data~21_combout\,
	datac => \M1_unit|R_register\(17),
	datad => \M1_unit|R_register\(31),
	combout => \M1_unit|SRAM_write_data~27_combout\);

-- Location: LCCOMB_X37_Y13_N26
\M1_unit|SRAM_write_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[1]~1_combout\ = (\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~26_combout\)) # (!\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~26_combout\,
	datab => \M1_unit|WideOr23~3_combout\,
	datad => \M1_unit|SRAM_write_data~27_combout\,
	combout => \M1_unit|SRAM_write_data[1]~1_combout\);

-- Location: LCFF_X36_Y17_N3
\M1_unit|B_register[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[17]~50_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(17));

-- Location: LCCOMB_X36_Y13_N14
\M1_unit|SRAM_write_data~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~28_combout\ = (\M1_unit|SRAM_write_data~24_combout\ & ((\M1_unit|SRAM_write_data~23_combout\ & (\M1_unit|B_register\(17))) # (!\M1_unit|SRAM_write_data~23_combout\ & ((!\M1_unit|B_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~24_combout\ & (((!\M1_unit|B_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~24_combout\,
	datab => \M1_unit|SRAM_write_data~23_combout\,
	datac => \M1_unit|B_register\(17),
	datad => \M1_unit|B_register\(31),
	combout => \M1_unit|SRAM_write_data~28_combout\);

-- Location: LCFF_X37_Y13_N27
\M1_unit|SRAM_write_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[1]~1_combout\,
	sdata => \M1_unit|SRAM_write_data~28_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(1));

-- Location: LCCOMB_X37_Y6_N10
\SRAM_write_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[1]~1_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(1)) # ((\M1_unit|SRAM_write_data\(1) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (((\M1_unit|SRAM_write_data\(1) & \Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \UART_unit|SRAM_write_data\(1),
	datac => \M1_unit|SRAM_write_data\(1),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[1]~1_combout\);

-- Location: LCFF_X37_Y6_N11
\SRAM_unit|SRAM_write_data_buf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[1]~1_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(1));

-- Location: LCFF_X40_Y20_N23
\M1_unit|Common_Y_Value[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~18_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(27));

-- Location: LCFF_X40_Y20_N11
\M1_unit|Common_Y_Value[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~6_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(21));

-- Location: LCFF_X41_Y21_N31
\M1_unit|Common_Y_Value[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(15),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(15));

-- Location: LCFF_X41_Y21_N21
\M1_unit|Common_Y_Value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(10),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(10));

-- Location: LCFF_X41_Y21_N17
\M1_unit|Common_Y_Value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(8),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(8));

-- Location: LCFF_X41_Y21_N5
\M1_unit|Common_Y_Value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Mult0|auto_generated|w247w\(2),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(2));

-- Location: LCCOMB_X41_Y21_N0
\M1_unit|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~0_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(0) & (\M1_unit|Common_Y_Value\(0) $ (VCC))) # (!\M1_unit|Mult0|auto_generated|w247w\(0) & ((\M1_unit|Common_Y_Value\(0)) # (GND)))
-- \M1_unit|Add7~1\ = CARRY((\M1_unit|Common_Y_Value\(0)) # (!\M1_unit|Mult0|auto_generated|w247w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(0),
	datab => \M1_unit|Common_Y_Value\(0),
	datad => VCC,
	combout => \M1_unit|Add7~0_combout\,
	cout => \M1_unit|Add7~1\);

-- Location: LCCOMB_X41_Y21_N4
\M1_unit|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~4_combout\ = ((\M1_unit|Mult0|auto_generated|w247w\(2) $ (\M1_unit|Common_Y_Value\(2) $ (\M1_unit|Add7~3\)))) # (GND)
-- \M1_unit|Add7~5\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(2) & (\M1_unit|Common_Y_Value\(2) & !\M1_unit|Add7~3\)) # (!\M1_unit|Mult0|auto_generated|w247w\(2) & ((\M1_unit|Common_Y_Value\(2)) # (!\M1_unit|Add7~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(2),
	datab => \M1_unit|Common_Y_Value\(2),
	datad => VCC,
	cin => \M1_unit|Add7~3\,
	combout => \M1_unit|Add7~4_combout\,
	cout => \M1_unit|Add7~5\);

-- Location: LCCOMB_X41_Y21_N6
\M1_unit|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~6_combout\ = (\M1_unit|Common_Y_Value\(3) & ((\M1_unit|Mult0|auto_generated|w247w\(3) & (!\M1_unit|Add7~5\)) # (!\M1_unit|Mult0|auto_generated|w247w\(3) & (\M1_unit|Add7~5\ & VCC)))) # (!\M1_unit|Common_Y_Value\(3) & 
-- ((\M1_unit|Mult0|auto_generated|w247w\(3) & ((\M1_unit|Add7~5\) # (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(3) & (!\M1_unit|Add7~5\))))
-- \M1_unit|Add7~7\ = CARRY((\M1_unit|Common_Y_Value\(3) & (\M1_unit|Mult0|auto_generated|w247w\(3) & !\M1_unit|Add7~5\)) # (!\M1_unit|Common_Y_Value\(3) & ((\M1_unit|Mult0|auto_generated|w247w\(3)) # (!\M1_unit|Add7~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(3),
	datab => \M1_unit|Mult0|auto_generated|w247w\(3),
	datad => VCC,
	cin => \M1_unit|Add7~5\,
	combout => \M1_unit|Add7~6_combout\,
	cout => \M1_unit|Add7~7\);

-- Location: LCCOMB_X41_Y21_N16
\M1_unit|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~16_combout\ = ((\M1_unit|Mult0|auto_generated|w247w\(8) $ (\M1_unit|Common_Y_Value\(8) $ (\M1_unit|Add7~15\)))) # (GND)
-- \M1_unit|Add7~17\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(8) & (\M1_unit|Common_Y_Value\(8) & !\M1_unit|Add7~15\)) # (!\M1_unit|Mult0|auto_generated|w247w\(8) & ((\M1_unit|Common_Y_Value\(8)) # (!\M1_unit|Add7~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(8),
	datab => \M1_unit|Common_Y_Value\(8),
	datad => VCC,
	cin => \M1_unit|Add7~15\,
	combout => \M1_unit|Add7~16_combout\,
	cout => \M1_unit|Add7~17\);

-- Location: LCCOMB_X41_Y21_N18
\M1_unit|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~18_combout\ = (\M1_unit|Common_Y_Value\(9) & ((\M1_unit|Mult0|auto_generated|w247w\(9) & (!\M1_unit|Add7~17\)) # (!\M1_unit|Mult0|auto_generated|w247w\(9) & (\M1_unit|Add7~17\ & VCC)))) # (!\M1_unit|Common_Y_Value\(9) & 
-- ((\M1_unit|Mult0|auto_generated|w247w\(9) & ((\M1_unit|Add7~17\) # (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(9) & (!\M1_unit|Add7~17\))))
-- \M1_unit|Add7~19\ = CARRY((\M1_unit|Common_Y_Value\(9) & (\M1_unit|Mult0|auto_generated|w247w\(9) & !\M1_unit|Add7~17\)) # (!\M1_unit|Common_Y_Value\(9) & ((\M1_unit|Mult0|auto_generated|w247w\(9)) # (!\M1_unit|Add7~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(9),
	datab => \M1_unit|Mult0|auto_generated|w247w\(9),
	datad => VCC,
	cin => \M1_unit|Add7~17\,
	combout => \M1_unit|Add7~18_combout\,
	cout => \M1_unit|Add7~19\);

-- Location: LCCOMB_X41_Y21_N22
\M1_unit|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~22_combout\ = (\M1_unit|Common_Y_Value\(11) & ((\M1_unit|Mult0|auto_generated|w247w\(11) & (!\M1_unit|Add7~21\)) # (!\M1_unit|Mult0|auto_generated|w247w\(11) & (\M1_unit|Add7~21\ & VCC)))) # (!\M1_unit|Common_Y_Value\(11) & 
-- ((\M1_unit|Mult0|auto_generated|w247w\(11) & ((\M1_unit|Add7~21\) # (GND))) # (!\M1_unit|Mult0|auto_generated|w247w\(11) & (!\M1_unit|Add7~21\))))
-- \M1_unit|Add7~23\ = CARRY((\M1_unit|Common_Y_Value\(11) & (\M1_unit|Mult0|auto_generated|w247w\(11) & !\M1_unit|Add7~21\)) # (!\M1_unit|Common_Y_Value\(11) & ((\M1_unit|Mult0|auto_generated|w247w\(11)) # (!\M1_unit|Add7~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(11),
	datab => \M1_unit|Mult0|auto_generated|w247w\(11),
	datad => VCC,
	cin => \M1_unit|Add7~21\,
	combout => \M1_unit|Add7~22_combout\,
	cout => \M1_unit|Add7~23\);

-- Location: LCCOMB_X41_Y21_N24
\M1_unit|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~24_combout\ = ((\M1_unit|Mult0|auto_generated|w247w\(12) $ (\M1_unit|Common_Y_Value\(12) $ (\M1_unit|Add7~23\)))) # (GND)
-- \M1_unit|Add7~25\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(12) & (\M1_unit|Common_Y_Value\(12) & !\M1_unit|Add7~23\)) # (!\M1_unit|Mult0|auto_generated|w247w\(12) & ((\M1_unit|Common_Y_Value\(12)) # (!\M1_unit|Add7~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(12),
	datab => \M1_unit|Common_Y_Value\(12),
	datad => VCC,
	cin => \M1_unit|Add7~23\,
	combout => \M1_unit|Add7~24_combout\,
	cout => \M1_unit|Add7~25\);

-- Location: LCCOMB_X41_Y21_N26
\M1_unit|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~26_combout\ = (\M1_unit|Mult0|auto_generated|w247w\(13) & ((\M1_unit|Common_Y_Value\(13) & (!\M1_unit|Add7~25\)) # (!\M1_unit|Common_Y_Value\(13) & ((\M1_unit|Add7~25\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w\(13) & 
-- ((\M1_unit|Common_Y_Value\(13) & (\M1_unit|Add7~25\ & VCC)) # (!\M1_unit|Common_Y_Value\(13) & (!\M1_unit|Add7~25\))))
-- \M1_unit|Add7~27\ = CARRY((\M1_unit|Mult0|auto_generated|w247w\(13) & ((!\M1_unit|Add7~25\) # (!\M1_unit|Common_Y_Value\(13)))) # (!\M1_unit|Mult0|auto_generated|w247w\(13) & (!\M1_unit|Common_Y_Value\(13) & !\M1_unit|Add7~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|w247w\(13),
	datab => \M1_unit|Common_Y_Value\(13),
	datad => VCC,
	cin => \M1_unit|Add7~25\,
	combout => \M1_unit|Add7~26_combout\,
	cout => \M1_unit|Add7~27\);

-- Location: LCCOMB_X41_Y21_N28
\M1_unit|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~28_combout\ = ((\M1_unit|Common_Y_Value\(14) $ (\M1_unit|Mult0|auto_generated|w247w\(14) $ (\M1_unit|Add7~27\)))) # (GND)
-- \M1_unit|Add7~29\ = CARRY((\M1_unit|Common_Y_Value\(14) & ((!\M1_unit|Add7~27\) # (!\M1_unit|Mult0|auto_generated|w247w\(14)))) # (!\M1_unit|Common_Y_Value\(14) & (!\M1_unit|Mult0|auto_generated|w247w\(14) & !\M1_unit|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(14),
	datab => \M1_unit|Mult0|auto_generated|w247w\(14),
	datad => VCC,
	cin => \M1_unit|Add7~27\,
	combout => \M1_unit|Add7~28_combout\,
	cout => \M1_unit|Add7~29\);

-- Location: LCCOMB_X41_Y20_N4
\M1_unit|Add7~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~36_combout\ = ((\M1_unit|Common_Y_Value\(18) $ (\M1_unit|Mult0|auto_generated|op_1~0_combout\ $ (\M1_unit|Add7~35\)))) # (GND)
-- \M1_unit|Add7~37\ = CARRY((\M1_unit|Common_Y_Value\(18) & ((!\M1_unit|Add7~35\) # (!\M1_unit|Mult0|auto_generated|op_1~0_combout\))) # (!\M1_unit|Common_Y_Value\(18) & (!\M1_unit|Mult0|auto_generated|op_1~0_combout\ & !\M1_unit|Add7~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(18),
	datab => \M1_unit|Mult0|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~35\,
	combout => \M1_unit|Add7~36_combout\,
	cout => \M1_unit|Add7~37\);

-- Location: LCCOMB_X41_Y20_N6
\M1_unit|Add7~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~38_combout\ = (\M1_unit|Common_Y_Value\(19) & ((\M1_unit|Mult0|auto_generated|op_1~2_combout\ & (!\M1_unit|Add7~37\)) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout\ & (\M1_unit|Add7~37\ & VCC)))) # (!\M1_unit|Common_Y_Value\(19) & 
-- ((\M1_unit|Mult0|auto_generated|op_1~2_combout\ & ((\M1_unit|Add7~37\) # (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout\ & (!\M1_unit|Add7~37\))))
-- \M1_unit|Add7~39\ = CARRY((\M1_unit|Common_Y_Value\(19) & (\M1_unit|Mult0|auto_generated|op_1~2_combout\ & !\M1_unit|Add7~37\)) # (!\M1_unit|Common_Y_Value\(19) & ((\M1_unit|Mult0|auto_generated|op_1~2_combout\) # (!\M1_unit|Add7~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(19),
	datab => \M1_unit|Mult0|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~37\,
	combout => \M1_unit|Add7~38_combout\,
	cout => \M1_unit|Add7~39\);

-- Location: LCCOMB_X41_Y20_N16
\M1_unit|Add7~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~48_combout\ = ((\M1_unit|Mult0|auto_generated|op_1~12_combout\ $ (\M1_unit|Common_Y_Value\(24) $ (\M1_unit|Add7~47\)))) # (GND)
-- \M1_unit|Add7~49\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~12_combout\ & (\M1_unit|Common_Y_Value\(24) & !\M1_unit|Add7~47\)) # (!\M1_unit|Mult0|auto_generated|op_1~12_combout\ & ((\M1_unit|Common_Y_Value\(24)) # (!\M1_unit|Add7~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~12_combout\,
	datab => \M1_unit|Common_Y_Value\(24),
	datad => VCC,
	cin => \M1_unit|Add7~47\,
	combout => \M1_unit|Add7~48_combout\,
	cout => \M1_unit|Add7~49\);

-- Location: LCCOMB_X41_Y20_N18
\M1_unit|Add7~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~50_combout\ = (\M1_unit|Common_Y_Value\(25) & ((\M1_unit|Mult0|auto_generated|op_1~14_combout\ & (!\M1_unit|Add7~49\)) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout\ & (\M1_unit|Add7~49\ & VCC)))) # (!\M1_unit|Common_Y_Value\(25) & 
-- ((\M1_unit|Mult0|auto_generated|op_1~14_combout\ & ((\M1_unit|Add7~49\) # (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout\ & (!\M1_unit|Add7~49\))))
-- \M1_unit|Add7~51\ = CARRY((\M1_unit|Common_Y_Value\(25) & (\M1_unit|Mult0|auto_generated|op_1~14_combout\ & !\M1_unit|Add7~49\)) # (!\M1_unit|Common_Y_Value\(25) & ((\M1_unit|Mult0|auto_generated|op_1~14_combout\) # (!\M1_unit|Add7~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(25),
	datab => \M1_unit|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~49\,
	combout => \M1_unit|Add7~50_combout\,
	cout => \M1_unit|Add7~51\);

-- Location: LCCOMB_X41_Y20_N22
\M1_unit|Add7~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~54_combout\ = (\M1_unit|Mult0|auto_generated|op_1~18_combout\ & ((\M1_unit|Common_Y_Value\(27) & (!\M1_unit|Add7~53\)) # (!\M1_unit|Common_Y_Value\(27) & ((\M1_unit|Add7~53\) # (GND))))) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout\ & 
-- ((\M1_unit|Common_Y_Value\(27) & (\M1_unit|Add7~53\ & VCC)) # (!\M1_unit|Common_Y_Value\(27) & (!\M1_unit|Add7~53\))))
-- \M1_unit|Add7~55\ = CARRY((\M1_unit|Mult0|auto_generated|op_1~18_combout\ & ((!\M1_unit|Add7~53\) # (!\M1_unit|Common_Y_Value\(27)))) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout\ & (!\M1_unit|Common_Y_Value\(27) & !\M1_unit|Add7~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult0|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Common_Y_Value\(27),
	datad => VCC,
	cin => \M1_unit|Add7~53\,
	combout => \M1_unit|Add7~54_combout\,
	cout => \M1_unit|Add7~55\);

-- Location: LCCOMB_X41_Y20_N24
\M1_unit|Add7~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~56_combout\ = ((\M1_unit|Common_Y_Value\(28) $ (\M1_unit|Mult0|auto_generated|op_1~20_combout\ $ (\M1_unit|Add7~55\)))) # (GND)
-- \M1_unit|Add7~57\ = CARRY((\M1_unit|Common_Y_Value\(28) & ((!\M1_unit|Add7~55\) # (!\M1_unit|Mult0|auto_generated|op_1~20_combout\))) # (!\M1_unit|Common_Y_Value\(28) & (!\M1_unit|Mult0|auto_generated|op_1~20_combout\ & !\M1_unit|Add7~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(28),
	datab => \M1_unit|Mult0|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~55\,
	combout => \M1_unit|Add7~56_combout\,
	cout => \M1_unit|Add7~57\);

-- Location: LCCOMB_X41_Y20_N26
\M1_unit|Add7~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add7~58_combout\ = (\M1_unit|Common_Y_Value\(29) & ((\M1_unit|Mult0|auto_generated|op_1~22_combout\ & (!\M1_unit|Add7~57\)) # (!\M1_unit|Mult0|auto_generated|op_1~22_combout\ & (\M1_unit|Add7~57\ & VCC)))) # (!\M1_unit|Common_Y_Value\(29) & 
-- ((\M1_unit|Mult0|auto_generated|op_1~22_combout\ & ((\M1_unit|Add7~57\) # (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~22_combout\ & (!\M1_unit|Add7~57\))))
-- \M1_unit|Add7~59\ = CARRY((\M1_unit|Common_Y_Value\(29) & (\M1_unit|Mult0|auto_generated|op_1~22_combout\ & !\M1_unit|Add7~57\)) # (!\M1_unit|Common_Y_Value\(29) & ((\M1_unit|Mult0|auto_generated|op_1~22_combout\) # (!\M1_unit|Add7~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Common_Y_Value\(29),
	datab => \M1_unit|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M1_unit|Add7~57\,
	combout => \M1_unit|Add7~58_combout\,
	cout => \M1_unit|Add7~59\);

-- Location: LCCOMB_X42_Y21_N0
\M1_unit|G_register[16]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~17_cout\ = CARRY((\M1_unit|Add7~0_combout\) # (!\M1_unit|Mult1|auto_generated|w247w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(0),
	datab => \M1_unit|Add7~0_combout\,
	datad => VCC,
	cout => \M1_unit|G_register[16]~17_cout\);

-- Location: LCCOMB_X42_Y21_N2
\M1_unit|G_register[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~19_cout\ = CARRY((\M1_unit|Add7~2_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(1) & !\M1_unit|G_register[16]~17_cout\)) # (!\M1_unit|Add7~2_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(1)) # 
-- (!\M1_unit|G_register[16]~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~2_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(1),
	datad => VCC,
	cin => \M1_unit|G_register[16]~17_cout\,
	cout => \M1_unit|G_register[16]~19_cout\);

-- Location: LCCOMB_X42_Y21_N4
\M1_unit|G_register[16]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~21_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(2) & (\M1_unit|Add7~4_combout\ & !\M1_unit|G_register[16]~19_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(2) & ((\M1_unit|Add7~4_combout\) # 
-- (!\M1_unit|G_register[16]~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(2),
	datab => \M1_unit|Add7~4_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[16]~19_cout\,
	cout => \M1_unit|G_register[16]~21_cout\);

-- Location: LCCOMB_X42_Y21_N6
\M1_unit|G_register[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~23_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(3) & ((!\M1_unit|G_register[16]~21_cout\) # (!\M1_unit|Add7~6_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(3) & (!\M1_unit|Add7~6_combout\ & 
-- !\M1_unit|G_register[16]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(3),
	datab => \M1_unit|Add7~6_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[16]~21_cout\,
	cout => \M1_unit|G_register[16]~23_cout\);

-- Location: LCCOMB_X42_Y21_N8
\M1_unit|G_register[16]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~25_cout\ = CARRY((\M1_unit|Add7~8_combout\ & ((!\M1_unit|G_register[16]~23_cout\) # (!\M1_unit|Mult1|auto_generated|w247w\(4)))) # (!\M1_unit|Add7~8_combout\ & (!\M1_unit|Mult1|auto_generated|w247w\(4) & 
-- !\M1_unit|G_register[16]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~8_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(4),
	datad => VCC,
	cin => \M1_unit|G_register[16]~23_cout\,
	cout => \M1_unit|G_register[16]~25_cout\);

-- Location: LCCOMB_X42_Y21_N10
\M1_unit|G_register[16]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~27_cout\ = CARRY((\M1_unit|Add7~10_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(5) & !\M1_unit|G_register[16]~25_cout\)) # (!\M1_unit|Add7~10_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(5)) # 
-- (!\M1_unit|G_register[16]~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~10_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(5),
	datad => VCC,
	cin => \M1_unit|G_register[16]~25_cout\,
	cout => \M1_unit|G_register[16]~27_cout\);

-- Location: LCCOMB_X42_Y21_N12
\M1_unit|G_register[16]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~29_cout\ = CARRY((\M1_unit|Add7~12_combout\ & ((!\M1_unit|G_register[16]~27_cout\) # (!\M1_unit|Mult1|auto_generated|w247w\(6)))) # (!\M1_unit|Add7~12_combout\ & (!\M1_unit|Mult1|auto_generated|w247w\(6) & 
-- !\M1_unit|G_register[16]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~12_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(6),
	datad => VCC,
	cin => \M1_unit|G_register[16]~27_cout\,
	cout => \M1_unit|G_register[16]~29_cout\);

-- Location: LCCOMB_X42_Y21_N14
\M1_unit|G_register[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~31_cout\ = CARRY((\M1_unit|Add7~14_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(7) & !\M1_unit|G_register[16]~29_cout\)) # (!\M1_unit|Add7~14_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(7)) # 
-- (!\M1_unit|G_register[16]~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~14_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(7),
	datad => VCC,
	cin => \M1_unit|G_register[16]~29_cout\,
	cout => \M1_unit|G_register[16]~31_cout\);

-- Location: LCCOMB_X42_Y21_N16
\M1_unit|G_register[16]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~33_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(8) & (\M1_unit|Add7~16_combout\ & !\M1_unit|G_register[16]~31_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(8) & ((\M1_unit|Add7~16_combout\) # 
-- (!\M1_unit|G_register[16]~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(8),
	datab => \M1_unit|Add7~16_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[16]~31_cout\,
	cout => \M1_unit|G_register[16]~33_cout\);

-- Location: LCCOMB_X42_Y21_N18
\M1_unit|G_register[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~35_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(9) & ((!\M1_unit|G_register[16]~33_cout\) # (!\M1_unit|Add7~18_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(9) & (!\M1_unit|Add7~18_combout\ & 
-- !\M1_unit|G_register[16]~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(9),
	datab => \M1_unit|Add7~18_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[16]~33_cout\,
	cout => \M1_unit|G_register[16]~35_cout\);

-- Location: LCCOMB_X42_Y21_N20
\M1_unit|G_register[16]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~37_cout\ = CARRY((\M1_unit|Add7~20_combout\ & ((!\M1_unit|G_register[16]~35_cout\) # (!\M1_unit|Mult1|auto_generated|w247w\(10)))) # (!\M1_unit|Add7~20_combout\ & (!\M1_unit|Mult1|auto_generated|w247w\(10) & 
-- !\M1_unit|G_register[16]~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~20_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(10),
	datad => VCC,
	cin => \M1_unit|G_register[16]~35_cout\,
	cout => \M1_unit|G_register[16]~37_cout\);

-- Location: LCCOMB_X42_Y21_N22
\M1_unit|G_register[16]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~39_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(11) & ((!\M1_unit|G_register[16]~37_cout\) # (!\M1_unit|Add7~22_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(11) & (!\M1_unit|Add7~22_combout\ & 
-- !\M1_unit|G_register[16]~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(11),
	datab => \M1_unit|Add7~22_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[16]~37_cout\,
	cout => \M1_unit|G_register[16]~39_cout\);

-- Location: LCCOMB_X42_Y21_N24
\M1_unit|G_register[16]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~41_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(12) & (\M1_unit|Add7~24_combout\ & !\M1_unit|G_register[16]~39_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(12) & ((\M1_unit|Add7~24_combout\) # 
-- (!\M1_unit|G_register[16]~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(12),
	datab => \M1_unit|Add7~24_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[16]~39_cout\,
	cout => \M1_unit|G_register[16]~41_cout\);

-- Location: LCCOMB_X42_Y21_N26
\M1_unit|G_register[16]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~43_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(13) & ((!\M1_unit|G_register[16]~41_cout\) # (!\M1_unit|Add7~26_combout\))) # (!\M1_unit|Mult1|auto_generated|w247w\(13) & (!\M1_unit|Add7~26_combout\ & 
-- !\M1_unit|G_register[16]~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(13),
	datab => \M1_unit|Add7~26_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[16]~41_cout\,
	cout => \M1_unit|G_register[16]~43_cout\);

-- Location: LCCOMB_X42_Y21_N28
\M1_unit|G_register[16]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~45_cout\ = CARRY((\M1_unit|Mult1|auto_generated|w247w\(14) & (\M1_unit|Add7~28_combout\ & !\M1_unit|G_register[16]~43_cout\)) # (!\M1_unit|Mult1|auto_generated|w247w\(14) & ((\M1_unit|Add7~28_combout\) # 
-- (!\M1_unit|G_register[16]~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|w247w\(14),
	datab => \M1_unit|Add7~28_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[16]~43_cout\,
	cout => \M1_unit|G_register[16]~45_cout\);

-- Location: LCCOMB_X42_Y21_N30
\M1_unit|G_register[16]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~47_cout\ = CARRY((\M1_unit|Add7~30_combout\ & (\M1_unit|Mult1|auto_generated|w247w\(15) & !\M1_unit|G_register[16]~45_cout\)) # (!\M1_unit|Add7~30_combout\ & ((\M1_unit|Mult1|auto_generated|w247w\(15)) # 
-- (!\M1_unit|G_register[16]~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~30_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(15),
	datad => VCC,
	cin => \M1_unit|G_register[16]~45_cout\,
	cout => \M1_unit|G_register[16]~47_cout\);

-- Location: LCCOMB_X42_Y20_N0
\M1_unit|G_register[16]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[16]~48_combout\ = ((\M1_unit|Add7~32_combout\ $ (\M1_unit|Mult1|auto_generated|w247w\(16) $ (\M1_unit|G_register[16]~47_cout\)))) # (GND)
-- \M1_unit|G_register[16]~49\ = CARRY((\M1_unit|Add7~32_combout\ & ((!\M1_unit|G_register[16]~47_cout\) # (!\M1_unit|Mult1|auto_generated|w247w\(16)))) # (!\M1_unit|Add7~32_combout\ & (!\M1_unit|Mult1|auto_generated|w247w\(16) & 
-- !\M1_unit|G_register[16]~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~32_combout\,
	datab => \M1_unit|Mult1|auto_generated|w247w\(16),
	datad => VCC,
	cin => \M1_unit|G_register[16]~47_cout\,
	combout => \M1_unit|G_register[16]~48_combout\,
	cout => \M1_unit|G_register[16]~49\);

-- Location: LCCOMB_X42_Y20_N4
\M1_unit|G_register[18]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[18]~52_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~0_combout\ $ (\M1_unit|Add7~36_combout\ $ (\M1_unit|G_register[17]~51\)))) # (GND)
-- \M1_unit|G_register[18]~53\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~0_combout\ & (\M1_unit|Add7~36_combout\ & !\M1_unit|G_register[17]~51\)) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout\ & ((\M1_unit|Add7~36_combout\) # 
-- (!\M1_unit|G_register[17]~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~0_combout\,
	datab => \M1_unit|Add7~36_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[17]~51\,
	combout => \M1_unit|G_register[18]~52_combout\,
	cout => \M1_unit|G_register[18]~53\);

-- Location: LCCOMB_X42_Y20_N6
\M1_unit|G_register[19]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[19]~54_combout\ = (\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|Add7~38_combout\ & (!\M1_unit|G_register[18]~53\)) # (!\M1_unit|Add7~38_combout\ & ((\M1_unit|G_register[18]~53\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|Add7~38_combout\ & (\M1_unit|G_register[18]~53\ & VCC)) # (!\M1_unit|Add7~38_combout\ & (!\M1_unit|G_register[18]~53\))))
-- \M1_unit|G_register[19]~55\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~2_combout\ & ((!\M1_unit|G_register[18]~53\) # (!\M1_unit|Add7~38_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout\ & (!\M1_unit|Add7~38_combout\ & 
-- !\M1_unit|G_register[18]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~2_combout\,
	datab => \M1_unit|Add7~38_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[18]~53\,
	combout => \M1_unit|G_register[19]~54_combout\,
	cout => \M1_unit|G_register[19]~55\);

-- Location: LCCOMB_X42_Y20_N16
\M1_unit|G_register[24]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[24]~64_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~12_combout\ $ (\M1_unit|Add7~48_combout\ $ (\M1_unit|G_register[23]~63\)))) # (GND)
-- \M1_unit|G_register[24]~65\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~12_combout\ & (\M1_unit|Add7~48_combout\ & !\M1_unit|G_register[23]~63\)) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout\ & ((\M1_unit|Add7~48_combout\) # 
-- (!\M1_unit|G_register[23]~63\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~12_combout\,
	datab => \M1_unit|Add7~48_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[23]~63\,
	combout => \M1_unit|G_register[24]~64_combout\,
	cout => \M1_unit|G_register[24]~65\);

-- Location: LCCOMB_X42_Y20_N18
\M1_unit|G_register[25]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[25]~66_combout\ = (\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Add7~50_combout\ & (!\M1_unit|G_register[24]~65\)) # (!\M1_unit|Add7~50_combout\ & ((\M1_unit|G_register[24]~65\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|Add7~50_combout\ & (\M1_unit|G_register[24]~65\ & VCC)) # (!\M1_unit|Add7~50_combout\ & (!\M1_unit|G_register[24]~65\))))
-- \M1_unit|G_register[25]~67\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~14_combout\ & ((!\M1_unit|G_register[24]~65\) # (!\M1_unit|Add7~50_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|Add7~50_combout\ & 
-- !\M1_unit|G_register[24]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~14_combout\,
	datab => \M1_unit|Add7~50_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[24]~65\,
	combout => \M1_unit|G_register[25]~66_combout\,
	cout => \M1_unit|G_register[25]~67\);

-- Location: LCCOMB_X42_Y20_N20
\M1_unit|G_register[26]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[26]~68_combout\ = ((\M1_unit|Add7~52_combout\ $ (\M1_unit|Mult1|auto_generated|op_1~16_combout\ $ (\M1_unit|G_register[25]~67\)))) # (GND)
-- \M1_unit|G_register[26]~69\ = CARRY((\M1_unit|Add7~52_combout\ & ((!\M1_unit|G_register[25]~67\) # (!\M1_unit|Mult1|auto_generated|op_1~16_combout\))) # (!\M1_unit|Add7~52_combout\ & (!\M1_unit|Mult1|auto_generated|op_1~16_combout\ & 
-- !\M1_unit|G_register[25]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~52_combout\,
	datab => \M1_unit|Mult1|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[25]~67\,
	combout => \M1_unit|G_register[26]~68_combout\,
	cout => \M1_unit|G_register[26]~69\);

-- Location: LCCOMB_X42_Y20_N22
\M1_unit|G_register[27]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[27]~70_combout\ = (\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add7~54_combout\ & (!\M1_unit|G_register[26]~69\)) # (!\M1_unit|Add7~54_combout\ & ((\M1_unit|G_register[26]~69\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|Add7~54_combout\ & (\M1_unit|G_register[26]~69\ & VCC)) # (!\M1_unit|Add7~54_combout\ & (!\M1_unit|G_register[26]~69\))))
-- \M1_unit|G_register[27]~71\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~18_combout\ & ((!\M1_unit|G_register[26]~69\) # (!\M1_unit|Add7~54_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|Add7~54_combout\ & 
-- !\M1_unit|G_register[26]~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~18_combout\,
	datab => \M1_unit|Add7~54_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[26]~69\,
	combout => \M1_unit|G_register[27]~70_combout\,
	cout => \M1_unit|G_register[27]~71\);

-- Location: LCCOMB_X42_Y20_N26
\M1_unit|G_register[29]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[29]~74_combout\ = (\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add7~58_combout\ & (!\M1_unit|G_register[28]~73\)) # (!\M1_unit|Add7~58_combout\ & ((\M1_unit|G_register[28]~73\) # (GND))))) # 
-- (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|Add7~58_combout\ & (\M1_unit|G_register[28]~73\ & VCC)) # (!\M1_unit|Add7~58_combout\ & (!\M1_unit|G_register[28]~73\))))
-- \M1_unit|G_register[29]~75\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~22_combout\ & ((!\M1_unit|G_register[28]~73\) # (!\M1_unit|Add7~58_combout\))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout\ & (!\M1_unit|Add7~58_combout\ & 
-- !\M1_unit|G_register[28]~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~22_combout\,
	datab => \M1_unit|Add7~58_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[28]~73\,
	combout => \M1_unit|G_register[29]~74_combout\,
	cout => \M1_unit|G_register[29]~75\);

-- Location: LCFF_X42_Y20_N27
\M1_unit|G_register[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[29]~74_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(29));

-- Location: LCFF_X40_Y20_N29
\M1_unit|Common_Y_Value[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Mult0|auto_generated|op_1~24_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Common_Y_Value\(30));

-- Location: LCCOMB_X42_Y20_N28
\M1_unit|G_register[30]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[30]~76_combout\ = ((\M1_unit|Mult1|auto_generated|op_1~24_combout\ $ (\M1_unit|Add7~60_combout\ $ (\M1_unit|G_register[29]~75\)))) # (GND)
-- \M1_unit|G_register[30]~77\ = CARRY((\M1_unit|Mult1|auto_generated|op_1~24_combout\ & (\M1_unit|Add7~60_combout\ & !\M1_unit|G_register[29]~75\)) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout\ & ((\M1_unit|Add7~60_combout\) # 
-- (!\M1_unit|G_register[29]~75\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Mult1|auto_generated|op_1~24_combout\,
	datab => \M1_unit|Add7~60_combout\,
	datad => VCC,
	cin => \M1_unit|G_register[29]~75\,
	combout => \M1_unit|G_register[30]~76_combout\,
	cout => \M1_unit|G_register[30]~77\);

-- Location: LCFF_X42_Y20_N29
\M1_unit|G_register[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[30]~76_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(30));

-- Location: LCFF_X42_Y20_N23
\M1_unit|G_register[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[27]~70_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(27));

-- Location: LCCOMB_X43_Y20_N22
\M1_unit|SRAM_write_data~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~18_combout\ = (!\M1_unit|G_register\(28) & (!\M1_unit|G_register\(29) & (!\M1_unit|G_register\(30) & !\M1_unit|G_register\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(28),
	datab => \M1_unit|G_register\(29),
	datac => \M1_unit|G_register\(30),
	datad => \M1_unit|G_register\(27),
	combout => \M1_unit|SRAM_write_data~18_combout\);

-- Location: LCFF_X42_Y20_N5
\M1_unit|G_register[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[18]~52_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(18));

-- Location: LCFF_X42_Y20_N19
\M1_unit|G_register[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[25]~66_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(25));

-- Location: LCFF_X42_Y20_N21
\M1_unit|G_register[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[26]~68_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(26));

-- Location: LCFF_X42_Y20_N17
\M1_unit|G_register[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[24]~64_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(24));

-- Location: LCCOMB_X43_Y20_N12
\M1_unit|SRAM_write_data~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~17_combout\ = (!\M1_unit|G_register\(31) & (!\M1_unit|G_register\(25) & (!\M1_unit|G_register\(26) & !\M1_unit|G_register\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(31),
	datab => \M1_unit|G_register\(25),
	datac => \M1_unit|G_register\(26),
	datad => \M1_unit|G_register\(24),
	combout => \M1_unit|SRAM_write_data~17_combout\);

-- Location: LCCOMB_X43_Y20_N0
\M1_unit|SRAM_write_data~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~29_combout\ = (\M1_unit|SRAM_write_data~18_combout\ & ((\M1_unit|SRAM_write_data~17_combout\ & ((\M1_unit|G_register\(18)))) # (!\M1_unit|SRAM_write_data~17_combout\ & (!\M1_unit|G_register\(31))))) # 
-- (!\M1_unit|SRAM_write_data~18_combout\ & (!\M1_unit|G_register\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(31),
	datab => \M1_unit|SRAM_write_data~18_combout\,
	datac => \M1_unit|G_register\(18),
	datad => \M1_unit|SRAM_write_data~17_combout\,
	combout => \M1_unit|SRAM_write_data~29_combout\);

-- Location: LCCOMB_X37_Y13_N16
\M1_unit|SRAM_write_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[2]~2_combout\ = (\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~29_combout\))) # (!\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~30_combout\,
	datab => \M1_unit|SRAM_write_data~29_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[2]~2_combout\);

-- Location: LCFF_X36_Y17_N5
\M1_unit|B_register[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[18]~52_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(18));

-- Location: LCCOMB_X36_Y13_N12
\M1_unit|SRAM_write_data~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~31_combout\ = (\M1_unit|SRAM_write_data~24_combout\ & ((\M1_unit|SRAM_write_data~23_combout\ & (\M1_unit|B_register\(18))) # (!\M1_unit|SRAM_write_data~23_combout\ & ((!\M1_unit|B_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~24_combout\ & (((!\M1_unit|B_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~24_combout\,
	datab => \M1_unit|SRAM_write_data~23_combout\,
	datac => \M1_unit|B_register\(18),
	datad => \M1_unit|B_register\(31),
	combout => \M1_unit|SRAM_write_data~31_combout\);

-- Location: LCFF_X37_Y13_N17
\M1_unit|SRAM_write_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[2]~2_combout\,
	sdata => \M1_unit|SRAM_write_data~31_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(2));

-- Location: LCCOMB_X42_Y8_N18
\SRAM_address[4]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[4]~38_combout\ = (top_state(2) & ((top_state(1)) # (top_state(0)))) # (!top_state(2) & ((!top_state(0)) # (!top_state(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => top_state(2),
	datac => top_state(1),
	datad => top_state(0),
	combout => \SRAM_address[4]~38_combout\);

-- Location: LCCOMB_X40_Y6_N10
\UART_unit|UART_RX|RX_data[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[2]~feeder_combout\ = \UART_unit|UART_RX|data_buffer\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|data_buffer\(2),
	combout => \UART_unit|UART_RX|RX_data[2]~feeder_combout\);

-- Location: LCFF_X40_Y6_N11
\UART_unit|UART_RX|RX_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RX_data[2]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(2));

-- Location: LCCOMB_X37_Y6_N28
\UART_unit|SRAM_write_data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~3_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datac => \UART_unit|UART_RX|RX_data\(2),
	combout => \UART_unit|SRAM_write_data~3_combout\);

-- Location: LCFF_X37_Y6_N29
\UART_unit|SRAM_write_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(2));

-- Location: LCCOMB_X37_Y6_N0
\SRAM_write_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[2]~2_combout\ = (\Equal2~0_combout\ & ((\M1_unit|SRAM_write_data\(2)) # ((\SRAM_address[4]~38_combout\ & \UART_unit|SRAM_write_data\(2))))) # (!\Equal2~0_combout\ & (((\SRAM_address[4]~38_combout\ & \UART_unit|SRAM_write_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~0_combout\,
	datab => \M1_unit|SRAM_write_data\(2),
	datac => \SRAM_address[4]~38_combout\,
	datad => \UART_unit|SRAM_write_data\(2),
	combout => \SRAM_write_data[2]~2_combout\);

-- Location: LCFF_X37_Y6_N1
\SRAM_unit|SRAM_write_data_buf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[2]~2_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(2));

-- Location: LCCOMB_X37_Y6_N2
\UART_unit|SRAM_write_data~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~4_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(3),
	combout => \UART_unit|SRAM_write_data~4_combout\);

-- Location: LCFF_X37_Y6_N31
\UART_unit|SRAM_write_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|SRAM_write_data~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|SRAM_write_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(3));

-- Location: LCFF_X42_Y20_N7
\M1_unit|G_register[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[19]~54_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(19));

-- Location: LCCOMB_X43_Y20_N10
\M1_unit|SRAM_write_data~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~32_combout\ = (\M1_unit|SRAM_write_data~18_combout\ & ((\M1_unit|SRAM_write_data~17_combout\ & ((\M1_unit|G_register\(19)))) # (!\M1_unit|SRAM_write_data~17_combout\ & (!\M1_unit|G_register\(31))))) # 
-- (!\M1_unit|SRAM_write_data~18_combout\ & (!\M1_unit|G_register\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(31),
	datab => \M1_unit|SRAM_write_data~18_combout\,
	datac => \M1_unit|G_register\(19),
	datad => \M1_unit|SRAM_write_data~17_combout\,
	combout => \M1_unit|SRAM_write_data~32_combout\);

-- Location: LCCOMB_X37_Y13_N22
\M1_unit|SRAM_write_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[3]~3_combout\ = (\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~32_combout\))) # (!\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~33_combout\,
	datab => \M1_unit|SRAM_write_data~32_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[3]~3_combout\);

-- Location: LCFF_X36_Y17_N7
\M1_unit|B_register[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[19]~54_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(19));

-- Location: LCCOMB_X36_Y13_N18
\M1_unit|SRAM_write_data~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~34_combout\ = (\M1_unit|SRAM_write_data~24_combout\ & ((\M1_unit|SRAM_write_data~23_combout\ & (\M1_unit|B_register\(19))) # (!\M1_unit|SRAM_write_data~23_combout\ & ((!\M1_unit|B_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~24_combout\ & (((!\M1_unit|B_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~24_combout\,
	datab => \M1_unit|SRAM_write_data~23_combout\,
	datac => \M1_unit|B_register\(19),
	datad => \M1_unit|B_register\(31),
	combout => \M1_unit|SRAM_write_data~34_combout\);

-- Location: LCFF_X37_Y13_N23
\M1_unit|SRAM_write_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[3]~3_combout\,
	sdata => \M1_unit|SRAM_write_data~34_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(3));

-- Location: LCCOMB_X37_Y6_N14
\SRAM_write_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[3]~3_combout\ = (\Equal2~0_combout\ & ((\M1_unit|SRAM_write_data\(3)) # ((\UART_unit|SRAM_write_data\(3) & \SRAM_address[4]~38_combout\)))) # (!\Equal2~0_combout\ & (\UART_unit|SRAM_write_data\(3) & (\SRAM_address[4]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~0_combout\,
	datab => \UART_unit|SRAM_write_data\(3),
	datac => \SRAM_address[4]~38_combout\,
	datad => \M1_unit|SRAM_write_data\(3),
	combout => \SRAM_write_data[3]~3_combout\);

-- Location: LCFF_X37_Y6_N15
\SRAM_unit|SRAM_write_data_buf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[3]~3_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(3));

-- Location: LCFF_X38_Y20_N21
\M1_unit|R_register[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[26]~68_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(26));

-- Location: LCFF_X38_Y20_N17
\M1_unit|R_register[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[24]~64_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(24));

-- Location: LCCOMB_X38_Y13_N16
\M1_unit|SRAM_write_data~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~20_combout\ = (!\M1_unit|R_register\(25) & (!\M1_unit|R_register\(26) & (!\M1_unit|R_register\(24) & !\M1_unit|R_register\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|R_register\(25),
	datab => \M1_unit|R_register\(26),
	datac => \M1_unit|R_register\(24),
	datad => \M1_unit|R_register\(31),
	combout => \M1_unit|SRAM_write_data~20_combout\);

-- Location: LCCOMB_X38_Y13_N2
\M1_unit|SRAM_write_data~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~36_combout\ = (\M1_unit|SRAM_write_data~20_combout\ & ((\M1_unit|SRAM_write_data~21_combout\ & (\M1_unit|R_register\(20))) # (!\M1_unit|SRAM_write_data~21_combout\ & ((!\M1_unit|R_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~20_combout\ & (((!\M1_unit|R_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|R_register\(20),
	datab => \M1_unit|R_register\(31),
	datac => \M1_unit|SRAM_write_data~20_combout\,
	datad => \M1_unit|SRAM_write_data~21_combout\,
	combout => \M1_unit|SRAM_write_data~36_combout\);

-- Location: LCCOMB_X37_Y13_N12
\M1_unit|SRAM_write_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[4]~4_combout\ = (\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~35_combout\)) # (!\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~35_combout\,
	datab => \M1_unit|WideOr23~3_combout\,
	datad => \M1_unit|SRAM_write_data~36_combout\,
	combout => \M1_unit|SRAM_write_data[4]~4_combout\);

-- Location: LCFF_X36_Y17_N9
\M1_unit|B_register[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[20]~56_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(20));

-- Location: LCCOMB_X36_Y13_N24
\M1_unit|SRAM_write_data~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~37_combout\ = (\M1_unit|SRAM_write_data~24_combout\ & ((\M1_unit|SRAM_write_data~23_combout\ & (\M1_unit|B_register\(20))) # (!\M1_unit|SRAM_write_data~23_combout\ & ((!\M1_unit|B_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~24_combout\ & (((!\M1_unit|B_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~24_combout\,
	datab => \M1_unit|SRAM_write_data~23_combout\,
	datac => \M1_unit|B_register\(20),
	datad => \M1_unit|B_register\(31),
	combout => \M1_unit|SRAM_write_data~37_combout\);

-- Location: LCFF_X37_Y13_N13
\M1_unit|SRAM_write_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[4]~4_combout\,
	sdata => \M1_unit|SRAM_write_data~37_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(4));

-- Location: LCCOMB_X37_Y6_N4
\UART_unit|SRAM_write_data~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~5_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datab => \UART_unit|UART_RX|RX_data\(4),
	combout => \UART_unit|SRAM_write_data~5_combout\);

-- Location: LCFF_X37_Y6_N17
\UART_unit|SRAM_write_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|SRAM_write_data~5_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|SRAM_write_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(4));

-- Location: LCCOMB_X37_Y6_N8
\SRAM_write_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[4]~4_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(4)) # ((\M1_unit|SRAM_write_data\(4) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (\M1_unit|SRAM_write_data\(4) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \M1_unit|SRAM_write_data\(4),
	datac => \UART_unit|SRAM_write_data\(4),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[4]~4_combout\);

-- Location: LCFF_X37_Y6_N9
\SRAM_unit|SRAM_write_data_buf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[4]~4_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(4));

-- Location: LCFF_X38_Y20_N11
\M1_unit|R_register[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[21]~58_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(21));

-- Location: LCCOMB_X38_Y13_N28
\M1_unit|SRAM_write_data~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~39_combout\ = (\M1_unit|SRAM_write_data~20_combout\ & ((\M1_unit|SRAM_write_data~21_combout\ & (\M1_unit|R_register\(21))) # (!\M1_unit|SRAM_write_data~21_combout\ & ((!\M1_unit|R_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~20_combout\ & (((!\M1_unit|R_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~20_combout\,
	datab => \M1_unit|SRAM_write_data~21_combout\,
	datac => \M1_unit|R_register\(21),
	datad => \M1_unit|R_register\(31),
	combout => \M1_unit|SRAM_write_data~39_combout\);

-- Location: LCCOMB_X37_Y13_N30
\M1_unit|SRAM_write_data[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[5]~5_combout\ = (\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~38_combout\)) # (!\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~38_combout\,
	datab => \M1_unit|SRAM_write_data~39_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[5]~5_combout\);

-- Location: LCFF_X36_Y17_N11
\M1_unit|B_register[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[21]~58_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(21));

-- Location: LCCOMB_X36_Y13_N22
\M1_unit|SRAM_write_data~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~40_combout\ = (\M1_unit|SRAM_write_data~24_combout\ & ((\M1_unit|SRAM_write_data~23_combout\ & (\M1_unit|B_register\(21))) # (!\M1_unit|SRAM_write_data~23_combout\ & ((!\M1_unit|B_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~24_combout\ & (((!\M1_unit|B_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~24_combout\,
	datab => \M1_unit|SRAM_write_data~23_combout\,
	datac => \M1_unit|B_register\(21),
	datad => \M1_unit|B_register\(31),
	combout => \M1_unit|SRAM_write_data~40_combout\);

-- Location: LCFF_X37_Y13_N31
\M1_unit|SRAM_write_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[5]~5_combout\,
	sdata => \M1_unit|SRAM_write_data~40_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(5));

-- Location: LCCOMB_X37_Y6_N30
\UART_unit|SRAM_write_data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~6_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(5),
	combout => \UART_unit|SRAM_write_data~6_combout\);

-- Location: LCFF_X37_Y6_N7
\UART_unit|SRAM_write_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|SRAM_write_data~6_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|SRAM_write_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(5));

-- Location: LCCOMB_X37_Y6_N18
\SRAM_write_data[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[5]~5_combout\ = (\Equal2~0_combout\ & ((\M1_unit|SRAM_write_data\(5)) # ((\SRAM_address[4]~38_combout\ & \UART_unit|SRAM_write_data\(5))))) # (!\Equal2~0_combout\ & (((\SRAM_address[4]~38_combout\ & \UART_unit|SRAM_write_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~0_combout\,
	datab => \M1_unit|SRAM_write_data\(5),
	datac => \SRAM_address[4]~38_combout\,
	datad => \UART_unit|SRAM_write_data\(5),
	combout => \SRAM_write_data[5]~5_combout\);

-- Location: LCFF_X37_Y6_N19
\SRAM_unit|SRAM_write_data_buf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[5]~5_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(5));

-- Location: LCFF_X38_Y20_N13
\M1_unit|R_register[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[22]~60_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(22));

-- Location: LCCOMB_X38_Y13_N10
\M1_unit|SRAM_write_data~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~42_combout\ = (\M1_unit|SRAM_write_data~20_combout\ & ((\M1_unit|SRAM_write_data~21_combout\ & (\M1_unit|R_register\(22))) # (!\M1_unit|SRAM_write_data~21_combout\ & ((!\M1_unit|R_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~20_combout\ & (((!\M1_unit|R_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~20_combout\,
	datab => \M1_unit|SRAM_write_data~21_combout\,
	datac => \M1_unit|R_register\(22),
	datad => \M1_unit|R_register\(31),
	combout => \M1_unit|SRAM_write_data~42_combout\);

-- Location: LCCOMB_X37_Y13_N20
\M1_unit|SRAM_write_data[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[6]~6_combout\ = (\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~41_combout\)) # (!\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~41_combout\,
	datab => \M1_unit|SRAM_write_data~42_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[6]~6_combout\);

-- Location: LCFF_X36_Y17_N13
\M1_unit|B_register[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[22]~60_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(22));

-- Location: LCCOMB_X36_Y13_N4
\M1_unit|SRAM_write_data~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~43_combout\ = (\M1_unit|SRAM_write_data~24_combout\ & ((\M1_unit|SRAM_write_data~23_combout\ & (\M1_unit|B_register\(22))) # (!\M1_unit|SRAM_write_data~23_combout\ & ((!\M1_unit|B_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~24_combout\ & (((!\M1_unit|B_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~24_combout\,
	datab => \M1_unit|SRAM_write_data~23_combout\,
	datac => \M1_unit|B_register\(22),
	datad => \M1_unit|B_register\(31),
	combout => \M1_unit|SRAM_write_data~43_combout\);

-- Location: LCFF_X37_Y13_N21
\M1_unit|SRAM_write_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[6]~6_combout\,
	sdata => \M1_unit|SRAM_write_data~43_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(6));

-- Location: LCCOMB_X38_Y6_N16
\UART_unit|SRAM_write_data~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~7_combout\ = (\UART_unit|UART_RX|RX_data\(6) & !\UART_rx_initialize~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|UART_RX|RX_data\(6),
	datad => \UART_rx_initialize~regout\,
	combout => \UART_unit|SRAM_write_data~7_combout\);

-- Location: LCFF_X37_Y6_N5
\UART_unit|SRAM_write_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|SRAM_write_data~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|SRAM_write_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(6));

-- Location: LCCOMB_X37_Y6_N12
\SRAM_write_data[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[6]~6_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(6)) # ((\M1_unit|SRAM_write_data\(6) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (\M1_unit|SRAM_write_data\(6) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \M1_unit|SRAM_write_data\(6),
	datac => \UART_unit|SRAM_write_data\(6),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[6]~6_combout\);

-- Location: LCFF_X37_Y6_N13
\SRAM_unit|SRAM_write_data_buf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[6]~6_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(6));

-- Location: LCCOMB_X40_Y6_N12
\UART_unit|UART_RX|RX_data[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RX_data[7]~feeder_combout\ = \UART_unit|UART_RX|data_buffer\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|data_buffer\(7),
	combout => \UART_unit|UART_RX|RX_data[7]~feeder_combout\);

-- Location: LCFF_X40_Y6_N13
\UART_unit|UART_RX|RX_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|RX_data[7]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|UART_RX|RX_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|RX_data\(7));

-- Location: LCCOMB_X40_Y6_N14
\UART_unit|SRAM_write_data~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data~8_combout\ = (!\UART_rx_initialize~regout\ & \UART_unit|UART_RX|RX_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_RX|RX_data\(7),
	combout => \UART_unit|SRAM_write_data~8_combout\);

-- Location: LCFF_X37_Y6_N3
\UART_unit|SRAM_write_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|SRAM_write_data~8_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|SRAM_write_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(7));

-- Location: LCFF_X38_Y20_N15
\M1_unit|R_register[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|R_register[23]~62_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|R_register\(23));

-- Location: LCCOMB_X38_Y13_N8
\M1_unit|SRAM_write_data~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~45_combout\ = (\M1_unit|SRAM_write_data~20_combout\ & ((\M1_unit|SRAM_write_data~21_combout\ & ((\M1_unit|R_register\(23)))) # (!\M1_unit|SRAM_write_data~21_combout\ & (!\M1_unit|R_register\(31))))) # 
-- (!\M1_unit|SRAM_write_data~20_combout\ & (!\M1_unit|R_register\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~20_combout\,
	datab => \M1_unit|R_register\(31),
	datac => \M1_unit|R_register\(23),
	datad => \M1_unit|SRAM_write_data~21_combout\,
	combout => \M1_unit|SRAM_write_data~45_combout\);

-- Location: LCCOMB_X37_Y13_N2
\M1_unit|SRAM_write_data[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[7]~7_combout\ = (\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~44_combout\)) # (!\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~44_combout\,
	datab => \M1_unit|WideOr23~3_combout\,
	datad => \M1_unit|SRAM_write_data~45_combout\,
	combout => \M1_unit|SRAM_write_data[7]~7_combout\);

-- Location: LCFF_X36_Y17_N15
\M1_unit|B_register[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|B_register[23]~62_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_register\(23));

-- Location: LCCOMB_X36_Y13_N30
\M1_unit|SRAM_write_data~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~46_combout\ = (\M1_unit|SRAM_write_data~24_combout\ & ((\M1_unit|SRAM_write_data~23_combout\ & (\M1_unit|B_register\(23))) # (!\M1_unit|SRAM_write_data~23_combout\ & ((!\M1_unit|B_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~24_combout\ & (((!\M1_unit|B_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~24_combout\,
	datab => \M1_unit|SRAM_write_data~23_combout\,
	datac => \M1_unit|B_register\(23),
	datad => \M1_unit|B_register\(31),
	combout => \M1_unit|SRAM_write_data~46_combout\);

-- Location: LCFF_X37_Y13_N3
\M1_unit|SRAM_write_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[7]~7_combout\,
	sdata => \M1_unit|SRAM_write_data~46_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(7));

-- Location: LCCOMB_X37_Y6_N22
\SRAM_write_data[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[7]~7_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(7)) # ((\M1_unit|SRAM_write_data\(7) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (((\M1_unit|SRAM_write_data\(7) & \Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \UART_unit|SRAM_write_data\(7),
	datac => \M1_unit|SRAM_write_data\(7),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[7]~7_combout\);

-- Location: LCFF_X37_Y6_N23
\SRAM_unit|SRAM_write_data_buf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[7]~7_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(7));

-- Location: LCCOMB_X37_Y13_N0
\M1_unit|SRAM_write_data[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[8]~8_combout\ = (\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~22_combout\))) # (!\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~25_combout\,
	datab => \M1_unit|SRAM_write_data~22_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[8]~8_combout\);

-- Location: LCFF_X42_Y20_N1
\M1_unit|G_register[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[16]~48_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(16));

-- Location: LCCOMB_X43_Y20_N4
\M1_unit|SRAM_write_data~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~19_combout\ = (\M1_unit|SRAM_write_data~18_combout\ & ((\M1_unit|SRAM_write_data~17_combout\ & ((\M1_unit|G_register\(16)))) # (!\M1_unit|SRAM_write_data~17_combout\ & (!\M1_unit|G_register\(31))))) # 
-- (!\M1_unit|SRAM_write_data~18_combout\ & (!\M1_unit|G_register\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(31),
	datab => \M1_unit|SRAM_write_data~18_combout\,
	datac => \M1_unit|G_register\(16),
	datad => \M1_unit|SRAM_write_data~17_combout\,
	combout => \M1_unit|SRAM_write_data~19_combout\);

-- Location: LCFF_X37_Y13_N1
\M1_unit|SRAM_write_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[8]~8_combout\,
	sdata => \M1_unit|SRAM_write_data~19_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(8));

-- Location: LCCOMB_X36_Y6_N8
\UART_unit|SRAM_write_data[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[8]~feeder_combout\ = \UART_unit|SRAM_write_data~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~0_combout\,
	combout => \UART_unit|SRAM_write_data[8]~feeder_combout\);

-- Location: LCCOMB_X42_Y7_N18
\UART_unit|SRAM_write_data[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[8]~9_combout\ = (\UART_rx_initialize~regout\) # ((\UART_unit|UART_RX|Empty~regout\ & (\UART_unit|UART_SRAM_state~12_regout\ & \UART_unit|UART_SRAM_state~11_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Empty~regout\,
	datab => \UART_unit|UART_SRAM_state~12_regout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|UART_SRAM_state~11_regout\,
	combout => \UART_unit|SRAM_write_data[8]~9_combout\);

-- Location: LCFF_X36_Y6_N9
\UART_unit|SRAM_write_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[8]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(8));

-- Location: LCCOMB_X36_Y6_N16
\SRAM_write_data[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[8]~8_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(8)) # ((\M1_unit|SRAM_write_data\(8) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (\M1_unit|SRAM_write_data\(8) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \M1_unit|SRAM_write_data\(8),
	datac => \UART_unit|SRAM_write_data\(8),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[8]~8_combout\);

-- Location: LCFF_X36_Y6_N17
\SRAM_unit|SRAM_write_data_buf[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[8]~8_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(8));

-- Location: LCCOMB_X37_Y13_N18
\M1_unit|SRAM_write_data[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[9]~9_combout\ = (\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~27_combout\))) # (!\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~28_combout\,
	datab => \M1_unit|WideOr23~3_combout\,
	datad => \M1_unit|SRAM_write_data~27_combout\,
	combout => \M1_unit|SRAM_write_data[9]~9_combout\);

-- Location: LCCOMB_X42_Y20_N30
\M1_unit|G_register[31]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|G_register[31]~78_combout\ = \M1_unit|Add7~62_combout\ $ (\M1_unit|G_register[30]~77\ $ (!\M1_unit|Mult1|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add7~62_combout\,
	datad => \M1_unit|Mult1|auto_generated|op_1~26_combout\,
	cin => \M1_unit|G_register[30]~77\,
	combout => \M1_unit|G_register[31]~78_combout\);

-- Location: LCFF_X42_Y20_N31
\M1_unit|G_register[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|G_register[31]~78_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|WideOr35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|G_register\(31));

-- Location: LCCOMB_X43_Y20_N30
\M1_unit|SRAM_write_data~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~26_combout\ = (\M1_unit|SRAM_write_data~18_combout\ & ((\M1_unit|SRAM_write_data~17_combout\ & (\M1_unit|G_register\(17))) # (!\M1_unit|SRAM_write_data~17_combout\ & ((!\M1_unit|G_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~18_combout\ & (((!\M1_unit|G_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(17),
	datab => \M1_unit|SRAM_write_data~18_combout\,
	datac => \M1_unit|G_register\(31),
	datad => \M1_unit|SRAM_write_data~17_combout\,
	combout => \M1_unit|SRAM_write_data~26_combout\);

-- Location: LCFF_X37_Y13_N19
\M1_unit|SRAM_write_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[9]~9_combout\,
	sdata => \M1_unit|SRAM_write_data~26_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(9));

-- Location: LCCOMB_X36_Y6_N10
\SRAM_write_data[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[9]~9_combout\ = (\UART_unit|SRAM_write_data\(9) & ((\SRAM_address[4]~38_combout\) # ((\M1_unit|SRAM_write_data\(9) & \Equal2~0_combout\)))) # (!\UART_unit|SRAM_write_data\(9) & (\M1_unit|SRAM_write_data\(9) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_write_data\(9),
	datab => \M1_unit|SRAM_write_data\(9),
	datac => \SRAM_address[4]~38_combout\,
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[9]~9_combout\);

-- Location: LCFF_X36_Y6_N11
\SRAM_unit|SRAM_write_data_buf[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[9]~9_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(9));

-- Location: LCCOMB_X37_Y13_N24
\M1_unit|SRAM_write_data[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[10]~10_combout\ = (\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~30_combout\)) # (!\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~30_combout\,
	datab => \M1_unit|SRAM_write_data~31_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[10]~10_combout\);

-- Location: LCFF_X37_Y13_N25
\M1_unit|SRAM_write_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[10]~10_combout\,
	sdata => \M1_unit|SRAM_write_data~29_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(10));

-- Location: LCCOMB_X36_Y6_N20
\UART_unit|SRAM_write_data[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[10]~feeder_combout\ = \UART_unit|SRAM_write_data~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~3_combout\,
	combout => \UART_unit|SRAM_write_data[10]~feeder_combout\);

-- Location: LCFF_X36_Y6_N21
\UART_unit|SRAM_write_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[10]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(10));

-- Location: LCCOMB_X36_Y6_N0
\SRAM_write_data[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[10]~10_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(10)) # ((\M1_unit|SRAM_write_data\(10) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (\M1_unit|SRAM_write_data\(10) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \M1_unit|SRAM_write_data\(10),
	datac => \UART_unit|SRAM_write_data\(10),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[10]~10_combout\);

-- Location: LCFF_X36_Y6_N1
\SRAM_unit|SRAM_write_data_buf[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[10]~10_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(10));

-- Location: LCCOMB_X36_Y6_N26
\UART_unit|SRAM_write_data[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[11]~feeder_combout\ = \UART_unit|SRAM_write_data~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~4_combout\,
	combout => \UART_unit|SRAM_write_data[11]~feeder_combout\);

-- Location: LCFF_X36_Y6_N27
\UART_unit|SRAM_write_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[11]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(11));

-- Location: LCCOMB_X38_Y13_N4
\M1_unit|SRAM_write_data~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~33_combout\ = (\M1_unit|SRAM_write_data~20_combout\ & ((\M1_unit|SRAM_write_data~21_combout\ & (\M1_unit|R_register\(19))) # (!\M1_unit|SRAM_write_data~21_combout\ & ((!\M1_unit|R_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~20_combout\ & (((!\M1_unit|R_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|R_register\(19),
	datab => \M1_unit|R_register\(31),
	datac => \M1_unit|SRAM_write_data~20_combout\,
	datad => \M1_unit|SRAM_write_data~21_combout\,
	combout => \M1_unit|SRAM_write_data~33_combout\);

-- Location: LCCOMB_X37_Y13_N14
\M1_unit|SRAM_write_data[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[11]~11_combout\ = (\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~33_combout\))) # (!\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~34_combout\,
	datab => \M1_unit|WideOr23~3_combout\,
	datad => \M1_unit|SRAM_write_data~33_combout\,
	combout => \M1_unit|SRAM_write_data[11]~11_combout\);

-- Location: LCFF_X37_Y13_N15
\M1_unit|SRAM_write_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[11]~11_combout\,
	sdata => \M1_unit|SRAM_write_data~32_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(11));

-- Location: LCCOMB_X36_Y6_N2
\SRAM_write_data[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[11]~11_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(11)) # ((\M1_unit|SRAM_write_data\(11) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (((\M1_unit|SRAM_write_data\(11) & \Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \UART_unit|SRAM_write_data\(11),
	datac => \M1_unit|SRAM_write_data\(11),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[11]~11_combout\);

-- Location: LCFF_X36_Y6_N3
\SRAM_unit|SRAM_write_data_buf[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[11]~11_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(11));

-- Location: LCCOMB_X37_Y13_N4
\M1_unit|SRAM_write_data[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[12]~12_combout\ = (\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~36_combout\)) # (!\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~36_combout\,
	datab => \M1_unit|SRAM_write_data~37_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[12]~12_combout\);

-- Location: LCCOMB_X43_Y20_N20
\M1_unit|SRAM_write_data~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~35_combout\ = (\M1_unit|SRAM_write_data~18_combout\ & ((\M1_unit|SRAM_write_data~17_combout\ & (\M1_unit|G_register\(20))) # (!\M1_unit|SRAM_write_data~17_combout\ & ((!\M1_unit|G_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~18_combout\ & (((!\M1_unit|G_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(20),
	datab => \M1_unit|SRAM_write_data~18_combout\,
	datac => \M1_unit|G_register\(31),
	datad => \M1_unit|SRAM_write_data~17_combout\,
	combout => \M1_unit|SRAM_write_data~35_combout\);

-- Location: LCFF_X37_Y13_N5
\M1_unit|SRAM_write_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[12]~12_combout\,
	sdata => \M1_unit|SRAM_write_data~35_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(12));

-- Location: LCCOMB_X36_Y6_N12
\SRAM_write_data[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[12]~12_combout\ = (\UART_unit|SRAM_write_data\(12) & ((\SRAM_address[4]~38_combout\) # ((\Equal2~0_combout\ & \M1_unit|SRAM_write_data\(12))))) # (!\UART_unit|SRAM_write_data\(12) & (\Equal2~0_combout\ & 
-- ((\M1_unit|SRAM_write_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_write_data\(12),
	datab => \Equal2~0_combout\,
	datac => \SRAM_address[4]~38_combout\,
	datad => \M1_unit|SRAM_write_data\(12),
	combout => \SRAM_write_data[12]~12_combout\);

-- Location: LCFF_X36_Y6_N13
\SRAM_unit|SRAM_write_data_buf[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[12]~12_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(12));

-- Location: LCCOMB_X36_Y6_N22
\UART_unit|SRAM_write_data[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[13]~feeder_combout\ = \UART_unit|SRAM_write_data~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~6_combout\,
	combout => \UART_unit|SRAM_write_data[13]~feeder_combout\);

-- Location: LCFF_X36_Y6_N23
\UART_unit|SRAM_write_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[13]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(13));

-- Location: LCCOMB_X36_Y6_N14
\SRAM_write_data[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[13]~13_combout\ = (\M1_unit|SRAM_write_data\(13) & ((\Equal2~0_combout\) # ((\UART_unit|SRAM_write_data\(13) & \SRAM_address[4]~38_combout\)))) # (!\M1_unit|SRAM_write_data\(13) & (\UART_unit|SRAM_write_data\(13) & 
-- (\SRAM_address[4]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data\(13),
	datab => \UART_unit|SRAM_write_data\(13),
	datac => \SRAM_address[4]~38_combout\,
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[13]~13_combout\);

-- Location: LCFF_X36_Y6_N15
\SRAM_unit|SRAM_write_data_buf[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[13]~13_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(13));

-- Location: LCCOMB_X37_Y13_N8
\M1_unit|SRAM_write_data[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[14]~14_combout\ = (\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~42_combout\))) # (!\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~43_combout\,
	datab => \M1_unit|SRAM_write_data~42_combout\,
	datad => \M1_unit|WideOr23~3_combout\,
	combout => \M1_unit|SRAM_write_data[14]~14_combout\);

-- Location: LCCOMB_X43_Y20_N24
\M1_unit|SRAM_write_data~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~41_combout\ = (\M1_unit|SRAM_write_data~18_combout\ & ((\M1_unit|SRAM_write_data~17_combout\ & (\M1_unit|G_register\(22))) # (!\M1_unit|SRAM_write_data~17_combout\ & ((!\M1_unit|G_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~18_combout\ & (((!\M1_unit|G_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(22),
	datab => \M1_unit|SRAM_write_data~18_combout\,
	datac => \M1_unit|G_register\(31),
	datad => \M1_unit|SRAM_write_data~17_combout\,
	combout => \M1_unit|SRAM_write_data~41_combout\);

-- Location: LCFF_X37_Y13_N9
\M1_unit|SRAM_write_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[14]~14_combout\,
	sdata => \M1_unit|SRAM_write_data~41_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(14));

-- Location: LCFF_X36_Y6_N5
\UART_unit|SRAM_write_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \UART_unit|SRAM_write_data~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \UART_unit|SRAM_write_data[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(14));

-- Location: LCCOMB_X36_Y6_N28
\SRAM_write_data[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[14]~14_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(14)) # ((\M1_unit|SRAM_write_data\(14) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (\M1_unit|SRAM_write_data\(14) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \M1_unit|SRAM_write_data\(14),
	datac => \UART_unit|SRAM_write_data\(14),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[14]~14_combout\);

-- Location: LCFF_X36_Y6_N29
\SRAM_unit|SRAM_write_data_buf[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[14]~14_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(14));

-- Location: LCCOMB_X36_Y6_N30
\UART_unit|SRAM_write_data[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_write_data[15]~feeder_combout\ = \UART_unit|SRAM_write_data~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|SRAM_write_data~8_combout\,
	combout => \UART_unit|SRAM_write_data[15]~feeder_combout\);

-- Location: LCFF_X36_Y6_N31
\UART_unit|SRAM_write_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_write_data[15]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_write_data[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_write_data\(15));

-- Location: LCCOMB_X37_Y13_N10
\M1_unit|SRAM_write_data[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data[15]~15_combout\ = (\M1_unit|WideOr23~3_combout\ & (\M1_unit|SRAM_write_data~45_combout\)) # (!\M1_unit|WideOr23~3_combout\ & ((\M1_unit|SRAM_write_data~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data~45_combout\,
	datab => \M1_unit|WideOr23~3_combout\,
	datad => \M1_unit|SRAM_write_data~46_combout\,
	combout => \M1_unit|SRAM_write_data[15]~15_combout\);

-- Location: LCCOMB_X43_Y20_N18
\M1_unit|SRAM_write_data~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_write_data~44_combout\ = (\M1_unit|SRAM_write_data~18_combout\ & ((\M1_unit|SRAM_write_data~17_combout\ & (\M1_unit|G_register\(23))) # (!\M1_unit|SRAM_write_data~17_combout\ & ((!\M1_unit|G_register\(31)))))) # 
-- (!\M1_unit|SRAM_write_data~18_combout\ & (((!\M1_unit|G_register\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|G_register\(23),
	datab => \M1_unit|SRAM_write_data~18_combout\,
	datac => \M1_unit|G_register\(31),
	datad => \M1_unit|SRAM_write_data~17_combout\,
	combout => \M1_unit|SRAM_write_data~44_combout\);

-- Location: LCFF_X37_Y13_N11
\M1_unit|SRAM_write_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|SRAM_write_data[15]~15_combout\,
	sdata => \M1_unit|SRAM_write_data~44_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	sload => \M1_unit|SRAM_write_data[9]~16_combout\,
	ena => \M1_unit|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(15));

-- Location: LCCOMB_X36_Y6_N18
\SRAM_write_data[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_write_data[15]~15_combout\ = (\SRAM_address[4]~38_combout\ & ((\UART_unit|SRAM_write_data\(15)) # ((\M1_unit|SRAM_write_data\(15) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~38_combout\ & (((\M1_unit|SRAM_write_data\(15) & \Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~38_combout\,
	datab => \UART_unit|SRAM_write_data\(15),
	datac => \M1_unit|SRAM_write_data\(15),
	datad => \Equal2~0_combout\,
	combout => \SRAM_write_data[15]~15_combout\);

-- Location: LCFF_X36_Y6_N19
\SRAM_unit|SRAM_write_data_buf[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_write_data[15]~15_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(15));

-- Location: LCCOMB_X25_Y26_N2
\VGA_unit|VGA_unit|V_Cont[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[0]~10_combout\ = \VGA_unit|VGA_unit|V_Cont\(0) $ (VCC)
-- \VGA_unit|VGA_unit|V_Cont[0]~11\ = CARRY(\VGA_unit|VGA_unit|V_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(0),
	datad => VCC,
	combout => \VGA_unit|VGA_unit|V_Cont[0]~10_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[0]~11\);

-- Location: LCCOMB_X25_Y26_N4
\VGA_unit|VGA_unit|V_Cont[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[1]~12_combout\ = (\VGA_unit|VGA_unit|V_Cont\(1) & (!\VGA_unit|VGA_unit|V_Cont[0]~11\)) # (!\VGA_unit|VGA_unit|V_Cont\(1) & ((\VGA_unit|VGA_unit|V_Cont[0]~11\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[1]~13\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[0]~11\) # (!\VGA_unit|VGA_unit|V_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(1),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[0]~11\,
	combout => \VGA_unit|VGA_unit|V_Cont[1]~12_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[1]~13\);

-- Location: LCCOMB_X25_Y26_N6
\VGA_unit|VGA_unit|V_Cont[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[2]~14_combout\ = (\VGA_unit|VGA_unit|V_Cont\(2) & (\VGA_unit|VGA_unit|V_Cont[1]~13\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(2) & (!\VGA_unit|VGA_unit|V_Cont[1]~13\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[2]~15\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(2) & !\VGA_unit|VGA_unit|V_Cont[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(2),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[1]~13\,
	combout => \VGA_unit|VGA_unit|V_Cont[2]~14_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[2]~15\);

-- Location: LCCOMB_X30_Y26_N0
\VGA_unit|VGA_unit|H_Cont[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[0]~10_combout\ = \VGA_unit|VGA_unit|H_Cont\(0) $ (VCC)
-- \VGA_unit|VGA_unit|H_Cont[0]~11\ = CARRY(\VGA_unit|VGA_unit|H_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(0),
	datad => VCC,
	combout => \VGA_unit|VGA_unit|H_Cont[0]~10_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[0]~11\);

-- Location: LCCOMB_X30_Y26_N2
\VGA_unit|VGA_unit|H_Cont[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[1]~12_combout\ = (\VGA_unit|VGA_unit|H_Cont\(1) & (!\VGA_unit|VGA_unit|H_Cont[0]~11\)) # (!\VGA_unit|VGA_unit|H_Cont\(1) & ((\VGA_unit|VGA_unit|H_Cont[0]~11\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[1]~13\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[0]~11\) # (!\VGA_unit|VGA_unit|H_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[0]~11\,
	combout => \VGA_unit|VGA_unit|H_Cont[1]~12_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[1]~13\);

-- Location: LCCOMB_X30_Y26_N4
\VGA_unit|VGA_unit|H_Cont[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[2]~14_combout\ = (\VGA_unit|VGA_unit|H_Cont\(2) & (\VGA_unit|VGA_unit|H_Cont[1]~13\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(2) & (!\VGA_unit|VGA_unit|H_Cont[1]~13\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[2]~15\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(2) & !\VGA_unit|VGA_unit|H_Cont[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[1]~13\,
	combout => \VGA_unit|VGA_unit|H_Cont[2]~14_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[2]~15\);

-- Location: LCCOMB_X30_Y26_N6
\VGA_unit|VGA_unit|H_Cont[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[3]~16_combout\ = (\VGA_unit|VGA_unit|H_Cont\(3) & (!\VGA_unit|VGA_unit|H_Cont[2]~15\)) # (!\VGA_unit|VGA_unit|H_Cont\(3) & ((\VGA_unit|VGA_unit|H_Cont[2]~15\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[3]~17\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[2]~15\) # (!\VGA_unit|VGA_unit|H_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(3),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[2]~15\,
	combout => \VGA_unit|VGA_unit|H_Cont[3]~16_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[3]~17\);

-- Location: LCCOMB_X30_Y26_N8
\VGA_unit|VGA_unit|H_Cont[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[4]~18_combout\ = (\VGA_unit|VGA_unit|H_Cont\(4) & (\VGA_unit|VGA_unit|H_Cont[3]~17\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(4) & (!\VGA_unit|VGA_unit|H_Cont[3]~17\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[4]~19\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(4) & !\VGA_unit|VGA_unit|H_Cont[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[3]~17\,
	combout => \VGA_unit|VGA_unit|H_Cont[4]~18_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[4]~19\);

-- Location: LCCOMB_X30_Y26_N24
\VGA_unit|VGA_unit|counter_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|counter_enable~0_combout\ = !\VGA_unit|VGA_unit|counter_enable~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|counter_enable~regout\,
	combout => \VGA_unit|VGA_unit|counter_enable~0_combout\);

-- Location: LCFF_X30_Y26_N25
\VGA_unit|VGA_unit|counter_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|counter_enable~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|counter_enable~regout\);

-- Location: LCFF_X30_Y26_N9
\VGA_unit|VGA_unit|H_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[4]~18_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(4));

-- Location: LCCOMB_X30_Y26_N10
\VGA_unit|VGA_unit|H_Cont[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[5]~20_combout\ = (\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont[4]~19\)) # (!\VGA_unit|VGA_unit|H_Cont\(5) & ((\VGA_unit|VGA_unit|H_Cont[4]~19\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[5]~21\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[4]~19\) # (!\VGA_unit|VGA_unit|H_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[4]~19\,
	combout => \VGA_unit|VGA_unit|H_Cont[5]~20_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[5]~21\);

-- Location: LCCOMB_X30_Y26_N12
\VGA_unit|VGA_unit|H_Cont[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[6]~22_combout\ = (\VGA_unit|VGA_unit|H_Cont\(6) & (\VGA_unit|VGA_unit|H_Cont[5]~21\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(6) & (!\VGA_unit|VGA_unit|H_Cont[5]~21\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[6]~23\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(6) & !\VGA_unit|VGA_unit|H_Cont[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[5]~21\,
	combout => \VGA_unit|VGA_unit|H_Cont[6]~22_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[6]~23\);

-- Location: LCCOMB_X30_Y26_N14
\VGA_unit|VGA_unit|H_Cont[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[7]~24_combout\ = (\VGA_unit|VGA_unit|H_Cont\(7) & (!\VGA_unit|VGA_unit|H_Cont[6]~23\)) # (!\VGA_unit|VGA_unit|H_Cont\(7) & ((\VGA_unit|VGA_unit|H_Cont[6]~23\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[7]~25\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[6]~23\) # (!\VGA_unit|VGA_unit|H_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[6]~23\,
	combout => \VGA_unit|VGA_unit|H_Cont[7]~24_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[7]~25\);

-- Location: LCFF_X30_Y26_N15
\VGA_unit|VGA_unit|H_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[7]~24_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(7));

-- Location: LCCOMB_X30_Y26_N16
\VGA_unit|VGA_unit|H_Cont[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[8]~26_combout\ = (\VGA_unit|VGA_unit|H_Cont\(8) & (\VGA_unit|VGA_unit|H_Cont[7]~25\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(8) & (!\VGA_unit|VGA_unit|H_Cont[7]~25\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[8]~27\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(8) & !\VGA_unit|VGA_unit|H_Cont[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[7]~25\,
	combout => \VGA_unit|VGA_unit|H_Cont[8]~26_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[8]~27\);

-- Location: LCCOMB_X30_Y26_N18
\VGA_unit|VGA_unit|H_Cont[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[9]~28_combout\ = \VGA_unit|VGA_unit|H_Cont[8]~27\ $ (\VGA_unit|VGA_unit|H_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	cin => \VGA_unit|VGA_unit|H_Cont[8]~27\,
	combout => \VGA_unit|VGA_unit|H_Cont[9]~28_combout\);

-- Location: LCFF_X30_Y26_N19
\VGA_unit|VGA_unit|H_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[9]~28_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(9));

-- Location: LCFF_X30_Y26_N17
\VGA_unit|VGA_unit|H_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[8]~26_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(8));

-- Location: LCFF_X30_Y26_N11
\VGA_unit|VGA_unit|H_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[5]~20_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(5));

-- Location: LCCOMB_X30_Y26_N26
\VGA_unit|VGA_unit|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan0~2_combout\ = (\VGA_unit|VGA_unit|H_Cont\(9) & (\VGA_unit|VGA_unit|H_Cont\(8) & ((\VGA_unit|VGA_unit|LessThan0~1_combout\) # (\VGA_unit|VGA_unit|H_Cont\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|LessThan0~1_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|VGA_unit|LessThan0~2_combout\);

-- Location: LCFF_X30_Y26_N3
\VGA_unit|VGA_unit|H_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[1]~12_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(1));

-- Location: LCFF_X30_Y26_N5
\VGA_unit|VGA_unit|H_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[2]~14_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(2));

-- Location: LCFF_X30_Y26_N1
\VGA_unit|VGA_unit|H_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[0]~10_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(0));

-- Location: LCFF_X30_Y26_N7
\VGA_unit|VGA_unit|H_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[3]~16_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(3));

-- Location: LCCOMB_X29_Y26_N28
\VGA_unit|VGA_unit|oVGA_V_SYNC~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\ = (\VGA_unit|VGA_unit|counter_enable~regout\ & (!\VGA_unit|VGA_unit|H_Cont\(2) & (!\VGA_unit|VGA_unit|H_Cont\(0) & !\VGA_unit|VGA_unit|H_Cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|counter_enable~regout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(2),
	datac => \VGA_unit|VGA_unit|H_Cont\(0),
	datad => \VGA_unit|VGA_unit|H_Cont\(3),
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\);

-- Location: LCCOMB_X29_Y26_N20
\VGA_unit|VGA_unit|oVGA_V_SYNC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(8) & !\VGA_unit|VGA_unit|H_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\);

-- Location: LCCOMB_X29_Y26_N22
\VGA_unit|VGA_unit|oVGA_V_SYNC~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ = (\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\ & (\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\ & (\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\ & !\VGA_unit|VGA_unit|H_Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\,
	datab => \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\,
	datac => \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\,
	datad => \VGA_unit|VGA_unit|H_Cont\(1),
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\);

-- Location: LCFF_X25_Y26_N7
\VGA_unit|VGA_unit|V_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[2]~14_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(2));

-- Location: LCCOMB_X25_Y26_N28
\VGA_unit|VGA_unit|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan2~1_combout\ = ((!\VGA_unit|VGA_unit|V_Cont\(2) & ((!\VGA_unit|VGA_unit|V_Cont\(1)) # (!\VGA_unit|VGA_unit|V_Cont\(0))))) # (!\VGA_unit|VGA_unit|V_Cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(0),
	datab => \VGA_unit|VGA_unit|V_Cont\(1),
	datac => \VGA_unit|VGA_unit|V_Cont\(3),
	datad => \VGA_unit|VGA_unit|V_Cont\(2),
	combout => \VGA_unit|VGA_unit|LessThan2~1_combout\);

-- Location: LCCOMB_X25_Y26_N16
\VGA_unit|VGA_unit|V_Cont[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[7]~24_combout\ = (\VGA_unit|VGA_unit|V_Cont\(7) & (!\VGA_unit|VGA_unit|V_Cont[6]~23\)) # (!\VGA_unit|VGA_unit|V_Cont\(7) & ((\VGA_unit|VGA_unit|V_Cont[6]~23\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[7]~25\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[6]~23\) # (!\VGA_unit|VGA_unit|V_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[6]~23\,
	combout => \VGA_unit|VGA_unit|V_Cont[7]~24_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[7]~25\);

-- Location: LCFF_X25_Y26_N17
\VGA_unit|VGA_unit|V_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[7]~24_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(7));

-- Location: LCCOMB_X25_Y26_N22
\VGA_unit|VGA_unit|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan2~0_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(4) & (!\VGA_unit|VGA_unit|V_Cont\(6) & (!\VGA_unit|VGA_unit|V_Cont\(7) & !\VGA_unit|VGA_unit|V_Cont\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(4),
	datab => \VGA_unit|VGA_unit|V_Cont\(6),
	datac => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => \VGA_unit|VGA_unit|V_Cont\(8),
	combout => \VGA_unit|VGA_unit|LessThan2~0_combout\);

-- Location: LCCOMB_X25_Y26_N26
\VGA_unit|VGA_unit|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan2~2_combout\ = (\VGA_unit|VGA_unit|V_Cont\(9) & ((\VGA_unit|VGA_unit|V_Cont\(5)) # ((!\VGA_unit|VGA_unit|LessThan2~0_combout\) # (!\VGA_unit|VGA_unit|LessThan2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(5),
	datab => \VGA_unit|VGA_unit|LessThan2~1_combout\,
	datac => \VGA_unit|VGA_unit|V_Cont\(9),
	datad => \VGA_unit|VGA_unit|LessThan2~0_combout\,
	combout => \VGA_unit|VGA_unit|LessThan2~2_combout\);

-- Location: LCFF_X25_Y26_N5
\VGA_unit|VGA_unit|V_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[1]~12_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(1));

-- Location: LCCOMB_X25_Y26_N8
\VGA_unit|VGA_unit|V_Cont[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[3]~16_combout\ = (\VGA_unit|VGA_unit|V_Cont\(3) & (!\VGA_unit|VGA_unit|V_Cont[2]~15\)) # (!\VGA_unit|VGA_unit|V_Cont\(3) & ((\VGA_unit|VGA_unit|V_Cont[2]~15\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[3]~17\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[2]~15\) # (!\VGA_unit|VGA_unit|V_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(3),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[2]~15\,
	combout => \VGA_unit|VGA_unit|V_Cont[3]~16_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[3]~17\);

-- Location: LCFF_X25_Y26_N9
\VGA_unit|VGA_unit|V_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[3]~16_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(3));

-- Location: LCCOMB_X25_Y26_N10
\VGA_unit|VGA_unit|V_Cont[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[4]~18_combout\ = (\VGA_unit|VGA_unit|V_Cont\(4) & (\VGA_unit|VGA_unit|V_Cont[3]~17\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(4) & (!\VGA_unit|VGA_unit|V_Cont[3]~17\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[4]~19\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(4) & !\VGA_unit|VGA_unit|V_Cont[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(4),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[3]~17\,
	combout => \VGA_unit|VGA_unit|V_Cont[4]~18_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[4]~19\);

-- Location: LCCOMB_X25_Y26_N12
\VGA_unit|VGA_unit|V_Cont[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[5]~20_combout\ = (\VGA_unit|VGA_unit|V_Cont\(5) & (!\VGA_unit|VGA_unit|V_Cont[4]~19\)) # (!\VGA_unit|VGA_unit|V_Cont\(5) & ((\VGA_unit|VGA_unit|V_Cont[4]~19\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[5]~21\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[4]~19\) # (!\VGA_unit|VGA_unit|V_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(5),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[4]~19\,
	combout => \VGA_unit|VGA_unit|V_Cont[5]~20_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[5]~21\);

-- Location: LCCOMB_X25_Y26_N14
\VGA_unit|VGA_unit|V_Cont[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[6]~22_combout\ = (\VGA_unit|VGA_unit|V_Cont\(6) & (\VGA_unit|VGA_unit|V_Cont[5]~21\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(6) & (!\VGA_unit|VGA_unit|V_Cont[5]~21\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[6]~23\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(6) & !\VGA_unit|VGA_unit|V_Cont[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(6),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[5]~21\,
	combout => \VGA_unit|VGA_unit|V_Cont[6]~22_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[6]~23\);

-- Location: LCFF_X25_Y26_N15
\VGA_unit|VGA_unit|V_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[6]~22_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(6));

-- Location: LCCOMB_X25_Y26_N18
\VGA_unit|VGA_unit|V_Cont[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[8]~26_combout\ = (\VGA_unit|VGA_unit|V_Cont\(8) & (\VGA_unit|VGA_unit|V_Cont[7]~25\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(8) & (!\VGA_unit|VGA_unit|V_Cont[7]~25\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[8]~27\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(8) & !\VGA_unit|VGA_unit|V_Cont[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(8),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[7]~25\,
	combout => \VGA_unit|VGA_unit|V_Cont[8]~26_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[8]~27\);

-- Location: LCFF_X25_Y26_N19
\VGA_unit|VGA_unit|V_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[8]~26_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(8));

-- Location: LCCOMB_X25_Y26_N20
\VGA_unit|VGA_unit|V_Cont[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[9]~28_combout\ = \VGA_unit|VGA_unit|V_Cont\(9) $ (\VGA_unit|VGA_unit|V_Cont[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(9),
	cin => \VGA_unit|VGA_unit|V_Cont[8]~27\,
	combout => \VGA_unit|VGA_unit|V_Cont[9]~28_combout\);

-- Location: LCFF_X25_Y26_N21
\VGA_unit|VGA_unit|V_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[9]~28_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(9));

-- Location: LCFF_X25_Y26_N13
\VGA_unit|VGA_unit|V_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[5]~20_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(5));

-- Location: LCFF_X25_Y26_N11
\VGA_unit|VGA_unit|V_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[4]~18_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(4));

-- Location: LCFF_X25_Y26_N3
\VGA_unit|VGA_unit|V_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[0]~10_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(0));

-- Location: LCCOMB_X27_Y26_N4
\VGA_unit|VGA_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~0_combout\ = \VGA_unit|VGA_unit|V_Cont\(0) $ (VCC)
-- \VGA_unit|VGA_unit|Add1~1\ = CARRY(\VGA_unit|VGA_unit|V_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(0),
	datad => VCC,
	combout => \VGA_unit|VGA_unit|Add1~0_combout\,
	cout => \VGA_unit|VGA_unit|Add1~1\);

-- Location: LCCOMB_X27_Y26_N6
\VGA_unit|VGA_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~2_combout\ = (\VGA_unit|VGA_unit|V_Cont\(1) & (\VGA_unit|VGA_unit|Add1~1\ & VCC)) # (!\VGA_unit|VGA_unit|V_Cont\(1) & (!\VGA_unit|VGA_unit|Add1~1\))
-- \VGA_unit|VGA_unit|Add1~3\ = CARRY((!\VGA_unit|VGA_unit|V_Cont\(1) & !\VGA_unit|VGA_unit|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(1),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~1\,
	combout => \VGA_unit|VGA_unit|Add1~2_combout\,
	cout => \VGA_unit|VGA_unit|Add1~3\);

-- Location: LCCOMB_X27_Y26_N8
\VGA_unit|VGA_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~4_combout\ = (\VGA_unit|VGA_unit|V_Cont\(2) & ((GND) # (!\VGA_unit|VGA_unit|Add1~3\))) # (!\VGA_unit|VGA_unit|V_Cont\(2) & (\VGA_unit|VGA_unit|Add1~3\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~5\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(2)) # (!\VGA_unit|VGA_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(2),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~3\,
	combout => \VGA_unit|VGA_unit|Add1~4_combout\,
	cout => \VGA_unit|VGA_unit|Add1~5\);

-- Location: LCCOMB_X27_Y26_N12
\VGA_unit|VGA_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~8_combout\ = (\VGA_unit|VGA_unit|V_Cont\(4) & ((GND) # (!\VGA_unit|VGA_unit|Add1~7\))) # (!\VGA_unit|VGA_unit|V_Cont\(4) & (\VGA_unit|VGA_unit|Add1~7\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~9\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(4)) # (!\VGA_unit|VGA_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(4),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~7\,
	combout => \VGA_unit|VGA_unit|Add1~8_combout\,
	cout => \VGA_unit|VGA_unit|Add1~9\);

-- Location: LCCOMB_X27_Y26_N14
\VGA_unit|VGA_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~10_combout\ = (\VGA_unit|VGA_unit|V_Cont\(5) & (!\VGA_unit|VGA_unit|Add1~9\)) # (!\VGA_unit|VGA_unit|V_Cont\(5) & ((\VGA_unit|VGA_unit|Add1~9\) # (GND)))
-- \VGA_unit|VGA_unit|Add1~11\ = CARRY((!\VGA_unit|VGA_unit|Add1~9\) # (!\VGA_unit|VGA_unit|V_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(5),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~9\,
	combout => \VGA_unit|VGA_unit|Add1~10_combout\,
	cout => \VGA_unit|VGA_unit|Add1~11\);

-- Location: LCCOMB_X27_Y26_N16
\VGA_unit|VGA_unit|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~12_combout\ = (\VGA_unit|VGA_unit|V_Cont\(6) & ((GND) # (!\VGA_unit|VGA_unit|Add1~11\))) # (!\VGA_unit|VGA_unit|V_Cont\(6) & (\VGA_unit|VGA_unit|Add1~11\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~13\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(6)) # (!\VGA_unit|VGA_unit|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(6),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~11\,
	combout => \VGA_unit|VGA_unit|Add1~12_combout\,
	cout => \VGA_unit|VGA_unit|Add1~13\);

-- Location: LCCOMB_X27_Y26_N18
\VGA_unit|VGA_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~14_combout\ = (\VGA_unit|VGA_unit|V_Cont\(7) & (\VGA_unit|VGA_unit|Add1~13\ & VCC)) # (!\VGA_unit|VGA_unit|V_Cont\(7) & (!\VGA_unit|VGA_unit|Add1~13\))
-- \VGA_unit|VGA_unit|Add1~15\ = CARRY((!\VGA_unit|VGA_unit|V_Cont\(7) & !\VGA_unit|VGA_unit|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~13\,
	combout => \VGA_unit|VGA_unit|Add1~14_combout\,
	cout => \VGA_unit|VGA_unit|Add1~15\);

-- Location: LCCOMB_X27_Y26_N20
\VGA_unit|VGA_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~16_combout\ = (\VGA_unit|VGA_unit|V_Cont\(8) & ((GND) # (!\VGA_unit|VGA_unit|Add1~15\))) # (!\VGA_unit|VGA_unit|V_Cont\(8) & (\VGA_unit|VGA_unit|Add1~15\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~17\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(8)) # (!\VGA_unit|VGA_unit|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(8),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~15\,
	combout => \VGA_unit|VGA_unit|Add1~16_combout\,
	cout => \VGA_unit|VGA_unit|Add1~17\);

-- Location: LCCOMB_X27_Y26_N22
\VGA_unit|VGA_unit|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~18_combout\ = \VGA_unit|VGA_unit|Add1~17\ $ (!\VGA_unit|VGA_unit|V_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|V_Cont\(9),
	cin => \VGA_unit|VGA_unit|Add1~17\,
	combout => \VGA_unit|VGA_unit|Add1~18_combout\);

-- Location: LCCOMB_X27_Y26_N0
\VGA_unit|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~2_combout\ = (!\VGA_unit|VGA_unit|Add1~2_combout\ & (!\VGA_unit|VGA_unit|Add1~0_combout\ & (!\VGA_unit|VGA_unit|Add1~16_combout\ & !\VGA_unit|VGA_unit|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~2_combout\,
	datab => \VGA_unit|VGA_unit|Add1~0_combout\,
	datac => \VGA_unit|VGA_unit|Add1~16_combout\,
	datad => \VGA_unit|VGA_unit|Add1~14_combout\,
	combout => \VGA_unit|always0~2_combout\);

-- Location: LCCOMB_X28_Y26_N24
\VGA_unit|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal1~1_combout\ = ((\VGA_unit|VGA_unit|Add1~18_combout\) # ((\VGA_unit|VGA_unit|Add1~4_combout\) # (!\VGA_unit|always0~2_combout\))) # (!\VGA_unit|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~0_combout\,
	datab => \VGA_unit|VGA_unit|Add1~18_combout\,
	datac => \VGA_unit|always0~2_combout\,
	datad => \VGA_unit|VGA_unit|Add1~4_combout\,
	combout => \VGA_unit|Equal1~1_combout\);

-- Location: LCCOMB_X37_Y10_N14
\VGA_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~0_combout\ = \VGA_unit|SRAM_address\(0) $ (VCC)
-- \VGA_unit|Add1~1\ = CARRY(\VGA_unit|SRAM_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(0),
	datad => VCC,
	combout => \VGA_unit|Add1~0_combout\,
	cout => \VGA_unit|Add1~1\);

-- Location: LCCOMB_X36_Y9_N22
\VGA_unit|Add1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~53_combout\ = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & \VGA_unit|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datad => \VGA_unit|Add1~0_combout\,
	combout => \VGA_unit|Add1~53_combout\);

-- Location: LCCOMB_X29_Y26_N26
\VGA_unit|VGA_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add0~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(7) & ((\VGA_unit|VGA_unit|H_Cont\(6)) # ((\VGA_unit|VGA_unit|H_Cont\(4)) # (\VGA_unit|VGA_unit|H_Cont\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(6),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|VGA_unit|Add0~0_combout\);

-- Location: LCCOMB_X28_Y26_N22
\VGA_unit|VGA_unit|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add0~1_combout\ = \VGA_unit|VGA_unit|H_Cont\(8) $ (\VGA_unit|VGA_unit|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datac => \VGA_unit|VGA_unit|Add0~0_combout\,
	combout => \VGA_unit|VGA_unit|Add0~1_combout\);

-- Location: LCCOMB_X29_Y26_N12
\VGA_unit|VGA_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add0~2_combout\ = \VGA_unit|VGA_unit|H_Cont\(7) $ (((\VGA_unit|VGA_unit|H_Cont\(6)) # ((\VGA_unit|VGA_unit|H_Cont\(4)) # (\VGA_unit|VGA_unit|H_Cont\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(6),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|VGA_unit|Add0~2_combout\);

-- Location: LCCOMB_X29_Y26_N30
\VGA_unit|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~2_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(4) & (\VGA_unit|VGA_unit|H_Cont\(0) & (\VGA_unit|VGA_unit|H_Cont\(2) & \VGA_unit|VGA_unit|H_Cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(0),
	datac => \VGA_unit|VGA_unit|H_Cont\(2),
	datad => \VGA_unit|VGA_unit|H_Cont\(3),
	combout => \VGA_unit|Equal0~2_combout\);

-- Location: LCCOMB_X28_Y26_N16
\VGA_unit|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~3_combout\ = (\VGA_unit|Equal0~1_combout\ & (\VGA_unit|VGA_unit|Add0~1_combout\ & (\VGA_unit|VGA_unit|Add0~2_combout\ & \VGA_unit|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal0~1_combout\,
	datab => \VGA_unit|VGA_unit|Add0~1_combout\,
	datac => \VGA_unit|VGA_unit|Add0~2_combout\,
	datad => \VGA_unit|Equal0~2_combout\,
	combout => \VGA_unit|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y21_N18
\VGA_unit|VGA_SRAM_state~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~29_combout\ = (\VGA_enable~regout\ & (\VGA_unit|VGA_SRAM_state~16_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\) # (!\VGA_unit|VGA_SRAM_state~15_regout\)))) # (!\VGA_enable~regout\ & ((\VGA_unit|VGA_SRAM_state~16_regout\ & 
-- (!\VGA_unit|VGA_SRAM_state~14_regout\)) # (!\VGA_unit|VGA_SRAM_state~16_regout\ & (\VGA_unit|VGA_SRAM_state~14_regout\ & \VGA_unit|VGA_SRAM_state~15_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_enable~regout\,
	datab => \VGA_unit|VGA_SRAM_state~16_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state~29_combout\);

-- Location: LCCOMB_X30_Y21_N30
\VGA_unit|VGA_SRAM_state~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~30_combout\ = (\VGA_unit|VGA_SRAM_state~26_combout\) # (\VGA_unit|VGA_SRAM_state~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_SRAM_state~26_combout\,
	datad => \VGA_unit|VGA_SRAM_state~29_combout\,
	combout => \VGA_unit|VGA_SRAM_state~30_combout\);

-- Location: LCFF_X30_Y21_N31
\VGA_unit|VGA_SRAM_state~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state~30_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state~16_regout\);

-- Location: LCCOMB_X30_Y21_N8
\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ = (!\VGA_unit|VGA_SRAM_state~17_regout\ & (!\VGA_unit|VGA_SRAM_state~16_regout\ & (!\VGA_unit|VGA_SRAM_state~14_regout\ & !\VGA_unit|VGA_SRAM_state~15_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~16_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\);

-- Location: LCCOMB_X27_Y26_N24
\VGA_unit|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~3_combout\ = (\VGA_unit|VGA_unit|Add1~10_combout\ & (\VGA_unit|VGA_unit|Add1~12_combout\ & ((\VGA_unit|VGA_unit|Add1~6_combout\) # (\VGA_unit|VGA_unit|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~6_combout\,
	datab => \VGA_unit|VGA_unit|Add1~10_combout\,
	datac => \VGA_unit|VGA_unit|Add1~12_combout\,
	datad => \VGA_unit|VGA_unit|Add1~8_combout\,
	combout => \VGA_unit|always0~3_combout\);

-- Location: LCCOMB_X28_Y26_N18
\VGA_unit|SRAM_address[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~1_combout\ = (\VGA_unit|VGA_unit|Add1~16_combout\ & (((!\VGA_unit|always0~3_combout\ & !\VGA_unit|VGA_unit|Add1~14_combout\)))) # (!\VGA_unit|VGA_unit|Add1~16_combout\ & ((\VGA_unit|Equal1~0_combout\) # 
-- ((\VGA_unit|VGA_unit|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~0_combout\,
	datab => \VGA_unit|always0~3_combout\,
	datac => \VGA_unit|VGA_unit|Add1~16_combout\,
	datad => \VGA_unit|VGA_unit|Add1~14_combout\,
	combout => \VGA_unit|SRAM_address[4]~1_combout\);

-- Location: LCCOMB_X28_Y26_N12
\VGA_unit|SRAM_address[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~2_combout\ = (!\VGA_unit|VGA_unit|Add1~18_combout\ & (\VGA_unit|Equal0~3_combout\ & \VGA_unit|SRAM_address[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|Add1~18_combout\,
	datac => \VGA_unit|Equal0~3_combout\,
	datad => \VGA_unit|SRAM_address[4]~1_combout\,
	combout => \VGA_unit|SRAM_address[4]~2_combout\);

-- Location: LCCOMB_X42_Y9_N24
\Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal2~2_combout\ = (!top_state(1) & (!top_state(2) & top_state(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => top_state(1),
	datac => top_state(2),
	datad => top_state(0),
	combout => \Equal2~2_combout\);

-- Location: LCCOMB_X42_Y9_N0
\Selector0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector0~5_combout\ = ((!\Equal2~2_combout\ & ((\M1_unit|M1_end~regout\) # (!\Equal2~0_combout\)))) # (!\VGA_enable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_enable~regout\,
	datab => \Equal2~0_combout\,
	datac => \Equal2~2_combout\,
	datad => \M1_unit|M1_end~regout\,
	combout => \Selector0~5_combout\);

-- Location: LCCOMB_X42_Y9_N14
\Selector0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector0~4_combout\ = (!\VGA_enable~regout\ & ((\Equal1~5_combout\) # (!\always0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \always0~8_combout\,
	datac => \Equal1~5_combout\,
	datad => \VGA_enable~regout\,
	combout => \Selector0~4_combout\);

-- Location: LCCOMB_X42_Y9_N6
\Selector0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector0~6_combout\ = ((!\Selector0~4_combout\ & ((\Equal2~1_combout\) # (!\Selector0~5_combout\)))) # (!\Selector0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~1_combout\,
	datab => \Selector0~5_combout\,
	datac => \Selector0~4_combout\,
	datad => \Selector0~7_combout\,
	combout => \Selector0~6_combout\);

-- Location: LCFF_X42_Y9_N7
VGA_enable : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector0~6_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_enable~regout\);

-- Location: LCCOMB_X30_Y21_N4
\VGA_unit|VGA_SRAM_state~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~20_combout\ = (\VGA_unit|VGA_SRAM_state~19_combout\) # ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|SRAM_address[4]~2_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~19_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|SRAM_address[4]~2_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~20_combout\);

-- Location: LCFF_X30_Y21_N5
\VGA_unit|VGA_SRAM_state~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state~20_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state~14_regout\);

-- Location: LCCOMB_X30_Y21_N16
\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout\ = (\VGA_unit|VGA_SRAM_state~16_regout\ & (!\VGA_unit|VGA_SRAM_state~14_regout\ & \VGA_unit|VGA_SRAM_state~15_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_SRAM_state~16_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout\);

-- Location: LCCOMB_X30_Y21_N2
\VGA_unit|VGA_SRAM_state~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~26_combout\ = (\VGA_enable~regout\ & (((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout\)))) # (!\VGA_enable~regout\ & (\VGA_unit|VGA_SRAM_state~25_combout\ & (\VGA_unit|VGA_SRAM_state~14_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~25_combout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~26_combout\);

-- Location: LCCOMB_X30_Y21_N0
\VGA_unit|VGA_SRAM_state~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~27_combout\ = (\VGA_unit|VGA_SRAM_state~16_regout\ & (\VGA_unit|VGA_SRAM_state~15_regout\ & (\VGA_enable~regout\ $ (\VGA_unit|VGA_SRAM_state~14_regout\)))) # (!\VGA_unit|VGA_SRAM_state~16_regout\ & (!\VGA_enable~regout\ & 
-- (\VGA_unit|VGA_SRAM_state~14_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_enable~regout\,
	datab => \VGA_unit|VGA_SRAM_state~16_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state~27_combout\);

-- Location: LCCOMB_X30_Y21_N28
\VGA_unit|VGA_SRAM_state~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~28_combout\ = (\VGA_unit|VGA_SRAM_state~26_combout\) # ((\VGA_unit|VGA_SRAM_state~15_regout\ & ((!\VGA_unit|VGA_SRAM_state~27_combout\))) # (!\VGA_unit|VGA_SRAM_state~15_regout\ & (!\VGA_unit|VGA_SRAM_state~17_regout\ & 
-- \VGA_unit|VGA_SRAM_state~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~26_combout\,
	datac => \VGA_unit|VGA_SRAM_state~15_regout\,
	datad => \VGA_unit|VGA_SRAM_state~27_combout\,
	combout => \VGA_unit|VGA_SRAM_state~28_combout\);

-- Location: LCFF_X30_Y21_N29
\VGA_unit|VGA_SRAM_state~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state~28_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state~15_regout\);

-- Location: LCCOMB_X30_Y21_N22
\VGA_unit|SRAM_address[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~0_combout\ = (!\VGA_enable~regout\ & ((!\VGA_unit|VGA_SRAM_state~14_regout\) # (!\VGA_unit|VGA_SRAM_state~15_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_SRAM_state~15_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|SRAM_address[4]~0_combout\);

-- Location: LCCOMB_X36_Y9_N2
\VGA_unit|SRAM_address[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[1]~4_combout\ = (\VGA_unit|SRAM_address[4]~0_combout\ & (((!\VGA_unit|Equal1~1_combout\ & \VGA_unit|Equal0~3_combout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Equal1~1_combout\,
	datac => \VGA_unit|Equal0~3_combout\,
	datad => \VGA_unit|SRAM_address[4]~0_combout\,
	combout => \VGA_unit|SRAM_address[1]~4_combout\);

-- Location: LCFF_X36_Y9_N23
\VGA_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~53_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(0));

-- Location: LCCOMB_X37_Y10_N16
\VGA_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~2_combout\ = (\VGA_unit|SRAM_address\(1) & (!\VGA_unit|Add1~1\)) # (!\VGA_unit|SRAM_address\(1) & ((\VGA_unit|Add1~1\) # (GND)))
-- \VGA_unit|Add1~3\ = CARRY((!\VGA_unit|Add1~1\) # (!\VGA_unit|SRAM_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(1),
	datad => VCC,
	cin => \VGA_unit|Add1~1\,
	combout => \VGA_unit|Add1~2_combout\,
	cout => \VGA_unit|Add1~3\);

-- Location: LCCOMB_X37_Y10_N18
\VGA_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~4_combout\ = (\VGA_unit|SRAM_address\(2) & (\VGA_unit|Add1~3\ $ (GND))) # (!\VGA_unit|SRAM_address\(2) & (!\VGA_unit|Add1~3\ & VCC))
-- \VGA_unit|Add1~5\ = CARRY((\VGA_unit|SRAM_address\(2) & !\VGA_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(2),
	datad => VCC,
	cin => \VGA_unit|Add1~3\,
	combout => \VGA_unit|Add1~4_combout\,
	cout => \VGA_unit|Add1~5\);

-- Location: LCCOMB_X37_Y10_N20
\VGA_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~6_combout\ = (\VGA_unit|SRAM_address\(3) & (!\VGA_unit|Add1~5\)) # (!\VGA_unit|SRAM_address\(3) & ((\VGA_unit|Add1~5\) # (GND)))
-- \VGA_unit|Add1~7\ = CARRY((!\VGA_unit|Add1~5\) # (!\VGA_unit|SRAM_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(3),
	datad => VCC,
	cin => \VGA_unit|Add1~5\,
	combout => \VGA_unit|Add1~6_combout\,
	cout => \VGA_unit|Add1~7\);

-- Location: LCCOMB_X37_Y10_N22
\VGA_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~8_combout\ = (\VGA_unit|SRAM_address\(4) & (\VGA_unit|Add1~7\ $ (GND))) # (!\VGA_unit|SRAM_address\(4) & (!\VGA_unit|Add1~7\ & VCC))
-- \VGA_unit|Add1~9\ = CARRY((\VGA_unit|SRAM_address\(4) & !\VGA_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(4),
	datad => VCC,
	cin => \VGA_unit|Add1~7\,
	combout => \VGA_unit|Add1~8_combout\,
	cout => \VGA_unit|Add1~9\);

-- Location: LCCOMB_X38_Y9_N0
\VGA_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~0_combout\ = \VGA_unit|SRAM_address\(2) $ (VCC)
-- \VGA_unit|Add0~1\ = CARRY(\VGA_unit|SRAM_address\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(2),
	datad => VCC,
	combout => \VGA_unit|Add0~0_combout\,
	cout => \VGA_unit|Add0~1\);

-- Location: LCCOMB_X37_Y10_N12
\VGA_unit|Add1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~51_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~0_combout\)))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Add1~4_combout\,
	datac => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~0_combout\,
	combout => \VGA_unit|Add1~51_combout\);

-- Location: LCCOMB_X36_Y9_N12
\VGA_unit|SRAM_address[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~3_combout\ = (\VGA_unit|SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address[4]~2_combout\) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address[4]~0_combout\,
	datac => \VGA_unit|SRAM_address[4]~2_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	combout => \VGA_unit|SRAM_address[4]~3_combout\);

-- Location: LCFF_X37_Y10_N13
\VGA_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~51_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(2));

-- Location: LCCOMB_X38_Y9_N2
\VGA_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~2_combout\ = (\VGA_unit|SRAM_address\(3) & (\VGA_unit|Add0~1\ & VCC)) # (!\VGA_unit|SRAM_address\(3) & (!\VGA_unit|Add0~1\))
-- \VGA_unit|Add0~3\ = CARRY((!\VGA_unit|SRAM_address\(3) & !\VGA_unit|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(3),
	datad => VCC,
	cin => \VGA_unit|Add0~1\,
	combout => \VGA_unit|Add0~2_combout\,
	cout => \VGA_unit|Add0~3\);

-- Location: LCCOMB_X37_Y10_N10
\VGA_unit|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~50_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Equal1~1_combout\ & ((\VGA_unit|Add0~2_combout\)))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Equal1~1_combout\,
	datac => \VGA_unit|Add1~6_combout\,
	datad => \VGA_unit|Add0~2_combout\,
	combout => \VGA_unit|Add1~50_combout\);

-- Location: LCFF_X37_Y10_N11
\VGA_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~50_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(3));

-- Location: LCCOMB_X38_Y9_N4
\VGA_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~4_combout\ = (\VGA_unit|SRAM_address\(4) & ((GND) # (!\VGA_unit|Add0~3\))) # (!\VGA_unit|SRAM_address\(4) & (\VGA_unit|Add0~3\ $ (GND)))
-- \VGA_unit|Add0~5\ = CARRY((\VGA_unit|SRAM_address\(4)) # (!\VGA_unit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(4),
	datad => VCC,
	cin => \VGA_unit|Add0~3\,
	combout => \VGA_unit|Add0~4_combout\,
	cout => \VGA_unit|Add0~5\);

-- Location: LCCOMB_X37_Y10_N4
\VGA_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~10_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~4_combout\)))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Add1~8_combout\,
	datac => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~4_combout\,
	combout => \VGA_unit|Add1~10_combout\);

-- Location: LCFF_X37_Y10_N5
\VGA_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~10_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(4));

-- Location: LCCOMB_X37_Y10_N24
\VGA_unit|Add1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~11_combout\ = (\VGA_unit|SRAM_address\(5) & (!\VGA_unit|Add1~9\)) # (!\VGA_unit|SRAM_address\(5) & ((\VGA_unit|Add1~9\) # (GND)))
-- \VGA_unit|Add1~12\ = CARRY((!\VGA_unit|Add1~9\) # (!\VGA_unit|SRAM_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(5),
	datad => VCC,
	cin => \VGA_unit|Add1~9\,
	combout => \VGA_unit|Add1~11_combout\,
	cout => \VGA_unit|Add1~12\);

-- Location: LCCOMB_X37_Y10_N26
\VGA_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~14_combout\ = (\VGA_unit|SRAM_address\(6) & (\VGA_unit|Add1~12\ $ (GND))) # (!\VGA_unit|SRAM_address\(6) & (!\VGA_unit|Add1~12\ & VCC))
-- \VGA_unit|Add1~15\ = CARRY((\VGA_unit|SRAM_address\(6) & !\VGA_unit|Add1~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(6),
	datad => VCC,
	cin => \VGA_unit|Add1~12\,
	combout => \VGA_unit|Add1~14_combout\,
	cout => \VGA_unit|Add1~15\);

-- Location: LCCOMB_X38_Y9_N6
\VGA_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~6_combout\ = (\VGA_unit|SRAM_address\(5) & (\VGA_unit|Add0~5\ & VCC)) # (!\VGA_unit|SRAM_address\(5) & (!\VGA_unit|Add0~5\))
-- \VGA_unit|Add0~7\ = CARRY((!\VGA_unit|SRAM_address\(5) & !\VGA_unit|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(5),
	datad => VCC,
	cin => \VGA_unit|Add0~5\,
	combout => \VGA_unit|Add0~6_combout\,
	cout => \VGA_unit|Add0~7\);

-- Location: LCCOMB_X38_Y9_N8
\VGA_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~8_combout\ = (\VGA_unit|SRAM_address\(6) & ((GND) # (!\VGA_unit|Add0~7\))) # (!\VGA_unit|SRAM_address\(6) & (\VGA_unit|Add0~7\ $ (GND)))
-- \VGA_unit|Add0~9\ = CARRY((\VGA_unit|SRAM_address\(6)) # (!\VGA_unit|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(6),
	datad => VCC,
	cin => \VGA_unit|Add0~7\,
	combout => \VGA_unit|Add0~8_combout\,
	cout => \VGA_unit|Add0~9\);

-- Location: LCCOMB_X37_Y10_N0
\VGA_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~16_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~8_combout\)))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Add1~14_combout\,
	datac => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~8_combout\,
	combout => \VGA_unit|Add1~16_combout\);

-- Location: LCFF_X37_Y10_N1
\VGA_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~16_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(6));

-- Location: LCCOMB_X38_Y9_N10
\VGA_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~10_combout\ = (\VGA_unit|SRAM_address\(7) & (\VGA_unit|Add0~9\ & VCC)) # (!\VGA_unit|SRAM_address\(7) & (!\VGA_unit|Add0~9\))
-- \VGA_unit|Add0~11\ = CARRY((!\VGA_unit|SRAM_address\(7) & !\VGA_unit|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(7),
	datad => VCC,
	cin => \VGA_unit|Add0~9\,
	combout => \VGA_unit|Add0~10_combout\,
	cout => \VGA_unit|Add0~11\);

-- Location: LCCOMB_X37_Y10_N28
\VGA_unit|Add1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~17_combout\ = (\VGA_unit|SRAM_address\(7) & (!\VGA_unit|Add1~15\)) # (!\VGA_unit|SRAM_address\(7) & ((\VGA_unit|Add1~15\) # (GND)))
-- \VGA_unit|Add1~18\ = CARRY((!\VGA_unit|Add1~15\) # (!\VGA_unit|SRAM_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(7),
	datad => VCC,
	cin => \VGA_unit|Add1~15\,
	combout => \VGA_unit|Add1~17_combout\,
	cout => \VGA_unit|Add1~18\);

-- Location: LCCOMB_X37_Y10_N2
\VGA_unit|Add1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~19_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Equal1~1_combout\ & (\VGA_unit|Add0~10_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Equal1~1_combout\,
	datac => \VGA_unit|Add0~10_combout\,
	datad => \VGA_unit|Add1~17_combout\,
	combout => \VGA_unit|Add1~19_combout\);

-- Location: LCFF_X37_Y10_N3
\VGA_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~19_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(7));

-- Location: LCCOMB_X42_Y8_N16
\SRAM_address[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[4]~0_combout\ = top_state(2) $ (((!top_state(1) & !top_state(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => top_state(2),
	datac => top_state(1),
	datad => top_state(0),
	combout => \SRAM_address[4]~0_combout\);

-- Location: LCCOMB_X37_Y8_N2
\SRAM_address[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[7]~8_combout\ = (\M1_unit|SRAM_address\(7) & ((\Equal2~0_combout\) # ((\VGA_unit|SRAM_address\(7) & \SRAM_address[4]~0_combout\)))) # (!\M1_unit|SRAM_address\(7) & (\VGA_unit|SRAM_address\(7) & (\SRAM_address[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(7),
	datab => \VGA_unit|SRAM_address\(7),
	datac => \SRAM_address[4]~0_combout\,
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[7]~8_combout\);

-- Location: LCCOMB_X42_Y8_N12
\SRAM_address~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address~2_combout\ = (!top_state(2) & (top_state(1) $ (top_state(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => top_state(2),
	datac => top_state(1),
	datad => top_state(0),
	combout => \SRAM_address~2_combout\);

-- Location: LCCOMB_X37_Y8_N4
\SRAM_address[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[7]~9_combout\ = (\SRAM_address[7]~8_combout\) # ((\UART_unit|SRAM_address\(7) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_address[7]~8_combout\,
	datac => \UART_unit|SRAM_address\(7),
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[7]~9_combout\);

-- Location: LCCOMB_X40_Y12_N14
\M1_unit|RGB_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[0]~18_combout\ = \M1_unit|RGB_address\(0) $ (VCC)
-- \M1_unit|RGB_address[0]~19\ = CARRY(\M1_unit|RGB_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(0),
	datad => VCC,
	combout => \M1_unit|RGB_address[0]~18_combout\,
	cout => \M1_unit|RGB_address[0]~19\);

-- Location: LCCOMB_X40_Y12_N8
\M1_unit|RGB_address[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[3]~28_combout\ = (!\M1_unit|Y_address[10]~18_combout\ & (((\M1_unit|M1_state.M1_IDLE~2_combout\) # (\M1_unit|SRAM_write_data[9]~16_combout\)) # (!\M1_unit|WideOr44~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address[10]~18_combout\,
	datab => \M1_unit|WideOr44~0_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|SRAM_write_data[9]~16_combout\,
	combout => \M1_unit|RGB_address[3]~28_combout\);

-- Location: LCFF_X40_Y12_N15
\M1_unit|RGB_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[0]~18_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(0));

-- Location: LCCOMB_X40_Y12_N18
\M1_unit|RGB_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[2]~22_combout\ = (\M1_unit|RGB_address\(2) & (\M1_unit|RGB_address[1]~21\ $ (GND))) # (!\M1_unit|RGB_address\(2) & (!\M1_unit|RGB_address[1]~21\ & VCC))
-- \M1_unit|RGB_address[2]~23\ = CARRY((\M1_unit|RGB_address\(2) & !\M1_unit|RGB_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(2),
	datad => VCC,
	cin => \M1_unit|RGB_address[1]~21\,
	combout => \M1_unit|RGB_address[2]~22_combout\,
	cout => \M1_unit|RGB_address[2]~23\);

-- Location: LCFF_X40_Y12_N19
\M1_unit|RGB_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[2]~22_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(2));

-- Location: LCCOMB_X40_Y12_N22
\M1_unit|RGB_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[4]~26_combout\ = (\M1_unit|RGB_address\(4) & (\M1_unit|RGB_address[3]~25\ $ (GND))) # (!\M1_unit|RGB_address\(4) & (!\M1_unit|RGB_address[3]~25\ & VCC))
-- \M1_unit|RGB_address[4]~27\ = CARRY((\M1_unit|RGB_address\(4) & !\M1_unit|RGB_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(4),
	datad => VCC,
	cin => \M1_unit|RGB_address[3]~25\,
	combout => \M1_unit|RGB_address[4]~26_combout\,
	cout => \M1_unit|RGB_address[4]~27\);

-- Location: LCFF_X40_Y12_N23
\M1_unit|RGB_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[4]~26_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(4));

-- Location: LCCOMB_X40_Y12_N26
\M1_unit|RGB_address[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[6]~31_combout\ = (\M1_unit|RGB_address\(6) & (\M1_unit|RGB_address[5]~30\ $ (GND))) # (!\M1_unit|RGB_address\(6) & (!\M1_unit|RGB_address[5]~30\ & VCC))
-- \M1_unit|RGB_address[6]~32\ = CARRY((\M1_unit|RGB_address\(6) & !\M1_unit|RGB_address[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(6),
	datad => VCC,
	cin => \M1_unit|RGB_address[5]~30\,
	combout => \M1_unit|RGB_address[6]~31_combout\,
	cout => \M1_unit|RGB_address[6]~32\);

-- Location: LCFF_X40_Y12_N27
\M1_unit|RGB_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[6]~31_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(6));

-- Location: LCCOMB_X41_Y12_N14
\M1_unit|V_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[0]~18_combout\ = \M1_unit|V_address\(0) $ (VCC)
-- \M1_unit|V_address[0]~19\ = CARRY(\M1_unit|V_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(0),
	datad => VCC,
	combout => \M1_unit|V_address[0]~18_combout\,
	cout => \M1_unit|V_address[0]~19\);

-- Location: LCCOMB_X42_Y13_N20
\M1_unit|M1_state.M1_COMMON_7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_state.M1_COMMON_7~1_combout\ = (!\M1_unit|M1_state~7_regout\ & \M1_unit|M1_state.M1_COMMON_7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|M1_state~7_regout\,
	datad => \M1_unit|M1_state.M1_COMMON_7~0_combout\,
	combout => \M1_unit|M1_state.M1_COMMON_7~1_combout\);

-- Location: LCCOMB_X40_Y13_N28
\M1_unit|WideOr8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr8~1_combout\ = (\M1_unit|WideOr8~0_combout\ & (!\M1_unit|M1_state.M1_LEAD_1~3_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & !\M1_unit|M1_state.M1_COMMON_7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr8~0_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_1~3_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_7~1_combout\,
	combout => \M1_unit|WideOr8~1_combout\);

-- Location: LCCOMB_X40_Y13_N8
\M1_unit|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|LessThan0~0_combout\ = (((!\M1_unit|Column_counter\(0) & !\M1_unit|Column_counter\(1))) # (!\M1_unit|Column_counter\(2))) # (!\M1_unit|Column_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Column_counter\(3),
	datab => \M1_unit|Column_counter\(0),
	datac => \M1_unit|Column_counter\(1),
	datad => \M1_unit|Column_counter\(2),
	combout => \M1_unit|LessThan0~0_combout\);

-- Location: LCCOMB_X40_Y13_N2
\M1_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|LessThan0~1_combout\ = ((!\M1_unit|Column_counter\(5) & (!\M1_unit|Column_counter\(4) & \M1_unit|LessThan0~0_combout\))) # (!\M1_unit|Column_counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Column_counter\(5),
	datab => \M1_unit|Column_counter\(4),
	datac => \M1_unit|LessThan0~0_combout\,
	datad => \M1_unit|Column_counter\(6),
	combout => \M1_unit|LessThan0~1_combout\);

-- Location: LCCOMB_X42_Y13_N26
\M1_unit|V_address[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[5]~28_combout\ = (!\M1_unit|WideOr8~1_combout\ & (!\M1_unit|Y_address[10]~18_combout\ & ((\M1_unit|LessThan0~1_combout\) # (!\M1_unit|M1_state.M1_COMMON_7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_7~1_combout\,
	datab => \M1_unit|WideOr8~1_combout\,
	datac => \M1_unit|Y_address[10]~18_combout\,
	datad => \M1_unit|LessThan0~1_combout\,
	combout => \M1_unit|V_address[5]~28_combout\);

-- Location: LCFF_X41_Y12_N15
\M1_unit|V_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[0]~18_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(0));

-- Location: LCCOMB_X41_Y12_N16
\M1_unit|V_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[1]~20_combout\ = (\M1_unit|V_address\(1) & (!\M1_unit|V_address[0]~19\)) # (!\M1_unit|V_address\(1) & ((\M1_unit|V_address[0]~19\) # (GND)))
-- \M1_unit|V_address[1]~21\ = CARRY((!\M1_unit|V_address[0]~19\) # (!\M1_unit|V_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(1),
	datad => VCC,
	cin => \M1_unit|V_address[0]~19\,
	combout => \M1_unit|V_address[1]~20_combout\,
	cout => \M1_unit|V_address[1]~21\);

-- Location: LCCOMB_X41_Y12_N18
\M1_unit|V_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[2]~22_combout\ = (\M1_unit|V_address\(2) & (\M1_unit|V_address[1]~21\ $ (GND))) # (!\M1_unit|V_address\(2) & (!\M1_unit|V_address[1]~21\ & VCC))
-- \M1_unit|V_address[2]~23\ = CARRY((\M1_unit|V_address\(2) & !\M1_unit|V_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(2),
	datad => VCC,
	cin => \M1_unit|V_address[1]~21\,
	combout => \M1_unit|V_address[2]~22_combout\,
	cout => \M1_unit|V_address[2]~23\);

-- Location: LCFF_X41_Y12_N19
\M1_unit|V_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[2]~22_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(2));

-- Location: LCCOMB_X41_Y12_N22
\M1_unit|V_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[4]~26_combout\ = (\M1_unit|V_address\(4) & (\M1_unit|V_address[3]~25\ $ (GND))) # (!\M1_unit|V_address\(4) & (!\M1_unit|V_address[3]~25\ & VCC))
-- \M1_unit|V_address[4]~27\ = CARRY((\M1_unit|V_address\(4) & !\M1_unit|V_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(4),
	datad => VCC,
	cin => \M1_unit|V_address[3]~25\,
	combout => \M1_unit|V_address[4]~26_combout\,
	cout => \M1_unit|V_address[4]~27\);

-- Location: LCFF_X41_Y12_N23
\M1_unit|V_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[4]~26_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(4));

-- Location: LCCOMB_X41_Y12_N26
\M1_unit|V_address[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[6]~31_combout\ = (\M1_unit|V_address\(6) & (\M1_unit|V_address[5]~30\ $ (GND))) # (!\M1_unit|V_address\(6) & (!\M1_unit|V_address[5]~30\ & VCC))
-- \M1_unit|V_address[6]~32\ = CARRY((\M1_unit|V_address\(6) & !\M1_unit|V_address[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(6),
	datad => VCC,
	cin => \M1_unit|V_address[5]~30\,
	combout => \M1_unit|V_address[6]~31_combout\,
	cout => \M1_unit|V_address[6]~32\);

-- Location: LCFF_X41_Y12_N27
\M1_unit|V_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[6]~31_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(6));

-- Location: LCCOMB_X42_Y12_N14
\M1_unit|U_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[0]~18_combout\ = \M1_unit|U_address\(0) $ (VCC)
-- \M1_unit|U_address[0]~19\ = CARRY(\M1_unit|U_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(0),
	datad => VCC,
	combout => \M1_unit|U_address[0]~18_combout\,
	cout => \M1_unit|U_address[0]~19\);

-- Location: LCCOMB_X42_Y13_N6
\M1_unit|U_address[13]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[13]~28_combout\ = (\M1_unit|M1_state.M1_IDLE~2_combout\ & (((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & !\M1_unit|LessThan0~1_combout\)) # (!\M1_unit|M1_end~regout\))) # (!\M1_unit|M1_state.M1_IDLE~2_combout\ & 
-- (((\M1_unit|M1_state.M1_COMMON_6~0_combout\ & !\M1_unit|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datab => \M1_unit|M1_end~regout\,
	datac => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datad => \M1_unit|LessThan0~1_combout\,
	combout => \M1_unit|U_address[13]~28_combout\);

-- Location: LCCOMB_X42_Y13_N24
\M1_unit|U_address[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[13]~29_combout\ = (!\M1_unit|U_address[13]~28_combout\ & ((\M1_unit|M1_state.M1_IDLE~2_combout\) # ((\M1_unit|M1_state.M1_COMMON_6~0_combout\) # (!\M1_unit|SRAM_address[17]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datab => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datac => \M1_unit|SRAM_address[17]~15_combout\,
	datad => \M1_unit|U_address[13]~28_combout\,
	combout => \M1_unit|U_address[13]~29_combout\);

-- Location: LCFF_X42_Y12_N15
\M1_unit|U_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[0]~18_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(0));

-- Location: LCCOMB_X42_Y12_N18
\M1_unit|U_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[2]~22_combout\ = (\M1_unit|U_address\(2) & (\M1_unit|U_address[1]~21\ $ (GND))) # (!\M1_unit|U_address\(2) & (!\M1_unit|U_address[1]~21\ & VCC))
-- \M1_unit|U_address[2]~23\ = CARRY((\M1_unit|U_address\(2) & !\M1_unit|U_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(2),
	datad => VCC,
	cin => \M1_unit|U_address[1]~21\,
	combout => \M1_unit|U_address[2]~22_combout\,
	cout => \M1_unit|U_address[2]~23\);

-- Location: LCFF_X42_Y12_N19
\M1_unit|U_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[2]~22_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(2));

-- Location: LCCOMB_X42_Y12_N22
\M1_unit|U_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[4]~26_combout\ = (\M1_unit|U_address\(4) & (\M1_unit|U_address[3]~25\ $ (GND))) # (!\M1_unit|U_address\(4) & (!\M1_unit|U_address[3]~25\ & VCC))
-- \M1_unit|U_address[4]~27\ = CARRY((\M1_unit|U_address\(4) & !\M1_unit|U_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(4),
	datad => VCC,
	cin => \M1_unit|U_address[3]~25\,
	combout => \M1_unit|U_address[4]~26_combout\,
	cout => \M1_unit|U_address[4]~27\);

-- Location: LCFF_X42_Y12_N23
\M1_unit|U_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[4]~26_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(4));

-- Location: LCCOMB_X42_Y12_N26
\M1_unit|U_address[6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[6]~32_combout\ = (\M1_unit|U_address\(6) & (\M1_unit|U_address[5]~31\ $ (GND))) # (!\M1_unit|U_address\(6) & (!\M1_unit|U_address[5]~31\ & VCC))
-- \M1_unit|U_address[6]~33\ = CARRY((\M1_unit|U_address\(6) & !\M1_unit|U_address[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(6),
	datad => VCC,
	cin => \M1_unit|U_address[5]~31\,
	combout => \M1_unit|U_address[6]~32_combout\,
	cout => \M1_unit|U_address[6]~33\);

-- Location: LCFF_X42_Y12_N27
\M1_unit|U_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[6]~32_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(6));

-- Location: LCCOMB_X42_Y15_N16
\M1_unit|SRAM_address[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~9_combout\ = (\M1_unit|M1_state.M1_COMMON_6~0_combout\) # (((\M1_unit|M1_state.M1_IDLE~0_combout\ & \M1_unit|M1_state.M1_LEAD_0~0_combout\)) # (!\M1_unit|WideOr7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_COMMON_6~0_combout\,
	datab => \M1_unit|M1_state.M1_IDLE~0_combout\,
	datac => \M1_unit|M1_state.M1_LEAD_0~0_combout\,
	datad => \M1_unit|WideOr7~0_combout\,
	combout => \M1_unit|SRAM_address[17]~9_combout\);

-- Location: LCCOMB_X41_Y14_N12
\M1_unit|SRAM_address[17]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~8_combout\ = (\M1_unit|M1_state~7_regout\ & ((\M1_unit|M1_state~5_regout\) # (\M1_unit|M1_state~6_regout\ $ (!\M1_unit|M1_state~8_regout\)))) # (!\M1_unit|M1_state~7_regout\ & ((\M1_unit|M1_state~6_regout\ $ 
-- (!\M1_unit|M1_state~8_regout\)) # (!\M1_unit|M1_state~5_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~7_regout\,
	datab => \M1_unit|M1_state~6_regout\,
	datac => \M1_unit|M1_state~5_regout\,
	datad => \M1_unit|M1_state~8_regout\,
	combout => \M1_unit|SRAM_address[17]~8_combout\);

-- Location: LCCOMB_X41_Y14_N14
\M1_unit|SRAM_address[17]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~19_combout\ = (\M1_unit|M1_state~4_regout\) # (\M1_unit|SRAM_address[17]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|M1_state~4_regout\,
	datad => \M1_unit|SRAM_address[17]~8_combout\,
	combout => \M1_unit|SRAM_address[17]~19_combout\);

-- Location: LCCOMB_X41_Y12_N4
\M1_unit|SRAM_address[17]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~10_combout\ = ((\M1_unit|SRAM_write_data[9]~16_combout\) # ((\M1_unit|SRAM_address[17]~9_combout\ & \M1_unit|SRAM_address[17]~19_combout\))) # (!\M1_unit|WideOr44~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr44~0_combout\,
	datab => \M1_unit|SRAM_write_data[9]~16_combout\,
	datac => \M1_unit|SRAM_address[17]~9_combout\,
	datad => \M1_unit|SRAM_address[17]~19_combout\,
	combout => \M1_unit|SRAM_address[17]~10_combout\);

-- Location: LCCOMB_X43_Y12_N14
\M1_unit|Y_address[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[0]~19_combout\ = \M1_unit|Y_address\(0) $ (VCC)
-- \M1_unit|Y_address[0]~20\ = CARRY(\M1_unit|Y_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(0),
	datad => VCC,
	combout => \M1_unit|Y_address[0]~19_combout\,
	cout => \M1_unit|Y_address[0]~20\);

-- Location: LCCOMB_X42_Y13_N2
\M1_unit|WideOr6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr6~2_combout\ = (!\M1_unit|M1_state.M1_OUT_11~0_combout\ & (\M1_unit|WideOr6~0_combout\ & (!\M1_unit|M1_state.M1_IDLE~2_combout\ & !\M1_unit|M1_state.M1_LEAD_6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	datab => \M1_unit|WideOr6~0_combout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_6~1_combout\,
	combout => \M1_unit|WideOr6~2_combout\);

-- Location: LCCOMB_X42_Y13_N28
\M1_unit|Y_address[10]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[10]~29_combout\ = (!\M1_unit|Y_address[10]~18_combout\ & (!\M1_unit|WideOr6~2_combout\ & ((!\M1_unit|Equal0~2_combout\) # (!\M1_unit|M1_state.M1_OUT_11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	datab => \M1_unit|Equal0~2_combout\,
	datac => \M1_unit|Y_address[10]~18_combout\,
	datad => \M1_unit|WideOr6~2_combout\,
	combout => \M1_unit|Y_address[10]~29_combout\);

-- Location: LCFF_X43_Y12_N15
\M1_unit|Y_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[0]~19_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(0));

-- Location: LCCOMB_X43_Y12_N16
\M1_unit|Y_address[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[1]~21_combout\ = (\M1_unit|Y_address\(1) & (!\M1_unit|Y_address[0]~20\)) # (!\M1_unit|Y_address\(1) & ((\M1_unit|Y_address[0]~20\) # (GND)))
-- \M1_unit|Y_address[1]~22\ = CARRY((!\M1_unit|Y_address[0]~20\) # (!\M1_unit|Y_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(1),
	datad => VCC,
	cin => \M1_unit|Y_address[0]~20\,
	combout => \M1_unit|Y_address[1]~21_combout\,
	cout => \M1_unit|Y_address[1]~22\);

-- Location: LCCOMB_X43_Y12_N18
\M1_unit|Y_address[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[2]~23_combout\ = (\M1_unit|Y_address\(2) & (\M1_unit|Y_address[1]~22\ $ (GND))) # (!\M1_unit|Y_address\(2) & (!\M1_unit|Y_address[1]~22\ & VCC))
-- \M1_unit|Y_address[2]~24\ = CARRY((\M1_unit|Y_address\(2) & !\M1_unit|Y_address[1]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(2),
	datad => VCC,
	cin => \M1_unit|Y_address[1]~22\,
	combout => \M1_unit|Y_address[2]~23_combout\,
	cout => \M1_unit|Y_address[2]~24\);

-- Location: LCFF_X43_Y12_N19
\M1_unit|Y_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[2]~23_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(2));

-- Location: LCCOMB_X43_Y12_N22
\M1_unit|Y_address[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[4]~27_combout\ = (\M1_unit|Y_address\(4) & (\M1_unit|Y_address[3]~26\ $ (GND))) # (!\M1_unit|Y_address\(4) & (!\M1_unit|Y_address[3]~26\ & VCC))
-- \M1_unit|Y_address[4]~28\ = CARRY((\M1_unit|Y_address\(4) & !\M1_unit|Y_address[3]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(4),
	datad => VCC,
	cin => \M1_unit|Y_address[3]~26\,
	combout => \M1_unit|Y_address[4]~27_combout\,
	cout => \M1_unit|Y_address[4]~28\);

-- Location: LCFF_X43_Y12_N23
\M1_unit|Y_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[4]~27_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(4));

-- Location: LCCOMB_X43_Y12_N26
\M1_unit|Y_address[6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[6]~32_combout\ = (\M1_unit|Y_address\(6) & (\M1_unit|Y_address[5]~31\ $ (GND))) # (!\M1_unit|Y_address\(6) & (!\M1_unit|Y_address[5]~31\ & VCC))
-- \M1_unit|Y_address[6]~33\ = CARRY((\M1_unit|Y_address\(6) & !\M1_unit|Y_address[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(6),
	datad => VCC,
	cin => \M1_unit|Y_address[5]~31\,
	combout => \M1_unit|Y_address[6]~32_combout\,
	cout => \M1_unit|Y_address[6]~33\);

-- Location: LCFF_X43_Y12_N27
\M1_unit|Y_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[6]~32_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(6));

-- Location: LCCOMB_X43_Y12_N8
\M1_unit|Selector212~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector212~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|U_address\(6)) # ((\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & (((!\M1_unit|SRAM_address[17]~10_combout\ & 
-- \M1_unit|Y_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~11_combout\,
	datab => \M1_unit|U_address\(6),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Y_address\(6),
	combout => \M1_unit|Selector212~0_combout\);

-- Location: LCCOMB_X40_Y12_N2
\M1_unit|Selector212~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector212~1_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Selector212~0_combout\ & ((\M1_unit|V_address\(6)))) # (!\M1_unit|Selector212~0_combout\ & (\M1_unit|RGB_address\(6))))) # (!\M1_unit|SRAM_address[17]~10_combout\ & 
-- (((\M1_unit|Selector212~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~10_combout\,
	datab => \M1_unit|RGB_address\(6),
	datac => \M1_unit|V_address\(6),
	datad => \M1_unit|Selector212~0_combout\,
	combout => \M1_unit|Selector212~1_combout\);

-- Location: LCCOMB_X40_Y12_N6
\M1_unit|Selector212~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector212~2_combout\ = (\M1_unit|Selector212~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_start~regout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Selector212~1_combout\,
	combout => \M1_unit|Selector212~2_combout\);

-- Location: LCCOMB_X41_Y14_N18
\M1_unit|SRAM_address[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~18_combout\ = (!\M1_unit|M1_state.M1_OUT_7~0_combout\ & (((!\M1_unit|M1_state.M1_COMMON_2~0_combout\) # (!\M1_unit|M1_state~8_regout\)) # (!\M1_unit|M1_state~7_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_state~7_regout\,
	datab => \M1_unit|M1_state~8_regout\,
	datac => \M1_unit|M1_state.M1_OUT_7~0_combout\,
	datad => \M1_unit|M1_state.M1_COMMON_2~0_combout\,
	combout => \M1_unit|SRAM_address[17]~18_combout\);

-- Location: LCCOMB_X41_Y14_N8
\M1_unit|SRAM_address[17]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~12_combout\ = (((\M1_unit|Equal0~2_combout\ & \M1_unit|M1_state.M1_OUT_11~0_combout\)) # (!\M1_unit|SRAM_address[17]~17_combout\)) # (!\M1_unit|SRAM_address[17]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Equal0~2_combout\,
	datab => \M1_unit|SRAM_address[17]~18_combout\,
	datac => \M1_unit|SRAM_address[17]~17_combout\,
	datad => \M1_unit|M1_state.M1_OUT_11~0_combout\,
	combout => \M1_unit|SRAM_address[17]~12_combout\);

-- Location: LCCOMB_X40_Y14_N2
\M1_unit|SRAM_address[17]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~14_combout\ = (!\M1_unit|SRAM_address[17]~13_combout\ & (!\M1_unit|M1_state.M1_LEAD_8~4_combout\ & (!\M1_unit|SRAM_address[17]~12_combout\ & !\M1_unit|M1_state.M1_LEAD_9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~13_combout\,
	datab => \M1_unit|M1_state.M1_LEAD_8~4_combout\,
	datac => \M1_unit|SRAM_address[17]~12_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_9~0_combout\,
	combout => \M1_unit|SRAM_address[17]~14_combout\);

-- Location: LCFF_X40_Y12_N7
\M1_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector212~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(6));

-- Location: LCCOMB_X37_Y8_N18
\SRAM_address[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[6]~6_combout\ = (\SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address\(6)) # ((\Equal2~0_combout\ & \M1_unit|SRAM_address\(6))))) # (!\SRAM_address[4]~0_combout\ & (\Equal2~0_combout\ & (\M1_unit|SRAM_address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datab => \Equal2~0_combout\,
	datac => \M1_unit|SRAM_address\(6),
	datad => \VGA_unit|SRAM_address\(6),
	combout => \SRAM_address[6]~6_combout\);

-- Location: LCCOMB_X40_Y8_N10
\UART_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Add1~16_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\ & (!\UART_rx_initialize~regout\ & ((\UART_unit|Add1~14_combout\) # (!\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout\,
	datab => \UART_unit|LessThan1~5_combout\,
	datac => \UART_rx_initialize~regout\,
	datad => \UART_unit|Add1~14_combout\,
	combout => \UART_unit|Add1~16_combout\);

-- Location: LCFF_X40_Y8_N11
\UART_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Add1~16_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \UART_unit|SRAM_address[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(6));

-- Location: LCCOMB_X37_Y8_N16
\SRAM_address[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[6]~7_combout\ = (\SRAM_address[6]~6_combout\) # ((\UART_unit|SRAM_address\(6) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_address[6]~6_combout\,
	datac => \UART_unit|SRAM_address\(6),
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[6]~7_combout\);

-- Location: LCCOMB_X37_Y10_N6
\VGA_unit|Add1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~13_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Equal1~1_combout\ & ((\VGA_unit|Add0~6_combout\)))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Equal1~1_combout\,
	datac => \VGA_unit|Add1~11_combout\,
	datad => \VGA_unit|Add0~6_combout\,
	combout => \VGA_unit|Add1~13_combout\);

-- Location: LCFF_X37_Y10_N7
\VGA_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~13_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(5));

-- Location: LCCOMB_X37_Y8_N22
\SRAM_address[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[5]~4_combout\ = (\M1_unit|SRAM_address\(5) & ((\Equal2~0_combout\) # ((\VGA_unit|SRAM_address\(5) & \SRAM_address[4]~0_combout\)))) # (!\M1_unit|SRAM_address\(5) & (\VGA_unit|SRAM_address\(5) & (\SRAM_address[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(5),
	datab => \VGA_unit|SRAM_address\(5),
	datac => \SRAM_address[4]~0_combout\,
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[5]~4_combout\);

-- Location: LCCOMB_X37_Y8_N12
\SRAM_address[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[5]~5_combout\ = (\SRAM_address[5]~4_combout\) # ((\UART_unit|SRAM_address\(5) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_address[5]~4_combout\,
	datac => \UART_unit|SRAM_address\(5),
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[5]~5_combout\);

-- Location: LCCOMB_X43_Y12_N12
\M1_unit|Selector214~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector214~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|U_address\(4)) # ((\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & (((!\M1_unit|SRAM_address[17]~10_combout\ & 
-- \M1_unit|Y_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~11_combout\,
	datab => \M1_unit|U_address\(4),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Y_address\(4),
	combout => \M1_unit|Selector214~0_combout\);

-- Location: LCCOMB_X40_Y12_N0
\M1_unit|Selector214~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector214~1_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Selector214~0_combout\ & ((\M1_unit|V_address\(4)))) # (!\M1_unit|Selector214~0_combout\ & (\M1_unit|RGB_address\(4))))) # (!\M1_unit|SRAM_address[17]~10_combout\ & 
-- (((\M1_unit|Selector214~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~10_combout\,
	datab => \M1_unit|RGB_address\(4),
	datac => \M1_unit|V_address\(4),
	datad => \M1_unit|Selector214~0_combout\,
	combout => \M1_unit|Selector214~1_combout\);

-- Location: LCCOMB_X40_Y12_N12
\M1_unit|Selector214~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector214~2_combout\ = (\M1_unit|Selector214~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_start~regout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Selector214~1_combout\,
	combout => \M1_unit|Selector214~2_combout\);

-- Location: LCFF_X40_Y12_N13
\M1_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector214~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(4));

-- Location: LCCOMB_X37_Y8_N0
\SRAM_address[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[4]~1_combout\ = (\SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address\(4)) # ((\M1_unit|SRAM_address\(4) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~0_combout\ & (\M1_unit|SRAM_address\(4) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datab => \M1_unit|SRAM_address\(4),
	datac => \VGA_unit|SRAM_address\(4),
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[4]~1_combout\);

-- Location: LCCOMB_X38_Y8_N28
\SRAM_address[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[4]~3_combout\ = (\SRAM_address[4]~1_combout\) # ((\UART_unit|SRAM_address\(4) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(4),
	datac => \SRAM_address[4]~1_combout\,
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[4]~3_combout\);

-- Location: LCCOMB_X34_Y8_N12
\unit0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr6~0_combout\ = (\SRAM_address[7]~9_combout\ & (\SRAM_address[4]~3_combout\ & (\SRAM_address[6]~7_combout\ $ (\SRAM_address[5]~5_combout\)))) # (!\SRAM_address[7]~9_combout\ & (!\SRAM_address[5]~5_combout\ & (\SRAM_address[6]~7_combout\ $ 
-- (\SRAM_address[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~9_combout\,
	datab => \SRAM_address[6]~7_combout\,
	datac => \SRAM_address[5]~5_combout\,
	datad => \SRAM_address[4]~3_combout\,
	combout => \unit0|WideOr6~0_combout\);

-- Location: LCCOMB_X34_Y8_N10
\unit0|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr5~0_combout\ = (\SRAM_address[7]~9_combout\ & ((\SRAM_address[4]~3_combout\ & ((\SRAM_address[5]~5_combout\))) # (!\SRAM_address[4]~3_combout\ & (\SRAM_address[6]~7_combout\)))) # (!\SRAM_address[7]~9_combout\ & (\SRAM_address[6]~7_combout\ & 
-- (\SRAM_address[5]~5_combout\ $ (\SRAM_address[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~9_combout\,
	datab => \SRAM_address[6]~7_combout\,
	datac => \SRAM_address[5]~5_combout\,
	datad => \SRAM_address[4]~3_combout\,
	combout => \unit0|WideOr5~0_combout\);

-- Location: LCCOMB_X34_Y8_N16
\unit0|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr4~0_combout\ = (\SRAM_address[7]~9_combout\ & (\SRAM_address[6]~7_combout\ & ((\SRAM_address[5]~5_combout\) # (!\SRAM_address[4]~3_combout\)))) # (!\SRAM_address[7]~9_combout\ & (!\SRAM_address[6]~7_combout\ & (\SRAM_address[5]~5_combout\ & 
-- !\SRAM_address[4]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~9_combout\,
	datab => \SRAM_address[6]~7_combout\,
	datac => \SRAM_address[5]~5_combout\,
	datad => \SRAM_address[4]~3_combout\,
	combout => \unit0|WideOr4~0_combout\);

-- Location: LCCOMB_X34_Y8_N22
\unit0|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr3~0_combout\ = (\SRAM_address[4]~3_combout\ & ((\SRAM_address[6]~7_combout\ $ (!\SRAM_address[5]~5_combout\)))) # (!\SRAM_address[4]~3_combout\ & ((\SRAM_address[7]~9_combout\ & (!\SRAM_address[6]~7_combout\ & \SRAM_address[5]~5_combout\)) # 
-- (!\SRAM_address[7]~9_combout\ & (\SRAM_address[6]~7_combout\ & !\SRAM_address[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~9_combout\,
	datab => \SRAM_address[6]~7_combout\,
	datac => \SRAM_address[5]~5_combout\,
	datad => \SRAM_address[4]~3_combout\,
	combout => \unit0|WideOr3~0_combout\);

-- Location: LCCOMB_X34_Y8_N8
\unit0|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr2~0_combout\ = (\SRAM_address[5]~5_combout\ & (!\SRAM_address[7]~9_combout\ & ((\SRAM_address[4]~3_combout\)))) # (!\SRAM_address[5]~5_combout\ & ((\SRAM_address[6]~7_combout\ & (!\SRAM_address[7]~9_combout\)) # (!\SRAM_address[6]~7_combout\ 
-- & ((\SRAM_address[4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~9_combout\,
	datab => \SRAM_address[6]~7_combout\,
	datac => \SRAM_address[5]~5_combout\,
	datad => \SRAM_address[4]~3_combout\,
	combout => \unit0|WideOr2~0_combout\);

-- Location: LCCOMB_X34_Y8_N2
\unit0|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr1~0_combout\ = (\SRAM_address[6]~7_combout\ & (\SRAM_address[4]~3_combout\ & (\SRAM_address[7]~9_combout\ $ (\SRAM_address[5]~5_combout\)))) # (!\SRAM_address[6]~7_combout\ & (!\SRAM_address[7]~9_combout\ & ((\SRAM_address[5]~5_combout\) # 
-- (\SRAM_address[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~9_combout\,
	datab => \SRAM_address[6]~7_combout\,
	datac => \SRAM_address[5]~5_combout\,
	datad => \SRAM_address[4]~3_combout\,
	combout => \unit0|WideOr1~0_combout\);

-- Location: LCCOMB_X34_Y8_N28
\unit0|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr0~0_combout\ = (\SRAM_address[4]~3_combout\ & ((\SRAM_address[7]~9_combout\) # (\SRAM_address[6]~7_combout\ $ (\SRAM_address[5]~5_combout\)))) # (!\SRAM_address[4]~3_combout\ & ((\SRAM_address[5]~5_combout\) # (\SRAM_address[7]~9_combout\ $ 
-- (\SRAM_address[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[7]~9_combout\,
	datab => \SRAM_address[6]~7_combout\,
	datac => \SRAM_address[5]~5_combout\,
	datad => \SRAM_address[4]~3_combout\,
	combout => \unit0|WideOr0~0_combout\);

-- Location: LCCOMB_X38_Y9_N12
\VGA_unit|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~12_combout\ = (\VGA_unit|SRAM_address\(8) & ((GND) # (!\VGA_unit|Add0~11\))) # (!\VGA_unit|SRAM_address\(8) & (\VGA_unit|Add0~11\ $ (GND)))
-- \VGA_unit|Add0~13\ = CARRY((\VGA_unit|SRAM_address\(8)) # (!\VGA_unit|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(8),
	datad => VCC,
	cin => \VGA_unit|Add0~11\,
	combout => \VGA_unit|Add0~12_combout\,
	cout => \VGA_unit|Add0~13\);

-- Location: LCCOMB_X38_Y9_N14
\VGA_unit|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~14_combout\ = (\VGA_unit|SRAM_address\(9) & (\VGA_unit|Add0~13\ & VCC)) # (!\VGA_unit|SRAM_address\(9) & (!\VGA_unit|Add0~13\))
-- \VGA_unit|Add0~15\ = CARRY((!\VGA_unit|SRAM_address\(9) & !\VGA_unit|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(9),
	datad => VCC,
	cin => \VGA_unit|Add0~13\,
	combout => \VGA_unit|Add0~14_combout\,
	cout => \VGA_unit|Add0~15\);

-- Location: LCCOMB_X37_Y10_N30
\VGA_unit|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~20_combout\ = (\VGA_unit|SRAM_address\(8) & (\VGA_unit|Add1~18\ $ (GND))) # (!\VGA_unit|SRAM_address\(8) & (!\VGA_unit|Add1~18\ & VCC))
-- \VGA_unit|Add1~21\ = CARRY((\VGA_unit|SRAM_address\(8) & !\VGA_unit|Add1~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(8),
	datad => VCC,
	cin => \VGA_unit|Add1~18\,
	combout => \VGA_unit|Add1~20_combout\,
	cout => \VGA_unit|Add1~21\);

-- Location: LCCOMB_X37_Y10_N8
\VGA_unit|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~22_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Equal1~1_combout\ & (\VGA_unit|Add0~12_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Equal1~1_combout\,
	datac => \VGA_unit|Add0~12_combout\,
	datad => \VGA_unit|Add1~20_combout\,
	combout => \VGA_unit|Add1~22_combout\);

-- Location: LCFF_X37_Y10_N9
\VGA_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~22_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(8));

-- Location: LCCOMB_X37_Y9_N0
\VGA_unit|Add1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~23_combout\ = (\VGA_unit|SRAM_address\(9) & (!\VGA_unit|Add1~21\)) # (!\VGA_unit|SRAM_address\(9) & ((\VGA_unit|Add1~21\) # (GND)))
-- \VGA_unit|Add1~24\ = CARRY((!\VGA_unit|Add1~21\) # (!\VGA_unit|SRAM_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(9),
	datad => VCC,
	cin => \VGA_unit|Add1~21\,
	combout => \VGA_unit|Add1~23_combout\,
	cout => \VGA_unit|Add1~24\);

-- Location: LCCOMB_X37_Y9_N18
\VGA_unit|Add1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~25_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add0~14_combout\)) # (!\VGA_unit|Equal1~1_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (((\VGA_unit|Add1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add0~14_combout\,
	datad => \VGA_unit|Add1~23_combout\,
	combout => \VGA_unit|Add1~25_combout\);

-- Location: LCFF_X37_Y9_N19
\VGA_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~25_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(9));

-- Location: LCCOMB_X37_Y9_N4
\VGA_unit|Add1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~29_combout\ = (\VGA_unit|SRAM_address\(11) & (!\VGA_unit|Add1~27\)) # (!\VGA_unit|SRAM_address\(11) & ((\VGA_unit|Add1~27\) # (GND)))
-- \VGA_unit|Add1~30\ = CARRY((!\VGA_unit|Add1~27\) # (!\VGA_unit|SRAM_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(11),
	datad => VCC,
	cin => \VGA_unit|Add1~27\,
	combout => \VGA_unit|Add1~29_combout\,
	cout => \VGA_unit|Add1~30\);

-- Location: LCCOMB_X38_Y9_N18
\VGA_unit|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~18_combout\ = (\VGA_unit|SRAM_address\(11) & (\VGA_unit|Add0~17\ & VCC)) # (!\VGA_unit|SRAM_address\(11) & (!\VGA_unit|Add0~17\))
-- \VGA_unit|Add0~19\ = CARRY((!\VGA_unit|SRAM_address\(11) & !\VGA_unit|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(11),
	datad => VCC,
	cin => \VGA_unit|Add0~17\,
	combout => \VGA_unit|Add0~18_combout\,
	cout => \VGA_unit|Add0~19\);

-- Location: LCCOMB_X37_Y9_N30
\VGA_unit|Add1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~31_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add0~18_combout\)) # (!\VGA_unit|Equal1~1_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (((\VGA_unit|Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add1~29_combout\,
	datad => \VGA_unit|Add0~18_combout\,
	combout => \VGA_unit|Add1~31_combout\);

-- Location: LCFF_X37_Y9_N31
\VGA_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~31_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(11));

-- Location: LCCOMB_X41_Y12_N28
\M1_unit|V_address[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[7]~33_combout\ = (\M1_unit|V_address\(7) & (!\M1_unit|V_address[6]~32\)) # (!\M1_unit|V_address\(7) & ((\M1_unit|V_address[6]~32\) # (GND)))
-- \M1_unit|V_address[7]~34\ = CARRY((!\M1_unit|V_address[6]~32\) # (!\M1_unit|V_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(7),
	datad => VCC,
	cin => \M1_unit|V_address[6]~32\,
	combout => \M1_unit|V_address[7]~33_combout\,
	cout => \M1_unit|V_address[7]~34\);

-- Location: LCFF_X41_Y12_N29
\M1_unit|V_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[7]~33_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(7));

-- Location: LCCOMB_X41_Y12_N30
\M1_unit|V_address[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[8]~35_combout\ = (\M1_unit|V_address\(8) & (\M1_unit|V_address[7]~34\ & VCC)) # (!\M1_unit|V_address\(8) & (!\M1_unit|V_address[7]~34\))
-- \M1_unit|V_address[8]~36\ = CARRY((!\M1_unit|V_address\(8) & !\M1_unit|V_address[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(8),
	datad => VCC,
	cin => \M1_unit|V_address[7]~34\,
	combout => \M1_unit|V_address[8]~35_combout\,
	cout => \M1_unit|V_address[8]~36\);

-- Location: LCFF_X41_Y12_N31
\M1_unit|V_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[8]~35_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(8));

-- Location: LCCOMB_X41_Y11_N0
\M1_unit|V_address[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[9]~37_combout\ = (\M1_unit|V_address\(9) & (!\M1_unit|V_address[8]~36\)) # (!\M1_unit|V_address\(9) & ((\M1_unit|V_address[8]~36\) # (GND)))
-- \M1_unit|V_address[9]~38\ = CARRY((!\M1_unit|V_address[8]~36\) # (!\M1_unit|V_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(9),
	datad => VCC,
	cin => \M1_unit|V_address[8]~36\,
	combout => \M1_unit|V_address[9]~37_combout\,
	cout => \M1_unit|V_address[9]~38\);

-- Location: LCFF_X41_Y11_N1
\M1_unit|V_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[9]~37_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(9));

-- Location: LCCOMB_X41_Y11_N2
\M1_unit|V_address[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[10]~39_combout\ = (\M1_unit|V_address\(10) & (\M1_unit|V_address[9]~38\ $ (GND))) # (!\M1_unit|V_address\(10) & (!\M1_unit|V_address[9]~38\ & VCC))
-- \M1_unit|V_address[10]~40\ = CARRY((\M1_unit|V_address\(10) & !\M1_unit|V_address[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(10),
	datad => VCC,
	cin => \M1_unit|V_address[9]~38\,
	combout => \M1_unit|V_address[10]~39_combout\,
	cout => \M1_unit|V_address[10]~40\);

-- Location: LCFF_X41_Y11_N3
\M1_unit|V_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[10]~39_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(10));

-- Location: LCCOMB_X41_Y11_N4
\M1_unit|V_address[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[11]~41_combout\ = (\M1_unit|V_address\(11) & (!\M1_unit|V_address[10]~40\)) # (!\M1_unit|V_address\(11) & ((\M1_unit|V_address[10]~40\) # (GND)))
-- \M1_unit|V_address[11]~42\ = CARRY((!\M1_unit|V_address[10]~40\) # (!\M1_unit|V_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(11),
	datad => VCC,
	cin => \M1_unit|V_address[10]~40\,
	combout => \M1_unit|V_address[11]~41_combout\,
	cout => \M1_unit|V_address[11]~42\);

-- Location: LCFF_X41_Y11_N5
\M1_unit|V_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[11]~41_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(11));

-- Location: LCCOMB_X42_Y12_N28
\M1_unit|U_address[7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[7]~34_combout\ = (\M1_unit|U_address\(7) & (!\M1_unit|U_address[6]~33\)) # (!\M1_unit|U_address\(7) & ((\M1_unit|U_address[6]~33\) # (GND)))
-- \M1_unit|U_address[7]~35\ = CARRY((!\M1_unit|U_address[6]~33\) # (!\M1_unit|U_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(7),
	datad => VCC,
	cin => \M1_unit|U_address[6]~33\,
	combout => \M1_unit|U_address[7]~34_combout\,
	cout => \M1_unit|U_address[7]~35\);

-- Location: LCFF_X42_Y12_N29
\M1_unit|U_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[7]~34_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(7));

-- Location: LCCOMB_X42_Y12_N30
\M1_unit|U_address[8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[8]~36_combout\ = (\M1_unit|U_address\(8) & (\M1_unit|U_address[7]~35\ $ (GND))) # (!\M1_unit|U_address\(8) & (!\M1_unit|U_address[7]~35\ & VCC))
-- \M1_unit|U_address[8]~37\ = CARRY((\M1_unit|U_address\(8) & !\M1_unit|U_address[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(8),
	datad => VCC,
	cin => \M1_unit|U_address[7]~35\,
	combout => \M1_unit|U_address[8]~36_combout\,
	cout => \M1_unit|U_address[8]~37\);

-- Location: LCFF_X42_Y12_N31
\M1_unit|U_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[8]~36_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(8));

-- Location: LCCOMB_X42_Y11_N0
\M1_unit|U_address[9]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[9]~38_combout\ = (\M1_unit|U_address\(9) & ((GND) # (!\M1_unit|U_address[8]~37\))) # (!\M1_unit|U_address\(9) & (\M1_unit|U_address[8]~37\ $ (GND)))
-- \M1_unit|U_address[9]~39\ = CARRY((\M1_unit|U_address\(9)) # (!\M1_unit|U_address[8]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(9),
	datad => VCC,
	cin => \M1_unit|U_address[8]~37\,
	combout => \M1_unit|U_address[9]~38_combout\,
	cout => \M1_unit|U_address[9]~39\);

-- Location: LCFF_X42_Y11_N1
\M1_unit|U_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[9]~38_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(9));

-- Location: LCCOMB_X42_Y11_N2
\M1_unit|U_address[10]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[10]~40_combout\ = (\M1_unit|U_address\(10) & (\M1_unit|U_address[9]~39\ & VCC)) # (!\M1_unit|U_address\(10) & (!\M1_unit|U_address[9]~39\))
-- \M1_unit|U_address[10]~41\ = CARRY((!\M1_unit|U_address\(10) & !\M1_unit|U_address[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(10),
	datad => VCC,
	cin => \M1_unit|U_address[9]~39\,
	combout => \M1_unit|U_address[10]~40_combout\,
	cout => \M1_unit|U_address[10]~41\);

-- Location: LCFF_X42_Y11_N3
\M1_unit|U_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[10]~40_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(10));

-- Location: LCCOMB_X42_Y11_N4
\M1_unit|U_address[11]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[11]~42_combout\ = (\M1_unit|U_address\(11) & (!\M1_unit|U_address[10]~41\)) # (!\M1_unit|U_address\(11) & ((\M1_unit|U_address[10]~41\) # (GND)))
-- \M1_unit|U_address[11]~43\ = CARRY((!\M1_unit|U_address[10]~41\) # (!\M1_unit|U_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(11),
	datad => VCC,
	cin => \M1_unit|U_address[10]~41\,
	combout => \M1_unit|U_address[11]~42_combout\,
	cout => \M1_unit|U_address[11]~43\);

-- Location: LCFF_X42_Y11_N5
\M1_unit|U_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[11]~42_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(11));

-- Location: LCCOMB_X40_Y12_N28
\M1_unit|RGB_address[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[7]~33_combout\ = (\M1_unit|RGB_address\(7) & (!\M1_unit|RGB_address[6]~32\)) # (!\M1_unit|RGB_address\(7) & ((\M1_unit|RGB_address[6]~32\) # (GND)))
-- \M1_unit|RGB_address[7]~34\ = CARRY((!\M1_unit|RGB_address[6]~32\) # (!\M1_unit|RGB_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(7),
	datad => VCC,
	cin => \M1_unit|RGB_address[6]~32\,
	combout => \M1_unit|RGB_address[7]~33_combout\,
	cout => \M1_unit|RGB_address[7]~34\);

-- Location: LCFF_X40_Y12_N29
\M1_unit|RGB_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[7]~33_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(7));

-- Location: LCCOMB_X40_Y12_N30
\M1_unit|RGB_address[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[8]~35_combout\ = (\M1_unit|RGB_address\(8) & (\M1_unit|RGB_address[7]~34\ $ (GND))) # (!\M1_unit|RGB_address\(8) & (!\M1_unit|RGB_address[7]~34\ & VCC))
-- \M1_unit|RGB_address[8]~36\ = CARRY((\M1_unit|RGB_address\(8) & !\M1_unit|RGB_address[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(8),
	datad => VCC,
	cin => \M1_unit|RGB_address[7]~34\,
	combout => \M1_unit|RGB_address[8]~35_combout\,
	cout => \M1_unit|RGB_address[8]~36\);

-- Location: LCFF_X40_Y12_N31
\M1_unit|RGB_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[8]~35_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(8));

-- Location: LCCOMB_X40_Y11_N0
\M1_unit|RGB_address[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[9]~37_combout\ = (\M1_unit|RGB_address\(9) & ((GND) # (!\M1_unit|RGB_address[8]~36\))) # (!\M1_unit|RGB_address\(9) & (\M1_unit|RGB_address[8]~36\ $ (GND)))
-- \M1_unit|RGB_address[9]~38\ = CARRY((\M1_unit|RGB_address\(9)) # (!\M1_unit|RGB_address[8]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(9),
	datad => VCC,
	cin => \M1_unit|RGB_address[8]~36\,
	combout => \M1_unit|RGB_address[9]~37_combout\,
	cout => \M1_unit|RGB_address[9]~38\);

-- Location: LCFF_X40_Y11_N1
\M1_unit|RGB_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[9]~37_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(9));

-- Location: LCCOMB_X40_Y11_N2
\M1_unit|RGB_address[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[10]~39_combout\ = (\M1_unit|RGB_address\(10) & (\M1_unit|RGB_address[9]~38\ & VCC)) # (!\M1_unit|RGB_address\(10) & (!\M1_unit|RGB_address[9]~38\))
-- \M1_unit|RGB_address[10]~40\ = CARRY((!\M1_unit|RGB_address\(10) & !\M1_unit|RGB_address[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(10),
	datad => VCC,
	cin => \M1_unit|RGB_address[9]~38\,
	combout => \M1_unit|RGB_address[10]~39_combout\,
	cout => \M1_unit|RGB_address[10]~40\);

-- Location: LCFF_X40_Y11_N3
\M1_unit|RGB_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[10]~39_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(10));

-- Location: LCCOMB_X40_Y11_N4
\M1_unit|RGB_address[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[11]~41_combout\ = (\M1_unit|RGB_address\(11) & ((GND) # (!\M1_unit|RGB_address[10]~40\))) # (!\M1_unit|RGB_address\(11) & (\M1_unit|RGB_address[10]~40\ $ (GND)))
-- \M1_unit|RGB_address[11]~42\ = CARRY((\M1_unit|RGB_address\(11)) # (!\M1_unit|RGB_address[10]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(11),
	datad => VCC,
	cin => \M1_unit|RGB_address[10]~40\,
	combout => \M1_unit|RGB_address[11]~41_combout\,
	cout => \M1_unit|RGB_address[11]~42\);

-- Location: LCFF_X40_Y11_N5
\M1_unit|RGB_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[11]~41_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(11));

-- Location: LCCOMB_X43_Y12_N28
\M1_unit|Y_address[7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[7]~34_combout\ = (\M1_unit|Y_address\(7) & (!\M1_unit|Y_address[6]~33\)) # (!\M1_unit|Y_address\(7) & ((\M1_unit|Y_address[6]~33\) # (GND)))
-- \M1_unit|Y_address[7]~35\ = CARRY((!\M1_unit|Y_address[6]~33\) # (!\M1_unit|Y_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(7),
	datad => VCC,
	cin => \M1_unit|Y_address[6]~33\,
	combout => \M1_unit|Y_address[7]~34_combout\,
	cout => \M1_unit|Y_address[7]~35\);

-- Location: LCFF_X43_Y12_N29
\M1_unit|Y_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[7]~34_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(7));

-- Location: LCCOMB_X43_Y12_N30
\M1_unit|Y_address[8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[8]~36_combout\ = (\M1_unit|Y_address\(8) & (\M1_unit|Y_address[7]~35\ $ (GND))) # (!\M1_unit|Y_address\(8) & (!\M1_unit|Y_address[7]~35\ & VCC))
-- \M1_unit|Y_address[8]~37\ = CARRY((\M1_unit|Y_address\(8) & !\M1_unit|Y_address[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(8),
	datad => VCC,
	cin => \M1_unit|Y_address[7]~35\,
	combout => \M1_unit|Y_address[8]~36_combout\,
	cout => \M1_unit|Y_address[8]~37\);

-- Location: LCFF_X43_Y12_N31
\M1_unit|Y_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[8]~36_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(8));

-- Location: LCCOMB_X43_Y11_N0
\M1_unit|Y_address[9]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[9]~38_combout\ = (\M1_unit|Y_address\(9) & (!\M1_unit|Y_address[8]~37\)) # (!\M1_unit|Y_address\(9) & ((\M1_unit|Y_address[8]~37\) # (GND)))
-- \M1_unit|Y_address[9]~39\ = CARRY((!\M1_unit|Y_address[8]~37\) # (!\M1_unit|Y_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(9),
	datad => VCC,
	cin => \M1_unit|Y_address[8]~37\,
	combout => \M1_unit|Y_address[9]~38_combout\,
	cout => \M1_unit|Y_address[9]~39\);

-- Location: LCFF_X43_Y11_N1
\M1_unit|Y_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[9]~38_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(9));

-- Location: LCCOMB_X43_Y11_N2
\M1_unit|Y_address[10]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[10]~40_combout\ = (\M1_unit|Y_address\(10) & (\M1_unit|Y_address[9]~39\ $ (GND))) # (!\M1_unit|Y_address\(10) & (!\M1_unit|Y_address[9]~39\ & VCC))
-- \M1_unit|Y_address[10]~41\ = CARRY((\M1_unit|Y_address\(10) & !\M1_unit|Y_address[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(10),
	datad => VCC,
	cin => \M1_unit|Y_address[9]~39\,
	combout => \M1_unit|Y_address[10]~40_combout\,
	cout => \M1_unit|Y_address[10]~41\);

-- Location: LCFF_X43_Y11_N3
\M1_unit|Y_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[10]~40_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(10));

-- Location: LCCOMB_X43_Y11_N4
\M1_unit|Y_address[11]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[11]~42_combout\ = (\M1_unit|Y_address\(11) & (!\M1_unit|Y_address[10]~41\)) # (!\M1_unit|Y_address\(11) & ((\M1_unit|Y_address[10]~41\) # (GND)))
-- \M1_unit|Y_address[11]~43\ = CARRY((!\M1_unit|Y_address[10]~41\) # (!\M1_unit|Y_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(11),
	datad => VCC,
	cin => \M1_unit|Y_address[10]~41\,
	combout => \M1_unit|Y_address[11]~42_combout\,
	cout => \M1_unit|Y_address[11]~43\);

-- Location: LCFF_X43_Y11_N5
\M1_unit|Y_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[11]~42_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(11));

-- Location: LCCOMB_X42_Y11_N18
\M1_unit|Selector207~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector207~0_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & (((\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|SRAM_address[17]~10_combout\ & (!\M1_unit|RGB_address\(11))) # 
-- (!\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|Y_address\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~11_combout\,
	datab => \M1_unit|RGB_address\(11),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|Y_address\(11),
	combout => \M1_unit|Selector207~0_combout\);

-- Location: LCCOMB_X42_Y11_N20
\M1_unit|Selector207~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector207~1_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|Selector207~0_combout\ & (\M1_unit|V_address\(11))) # (!\M1_unit|Selector207~0_combout\ & ((\M1_unit|U_address\(11)))))) # (!\M1_unit|SRAM_address[17]~11_combout\ & 
-- (((\M1_unit|Selector207~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~11_combout\,
	datab => \M1_unit|V_address\(11),
	datac => \M1_unit|U_address\(11),
	datad => \M1_unit|Selector207~0_combout\,
	combout => \M1_unit|Selector207~1_combout\);

-- Location: LCCOMB_X41_Y9_N0
\M1_unit|Selector207~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector207~2_combout\ = (\M1_unit|Selector207~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_start~regout\,
	datac => \M1_unit|Selector207~1_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector207~2_combout\);

-- Location: LCFF_X41_Y9_N1
\M1_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector207~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(11));

-- Location: LCCOMB_X41_Y9_N22
\SRAM_address[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[11]~16_combout\ = (\Equal2~0_combout\ & (\M1_unit|SRAM_address\(11) & ((\UART_unit|SRAM_address\(11)) # (!\SRAM_address~2_combout\)))) # (!\Equal2~0_combout\ & ((\UART_unit|SRAM_address\(11)) # ((!\SRAM_address~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~0_combout\,
	datab => \UART_unit|SRAM_address\(11),
	datac => \SRAM_address~2_combout\,
	datad => \M1_unit|SRAM_address\(11),
	combout => \SRAM_address[11]~16_combout\);

-- Location: LCCOMB_X38_Y8_N10
\SRAM_address[11]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[11]~17_combout\ = (\SRAM_address[11]~16_combout\ & ((\VGA_unit|SRAM_address\(11)) # (!\SRAM_address[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datac => \VGA_unit|SRAM_address\(11),
	datad => \SRAM_address[11]~16_combout\,
	combout => \SRAM_address[11]~17_combout\);

-- Location: LCCOMB_X40_Y11_N26
\M1_unit|Selector208~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector208~2_combout\ = (\M1_unit|Selector208~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector208~1_combout\,
	datab => \M1_start~regout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector208~2_combout\);

-- Location: LCFF_X40_Y11_N27
\M1_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector208~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(10));

-- Location: LCCOMB_X38_Y8_N30
\SRAM_address[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[10]~14_combout\ = (\VGA_unit|SRAM_address\(10) & ((\SRAM_address[4]~0_combout\) # ((\M1_unit|SRAM_address\(10) & \Equal2~0_combout\)))) # (!\VGA_unit|SRAM_address\(10) & (\M1_unit|SRAM_address\(10) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(10),
	datab => \M1_unit|SRAM_address\(10),
	datac => \SRAM_address[4]~0_combout\,
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[10]~14_combout\);

-- Location: LCCOMB_X38_Y8_N0
\SRAM_address[10]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[10]~15_combout\ = (\SRAM_address[10]~14_combout\) # ((\UART_unit|SRAM_address\(10) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_address[10]~14_combout\,
	datac => \UART_unit|SRAM_address\(10),
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[10]~15_combout\);

-- Location: LCCOMB_X41_Y12_N2
\M1_unit|SRAM_address[17]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[17]~11_combout\ = (\M1_unit|SRAM_address[17]~16_combout\ & (!\M1_unit|SRAM_write_data[9]~16_combout\ & (\M1_unit|WideOr44~0_combout\ & !\M1_unit|M1_state.M1_LEAD_5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~16_combout\,
	datab => \M1_unit|SRAM_write_data[9]~16_combout\,
	datac => \M1_unit|WideOr44~0_combout\,
	datad => \M1_unit|M1_state.M1_LEAD_5~4_combout\,
	combout => \M1_unit|SRAM_address[17]~11_combout\);

-- Location: LCCOMB_X41_Y11_N30
\M1_unit|Selector209~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector209~1_combout\ = (\M1_unit|Selector209~0_combout\ & (((\M1_unit|V_address\(9))) # (!\M1_unit|SRAM_address[17]~11_combout\))) # (!\M1_unit|Selector209~0_combout\ & (\M1_unit|SRAM_address[17]~11_combout\ & (!\M1_unit|U_address\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector209~0_combout\,
	datab => \M1_unit|SRAM_address[17]~11_combout\,
	datac => \M1_unit|U_address\(9),
	datad => \M1_unit|V_address\(9),
	combout => \M1_unit|Selector209~1_combout\);

-- Location: LCCOMB_X41_Y11_N18
\M1_unit|Selector209~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector209~2_combout\ = (\M1_unit|Selector209~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datab => \M1_unit|Selector209~1_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector209~2_combout\);

-- Location: LCFF_X41_Y11_N19
\M1_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector209~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(9));

-- Location: LCCOMB_X38_Y8_N14
\SRAM_address[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[9]~12_combout\ = (\SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address\(9)) # ((\M1_unit|SRAM_address\(9) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~0_combout\ & (\M1_unit|SRAM_address\(9) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datab => \M1_unit|SRAM_address\(9),
	datac => \VGA_unit|SRAM_address\(9),
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[9]~12_combout\);

-- Location: LCCOMB_X38_Y8_N4
\SRAM_address[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[9]~13_combout\ = (\SRAM_address[9]~12_combout\) # ((\UART_unit|SRAM_address\(9) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(9),
	datac => \SRAM_address[9]~12_combout\,
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[9]~13_combout\);

-- Location: LCCOMB_X38_Y8_N12
\SRAM_address[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[8]~11_combout\ = (\SRAM_address[8]~10_combout\) # ((\UART_unit|SRAM_address\(8) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[8]~10_combout\,
	datab => \UART_unit|SRAM_address\(8),
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[8]~11_combout\);

-- Location: LCCOMB_X38_Y8_N16
\unit1|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr6~0_combout\ = (\SRAM_address[11]~17_combout\ & (\SRAM_address[8]~11_combout\ & (\SRAM_address[10]~15_combout\ $ (\SRAM_address[9]~13_combout\)))) # (!\SRAM_address[11]~17_combout\ & (!\SRAM_address[9]~13_combout\ & 
-- (\SRAM_address[10]~15_combout\ $ (\SRAM_address[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[11]~17_combout\,
	datab => \SRAM_address[10]~15_combout\,
	datac => \SRAM_address[9]~13_combout\,
	datad => \SRAM_address[8]~11_combout\,
	combout => \unit1|WideOr6~0_combout\);

-- Location: LCCOMB_X38_Y8_N22
\unit1|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr5~0_combout\ = (\SRAM_address[11]~17_combout\ & ((\SRAM_address[8]~11_combout\ & ((\SRAM_address[9]~13_combout\))) # (!\SRAM_address[8]~11_combout\ & (\SRAM_address[10]~15_combout\)))) # (!\SRAM_address[11]~17_combout\ & 
-- (\SRAM_address[10]~15_combout\ & (\SRAM_address[9]~13_combout\ $ (\SRAM_address[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[11]~17_combout\,
	datab => \SRAM_address[10]~15_combout\,
	datac => \SRAM_address[9]~13_combout\,
	datad => \SRAM_address[8]~11_combout\,
	combout => \unit1|WideOr5~0_combout\);

-- Location: LCCOMB_X38_Y8_N8
\unit1|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr4~0_combout\ = (\SRAM_address[11]~17_combout\ & (\SRAM_address[10]~15_combout\ & ((\SRAM_address[9]~13_combout\) # (!\SRAM_address[8]~11_combout\)))) # (!\SRAM_address[11]~17_combout\ & (!\SRAM_address[10]~15_combout\ & 
-- (\SRAM_address[9]~13_combout\ & !\SRAM_address[8]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[11]~17_combout\,
	datab => \SRAM_address[10]~15_combout\,
	datac => \SRAM_address[9]~13_combout\,
	datad => \SRAM_address[8]~11_combout\,
	combout => \unit1|WideOr4~0_combout\);

-- Location: LCCOMB_X38_Y8_N2
\unit1|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr3~0_combout\ = (\SRAM_address[8]~11_combout\ & ((\SRAM_address[10]~15_combout\ $ (!\SRAM_address[9]~13_combout\)))) # (!\SRAM_address[8]~11_combout\ & ((\SRAM_address[11]~17_combout\ & (!\SRAM_address[10]~15_combout\ & 
-- \SRAM_address[9]~13_combout\)) # (!\SRAM_address[11]~17_combout\ & (\SRAM_address[10]~15_combout\ & !\SRAM_address[9]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[11]~17_combout\,
	datab => \SRAM_address[10]~15_combout\,
	datac => \SRAM_address[9]~13_combout\,
	datad => \SRAM_address[8]~11_combout\,
	combout => \unit1|WideOr3~0_combout\);

-- Location: LCCOMB_X38_Y8_N24
\unit1|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr2~0_combout\ = (\SRAM_address[9]~13_combout\ & (!\SRAM_address[11]~17_combout\ & ((\SRAM_address[8]~11_combout\)))) # (!\SRAM_address[9]~13_combout\ & ((\SRAM_address[10]~15_combout\ & (!\SRAM_address[11]~17_combout\)) # 
-- (!\SRAM_address[10]~15_combout\ & ((\SRAM_address[8]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[11]~17_combout\,
	datab => \SRAM_address[10]~15_combout\,
	datac => \SRAM_address[9]~13_combout\,
	datad => \SRAM_address[8]~11_combout\,
	combout => \unit1|WideOr2~0_combout\);

-- Location: LCCOMB_X38_Y8_N18
\unit1|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr1~0_combout\ = (\SRAM_address[10]~15_combout\ & (\SRAM_address[8]~11_combout\ & (\SRAM_address[11]~17_combout\ $ (\SRAM_address[9]~13_combout\)))) # (!\SRAM_address[10]~15_combout\ & (!\SRAM_address[11]~17_combout\ & 
-- ((\SRAM_address[9]~13_combout\) # (\SRAM_address[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[11]~17_combout\,
	datab => \SRAM_address[10]~15_combout\,
	datac => \SRAM_address[9]~13_combout\,
	datad => \SRAM_address[8]~11_combout\,
	combout => \unit1|WideOr1~0_combout\);

-- Location: LCCOMB_X38_Y8_N20
\unit1|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr0~0_combout\ = (\SRAM_address[8]~11_combout\ & ((\SRAM_address[11]~17_combout\) # (\SRAM_address[10]~15_combout\ $ (\SRAM_address[9]~13_combout\)))) # (!\SRAM_address[8]~11_combout\ & ((\SRAM_address[9]~13_combout\) # 
-- (\SRAM_address[11]~17_combout\ $ (\SRAM_address[10]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[11]~17_combout\,
	datab => \SRAM_address[10]~15_combout\,
	datac => \SRAM_address[9]~13_combout\,
	datad => \SRAM_address[8]~11_combout\,
	combout => \unit1|WideOr0~0_combout\);

-- Location: LCCOMB_X37_Y9_N8
\VGA_unit|Add1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~35_combout\ = (\VGA_unit|SRAM_address\(13) & (!\VGA_unit|Add1~33\)) # (!\VGA_unit|SRAM_address\(13) & ((\VGA_unit|Add1~33\) # (GND)))
-- \VGA_unit|Add1~36\ = CARRY((!\VGA_unit|Add1~33\) # (!\VGA_unit|SRAM_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(13),
	datad => VCC,
	cin => \VGA_unit|Add1~33\,
	combout => \VGA_unit|Add1~35_combout\,
	cout => \VGA_unit|Add1~36\);

-- Location: LCCOMB_X38_Y9_N20
\VGA_unit|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~20_combout\ = (\VGA_unit|SRAM_address\(12) & ((GND) # (!\VGA_unit|Add0~19\))) # (!\VGA_unit|SRAM_address\(12) & (\VGA_unit|Add0~19\ $ (GND)))
-- \VGA_unit|Add0~21\ = CARRY((\VGA_unit|SRAM_address\(12)) # (!\VGA_unit|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(12),
	datad => VCC,
	cin => \VGA_unit|Add0~19\,
	combout => \VGA_unit|Add0~20_combout\,
	cout => \VGA_unit|Add0~21\);

-- Location: LCCOMB_X38_Y9_N22
\VGA_unit|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~22_combout\ = (\VGA_unit|SRAM_address\(13) & (\VGA_unit|Add0~21\ & VCC)) # (!\VGA_unit|SRAM_address\(13) & (!\VGA_unit|Add0~21\))
-- \VGA_unit|Add0~23\ = CARRY((!\VGA_unit|SRAM_address\(13) & !\VGA_unit|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(13),
	datad => VCC,
	cin => \VGA_unit|Add0~21\,
	combout => \VGA_unit|Add0~22_combout\,
	cout => \VGA_unit|Add0~23\);

-- Location: LCCOMB_X37_Y9_N22
\VGA_unit|Add1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~37_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add0~22_combout\)) # (!\VGA_unit|Equal1~1_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (((\VGA_unit|Add1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add1~35_combout\,
	datad => \VGA_unit|Add0~22_combout\,
	combout => \VGA_unit|Add1~37_combout\);

-- Location: LCFF_X37_Y9_N23
\VGA_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~37_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(13));

-- Location: LCCOMB_X38_Y9_N24
\VGA_unit|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~24_combout\ = (\VGA_unit|SRAM_address\(14) & ((GND) # (!\VGA_unit|Add0~23\))) # (!\VGA_unit|SRAM_address\(14) & (\VGA_unit|Add0~23\ $ (GND)))
-- \VGA_unit|Add0~25\ = CARRY((\VGA_unit|SRAM_address\(14)) # (!\VGA_unit|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(14),
	datad => VCC,
	cin => \VGA_unit|Add0~23\,
	combout => \VGA_unit|Add0~24_combout\,
	cout => \VGA_unit|Add0~25\);

-- Location: LCCOMB_X37_Y9_N28
\VGA_unit|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~40_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~24_combout\)))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Add1~38_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~24_combout\,
	combout => \VGA_unit|Add1~40_combout\);

-- Location: LCFF_X37_Y9_N29
\VGA_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~40_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(14));

-- Location: LCCOMB_X40_Y7_N10
\SRAM_address[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[14]~23_combout\ = (\SRAM_address[14]~22_combout\ & ((\VGA_unit|SRAM_address\(14)) # (!\SRAM_address[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[14]~22_combout\,
	datac => \VGA_unit|SRAM_address\(14),
	datad => \SRAM_address[4]~0_combout\,
	combout => \SRAM_address[14]~23_combout\);

-- Location: LCCOMB_X42_Y11_N8
\M1_unit|U_address[13]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[13]~46_combout\ = (\M1_unit|U_address\(13) & (!\M1_unit|U_address[12]~45\)) # (!\M1_unit|U_address\(13) & ((\M1_unit|U_address[12]~45\) # (GND)))
-- \M1_unit|U_address[13]~47\ = CARRY((!\M1_unit|U_address[12]~45\) # (!\M1_unit|U_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(13),
	datad => VCC,
	cin => \M1_unit|U_address[12]~45\,
	combout => \M1_unit|U_address[13]~46_combout\,
	cout => \M1_unit|U_address[13]~47\);

-- Location: LCFF_X42_Y11_N9
\M1_unit|U_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[13]~46_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(13));

-- Location: LCCOMB_X43_Y11_N8
\M1_unit|Y_address[13]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[13]~46_combout\ = (\M1_unit|Y_address\(13) & (!\M1_unit|Y_address[12]~45\)) # (!\M1_unit|Y_address\(13) & ((\M1_unit|Y_address[12]~45\) # (GND)))
-- \M1_unit|Y_address[13]~47\ = CARRY((!\M1_unit|Y_address[12]~45\) # (!\M1_unit|Y_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(13),
	datad => VCC,
	cin => \M1_unit|Y_address[12]~45\,
	combout => \M1_unit|Y_address[13]~46_combout\,
	cout => \M1_unit|Y_address[13]~47\);

-- Location: LCFF_X43_Y11_N9
\M1_unit|Y_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[13]~46_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(13));

-- Location: LCCOMB_X43_Y11_N28
\M1_unit|Selector205~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector205~0_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & (((\M1_unit|SRAM_address[17]~11_combout\)) # (!\M1_unit|RGB_address\(13)))) # (!\M1_unit|SRAM_address[17]~10_combout\ & (((\M1_unit|Y_address\(13) & 
-- !\M1_unit|SRAM_address[17]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(13),
	datab => \M1_unit|Y_address\(13),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|SRAM_address[17]~11_combout\,
	combout => \M1_unit|Selector205~0_combout\);

-- Location: LCCOMB_X42_Y11_N24
\M1_unit|Selector205~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector205~1_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|Selector205~0_combout\ & (!\M1_unit|V_address\(13))) # (!\M1_unit|Selector205~0_combout\ & ((\M1_unit|U_address\(13)))))) # (!\M1_unit|SRAM_address[17]~11_combout\ & 
-- (((\M1_unit|Selector205~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(13),
	datab => \M1_unit|U_address\(13),
	datac => \M1_unit|SRAM_address[17]~11_combout\,
	datad => \M1_unit|Selector205~0_combout\,
	combout => \M1_unit|Selector205~1_combout\);

-- Location: LCCOMB_X41_Y11_N28
\M1_unit|Selector205~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector205~2_combout\ = (\M1_unit|Selector205~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datab => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Selector205~1_combout\,
	combout => \M1_unit|Selector205~2_combout\);

-- Location: LCFF_X41_Y11_N29
\M1_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector205~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(13));

-- Location: LCCOMB_X41_Y9_N12
\SRAM_address[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[13]~20_combout\ = (\SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address\(13)) # ((\M1_unit|SRAM_address\(13) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~0_combout\ & (((\M1_unit|SRAM_address\(13) & \Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datab => \VGA_unit|SRAM_address\(13),
	datac => \M1_unit|SRAM_address\(13),
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[13]~20_combout\);

-- Location: LCCOMB_X40_Y7_N30
\SRAM_address[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[13]~21_combout\ = (\SRAM_address[13]~20_combout\) # ((\UART_unit|SRAM_address\(13) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_address[13]~20_combout\,
	datac => \UART_unit|SRAM_address\(13),
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[13]~21_combout\);

-- Location: LCCOMB_X37_Y9_N24
\VGA_unit|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~34_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add0~20_combout\) # (!\VGA_unit|Equal1~1_combout\)))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Add1~32_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~20_combout\,
	combout => \VGA_unit|Add1~34_combout\);

-- Location: LCFF_X37_Y9_N25
\VGA_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~34_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(12));

-- Location: LCCOMB_X40_Y7_N14
\SRAM_address[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[12]~18_combout\ = (\M1_unit|SRAM_address\(12) & (((\UART_unit|SRAM_address\(12))) # (!\SRAM_address~2_combout\))) # (!\M1_unit|SRAM_address\(12) & (!\Equal2~0_combout\ & ((\UART_unit|SRAM_address\(12)) # (!\SRAM_address~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(12),
	datab => \SRAM_address~2_combout\,
	datac => \UART_unit|SRAM_address\(12),
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[12]~18_combout\);

-- Location: LCCOMB_X40_Y7_N4
\SRAM_address[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[12]~19_combout\ = (\SRAM_address[12]~18_combout\ & ((\VGA_unit|SRAM_address\(12)) # (!\SRAM_address[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(12),
	datac => \SRAM_address[12]~18_combout\,
	datad => \SRAM_address[4]~0_combout\,
	combout => \SRAM_address[12]~19_combout\);

-- Location: LCCOMB_X38_Y9_N26
\VGA_unit|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~26_combout\ = (\VGA_unit|SRAM_address\(15) & (\VGA_unit|Add0~25\ & VCC)) # (!\VGA_unit|SRAM_address\(15) & (!\VGA_unit|Add0~25\))
-- \VGA_unit|Add0~27\ = CARRY((!\VGA_unit|SRAM_address\(15) & !\VGA_unit|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(15),
	datad => VCC,
	cin => \VGA_unit|Add0~25\,
	combout => \VGA_unit|Add0~26_combout\,
	cout => \VGA_unit|Add0~27\);

-- Location: LCCOMB_X37_Y9_N12
\VGA_unit|Add1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~41_combout\ = (\VGA_unit|SRAM_address\(15) & (!\VGA_unit|Add1~39\)) # (!\VGA_unit|SRAM_address\(15) & ((\VGA_unit|Add1~39\) # (GND)))
-- \VGA_unit|Add1~42\ = CARRY((!\VGA_unit|Add1~39\) # (!\VGA_unit|SRAM_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(15),
	datad => VCC,
	cin => \VGA_unit|Add1~39\,
	combout => \VGA_unit|Add1~41_combout\,
	cout => \VGA_unit|Add1~42\);

-- Location: LCCOMB_X37_Y9_N26
\VGA_unit|Add1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~43_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Equal1~1_combout\ & (\VGA_unit|Add0~26_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|Add0~26_combout\,
	datad => \VGA_unit|Add1~41_combout\,
	combout => \VGA_unit|Add1~43_combout\);

-- Location: LCFF_X37_Y9_N27
\VGA_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~43_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(15));

-- Location: LCCOMB_X40_Y7_N28
\SRAM_address[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[15]~24_combout\ = (\M1_unit|SRAM_address\(15) & ((\Equal2~0_combout\) # ((\SRAM_address[4]~0_combout\ & \VGA_unit|SRAM_address\(15))))) # (!\M1_unit|SRAM_address\(15) & (\SRAM_address[4]~0_combout\ & (\VGA_unit|SRAM_address\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(15),
	datab => \SRAM_address[4]~0_combout\,
	datac => \VGA_unit|SRAM_address\(15),
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[15]~24_combout\);

-- Location: LCCOMB_X40_Y7_N22
\SRAM_address[15]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[15]~25_combout\ = (\SRAM_address[15]~24_combout\) # ((\UART_unit|SRAM_address\(15) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(15),
	datac => \SRAM_address[15]~24_combout\,
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[15]~25_combout\);

-- Location: LCCOMB_X40_Y7_N12
\unit2|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr6~0_combout\ = (\SRAM_address[14]~23_combout\ & (!\SRAM_address[13]~21_combout\ & (\SRAM_address[12]~19_combout\ $ (!\SRAM_address[15]~25_combout\)))) # (!\SRAM_address[14]~23_combout\ & (\SRAM_address[12]~19_combout\ & 
-- (\SRAM_address[13]~21_combout\ $ (!\SRAM_address[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[14]~23_combout\,
	datab => \SRAM_address[13]~21_combout\,
	datac => \SRAM_address[12]~19_combout\,
	datad => \SRAM_address[15]~25_combout\,
	combout => \unit2|WideOr6~0_combout\);

-- Location: LCCOMB_X40_Y7_N18
\unit2|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr5~0_combout\ = (\SRAM_address[13]~21_combout\ & ((\SRAM_address[12]~19_combout\ & ((\SRAM_address[15]~25_combout\))) # (!\SRAM_address[12]~19_combout\ & (\SRAM_address[14]~23_combout\)))) # (!\SRAM_address[13]~21_combout\ & 
-- (\SRAM_address[14]~23_combout\ & (\SRAM_address[12]~19_combout\ $ (\SRAM_address[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[14]~23_combout\,
	datab => \SRAM_address[13]~21_combout\,
	datac => \SRAM_address[12]~19_combout\,
	datad => \SRAM_address[15]~25_combout\,
	combout => \unit2|WideOr5~0_combout\);

-- Location: LCCOMB_X40_Y7_N16
\unit2|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr4~0_combout\ = (\SRAM_address[14]~23_combout\ & (\SRAM_address[15]~25_combout\ & ((\SRAM_address[13]~21_combout\) # (!\SRAM_address[12]~19_combout\)))) # (!\SRAM_address[14]~23_combout\ & (\SRAM_address[13]~21_combout\ & 
-- (!\SRAM_address[12]~19_combout\ & !\SRAM_address[15]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[14]~23_combout\,
	datab => \SRAM_address[13]~21_combout\,
	datac => \SRAM_address[12]~19_combout\,
	datad => \SRAM_address[15]~25_combout\,
	combout => \unit2|WideOr4~0_combout\);

-- Location: LCCOMB_X40_Y7_N6
\unit2|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr3~0_combout\ = (\SRAM_address[12]~19_combout\ & (\SRAM_address[14]~23_combout\ $ ((!\SRAM_address[13]~21_combout\)))) # (!\SRAM_address[12]~19_combout\ & ((\SRAM_address[14]~23_combout\ & (!\SRAM_address[13]~21_combout\ & 
-- !\SRAM_address[15]~25_combout\)) # (!\SRAM_address[14]~23_combout\ & (\SRAM_address[13]~21_combout\ & \SRAM_address[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[14]~23_combout\,
	datab => \SRAM_address[13]~21_combout\,
	datac => \SRAM_address[12]~19_combout\,
	datad => \SRAM_address[15]~25_combout\,
	combout => \unit2|WideOr3~0_combout\);

-- Location: LCCOMB_X40_Y7_N0
\unit2|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr2~0_combout\ = (\SRAM_address[13]~21_combout\ & (((\SRAM_address[12]~19_combout\ & !\SRAM_address[15]~25_combout\)))) # (!\SRAM_address[13]~21_combout\ & ((\SRAM_address[14]~23_combout\ & ((!\SRAM_address[15]~25_combout\))) # 
-- (!\SRAM_address[14]~23_combout\ & (\SRAM_address[12]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[14]~23_combout\,
	datab => \SRAM_address[13]~21_combout\,
	datac => \SRAM_address[12]~19_combout\,
	datad => \SRAM_address[15]~25_combout\,
	combout => \unit2|WideOr2~0_combout\);

-- Location: LCCOMB_X40_Y7_N26
\unit2|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr1~0_combout\ = (\SRAM_address[14]~23_combout\ & (\SRAM_address[12]~19_combout\ & (\SRAM_address[13]~21_combout\ $ (\SRAM_address[15]~25_combout\)))) # (!\SRAM_address[14]~23_combout\ & (!\SRAM_address[15]~25_combout\ & 
-- ((\SRAM_address[13]~21_combout\) # (\SRAM_address[12]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[14]~23_combout\,
	datab => \SRAM_address[13]~21_combout\,
	datac => \SRAM_address[12]~19_combout\,
	datad => \SRAM_address[15]~25_combout\,
	combout => \unit2|WideOr1~0_combout\);

-- Location: LCCOMB_X40_Y7_N8
\unit2|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr0~0_combout\ = (\SRAM_address[12]~19_combout\ & ((\SRAM_address[15]~25_combout\) # (\SRAM_address[14]~23_combout\ $ (\SRAM_address[13]~21_combout\)))) # (!\SRAM_address[12]~19_combout\ & ((\SRAM_address[13]~21_combout\) # 
-- (\SRAM_address[14]~23_combout\ $ (\SRAM_address[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[14]~23_combout\,
	datab => \SRAM_address[13]~21_combout\,
	datac => \SRAM_address[12]~19_combout\,
	datad => \SRAM_address[15]~25_combout\,
	combout => \unit2|WideOr0~0_combout\);

-- Location: LCCOMB_X41_Y9_N2
\M1_unit|Selector202~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector202~2_combout\ = (\M1_unit|Selector202~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector202~1_combout\,
	datab => \M1_start~regout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector202~2_combout\);

-- Location: LCFF_X41_Y9_N3
\M1_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector202~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(16));

-- Location: LCCOMB_X37_Y9_N14
\VGA_unit|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~44_combout\ = (\VGA_unit|SRAM_address\(16) & (\VGA_unit|Add1~42\ $ (GND))) # (!\VGA_unit|SRAM_address\(16) & (!\VGA_unit|Add1~42\ & VCC))
-- \VGA_unit|Add1~45\ = CARRY((\VGA_unit|SRAM_address\(16) & !\VGA_unit|Add1~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(16),
	datad => VCC,
	cin => \VGA_unit|Add1~42\,
	combout => \VGA_unit|Add1~44_combout\,
	cout => \VGA_unit|Add1~45\);

-- Location: LCCOMB_X38_Y9_N28
\VGA_unit|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~28_combout\ = (\VGA_unit|SRAM_address\(16) & ((GND) # (!\VGA_unit|Add0~27\))) # (!\VGA_unit|SRAM_address\(16) & (\VGA_unit|Add0~27\ $ (GND)))
-- \VGA_unit|Add0~29\ = CARRY((\VGA_unit|SRAM_address\(16)) # (!\VGA_unit|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(16),
	datad => VCC,
	cin => \VGA_unit|Add0~27\,
	combout => \VGA_unit|Add0~28_combout\,
	cout => \VGA_unit|Add0~29\);

-- Location: LCCOMB_X36_Y9_N16
\VGA_unit|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~46_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (\VGA_unit|Equal1~1_combout\ & ((\VGA_unit|Add0~28_combout\)))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Equal1~1_combout\,
	datac => \VGA_unit|Add1~44_combout\,
	datad => \VGA_unit|Add0~28_combout\,
	combout => \VGA_unit|Add1~46_combout\);

-- Location: LCFF_X36_Y9_N17
\VGA_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~46_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(16));

-- Location: LCCOMB_X41_Y9_N20
\SRAM_address[16]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[16]~26_combout\ = (\SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address\(16)) # ((\M1_unit|SRAM_address\(16) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~0_combout\ & (\M1_unit|SRAM_address\(16) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datab => \M1_unit|SRAM_address\(16),
	datac => \VGA_unit|SRAM_address\(16),
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[16]~26_combout\);

-- Location: LCCOMB_X41_Y11_N8
\M1_unit|V_address[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[13]~45_combout\ = (\M1_unit|V_address\(13) & ((GND) # (!\M1_unit|V_address[12]~44\))) # (!\M1_unit|V_address\(13) & (\M1_unit|V_address[12]~44\ $ (GND)))
-- \M1_unit|V_address[13]~46\ = CARRY((\M1_unit|V_address\(13)) # (!\M1_unit|V_address[12]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(13),
	datad => VCC,
	cin => \M1_unit|V_address[12]~44\,
	combout => \M1_unit|V_address[13]~45_combout\,
	cout => \M1_unit|V_address[13]~46\);

-- Location: LCFF_X41_Y11_N9
\M1_unit|V_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[13]~45_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(13));

-- Location: LCCOMB_X41_Y11_N14
\M1_unit|V_address[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[16]~51_combout\ = (\M1_unit|V_address\(16) & (\M1_unit|V_address[15]~50\ $ (GND))) # (!\M1_unit|V_address\(16) & (!\M1_unit|V_address[15]~50\ & VCC))
-- \M1_unit|V_address[16]~52\ = CARRY((\M1_unit|V_address\(16) & !\M1_unit|V_address[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(16),
	datad => VCC,
	cin => \M1_unit|V_address[15]~50\,
	combout => \M1_unit|V_address[16]~51_combout\,
	cout => \M1_unit|V_address[16]~52\);

-- Location: LCFF_X41_Y11_N15
\M1_unit|V_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[16]~51_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(16));

-- Location: LCCOMB_X41_Y11_N16
\M1_unit|V_address[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[17]~53_combout\ = \M1_unit|V_address\(17) $ (\M1_unit|V_address[16]~52\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(17),
	cin => \M1_unit|V_address[16]~52\,
	combout => \M1_unit|V_address[17]~53_combout\);

-- Location: LCFF_X41_Y11_N17
\M1_unit|V_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[17]~53_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(17));

-- Location: LCCOMB_X42_Y11_N14
\M1_unit|U_address[16]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[16]~52_combout\ = (\M1_unit|U_address\(16) & (\M1_unit|U_address[15]~51\ $ (GND))) # (!\M1_unit|U_address\(16) & (!\M1_unit|U_address[15]~51\ & VCC))
-- \M1_unit|U_address[16]~53\ = CARRY((\M1_unit|U_address\(16) & !\M1_unit|U_address[15]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(16),
	datad => VCC,
	cin => \M1_unit|U_address[15]~51\,
	combout => \M1_unit|U_address[16]~52_combout\,
	cout => \M1_unit|U_address[16]~53\);

-- Location: LCFF_X42_Y11_N15
\M1_unit|U_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[16]~52_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(16));

-- Location: LCCOMB_X42_Y11_N16
\M1_unit|U_address[17]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[17]~54_combout\ = \M1_unit|U_address\(17) $ (\M1_unit|U_address[16]~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(17),
	cin => \M1_unit|U_address[16]~53\,
	combout => \M1_unit|U_address[17]~54_combout\);

-- Location: LCFF_X42_Y11_N17
\M1_unit|U_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[17]~54_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|U_address[13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(17));

-- Location: LCCOMB_X40_Y11_N8
\M1_unit|RGB_address[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[13]~45_combout\ = (\M1_unit|RGB_address\(13) & ((GND) # (!\M1_unit|RGB_address[12]~44\))) # (!\M1_unit|RGB_address\(13) & (\M1_unit|RGB_address[12]~44\ $ (GND)))
-- \M1_unit|RGB_address[13]~46\ = CARRY((\M1_unit|RGB_address\(13)) # (!\M1_unit|RGB_address[12]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(13),
	datad => VCC,
	cin => \M1_unit|RGB_address[12]~44\,
	combout => \M1_unit|RGB_address[13]~45_combout\,
	cout => \M1_unit|RGB_address[13]~46\);

-- Location: LCFF_X40_Y11_N9
\M1_unit|RGB_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[13]~45_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(13));

-- Location: LCCOMB_X40_Y11_N14
\M1_unit|RGB_address[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[16]~51_combout\ = (\M1_unit|RGB_address\(16) & (\M1_unit|RGB_address[15]~50\ $ (GND))) # (!\M1_unit|RGB_address\(16) & (!\M1_unit|RGB_address[15]~50\ & VCC))
-- \M1_unit|RGB_address[16]~52\ = CARRY((\M1_unit|RGB_address\(16) & !\M1_unit|RGB_address[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(16),
	datad => VCC,
	cin => \M1_unit|RGB_address[15]~50\,
	combout => \M1_unit|RGB_address[16]~51_combout\,
	cout => \M1_unit|RGB_address[16]~52\);

-- Location: LCFF_X40_Y11_N15
\M1_unit|RGB_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[16]~51_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(16));

-- Location: LCCOMB_X40_Y11_N16
\M1_unit|RGB_address[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[17]~53_combout\ = \M1_unit|RGB_address\(17) $ (\M1_unit|RGB_address[16]~52\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(17),
	cin => \M1_unit|RGB_address[16]~52\,
	combout => \M1_unit|RGB_address[17]~53_combout\);

-- Location: LCFF_X40_Y11_N17
\M1_unit|RGB_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[17]~53_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|RGB_address[3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(17));

-- Location: LCCOMB_X43_Y11_N14
\M1_unit|Y_address[16]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[16]~52_combout\ = (\M1_unit|Y_address\(16) & (\M1_unit|Y_address[15]~51\ $ (GND))) # (!\M1_unit|Y_address\(16) & (!\M1_unit|Y_address[15]~51\ & VCC))
-- \M1_unit|Y_address[16]~53\ = CARRY((\M1_unit|Y_address\(16) & !\M1_unit|Y_address[15]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(16),
	datad => VCC,
	cin => \M1_unit|Y_address[15]~51\,
	combout => \M1_unit|Y_address[16]~52_combout\,
	cout => \M1_unit|Y_address[16]~53\);

-- Location: LCFF_X43_Y11_N15
\M1_unit|Y_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[16]~52_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(16));

-- Location: LCCOMB_X43_Y11_N16
\M1_unit|Y_address[17]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[17]~54_combout\ = \M1_unit|Y_address\(17) $ (\M1_unit|Y_address[16]~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(17),
	cin => \M1_unit|Y_address[16]~53\,
	combout => \M1_unit|Y_address[17]~54_combout\);

-- Location: LCFF_X43_Y11_N17
\M1_unit|Y_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[17]~54_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(17));

-- Location: LCCOMB_X43_Y11_N30
\M1_unit|Selector201~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector201~0_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & (((\M1_unit|SRAM_address[17]~11_combout\)) # (!\M1_unit|RGB_address\(17)))) # (!\M1_unit|SRAM_address[17]~10_combout\ & (((\M1_unit|Y_address\(17) & 
-- !\M1_unit|SRAM_address[17]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~10_combout\,
	datab => \M1_unit|RGB_address\(17),
	datac => \M1_unit|Y_address\(17),
	datad => \M1_unit|SRAM_address[17]~11_combout\,
	combout => \M1_unit|Selector201~0_combout\);

-- Location: LCCOMB_X42_Y11_N22
\M1_unit|Selector201~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector201~1_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|Selector201~0_combout\ & (\M1_unit|V_address\(17))) # (!\M1_unit|Selector201~0_combout\ & ((\M1_unit|U_address\(17)))))) # (!\M1_unit|SRAM_address[17]~11_combout\ & 
-- (((\M1_unit|Selector201~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[17]~11_combout\,
	datab => \M1_unit|V_address\(17),
	datac => \M1_unit|U_address\(17),
	datad => \M1_unit|Selector201~0_combout\,
	combout => \M1_unit|Selector201~1_combout\);

-- Location: LCCOMB_X41_Y9_N4
\M1_unit|Selector201~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector201~2_combout\ = (\M1_unit|Selector201~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_start~regout\,
	datac => \M1_unit|Selector201~1_combout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector201~2_combout\);

-- Location: LCFF_X41_Y9_N5
\M1_unit|SRAM_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector201~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(17));

-- Location: LCCOMB_X41_Y9_N14
\SRAM_address[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[17]~28_combout\ = (\UART_unit|SRAM_address\(17) & ((\M1_unit|SRAM_address\(17)) # ((!\Equal2~0_combout\)))) # (!\UART_unit|SRAM_address\(17) & (!\SRAM_address~2_combout\ & ((\M1_unit|SRAM_address\(17)) # (!\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(17),
	datab => \M1_unit|SRAM_address\(17),
	datac => \SRAM_address~2_combout\,
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[17]~28_combout\);

-- Location: LCCOMB_X37_Y9_N16
\VGA_unit|Add1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~47_combout\ = \VGA_unit|Add1~45\ $ (\VGA_unit|SRAM_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|SRAM_address\(17),
	cin => \VGA_unit|Add1~45\,
	combout => \VGA_unit|Add1~47_combout\);

-- Location: LCCOMB_X38_Y9_N30
\VGA_unit|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~30_combout\ = \VGA_unit|Add0~29\ $ (!\VGA_unit|SRAM_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|SRAM_address\(17),
	cin => \VGA_unit|Add0~29\,
	combout => \VGA_unit|Add0~30_combout\);

-- Location: LCCOMB_X36_Y9_N14
\VGA_unit|Add1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~49_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (((\VGA_unit|Add0~30_combout\)) # (!\VGA_unit|Equal1~1_combout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & 
-- (((\VGA_unit|Add1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datab => \VGA_unit|Equal1~1_combout\,
	datac => \VGA_unit|Add1~47_combout\,
	datad => \VGA_unit|Add0~30_combout\,
	combout => \VGA_unit|Add1~49_combout\);

-- Location: LCFF_X36_Y9_N15
\VGA_unit|SRAM_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~49_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(17));

-- Location: LCCOMB_X41_Y9_N28
\SRAM_address[17]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[17]~29_combout\ = (\SRAM_address[17]~28_combout\ & ((\VGA_unit|SRAM_address\(17)) # (!\SRAM_address[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_address[17]~28_combout\,
	datac => \VGA_unit|SRAM_address\(17),
	datad => \SRAM_address[4]~0_combout\,
	combout => \SRAM_address[17]~29_combout\);

-- Location: LCCOMB_X41_Y9_N26
\unit3|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit3|Decoder0~12_combout\ = (!\SRAM_address[17]~29_combout\ & ((\SRAM_address[16]~26_combout\) # ((\UART_unit|SRAM_address\(16) & \SRAM_address~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[16]~26_combout\,
	datab => \UART_unit|SRAM_address\(16),
	datac => \SRAM_address~2_combout\,
	datad => \SRAM_address[17]~29_combout\,
	combout => \unit3|Decoder0~12_combout\);

-- Location: LCCOMB_X41_Y9_N6
\SRAM_address[16]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[16]~27_combout\ = (\SRAM_address[16]~26_combout\) # ((\SRAM_address~2_combout\ & \UART_unit|SRAM_address\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[16]~26_combout\,
	datab => \SRAM_address~2_combout\,
	datac => \UART_unit|SRAM_address\(16),
	combout => \SRAM_address[16]~27_combout\);

-- Location: LCCOMB_X41_Y9_N24
\unit3|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit3|Decoder0~13_combout\ = (!\SRAM_address[16]~27_combout\ & (\SRAM_address[17]~28_combout\ & ((\VGA_unit|SRAM_address\(17)) # (!\SRAM_address[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[16]~27_combout\,
	datab => \SRAM_address[17]~28_combout\,
	datac => \VGA_unit|SRAM_address\(17),
	datad => \SRAM_address[4]~0_combout\,
	combout => \unit3|Decoder0~13_combout\);

-- Location: LCCOMB_X41_Y9_N10
\unit3|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit3|Decoder0~14_combout\ = (\SRAM_address[16]~26_combout\) # ((\SRAM_address[17]~29_combout\) # ((\UART_unit|SRAM_address\(16) & \SRAM_address~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[16]~26_combout\,
	datab => \UART_unit|SRAM_address\(16),
	datac => \SRAM_address~2_combout\,
	datad => \SRAM_address[17]~29_combout\,
	combout => \unit3|Decoder0~14_combout\);

-- Location: LCCOMB_X29_Y20_N8
\SRAM_unit|SRAM_read_data[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_read_data[1]~feeder_combout\ = \SRAM_DATA_IO[1]~1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DATA_IO[1]~1\,
	combout => \SRAM_unit|SRAM_read_data[1]~feeder_combout\);

-- Location: LCFF_X29_Y20_N9
\SRAM_unit|SRAM_read_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_read_data[1]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(1));

-- Location: LCCOMB_X29_Y20_N26
\unit4|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(2) & (!\SRAM_unit|SRAM_read_data\(1) & (\SRAM_unit|SRAM_read_data\(0) $ (!\SRAM_unit|SRAM_read_data\(3))))) # (!\SRAM_unit|SRAM_read_data\(2) & (\SRAM_unit|SRAM_read_data\(0) & 
-- (\SRAM_unit|SRAM_read_data\(3) $ (!\SRAM_unit|SRAM_read_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(0),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(3),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr6~0_combout\);

-- Location: LCCOMB_X29_Y20_N12
\unit4|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & ((\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(1)))) # (!\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(2))))) # (!\SRAM_unit|SRAM_read_data\(3) & 
-- (\SRAM_unit|SRAM_read_data\(2) & (\SRAM_unit|SRAM_read_data\(0) $ (\SRAM_unit|SRAM_read_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(0),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(3),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr5~0_combout\);

-- Location: LCCOMB_X29_Y20_N18
\unit4|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & (\SRAM_unit|SRAM_read_data\(2) & ((\SRAM_unit|SRAM_read_data\(1)) # (!\SRAM_unit|SRAM_read_data\(0))))) # (!\SRAM_unit|SRAM_read_data\(3) & (!\SRAM_unit|SRAM_read_data\(0) & 
-- (!\SRAM_unit|SRAM_read_data\(2) & \SRAM_unit|SRAM_read_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(0),
	datab => \SRAM_unit|SRAM_read_data\(3),
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr4~0_combout\);

-- Location: LCCOMB_X29_Y20_N6
\unit4|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(2) $ ((!\SRAM_unit|SRAM_read_data\(1))))) # (!\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(2) & (!\SRAM_unit|SRAM_read_data\(1) & 
-- !\SRAM_unit|SRAM_read_data\(3))) # (!\SRAM_unit|SRAM_read_data\(2) & (\SRAM_unit|SRAM_read_data\(1) & \SRAM_unit|SRAM_read_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(0),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \SRAM_unit|SRAM_read_data\(3),
	combout => \unit4|WideOr3~0_combout\);

-- Location: LCCOMB_X29_Y20_N24
\unit4|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(1) & (\SRAM_unit|SRAM_read_data\(0) & (!\SRAM_unit|SRAM_read_data\(3)))) # (!\SRAM_unit|SRAM_read_data\(1) & ((\SRAM_unit|SRAM_read_data\(2) & ((!\SRAM_unit|SRAM_read_data\(3)))) # 
-- (!\SRAM_unit|SRAM_read_data\(2) & (\SRAM_unit|SRAM_read_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(0),
	datab => \SRAM_unit|SRAM_read_data\(3),
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr2~0_combout\);

-- Location: LCCOMB_X29_Y20_N20
\unit4|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(3) $ (((\SRAM_unit|SRAM_read_data\(1)) # (!\SRAM_unit|SRAM_read_data\(2)))))) # (!\SRAM_unit|SRAM_read_data\(0) & (!\SRAM_unit|SRAM_read_data\(3) & 
-- (!\SRAM_unit|SRAM_read_data\(2) & \SRAM_unit|SRAM_read_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(0),
	datab => \SRAM_unit|SRAM_read_data\(3),
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr1~0_combout\);

-- Location: LCCOMB_X29_Y20_N16
\unit4|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(3)) # (\SRAM_unit|SRAM_read_data\(2) $ (\SRAM_unit|SRAM_read_data\(1))))) # (!\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(1)) # 
-- (\SRAM_unit|SRAM_read_data\(3) $ (\SRAM_unit|SRAM_read_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(0),
	datab => \SRAM_unit|SRAM_read_data\(3),
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \unit4|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y16_N26
\unit5|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(4) & (\SRAM_unit|SRAM_read_data\(6) $ (\SRAM_unit|SRAM_read_data\(5))))) # (!\SRAM_unit|SRAM_read_data\(7) & (!\SRAM_unit|SRAM_read_data\(5) & 
-- (\SRAM_unit|SRAM_read_data\(4) $ (\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(4),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \unit5|WideOr6~0_combout\);

-- Location: LCCOMB_X29_Y19_N0
\unit5|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & ((\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(5)))) # (!\SRAM_unit|SRAM_read_data\(4) & (\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(7) & 
-- (\SRAM_unit|SRAM_read_data\(6) & (\SRAM_unit|SRAM_read_data\(4) $ (\SRAM_unit|SRAM_read_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \SRAM_unit|SRAM_read_data\(6),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \unit5|WideOr5~0_combout\);

-- Location: LCCOMB_X29_Y16_N20
\unit5|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(6) & ((\SRAM_unit|SRAM_read_data\(5)) # (!\SRAM_unit|SRAM_read_data\(4))))) # (!\SRAM_unit|SRAM_read_data\(7) & (!\SRAM_unit|SRAM_read_data\(4) & 
-- (!\SRAM_unit|SRAM_read_data\(6) & \SRAM_unit|SRAM_read_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(4),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \unit5|WideOr4~0_combout\);

-- Location: LCCOMB_X29_Y16_N10
\unit5|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(6) $ (!\SRAM_unit|SRAM_read_data\(5))))) # (!\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(7) & (!\SRAM_unit|SRAM_read_data\(6) & 
-- \SRAM_unit|SRAM_read_data\(5))) # (!\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(6) & !\SRAM_unit|SRAM_read_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(4),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \unit5|WideOr3~0_combout\);

-- Location: LCCOMB_X29_Y16_N24
\unit5|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(5) & (\SRAM_unit|SRAM_read_data\(4) & ((!\SRAM_unit|SRAM_read_data\(7))))) # (!\SRAM_unit|SRAM_read_data\(5) & ((\SRAM_unit|SRAM_read_data\(6) & ((!\SRAM_unit|SRAM_read_data\(7)))) # 
-- (!\SRAM_unit|SRAM_read_data\(6) & (\SRAM_unit|SRAM_read_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(4),
	datab => \SRAM_unit|SRAM_read_data\(6),
	datac => \SRAM_unit|SRAM_read_data\(7),
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \unit5|WideOr2~0_combout\);

-- Location: LCCOMB_X29_Y16_N30
\unit5|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & (\SRAM_unit|SRAM_read_data\(7) $ (((\SRAM_unit|SRAM_read_data\(5)) # (!\SRAM_unit|SRAM_read_data\(6)))))) # (!\SRAM_unit|SRAM_read_data\(4) & (!\SRAM_unit|SRAM_read_data\(7) & 
-- (!\SRAM_unit|SRAM_read_data\(6) & \SRAM_unit|SRAM_read_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(4),
	datab => \SRAM_unit|SRAM_read_data\(7),
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \unit5|WideOr1~0_combout\);

-- Location: LCCOMB_X29_Y19_N2
\unit5|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(7)) # (\SRAM_unit|SRAM_read_data\(6) $ (\SRAM_unit|SRAM_read_data\(5))))) # (!\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(5)) # 
-- (\SRAM_unit|SRAM_read_data\(7) $ (\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \SRAM_unit|SRAM_read_data\(4),
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \unit5|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y16_N16
\unit6|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(11) & (\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(9) $ (\SRAM_unit|SRAM_read_data\(10))))) # (!\SRAM_unit|SRAM_read_data\(11) & (!\SRAM_unit|SRAM_read_data\(9) & 
-- (\SRAM_unit|SRAM_read_data\(8) $ (\SRAM_unit|SRAM_read_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(11),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \SRAM_unit|SRAM_read_data\(8),
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \unit6|WideOr6~0_combout\);

-- Location: LCCOMB_X29_Y19_N12
\unit6|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(9) & ((\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(11))) # (!\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(10)))))) # (!\SRAM_unit|SRAM_read_data\(9) & 
-- (\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(8) $ (\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(8),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \unit6|WideOr5~0_combout\);

-- Location: LCCOMB_X29_Y16_N2
\unit6|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(11) & (\SRAM_unit|SRAM_read_data\(10) & ((\SRAM_unit|SRAM_read_data\(9)) # (!\SRAM_unit|SRAM_read_data\(8))))) # (!\SRAM_unit|SRAM_read_data\(11) & (\SRAM_unit|SRAM_read_data\(9) & 
-- (!\SRAM_unit|SRAM_read_data\(8) & !\SRAM_unit|SRAM_read_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(11),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \SRAM_unit|SRAM_read_data\(8),
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \unit6|WideOr4~0_combout\);

-- Location: LCCOMB_X30_Y20_N16
\unit6|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(9) $ ((!\SRAM_unit|SRAM_read_data\(10))))) # (!\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(9) & (!\SRAM_unit|SRAM_read_data\(10) & 
-- \SRAM_unit|SRAM_read_data\(11))) # (!\SRAM_unit|SRAM_read_data\(9) & (\SRAM_unit|SRAM_read_data\(10) & !\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr3~0_combout\);

-- Location: LCCOMB_X30_Y20_N30
\unit6|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(9) & (\SRAM_unit|SRAM_read_data\(8) & (!\SRAM_unit|SRAM_read_data\(11)))) # (!\SRAM_unit|SRAM_read_data\(9) & ((\SRAM_unit|SRAM_read_data\(10) & ((!\SRAM_unit|SRAM_read_data\(11)))) # 
-- (!\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \SRAM_unit|SRAM_read_data\(8),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \unit6|WideOr2~0_combout\);

-- Location: LCCOMB_X29_Y19_N18
\unit6|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(11) $ (((\SRAM_unit|SRAM_read_data\(9)) # (!\SRAM_unit|SRAM_read_data\(10)))))) # (!\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(9) & 
-- (!\SRAM_unit|SRAM_read_data\(11) & !\SRAM_unit|SRAM_read_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(8),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \unit6|WideOr1~0_combout\);

-- Location: LCCOMB_X29_Y19_N8
\unit6|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(11)) # (\SRAM_unit|SRAM_read_data\(9) $ (\SRAM_unit|SRAM_read_data\(10))))) # (!\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(9)) # 
-- (\SRAM_unit|SRAM_read_data\(11) $ (\SRAM_unit|SRAM_read_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(8),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \unit6|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y21_N0
\unit7|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & (\SRAM_unit|SRAM_read_data\(12) & (\SRAM_unit|SRAM_read_data\(13) $ (\SRAM_unit|SRAM_read_data\(14))))) # (!\SRAM_unit|SRAM_read_data\(15) & (!\SRAM_unit|SRAM_read_data\(13) & 
-- (\SRAM_unit|SRAM_read_data\(12) $ (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \unit7|WideOr6~0_combout\);

-- Location: LCCOMB_X36_Y21_N0
\unit7|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & ((\SRAM_unit|SRAM_read_data\(12) & (\SRAM_unit|SRAM_read_data\(13))) # (!\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(14)))))) # (!\SRAM_unit|SRAM_read_data\(15) & 
-- (\SRAM_unit|SRAM_read_data\(14) & (\SRAM_unit|SRAM_read_data\(13) $ (\SRAM_unit|SRAM_read_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(13),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \unit7|WideOr5~0_combout\);

-- Location: LCCOMB_X28_Y16_N8
\unit7|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(14) & (\SRAM_unit|SRAM_read_data\(15) & ((\SRAM_unit|SRAM_read_data\(13)) # (!\SRAM_unit|SRAM_read_data\(12))))) # (!\SRAM_unit|SRAM_read_data\(14) & (!\SRAM_unit|SRAM_read_data\(15) & 
-- (!\SRAM_unit|SRAM_read_data\(12) & \SRAM_unit|SRAM_read_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(14),
	datab => \SRAM_unit|SRAM_read_data\(15),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr4~0_combout\);

-- Location: LCCOMB_X29_Y21_N18
\unit7|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(13) $ (!\SRAM_unit|SRAM_read_data\(14))))) # (!\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(15) & (\SRAM_unit|SRAM_read_data\(13) & 
-- !\SRAM_unit|SRAM_read_data\(14))) # (!\SRAM_unit|SRAM_read_data\(15) & (!\SRAM_unit|SRAM_read_data\(13) & \SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \unit7|WideOr3~0_combout\);

-- Location: LCCOMB_X29_Y21_N16
\unit7|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(13) & (!\SRAM_unit|SRAM_read_data\(15) & (\SRAM_unit|SRAM_read_data\(12)))) # (!\SRAM_unit|SRAM_read_data\(13) & ((\SRAM_unit|SRAM_read_data\(14) & (!\SRAM_unit|SRAM_read_data\(15))) # 
-- (!\SRAM_unit|SRAM_read_data\(14) & ((\SRAM_unit|SRAM_read_data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \unit7|WideOr2~0_combout\);

-- Location: LCCOMB_X29_Y21_N6
\unit7|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & (\SRAM_unit|SRAM_read_data\(15) $ (((\SRAM_unit|SRAM_read_data\(13)) # (!\SRAM_unit|SRAM_read_data\(14)))))) # (!\SRAM_unit|SRAM_read_data\(12) & (!\SRAM_unit|SRAM_read_data\(15) & 
-- (\SRAM_unit|SRAM_read_data\(13) & !\SRAM_unit|SRAM_read_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \unit7|WideOr1~0_combout\);

-- Location: LCCOMB_X36_Y21_N6
\unit7|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(15)) # (\SRAM_unit|SRAM_read_data\(13) $ (\SRAM_unit|SRAM_read_data\(14))))) # (!\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(13)) # 
-- (\SRAM_unit|SRAM_read_data\(15) $ (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(13),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \unit7|WideOr0~0_combout\);

-- Location: LCCOMB_X45_Y6_N22
\UART_unit|UART_RX|Frame_error[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Frame_error[0]~4_combout\ = (\UART_unit|UART_RX|RX_data_in~regout\ & (\UART_unit|UART_RX|Frame_error\(0) & VCC)) # (!\UART_unit|UART_RX|RX_data_in~regout\ & (\UART_unit|UART_RX|Frame_error\(0) $ (VCC)))
-- \UART_unit|UART_RX|Frame_error[0]~5\ = CARRY((!\UART_unit|UART_RX|RX_data_in~regout\ & \UART_unit|UART_RX|Frame_error\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RX_data_in~regout\,
	datab => \UART_unit|UART_RX|Frame_error\(0),
	datad => VCC,
	combout => \UART_unit|UART_RX|Frame_error[0]~4_combout\,
	cout => \UART_unit|UART_RX|Frame_error[0]~5\);

-- Location: LCCOMB_X41_Y6_N10
\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout\ = (!\UART_unit|UART_RX|RXC_state~9_regout\) # (!\UART_unit|UART_RX|RXC_state~8_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~8_regout\,
	datad => \UART_unit|UART_RX|RXC_state~9_regout\,
	combout => \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout\);

-- Location: LCCOMB_X42_Y6_N0
\UART_unit|UART_RX|Frame_error[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Frame_error[3]~7_combout\ = ((\UART_unit|UART_RX|RXC_state~9_regout\ & (\UART_unit|UART_RX|RXC_state~8_regout\ & \UART_unit|UART_RX|Equal2~2_combout\))) # (!\UART_unit|UART_RX|Frame_error[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|RXC_state~9_regout\,
	datab => \UART_unit|UART_RX|RXC_state~8_regout\,
	datac => \UART_unit|UART_RX|Equal2~2_combout\,
	datad => \UART_unit|UART_RX|Frame_error[3]~6_combout\,
	combout => \UART_unit|UART_RX|Frame_error[3]~7_combout\);

-- Location: LCFF_X45_Y6_N23
\UART_unit|UART_RX|Frame_error[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Frame_error[0]~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout\,
	ena => \UART_unit|UART_RX|Frame_error[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|Frame_error\(0));

-- Location: LCCOMB_X45_Y6_N24
\UART_unit|UART_RX|Frame_error[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Frame_error[1]~8_combout\ = (\UART_unit|UART_RX|Frame_error\(1) & (!\UART_unit|UART_RX|Frame_error[0]~5\)) # (!\UART_unit|UART_RX|Frame_error\(1) & ((\UART_unit|UART_RX|Frame_error[0]~5\) # (GND)))
-- \UART_unit|UART_RX|Frame_error[1]~9\ = CARRY((!\UART_unit|UART_RX|Frame_error[0]~5\) # (!\UART_unit|UART_RX|Frame_error\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_RX|Frame_error\(1),
	datad => VCC,
	cin => \UART_unit|UART_RX|Frame_error[0]~5\,
	combout => \UART_unit|UART_RX|Frame_error[1]~8_combout\,
	cout => \UART_unit|UART_RX|Frame_error[1]~9\);

-- Location: LCFF_X45_Y6_N25
\UART_unit|UART_RX|Frame_error[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Frame_error[1]~8_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout\,
	ena => \UART_unit|UART_RX|Frame_error[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|Frame_error\(1));

-- Location: LCCOMB_X45_Y6_N26
\UART_unit|UART_RX|Frame_error[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Frame_error[2]~10_combout\ = (\UART_unit|UART_RX|Frame_error\(2) & (\UART_unit|UART_RX|Frame_error[1]~9\ $ (GND))) # (!\UART_unit|UART_RX|Frame_error\(2) & (!\UART_unit|UART_RX|Frame_error[1]~9\ & VCC))
-- \UART_unit|UART_RX|Frame_error[2]~11\ = CARRY((\UART_unit|UART_RX|Frame_error\(2) & !\UART_unit|UART_RX|Frame_error[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_RX|Frame_error\(2),
	datad => VCC,
	cin => \UART_unit|UART_RX|Frame_error[1]~9\,
	combout => \UART_unit|UART_RX|Frame_error[2]~10_combout\,
	cout => \UART_unit|UART_RX|Frame_error[2]~11\);

-- Location: LCFF_X45_Y6_N27
\UART_unit|UART_RX|Frame_error[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Frame_error[2]~10_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout\,
	ena => \UART_unit|UART_RX|Frame_error[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|Frame_error\(2));

-- Location: LCCOMB_X45_Y6_N28
\UART_unit|UART_RX|Frame_error[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Frame_error[3]~12_combout\ = \UART_unit|UART_RX|Frame_error[2]~11\ $ (\UART_unit|UART_RX|Frame_error\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_unit|UART_RX|Frame_error\(3),
	cin => \UART_unit|UART_RX|Frame_error[2]~11\,
	combout => \UART_unit|UART_RX|Frame_error[3]~12_combout\);

-- Location: LCFF_X45_Y6_N29
\UART_unit|UART_RX|Frame_error[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Frame_error[3]~12_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout\,
	ena => \UART_unit|UART_RX|Frame_error[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|Frame_error\(3));

-- Location: LCFF_X30_Y26_N13
\VGA_unit|VGA_unit|H_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[6]~22_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(6));

-- Location: LCCOMB_X29_Y26_N4
\VGA_unit|VGA_unit|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan1~0_combout\ = ((\VGA_unit|VGA_unit|H_Cont\(7)) # ((\VGA_unit|VGA_unit|H_Cont\(6) & \VGA_unit|VGA_unit|H_Cont\(5)))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|VGA_unit|LessThan1~0_combout\);

-- Location: LCFF_X29_Y26_N5
\VGA_unit|VGA_unit|oVGA_H_SYNC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|LessThan1~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\);

-- Location: LCCOMB_X25_Y26_N24
\VGA_unit|VGA_unit|LessThan6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~0_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(1) & (!\VGA_unit|VGA_unit|V_Cont\(3) & !\VGA_unit|VGA_unit|V_Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(1),
	datac => \VGA_unit|VGA_unit|V_Cont\(3),
	datad => \VGA_unit|VGA_unit|V_Cont\(2),
	combout => \VGA_unit|VGA_unit|LessThan6~0_combout\);

-- Location: LCCOMB_X24_Y26_N4
\VGA_unit|VGA_unit|LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~1_combout\ = (\VGA_unit|VGA_unit|LessThan2~0_combout\ & (!\VGA_unit|VGA_unit|V_Cont\(5) & \VGA_unit|VGA_unit|LessThan6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|LessThan2~0_combout\,
	datac => \VGA_unit|VGA_unit|V_Cont\(5),
	datad => \VGA_unit|VGA_unit|LessThan6~0_combout\,
	combout => \VGA_unit|VGA_unit|LessThan6~1_combout\);

-- Location: LCCOMB_X25_Y26_N0
\VGA_unit|VGA_unit|oVGA_V_SYNC~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\ = (\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ & (((\VGA_unit|VGA_unit|V_Cont\(9))) # (!\VGA_unit|VGA_unit|LessThan6~1_combout\))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ & 
-- (((\VGA_unit|VGA_unit|oVGA_V_SYNC~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	datab => \VGA_unit|VGA_unit|LessThan6~1_combout\,
	datac => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\,
	datad => \VGA_unit|VGA_unit|V_Cont\(9),
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\);

-- Location: LCFF_X25_Y26_N1
\VGA_unit|VGA_unit|oVGA_V_SYNC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\);

-- Location: LCCOMB_X14_Y35_N8
\VGA_unit|VGA_unit|oVGA_BLANK\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_BLANK~combout\ = (\VGA_unit|VGA_unit|oVGA_H_SYNC~regout\ & \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\,
	datac => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\,
	combout => \VGA_unit|VGA_unit|oVGA_BLANK~combout\);

-- Location: LCCOMB_X25_Y26_N30
\VGA_unit|VGA_unit|LessThan6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~3_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(9) & (!\VGA_unit|VGA_unit|V_Cont\(6) & (!\VGA_unit|VGA_unit|V_Cont\(7) & !\VGA_unit|VGA_unit|V_Cont\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(9),
	datab => \VGA_unit|VGA_unit|V_Cont\(6),
	datac => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => \VGA_unit|VGA_unit|V_Cont\(8),
	combout => \VGA_unit|VGA_unit|LessThan6~3_combout\);

-- Location: LCCOMB_X24_Y26_N14
\VGA_unit|VGA_unit|LessThan7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan7~0_combout\ = ((\VGA_unit|VGA_unit|LessThan6~1_combout\ & !\VGA_unit|VGA_unit|V_Cont\(0))) # (!\VGA_unit|VGA_unit|V_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|LessThan6~1_combout\,
	datac => \VGA_unit|VGA_unit|V_Cont\(9),
	datad => \VGA_unit|VGA_unit|V_Cont\(0),
	combout => \VGA_unit|VGA_unit|LessThan7~0_combout\);

-- Location: LCCOMB_X24_Y26_N28
\VGA_unit|VGA_unit|LessThan6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~2_combout\ = ((!\VGA_unit|VGA_unit|V_Cont\(0) & (!\VGA_unit|VGA_unit|V_Cont\(4) & \VGA_unit|VGA_unit|LessThan6~0_combout\))) # (!\VGA_unit|VGA_unit|V_Cont\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(0),
	datab => \VGA_unit|VGA_unit|V_Cont\(5),
	datac => \VGA_unit|VGA_unit|V_Cont\(4),
	datad => \VGA_unit|VGA_unit|LessThan6~0_combout\,
	combout => \VGA_unit|VGA_unit|LessThan6~2_combout\);

-- Location: LCCOMB_X24_Y26_N22
\VGA_unit|VGA_unit|oVGA_R~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~1_combout\ = (\VGA_unit|VGA_unit|oVGA_R~0_combout\ & (\VGA_unit|VGA_unit|LessThan7~0_combout\ & ((!\VGA_unit|VGA_unit|LessThan6~2_combout\) # (!\VGA_unit|VGA_unit|LessThan6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|oVGA_R~0_combout\,
	datab => \VGA_unit|VGA_unit|LessThan6~3_combout\,
	datac => \VGA_unit|VGA_unit|LessThan7~0_combout\,
	datad => \VGA_unit|VGA_unit|LessThan6~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~1_combout\);

-- Location: LCCOMB_X27_Y26_N26
\VGA_unit|always0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~9_combout\ = (!\VGA_unit|VGA_unit|Add1~6_combout\ & !\VGA_unit|VGA_unit|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~6_combout\,
	datad => \VGA_unit|VGA_unit|Add1~8_combout\,
	combout => \VGA_unit|always0~9_combout\);

-- Location: LCCOMB_X27_Y26_N28
\VGA_unit|always0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~10_combout\ = (!\VGA_unit|VGA_unit|Add1~12_combout\ & (\VGA_unit|always0~9_combout\ & (!\VGA_unit|VGA_unit|Add1~4_combout\ & \VGA_unit|always0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~12_combout\,
	datab => \VGA_unit|always0~9_combout\,
	datac => \VGA_unit|VGA_unit|Add1~4_combout\,
	datad => \VGA_unit|always0~2_combout\,
	combout => \VGA_unit|always0~10_combout\);

-- Location: LCCOMB_X28_Y26_N28
\VGA_unit|always0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~12_combout\ = (\VGA_unit|VGA_unit|Add1~2_combout\ & \VGA_unit|VGA_unit|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|Add1~2_combout\,
	datad => \VGA_unit|VGA_unit|Add1~4_combout\,
	combout => \VGA_unit|always0~12_combout\);

-- Location: LCCOMB_X28_Y26_N14
\VGA_unit|always0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~13_combout\ = (\VGA_unit|always0~11_combout\ & (\VGA_unit|VGA_unit|Add1~14_combout\ & (\VGA_unit|VGA_unit|Add1~16_combout\ & \VGA_unit|always0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|always0~11_combout\,
	datab => \VGA_unit|VGA_unit|Add1~14_combout\,
	datac => \VGA_unit|VGA_unit|Add1~16_combout\,
	datad => \VGA_unit|always0~12_combout\,
	combout => \VGA_unit|always0~13_combout\);

-- Location: LCCOMB_X28_Y26_N2
\VGA_unit|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~5_combout\ = (\VGA_unit|Equal0~2_combout\ & (\VGA_unit|VGA_unit|H_Cont\(9) $ (((!\VGA_unit|VGA_unit|H_Cont\(8) & !\VGA_unit|VGA_unit|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datab => \VGA_unit|Equal0~2_combout\,
	datac => \VGA_unit|VGA_unit|Add0~0_combout\,
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	combout => \VGA_unit|always0~5_combout\);

-- Location: LCCOMB_X29_Y26_N8
\VGA_unit|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~4_combout\ = (\VGA_unit|VGA_unit|H_Cont\(1) & ((\VGA_unit|VGA_unit|H_Cont\(5) & (\VGA_unit|VGA_unit|H_Cont\(4) & \VGA_unit|VGA_unit|H_Cont\(6))) # (!\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont\(4) & 
-- !\VGA_unit|VGA_unit|H_Cont\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(4),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|H_Cont\(1),
	combout => \VGA_unit|always0~4_combout\);

-- Location: LCCOMB_X29_Y26_N6
\VGA_unit|always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~6_combout\ = (\VGA_unit|VGA_unit|H_Cont\(4) & (!\VGA_unit|VGA_unit|H_Cont\(0) & (!\VGA_unit|VGA_unit|H_Cont\(2) & !\VGA_unit|VGA_unit|H_Cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(0),
	datac => \VGA_unit|VGA_unit|H_Cont\(2),
	datad => \VGA_unit|VGA_unit|H_Cont\(3),
	combout => \VGA_unit|always0~6_combout\);

-- Location: LCCOMB_X28_Y26_N0
\VGA_unit|always0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~7_combout\ = (\VGA_unit|Equal0~1_combout\ & ((\VGA_unit|always0~6_combout\) # ((\VGA_unit|always0~5_combout\ & \VGA_unit|always0~4_combout\)))) # (!\VGA_unit|Equal0~1_combout\ & (\VGA_unit|always0~5_combout\ & 
-- (\VGA_unit|always0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal0~1_combout\,
	datab => \VGA_unit|always0~5_combout\,
	datac => \VGA_unit|always0~4_combout\,
	datad => \VGA_unit|always0~6_combout\,
	combout => \VGA_unit|always0~7_combout\);

-- Location: LCCOMB_X28_Y26_N10
\VGA_unit|always0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~15_combout\ = (!\VGA_unit|VGA_unit|Add0~2_combout\ & (\VGA_unit|always0~7_combout\ & (\VGA_unit|VGA_unit|Add0~0_combout\ $ (\VGA_unit|VGA_unit|H_Cont\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~0_combout\,
	datab => \VGA_unit|VGA_unit|Add0~2_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|always0~7_combout\,
	combout => \VGA_unit|always0~15_combout\);

-- Location: LCCOMB_X28_Y26_N4
\VGA_unit|always0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~14_combout\ = (\VGA_unit|always0~15_combout\) # ((\VGA_unit|always0~8_combout\ & ((\VGA_unit|always0~10_combout\) # (\VGA_unit|always0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|always0~8_combout\,
	datab => \VGA_unit|always0~10_combout\,
	datac => \VGA_unit|always0~13_combout\,
	datad => \VGA_unit|always0~15_combout\,
	combout => \VGA_unit|always0~14_combout\);

-- Location: LCCOMB_X30_Y21_N24
\VGA_unit|VGA_red~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~0_combout\ = (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout\ & (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout\ & !\VGA_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~0_combout\);

-- Location: LCCOMB_X28_Y26_N26
\VGA_unit|VGA_red~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~1_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red\(1) & \VGA_unit|VGA_red~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|always0~14_combout\,
	datac => \VGA_unit|VGA_red\(1),
	datad => \VGA_unit|VGA_red~0_combout\,
	combout => \VGA_unit|VGA_red~1_combout\);

-- Location: LCFF_X28_Y26_N27
\VGA_unit|VGA_red[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(1));

-- Location: LCCOMB_X24_Y26_N12
\VGA_unit|VGA_unit|oVGA_R~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~2_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(1),
	combout => \VGA_unit|VGA_unit|oVGA_R~2_combout\);

-- Location: LCCOMB_X24_Y26_N20
\VGA_unit|VGA_unit|oVGA_R[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\);

-- Location: LCFF_X24_Y26_N21
\VGA_unit|VGA_unit|oVGA_R[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(0));

-- Location: LCCOMB_X24_Y26_N18
\VGA_unit|VGA_unit|oVGA_R[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\);

-- Location: LCFF_X24_Y26_N19
\VGA_unit|VGA_unit|oVGA_R[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(1));

-- Location: LCCOMB_X30_Y21_N10
\VGA_unit|VGA_SRAM_state~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~22_combout\ = (\VGA_unit|VGA_SRAM_state~21_combout\) # ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_enable~regout\) # (!\VGA_unit|VGA_SRAM_state~14_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~21_combout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_SRAM_state~17_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_SRAM_state~22_combout\);

-- Location: LCFF_X30_Y21_N11
\VGA_unit|VGA_SRAM_state~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state~22_combout\,
	aclr => \resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state~17_regout\);

-- Location: LCCOMB_X29_Y21_N2
\VGA_unit|VGA_SRAM_state~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~23_combout\ = (\VGA_unit|VGA_SRAM_state~16_regout\ & !\VGA_unit|VGA_SRAM_state~15_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_SRAM_state~16_regout\,
	datad => \VGA_unit|VGA_SRAM_state~15_regout\,
	combout => \VGA_unit|VGA_SRAM_state~23_combout\);

-- Location: LCCOMB_X29_Y20_N2
\VGA_unit|VGA_sram_data[1][0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][0]~4_combout\ = (!\VGA_enable~regout\ & (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\) # (\VGA_unit|VGA_SRAM_state~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_enable~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_unit|VGA_SRAM_state~23_combout\,
	combout => \VGA_unit|VGA_sram_data[1][0]~4_combout\);

-- Location: LCFF_X29_Y20_N1
\VGA_unit|VGA_sram_data[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][0]~regout\);

-- Location: LCCOMB_X29_Y20_N0
\VGA_unit|VGA_red~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~2_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][8]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][0]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][8]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[1][0]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_red~2_combout\);

-- Location: LCCOMB_X30_Y21_N14
\VGA_unit|VGA_red~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~3_combout\ = (!\VGA_unit|always0~14_combout\ & (!\VGA_enable~regout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout\) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout\,
	datab => \VGA_unit|always0~14_combout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_red~3_combout\);

-- Location: LCCOMB_X28_Y22_N4
\VGA_unit|VGA_red~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~4_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~2_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red~2_combout\,
	datac => \VGA_unit|VGA_red~3_combout\,
	datad => \VGA_unit|always0~14_combout\,
	combout => \VGA_unit|VGA_red~4_combout\);

-- Location: LCCOMB_X29_Y21_N10
\VGA_unit|VGA_red[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red[5]~5_combout\ = (\VGA_unit|always0~14_combout\) # (!\VGA_unit|VGA_red~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~0_combout\,
	combout => \VGA_unit|VGA_red[5]~5_combout\);

-- Location: LCFF_X28_Y22_N5
\VGA_unit|VGA_red[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(2));

-- Location: LCCOMB_X24_Y26_N24
\VGA_unit|VGA_unit|oVGA_R~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~3_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(2),
	combout => \VGA_unit|VGA_unit|oVGA_R~3_combout\);

-- Location: LCFF_X24_Y26_N25
\VGA_unit|VGA_unit|oVGA_R[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(2));

-- Location: LCFF_X29_Y20_N31
\VGA_unit|VGA_sram_data[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(1),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][1]~regout\);

-- Location: LCCOMB_X29_Y20_N30
\VGA_unit|VGA_red~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~6_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][9]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][1]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][9]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[1][1]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_red~6_combout\);

-- Location: LCCOMB_X28_Y22_N22
\VGA_unit|VGA_red~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~7_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~6_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red~6_combout\,
	datac => \VGA_unit|VGA_red~3_combout\,
	datad => \VGA_unit|always0~14_combout\,
	combout => \VGA_unit|VGA_red~7_combout\);

-- Location: LCFF_X28_Y22_N23
\VGA_unit|VGA_red[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(3));

-- Location: LCCOMB_X24_Y26_N2
\VGA_unit|VGA_unit|oVGA_R~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~4_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(3),
	combout => \VGA_unit|VGA_unit|oVGA_R~4_combout\);

-- Location: LCFF_X24_Y26_N3
\VGA_unit|VGA_unit|oVGA_R[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(3));

-- Location: LCFF_X29_Y20_N11
\VGA_unit|VGA_sram_data[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][2]~regout\);

-- Location: LCCOMB_X29_Y20_N10
\VGA_unit|VGA_red~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~8_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][10]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][2]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][10]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[1][2]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_red~8_combout\);

-- Location: LCCOMB_X28_Y22_N12
\VGA_unit|VGA_red~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~9_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~8_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red~8_combout\,
	datac => \VGA_unit|VGA_red~3_combout\,
	datad => \VGA_unit|always0~14_combout\,
	combout => \VGA_unit|VGA_red~9_combout\);

-- Location: LCFF_X28_Y22_N13
\VGA_unit|VGA_red[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~9_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(4));

-- Location: LCCOMB_X24_Y26_N16
\VGA_unit|VGA_unit|oVGA_R~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~5_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(4),
	combout => \VGA_unit|VGA_unit|oVGA_R~5_combout\);

-- Location: LCFF_X24_Y26_N17
\VGA_unit|VGA_unit|oVGA_R[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~5_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(4));

-- Location: LCFF_X29_Y20_N15
\VGA_unit|VGA_sram_data[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(3),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][3]~regout\);

-- Location: LCCOMB_X29_Y20_N14
\VGA_unit|VGA_red~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~10_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][11]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][3]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][11]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[1][3]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_red~10_combout\);

-- Location: LCCOMB_X28_Y22_N10
\VGA_unit|VGA_red~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~11_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~10_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red~10_combout\,
	datac => \VGA_unit|VGA_red~3_combout\,
	datad => \VGA_unit|always0~14_combout\,
	combout => \VGA_unit|VGA_red~11_combout\);

-- Location: LCFF_X28_Y22_N11
\VGA_unit|VGA_red[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~11_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(5));

-- Location: LCCOMB_X24_Y26_N6
\VGA_unit|VGA_unit|oVGA_R~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~6_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_red\(5),
	combout => \VGA_unit|VGA_unit|oVGA_R~6_combout\);

-- Location: LCFF_X24_Y26_N7
\VGA_unit|VGA_unit|oVGA_R[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~6_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(5));

-- Location: LCCOMB_X30_Y21_N20
\VGA_unit|VGA_sram_data[2][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][12]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(12),
	combout => \VGA_unit|VGA_sram_data[2][12]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N26
\VGA_unit|VGA_sram_data[2][8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][8]~2_combout\ = (\VGA_unit|VGA_SRAM_state~15_regout\ & (\VGA_unit|VGA_SRAM_state~14_regout\ & !\VGA_enable~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_SRAM_state~15_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_enable~regout\,
	combout => \VGA_unit|VGA_sram_data[2][8]~2_combout\);

-- Location: LCFF_X30_Y21_N21
\VGA_unit|VGA_sram_data[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][12]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][12]~regout\);

-- Location: LCFF_X30_Y19_N9
\VGA_unit|VGA_sram_data[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][4]~regout\);

-- Location: LCCOMB_X30_Y19_N8
\VGA_unit|VGA_red~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~12_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][12]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][4]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_sram_data[2][12]~regout\,
	datac => \VGA_unit|VGA_sram_data[1][4]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_red~12_combout\);

-- Location: LCCOMB_X29_Y22_N4
\VGA_unit|VGA_red~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~13_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~3_combout\ & \VGA_unit|VGA_red~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~3_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~12_combout\,
	combout => \VGA_unit|VGA_red~13_combout\);

-- Location: LCFF_X29_Y22_N5
\VGA_unit|VGA_red[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~13_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(6));

-- Location: LCCOMB_X29_Y22_N12
\VGA_unit|VGA_unit|oVGA_R~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~7_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_red\(6),
	combout => \VGA_unit|VGA_unit|oVGA_R~7_combout\);

-- Location: LCFF_X29_Y22_N13
\VGA_unit|VGA_unit|oVGA_R[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(6));

-- Location: LCFF_X29_Y20_N5
\VGA_unit|VGA_sram_data[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(5),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][5]~regout\);

-- Location: LCCOMB_X29_Y20_N4
\VGA_unit|VGA_red~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~14_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][13]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][5]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][13]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[1][5]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_red~14_combout\);

-- Location: LCCOMB_X28_Y21_N26
\VGA_unit|VGA_red~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~15_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~14_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red~14_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_red~15_combout\);

-- Location: LCFF_X28_Y21_N27
\VGA_unit|VGA_red[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~15_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(7));

-- Location: LCCOMB_X28_Y21_N0
\VGA_unit|VGA_unit|oVGA_R~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~8_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(7),
	combout => \VGA_unit|VGA_unit|oVGA_R~8_combout\);

-- Location: LCFF_X28_Y21_N1
\VGA_unit|VGA_unit|oVGA_R[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~8_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(7));

-- Location: LCFF_X30_Y19_N27
\VGA_unit|VGA_sram_data[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][6]~regout\);

-- Location: LCFF_X29_Y19_N15
\VGA_unit|VGA_sram_data[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(14),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][14]~regout\);

-- Location: LCCOMB_X30_Y19_N26
\VGA_unit|VGA_red~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~16_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[2][14]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[1][6]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[2][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[1][6]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][14]~regout\,
	combout => \VGA_unit|VGA_red~16_combout\);

-- Location: LCCOMB_X27_Y22_N2
\VGA_unit|VGA_red~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~17_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~16_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red~16_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_red~17_combout\);

-- Location: LCFF_X27_Y22_N3
\VGA_unit|VGA_red[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~17_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(8));

-- Location: LCCOMB_X27_Y22_N0
\VGA_unit|VGA_unit|oVGA_R~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~9_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(8),
	combout => \VGA_unit|VGA_unit|oVGA_R~9_combout\);

-- Location: LCFF_X27_Y22_N1
\VGA_unit|VGA_unit|oVGA_R[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~9_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(8));

-- Location: LCFF_X29_Y19_N29
\VGA_unit|VGA_sram_data[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(15),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][15]~regout\);

-- Location: LCFF_X30_Y19_N17
\VGA_unit|VGA_sram_data[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(7),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][7]~regout\);

-- Location: LCCOMB_X30_Y19_N16
\VGA_unit|VGA_red~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~18_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][15]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][7]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_sram_data[2][15]~regout\,
	datac => \VGA_unit|VGA_sram_data[1][7]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_red~18_combout\);

-- Location: LCCOMB_X29_Y21_N24
\VGA_unit|VGA_red~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~19_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~18_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_red~19_combout\);

-- Location: LCFF_X29_Y21_N25
\VGA_unit|VGA_red[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~19_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(9));

-- Location: LCCOMB_X28_Y21_N10
\VGA_unit|VGA_unit|oVGA_R~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~10_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_red\(9),
	combout => \VGA_unit|VGA_unit|oVGA_R~10_combout\);

-- Location: LCFF_X28_Y21_N11
\VGA_unit|VGA_unit|oVGA_R[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~10_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(9));

-- Location: LCCOMB_X24_Y26_N0
\VGA_unit|VGA_unit|oVGA_G[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\);

-- Location: LCFF_X24_Y26_N1
\VGA_unit|VGA_unit|oVGA_G[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(0));

-- Location: LCCOMB_X24_Y26_N26
\VGA_unit|VGA_unit|oVGA_G[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G[1]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G[1]~feeder_combout\);

-- Location: LCFF_X24_Y26_N27
\VGA_unit|VGA_unit|oVGA_G[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G[1]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(1));

-- Location: LCCOMB_X29_Y20_N28
\VGA_unit|VGA_sram_data[0][8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][8]~3_combout\ = (!\VGA_enable~regout\ & (\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\) # (\VGA_unit|VGA_SRAM_state~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_enable~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_SRAM_state~14_regout\,
	datad => \VGA_unit|VGA_SRAM_state~23_combout\,
	combout => \VGA_unit|VGA_sram_data[0][8]~3_combout\);

-- Location: LCFF_X30_Y20_N9
\VGA_unit|VGA_sram_data[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(8),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][8]~regout\);

-- Location: LCFF_X30_Y20_N27
\VGA_unit|VGA_sram_data[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][0]~regout\);

-- Location: LCCOMB_X30_Y20_N8
\VGA_unit|VGA_green~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~0_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[2][0]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][8]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][8]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][0]~regout\,
	combout => \VGA_unit|VGA_green~0_combout\);

-- Location: LCCOMB_X29_Y22_N26
\VGA_unit|VGA_green~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~1_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~3_combout\ & \VGA_unit|VGA_green~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~3_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_green~0_combout\,
	combout => \VGA_unit|VGA_green~1_combout\);

-- Location: LCFF_X29_Y22_N27
\VGA_unit|VGA_green[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(2));

-- Location: LCCOMB_X29_Y22_N2
\VGA_unit|VGA_unit|oVGA_G~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~0_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(2),
	combout => \VGA_unit|VGA_unit|oVGA_G~0_combout\);

-- Location: LCFF_X29_Y22_N3
\VGA_unit|VGA_unit|oVGA_G[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(2));

-- Location: LCFF_X30_Y20_N1
\VGA_unit|VGA_sram_data[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(9),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][9]~regout\);

-- Location: LCCOMB_X30_Y20_N22
\VGA_unit|VGA_sram_data[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][1]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \VGA_unit|VGA_sram_data[2][1]~feeder_combout\);

-- Location: LCFF_X30_Y20_N23
\VGA_unit|VGA_sram_data[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][1]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][1]~regout\);

-- Location: LCCOMB_X30_Y20_N0
\VGA_unit|VGA_green~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~2_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[2][1]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][9]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][9]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][1]~regout\,
	combout => \VGA_unit|VGA_green~2_combout\);

-- Location: LCCOMB_X27_Y22_N12
\VGA_unit|VGA_green~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~3_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_green~2_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green~2_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_green~3_combout\);

-- Location: LCFF_X27_Y22_N13
\VGA_unit|VGA_green[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(3));

-- Location: LCCOMB_X27_Y22_N22
\VGA_unit|VGA_unit|oVGA_G~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~1_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(3),
	combout => \VGA_unit|VGA_unit|oVGA_G~1_combout\);

-- Location: LCFF_X27_Y22_N23
\VGA_unit|VGA_unit|oVGA_G[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(3));

-- Location: LCFF_X30_Y20_N29
\VGA_unit|VGA_sram_data[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(10),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][10]~regout\);

-- Location: LCFF_X30_Y20_N7
\VGA_unit|VGA_sram_data[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][2]~regout\);

-- Location: LCCOMB_X30_Y20_N28
\VGA_unit|VGA_green~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~4_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[2][2]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][10]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][10]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][2]~regout\,
	combout => \VGA_unit|VGA_green~4_combout\);

-- Location: LCCOMB_X27_Y22_N18
\VGA_unit|VGA_green~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~5_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_green~4_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green~4_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_green~5_combout\);

-- Location: LCFF_X27_Y22_N19
\VGA_unit|VGA_green[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~5_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(4));

-- Location: LCCOMB_X27_Y22_N16
\VGA_unit|VGA_unit|oVGA_G~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~2_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(4),
	combout => \VGA_unit|VGA_unit|oVGA_G~2_combout\);

-- Location: LCFF_X27_Y22_N17
\VGA_unit|VGA_unit|oVGA_G[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(4));

-- Location: LCCOMB_X28_Y21_N24
\VGA_unit|VGA_unit|oVGA_G~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~3_combout\ = (\VGA_unit|VGA_green\(5) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_green\(5),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G~3_combout\);

-- Location: LCFF_X28_Y21_N25
\VGA_unit|VGA_unit|oVGA_G[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(5));

-- Location: LCCOMB_X28_Y21_N8
\VGA_unit|VGA_green~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~9_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_green~8_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_green~8_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_green~9_combout\);

-- Location: LCFF_X28_Y21_N9
\VGA_unit|VGA_green[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~9_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(6));

-- Location: LCCOMB_X28_Y21_N14
\VGA_unit|VGA_unit|oVGA_G~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~4_combout\ = (\VGA_unit|VGA_green\(6) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green\(6),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G~4_combout\);

-- Location: LCFF_X28_Y21_N15
\VGA_unit|VGA_unit|oVGA_G[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(6));

-- Location: LCFF_X29_Y21_N23
\VGA_unit|VGA_sram_data[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(13),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][13]~regout\);

-- Location: LCCOMB_X29_Y21_N22
\VGA_unit|VGA_green~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~10_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[2][5]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[0][13]~regout\))))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[2][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[2][5]~regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][13]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~14_regout\,
	combout => \VGA_unit|VGA_green~10_combout\);

-- Location: LCCOMB_X28_Y21_N6
\VGA_unit|VGA_green~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~11_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_green~10_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green~10_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_green~11_combout\);

-- Location: LCFF_X28_Y21_N7
\VGA_unit|VGA_green[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~11_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(7));

-- Location: LCCOMB_X28_Y21_N4
\VGA_unit|VGA_unit|oVGA_G~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~5_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(7),
	combout => \VGA_unit|VGA_unit|oVGA_G~5_combout\);

-- Location: LCFF_X28_Y21_N5
\VGA_unit|VGA_unit|oVGA_G[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~5_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(7));

-- Location: LCFF_X29_Y21_N29
\VGA_unit|VGA_sram_data[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(14),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][14]~regout\);

-- Location: LCFF_X29_Y19_N7
\VGA_unit|VGA_sram_data[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][6]~regout\);

-- Location: LCCOMB_X29_Y21_N28
\VGA_unit|VGA_green~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~12_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[2][6]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][14]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[2][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][14]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][6]~regout\,
	combout => \VGA_unit|VGA_green~12_combout\);

-- Location: LCCOMB_X28_Y21_N28
\VGA_unit|VGA_green~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~13_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_green~12_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green~12_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_green~13_combout\);

-- Location: LCFF_X28_Y21_N29
\VGA_unit|VGA_green[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~13_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(8));

-- Location: LCCOMB_X28_Y21_N30
\VGA_unit|VGA_unit|oVGA_G~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~6_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(8),
	combout => \VGA_unit|VGA_unit|oVGA_G~6_combout\);

-- Location: LCFF_X28_Y21_N31
\VGA_unit|VGA_unit|oVGA_G[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~6_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(8));

-- Location: LCFF_X29_Y21_N15
\VGA_unit|VGA_sram_data[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(15),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][15]~regout\);

-- Location: LCCOMB_X29_Y19_N20
\VGA_unit|VGA_sram_data[2][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][7]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(7),
	combout => \VGA_unit|VGA_sram_data[2][7]~feeder_combout\);

-- Location: LCFF_X29_Y19_N21
\VGA_unit|VGA_sram_data[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[2][7]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[2][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][7]~regout\);

-- Location: LCCOMB_X29_Y21_N14
\VGA_unit|VGA_green~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~14_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[2][7]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][15]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][15]~regout\,
	datad => \VGA_unit|VGA_sram_data[2][7]~regout\,
	combout => \VGA_unit|VGA_green~14_combout\);

-- Location: LCCOMB_X28_Y21_N18
\VGA_unit|VGA_green~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~15_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_green~14_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green~14_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_green~15_combout\);

-- Location: LCFF_X28_Y21_N19
\VGA_unit|VGA_green[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~15_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(9));

-- Location: LCCOMB_X28_Y21_N20
\VGA_unit|VGA_unit|oVGA_G~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~7_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_green\(9),
	combout => \VGA_unit|VGA_unit|oVGA_G~7_combout\);

-- Location: LCFF_X28_Y21_N21
\VGA_unit|VGA_unit|oVGA_G[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(9));

-- Location: LCCOMB_X24_Y26_N8
\VGA_unit|VGA_unit|oVGA_B[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout\);

-- Location: LCFF_X24_Y26_N9
\VGA_unit|VGA_unit|oVGA_B[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(0));

-- Location: LCCOMB_X24_Y26_N10
\VGA_unit|VGA_unit|oVGA_B[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\);

-- Location: LCFF_X24_Y26_N11
\VGA_unit|VGA_unit|oVGA_B[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(1));

-- Location: LCFF_X30_Y20_N3
\VGA_unit|VGA_sram_data[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][0]~regout\);

-- Location: LCCOMB_X29_Y20_N22
\VGA_unit|VGA_sram_data[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][8]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \VGA_unit|VGA_sram_data[1][8]~feeder_combout\);

-- Location: LCFF_X29_Y20_N23
\VGA_unit|VGA_sram_data[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][8]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][8]~regout\);

-- Location: LCCOMB_X30_Y20_N2
\VGA_unit|VGA_blue~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~0_combout\ = (\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_sram_data[1][8]~regout\))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[0][0]~regout\)))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (((\VGA_unit|VGA_sram_data[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~17_regout\,
	datab => \VGA_unit|VGA_SRAM_state~14_regout\,
	datac => \VGA_unit|VGA_sram_data[0][0]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][8]~regout\,
	combout => \VGA_unit|VGA_blue~0_combout\);

-- Location: LCCOMB_X29_Y22_N16
\VGA_unit|VGA_blue~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~1_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_blue~0_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|always0~14_combout\,
	datac => \VGA_unit|VGA_blue~0_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_blue~1_combout\);

-- Location: LCFF_X29_Y22_N17
\VGA_unit|VGA_blue[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(2));

-- Location: LCCOMB_X29_Y22_N28
\VGA_unit|VGA_unit|oVGA_B~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~0_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_blue\(2),
	combout => \VGA_unit|VGA_unit|oVGA_B~0_combout\);

-- Location: LCFF_X29_Y22_N29
\VGA_unit|VGA_unit|oVGA_B[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~0_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(2));

-- Location: LCFF_X29_Y21_N9
\VGA_unit|VGA_sram_data[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(1),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][1]~regout\);

-- Location: LCFF_X29_Y19_N31
\VGA_unit|VGA_sram_data[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(9),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][9]~regout\);

-- Location: LCCOMB_X29_Y21_N8
\VGA_unit|VGA_blue~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~2_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[1][9]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][1]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][1]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][9]~regout\,
	combout => \VGA_unit|VGA_blue~2_combout\);

-- Location: LCCOMB_X28_Y21_N12
\VGA_unit|VGA_blue~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~3_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_blue~2_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_blue~2_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_blue~3_combout\);

-- Location: LCFF_X28_Y21_N13
\VGA_unit|VGA_blue[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(3));

-- Location: LCCOMB_X28_Y21_N22
\VGA_unit|VGA_unit|oVGA_B~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~1_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(3),
	combout => \VGA_unit|VGA_unit|oVGA_B~1_combout\);

-- Location: LCFF_X28_Y21_N23
\VGA_unit|VGA_unit|oVGA_B[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~1_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(3));

-- Location: LCFF_X29_Y21_N31
\VGA_unit|VGA_sram_data[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][2]~regout\);

-- Location: LCCOMB_X29_Y19_N24
\VGA_unit|VGA_sram_data[1][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][10]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \VGA_unit|VGA_sram_data[1][10]~feeder_combout\);

-- Location: LCFF_X29_Y19_N25
\VGA_unit|VGA_sram_data[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][10]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][10]~regout\);

-- Location: LCCOMB_X29_Y21_N30
\VGA_unit|VGA_blue~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~4_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[1][10]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][2]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][2]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][10]~regout\,
	combout => \VGA_unit|VGA_blue~4_combout\);

-- Location: LCCOMB_X28_Y21_N2
\VGA_unit|VGA_blue~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~5_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_blue~4_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_blue~4_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_blue~5_combout\);

-- Location: LCFF_X28_Y21_N3
\VGA_unit|VGA_blue[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~5_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(4));

-- Location: LCCOMB_X28_Y21_N16
\VGA_unit|VGA_unit|oVGA_B~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~2_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(4),
	combout => \VGA_unit|VGA_unit|oVGA_B~2_combout\);

-- Location: LCFF_X28_Y21_N17
\VGA_unit|VGA_unit|oVGA_B[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(4));

-- Location: LCFF_X29_Y19_N23
\VGA_unit|VGA_sram_data[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(11),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][11]~regout\);

-- Location: LCFF_X30_Y19_N7
\VGA_unit|VGA_sram_data[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(3),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][3]~regout\);

-- Location: LCCOMB_X30_Y19_N6
\VGA_unit|VGA_blue~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~6_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[1][11]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[0][3]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[1][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_sram_data[1][11]~regout\,
	datac => \VGA_unit|VGA_sram_data[0][3]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_blue~6_combout\);

-- Location: LCCOMB_X29_Y22_N6
\VGA_unit|VGA_blue~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~7_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~3_combout\ & \VGA_unit|VGA_blue~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~3_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_blue~6_combout\,
	combout => \VGA_unit|VGA_blue~7_combout\);

-- Location: LCFF_X29_Y22_N7
\VGA_unit|VGA_blue[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(5));

-- Location: LCCOMB_X29_Y22_N30
\VGA_unit|VGA_unit|oVGA_B~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~3_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(5),
	combout => \VGA_unit|VGA_unit|oVGA_B~3_combout\);

-- Location: LCFF_X29_Y22_N31
\VGA_unit|VGA_unit|oVGA_B[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~3_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(5));

-- Location: LCCOMB_X30_Y19_N0
\VGA_unit|VGA_sram_data[1][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][12]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(12),
	combout => \VGA_unit|VGA_sram_data[1][12]~feeder_combout\);

-- Location: LCFF_X30_Y19_N1
\VGA_unit|VGA_sram_data[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][12]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][12]~regout\);

-- Location: LCFF_X30_Y19_N11
\VGA_unit|VGA_sram_data[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][4]~regout\);

-- Location: LCCOMB_X30_Y19_N10
\VGA_unit|VGA_blue~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~8_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[1][12]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[0][4]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[1][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_sram_data[1][12]~regout\,
	datac => \VGA_unit|VGA_sram_data[0][4]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_blue~8_combout\);

-- Location: LCCOMB_X29_Y22_N24
\VGA_unit|VGA_blue~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~9_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_blue~8_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|always0~14_combout\,
	datac => \VGA_unit|VGA_blue~8_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_blue~9_combout\);

-- Location: LCFF_X29_Y22_N25
\VGA_unit|VGA_blue[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~9_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(6));

-- Location: LCCOMB_X29_Y22_N8
\VGA_unit|VGA_unit|oVGA_B~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~4_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_blue\(6),
	combout => \VGA_unit|VGA_unit|oVGA_B~4_combout\);

-- Location: LCFF_X29_Y22_N9
\VGA_unit|VGA_unit|oVGA_B[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~4_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(6));

-- Location: LCFF_X30_Y19_N31
\VGA_unit|VGA_sram_data[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(5),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][5]~regout\);

-- Location: LCCOMB_X30_Y19_N12
\VGA_unit|VGA_sram_data[1][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][13]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \VGA_unit|VGA_sram_data[1][13]~feeder_combout\);

-- Location: LCFF_X30_Y19_N13
\VGA_unit|VGA_sram_data[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][13]~feeder_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][13]~regout\);

-- Location: LCCOMB_X30_Y19_N30
\VGA_unit|VGA_blue~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~10_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (((\VGA_unit|VGA_sram_data[1][13]~regout\)))) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[0][5]~regout\)) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_SRAM_state~17_regout\,
	datac => \VGA_unit|VGA_sram_data[0][5]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][13]~regout\,
	combout => \VGA_unit|VGA_blue~10_combout\);

-- Location: LCCOMB_X29_Y22_N22
\VGA_unit|VGA_blue~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~11_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~3_combout\ & \VGA_unit|VGA_blue~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~3_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_blue~10_combout\,
	combout => \VGA_unit|VGA_blue~11_combout\);

-- Location: LCFF_X29_Y22_N23
\VGA_unit|VGA_blue[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~11_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(7));

-- Location: LCCOMB_X29_Y22_N10
\VGA_unit|VGA_unit|oVGA_B~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~5_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(7),
	combout => \VGA_unit|VGA_unit|oVGA_B~5_combout\);

-- Location: LCFF_X29_Y22_N11
\VGA_unit|VGA_unit|oVGA_B[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~5_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(7));

-- Location: LCFF_X29_Y19_N17
\VGA_unit|VGA_sram_data[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(14),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][14]~regout\);

-- Location: LCFF_X30_Y19_N25
\VGA_unit|VGA_sram_data[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][6]~regout\);

-- Location: LCCOMB_X30_Y19_N24
\VGA_unit|VGA_blue~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~12_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[1][14]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[0][6]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[1][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_sram_data[1][14]~regout\,
	datac => \VGA_unit|VGA_sram_data[0][6]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_blue~12_combout\);

-- Location: LCCOMB_X29_Y22_N20
\VGA_unit|VGA_blue~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~13_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_red~3_combout\ & \VGA_unit|VGA_blue~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~3_combout\,
	datac => \VGA_unit|always0~14_combout\,
	datad => \VGA_unit|VGA_blue~12_combout\,
	combout => \VGA_unit|VGA_blue~13_combout\);

-- Location: LCFF_X29_Y22_N21
\VGA_unit|VGA_blue[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~13_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(8));

-- Location: LCCOMB_X29_Y22_N0
\VGA_unit|VGA_unit|oVGA_B~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~6_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_blue\(8),
	combout => \VGA_unit|VGA_unit|oVGA_B~6_combout\);

-- Location: LCFF_X29_Y22_N1
\VGA_unit|VGA_unit|oVGA_B[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~6_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(8));

-- Location: LCFF_X29_Y19_N27
\VGA_unit|VGA_sram_data[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(15),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][15]~regout\);

-- Location: LCFF_X30_Y19_N15
\VGA_unit|VGA_sram_data[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(7),
	aclr => \resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][7]~regout\);

-- Location: LCCOMB_X30_Y19_N14
\VGA_unit|VGA_blue~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~14_combout\ = (\VGA_unit|VGA_SRAM_state~14_regout\ & (\VGA_unit|VGA_sram_data[1][15]~regout\)) # (!\VGA_unit|VGA_SRAM_state~14_regout\ & ((\VGA_unit|VGA_SRAM_state~17_regout\ & ((\VGA_unit|VGA_sram_data[0][7]~regout\))) # 
-- (!\VGA_unit|VGA_SRAM_state~17_regout\ & (\VGA_unit|VGA_sram_data[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~14_regout\,
	datab => \VGA_unit|VGA_sram_data[1][15]~regout\,
	datac => \VGA_unit|VGA_sram_data[0][7]~regout\,
	datad => \VGA_unit|VGA_SRAM_state~17_regout\,
	combout => \VGA_unit|VGA_blue~14_combout\);

-- Location: LCCOMB_X29_Y22_N18
\VGA_unit|VGA_blue~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~15_combout\ = (\VGA_unit|always0~14_combout\) # ((\VGA_unit|VGA_blue~14_combout\ & \VGA_unit|VGA_red~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|always0~14_combout\,
	datac => \VGA_unit|VGA_blue~14_combout\,
	datad => \VGA_unit|VGA_red~3_combout\,
	combout => \VGA_unit|VGA_blue~15_combout\);

-- Location: LCFF_X29_Y22_N19
\VGA_unit|VGA_blue[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~15_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(9));

-- Location: LCCOMB_X29_Y22_N14
\VGA_unit|VGA_unit|oVGA_B~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~7_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datad => \VGA_unit|VGA_blue\(9),
	combout => \VGA_unit|VGA_unit|oVGA_B~7_combout\);

-- Location: LCFF_X29_Y22_N15
\VGA_unit|VGA_unit|oVGA_B[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~7_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(9));

-- Location: LCCOMB_X41_Y9_N30
\M1_unit|Selector218~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector218~2_combout\ = (\M1_unit|Selector218~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector218~1_combout\,
	datab => \M1_start~regout\,
	datad => \M1_unit|M1_state.M1_IDLE~2_combout\,
	combout => \M1_unit|Selector218~2_combout\);

-- Location: LCFF_X41_Y9_N31
\M1_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector218~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(0));

-- Location: LCCOMB_X41_Y9_N8
\SRAM_address[0]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[0]~30_combout\ = (\SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address\(0)) # ((\M1_unit|SRAM_address\(0) & \Equal2~0_combout\)))) # (!\SRAM_address[4]~0_combout\ & (\M1_unit|SRAM_address\(0) & ((\Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datab => \M1_unit|SRAM_address\(0),
	datac => \VGA_unit|SRAM_address\(0),
	datad => \Equal2~0_combout\,
	combout => \SRAM_address[0]~30_combout\);

-- Location: LCCOMB_X42_Y8_N2
\SRAM_address[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[0]~31_combout\ = (\SRAM_address[0]~30_combout\) # ((\UART_unit|SRAM_address\(0) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(0),
	datab => \SRAM_address[0]~30_combout\,
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[0]~31_combout\);

-- Location: LCFF_X42_Y8_N3
\SRAM_unit|SRAM_ADDRESS_O[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[0]~31_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(0));

-- Location: LCFF_X41_Y12_N17
\M1_unit|V_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[1]~20_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~clkctrl_outclk\,
	sload => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|V_address[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(1));

-- Location: LCFF_X43_Y12_N17
\M1_unit|Y_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[1]~21_combout\,
	aclr => \resetn~clkctrl_outclk\,
	sclr => \M1_unit|M1_state.M1_IDLE~2_combout\,
	ena => \M1_unit|Y_address[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(1));

-- Location: LCCOMB_X43_Y12_N4
\M1_unit|Selector217~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector217~0_combout\ = (\M1_unit|SRAM_address[17]~10_combout\ & ((\M1_unit|RGB_address\(1)) # ((\M1_unit|SRAM_address[17]~11_combout\)))) # (!\M1_unit|SRAM_address[17]~10_combout\ & (((\M1_unit|Y_address\(1) & 
-- !\M1_unit|SRAM_address[17]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(1),
	datab => \M1_unit|SRAM_address[17]~10_combout\,
	datac => \M1_unit|Y_address\(1),
	datad => \M1_unit|SRAM_address[17]~11_combout\,
	combout => \M1_unit|Selector217~0_combout\);

-- Location: LCCOMB_X42_Y12_N6
\M1_unit|Selector217~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector217~1_combout\ = (\M1_unit|SRAM_address[17]~11_combout\ & ((\M1_unit|Selector217~0_combout\ & ((\M1_unit|V_address\(1)))) # (!\M1_unit|Selector217~0_combout\ & (\M1_unit|U_address\(1))))) # (!\M1_unit|SRAM_address[17]~11_combout\ & 
-- (((\M1_unit|Selector217~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(1),
	datab => \M1_unit|V_address\(1),
	datac => \M1_unit|SRAM_address[17]~11_combout\,
	datad => \M1_unit|Selector217~0_combout\,
	combout => \M1_unit|Selector217~1_combout\);

-- Location: LCCOMB_X42_Y12_N2
\M1_unit|Selector217~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector217~2_combout\ = (\M1_unit|Selector217~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Selector217~1_combout\,
	combout => \M1_unit|Selector217~2_combout\);

-- Location: LCFF_X42_Y12_N3
\M1_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector217~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(1));

-- Location: LCCOMB_X36_Y9_N0
\VGA_unit|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~52_combout\ = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\ & \VGA_unit|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout\,
	datad => \VGA_unit|Add1~2_combout\,
	combout => \VGA_unit|Add1~52_combout\);

-- Location: LCFF_X36_Y9_N1
\VGA_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~52_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(1));

-- Location: LCCOMB_X42_Y8_N30
\SRAM_address[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[1]~32_combout\ = (\SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address\(1)) # ((\Equal2~0_combout\ & \M1_unit|SRAM_address\(1))))) # (!\SRAM_address[4]~0_combout\ & (\Equal2~0_combout\ & (\M1_unit|SRAM_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datab => \Equal2~0_combout\,
	datac => \M1_unit|SRAM_address\(1),
	datad => \VGA_unit|SRAM_address\(1),
	combout => \SRAM_address[1]~32_combout\);

-- Location: LCCOMB_X42_Y8_N8
\SRAM_address[1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[1]~33_combout\ = (\SRAM_address[1]~32_combout\) # ((\UART_unit|SRAM_address\(1) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_address[1]~32_combout\,
	datac => \UART_unit|SRAM_address\(1),
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[1]~33_combout\);

-- Location: LCFF_X42_Y8_N9
\SRAM_unit|SRAM_ADDRESS_O[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[1]~33_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(1));

-- Location: LCCOMB_X41_Y12_N12
\M1_unit|Selector216~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector216~1_combout\ = (\M1_unit|Selector216~0_combout\ & ((\M1_unit|V_address\(2)) # ((!\M1_unit|SRAM_address[17]~10_combout\)))) # (!\M1_unit|Selector216~0_combout\ & (((\M1_unit|SRAM_address[17]~10_combout\ & \M1_unit|RGB_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector216~0_combout\,
	datab => \M1_unit|V_address\(2),
	datac => \M1_unit|SRAM_address[17]~10_combout\,
	datad => \M1_unit|RGB_address\(2),
	combout => \M1_unit|Selector216~1_combout\);

-- Location: LCCOMB_X42_Y12_N12
\M1_unit|Selector216~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector216~2_combout\ = (\M1_unit|Selector216~1_combout\ & ((\M1_start~regout\) # (!\M1_unit|M1_state.M1_IDLE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datac => \M1_unit|M1_state.M1_IDLE~2_combout\,
	datad => \M1_unit|Selector216~1_combout\,
	combout => \M1_unit|Selector216~2_combout\);

-- Location: LCFF_X42_Y12_N13
\M1_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector216~2_combout\,
	aclr => \resetn~clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(2));

-- Location: LCCOMB_X42_Y8_N24
\SRAM_address[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[2]~34_combout\ = (\SRAM_address[4]~0_combout\ & ((\VGA_unit|SRAM_address\(2)) # ((\Equal2~0_combout\ & \M1_unit|SRAM_address\(2))))) # (!\SRAM_address[4]~0_combout\ & (\Equal2~0_combout\ & (\M1_unit|SRAM_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[4]~0_combout\,
	datab => \Equal2~0_combout\,
	datac => \M1_unit|SRAM_address\(2),
	datad => \VGA_unit|SRAM_address\(2),
	combout => \SRAM_address[2]~34_combout\);

-- Location: LCCOMB_X42_Y8_N26
\SRAM_address[2]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[2]~35_combout\ = (\SRAM_address[2]~34_combout\) # ((\UART_unit|SRAM_address\(2) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(2),
	datac => \SRAM_address[2]~34_combout\,
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[2]~35_combout\);

-- Location: LCFF_X42_Y8_N27
\SRAM_unit|SRAM_ADDRESS_O[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[2]~35_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(2));

-- Location: LCCOMB_X38_Y8_N26
\SRAM_address[3]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_address[3]~37_combout\ = (\SRAM_address[3]~36_combout\) # ((\UART_unit|SRAM_address\(3) & \SRAM_address~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_address[3]~36_combout\,
	datac => \UART_unit|SRAM_address\(3),
	datad => \SRAM_address~2_combout\,
	combout => \SRAM_address[3]~37_combout\);

-- Location: LCFF_X38_Y8_N27
\SRAM_unit|SRAM_ADDRESS_O[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[3]~37_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(3));

-- Location: LCCOMB_X34_Y8_N6
\SRAM_unit|SRAM_ADDRESS_O[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout\ = \SRAM_address[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_address[4]~3_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout\);

-- Location: LCFF_X34_Y8_N7
\SRAM_unit|SRAM_ADDRESS_O[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(4));

-- Location: LCCOMB_X34_Y8_N4
\SRAM_unit|SRAM_ADDRESS_O[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[5]~feeder_combout\ = \SRAM_address[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_address[5]~5_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[5]~feeder_combout\);

-- Location: LCFF_X34_Y8_N5
\SRAM_unit|SRAM_ADDRESS_O[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[5]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(5));

-- Location: LCCOMB_X34_Y8_N18
\SRAM_unit|SRAM_ADDRESS_O[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout\ = \SRAM_address[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_address[6]~7_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout\);

-- Location: LCFF_X34_Y8_N19
\SRAM_unit|SRAM_ADDRESS_O[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(6));

-- Location: LCCOMB_X34_Y8_N24
\SRAM_unit|SRAM_ADDRESS_O[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[7]~feeder_combout\ = \SRAM_address[7]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_address[7]~9_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[7]~feeder_combout\);

-- Location: LCFF_X34_Y8_N25
\SRAM_unit|SRAM_ADDRESS_O[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[7]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(7));

-- Location: LCCOMB_X34_Y8_N26
\SRAM_unit|SRAM_ADDRESS_O[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[8]~feeder_combout\ = \SRAM_address[8]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_address[8]~11_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[8]~feeder_combout\);

-- Location: LCFF_X34_Y8_N27
\SRAM_unit|SRAM_ADDRESS_O[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[8]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(8));

-- Location: LCFF_X38_Y8_N5
\SRAM_unit|SRAM_ADDRESS_O[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[9]~13_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(9));

-- Location: LCFF_X38_Y8_N1
\SRAM_unit|SRAM_ADDRESS_O[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[10]~15_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(10));

-- Location: LCCOMB_X34_Y8_N0
\SRAM_unit|SRAM_ADDRESS_O[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[11]~feeder_combout\ = \SRAM_address[11]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_address[11]~17_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[11]~feeder_combout\);

-- Location: LCFF_X34_Y8_N1
\SRAM_unit|SRAM_ADDRESS_O[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[11]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(11));

-- Location: LCFF_X40_Y7_N3
\SRAM_unit|SRAM_ADDRESS_O[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_address[12]~19_combout\,
	aclr => \SWITCH_I~combout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(12));

-- Location: LCFF_X40_Y7_N31
\SRAM_unit|SRAM_ADDRESS_O[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[13]~21_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(13));

-- Location: LCFF_X40_Y7_N11
\SRAM_unit|SRAM_ADDRESS_O[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[14]~23_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(14));

-- Location: LCFF_X40_Y7_N23
\SRAM_unit|SRAM_ADDRESS_O[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_address[15]~25_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(15));

-- Location: LCCOMB_X41_Y9_N18
\SRAM_unit|SRAM_ADDRESS_O[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout\ = \SRAM_address[16]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_address[16]~27_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout\);

-- Location: LCFF_X41_Y9_N19
\SRAM_unit|SRAM_ADDRESS_O[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(16));

-- Location: LCCOMB_X41_Y9_N16
\SRAM_unit|SRAM_ADDRESS_O[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_ADDRESS_O[17]~feeder_combout\ = \SRAM_address[17]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_address[17]~29_combout\,
	combout => \SRAM_unit|SRAM_ADDRESS_O[17]~feeder_combout\);

-- Location: LCFF_X41_Y9_N17
\SRAM_unit|SRAM_ADDRESS_O[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_ADDRESS_O[17]~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(17));

-- Location: CLKCTRL_G3
\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y1_N20
\SRAM_unit|SRAM_LB_N_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_LB_N_O~0_combout\ = !\CLOCK_50_I~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CLOCK_50_I~combout\,
	combout => \SRAM_unit|SRAM_LB_N_O~0_combout\);

-- Location: LCFF_X23_Y1_N21
\SRAM_unit|SRAM_LB_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_LB_N_O~0_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_LB_N_O~regout\);

-- Location: LCCOMB_X23_Y1_N16
\SRAM_unit|SRAM_CE_N_O~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_CE_N_O~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \SRAM_unit|SRAM_CE_N_O~feeder_combout\);

-- Location: LCFF_X23_Y1_N17
\SRAM_unit|SRAM_CE_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_CE_N_O~feeder_combout\,
	aclr => \SWITCH_I~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_CE_N_O~regout\);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(1));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(2));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(3));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(0));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(1));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(2));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(3));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(4));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(6));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(7));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(8));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(9));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(10));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(11));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(12));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(13));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(14));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(15));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(16));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_address[16]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_SRAM_address[17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(6));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => top_state(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => top_state(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => top_state(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART_unit|UART_RX|Frame_error\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART_unit|UART_RX|Frame_error\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART_unit|UART_RX|Frame_error\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART_unit|UART_RX|Frame_error\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_SRAM_we_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_VGA_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(8));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_CLOCK_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CLOCK_50_I~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_CLOCK_O);

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_HSYNC_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_HSYNC_O);

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_VSYNC_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_VSYNC_O);

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLANK_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_BLANK~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLANK_O);

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_SYNC_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_SYNC_O);

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(0));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(1));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(2));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(3));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(4));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(5));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(6));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(7));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(8));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(9));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(0));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(1));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(2));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(3));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(4));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(5));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(6));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(7));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(8));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(9));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(0));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(1));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(2));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(3));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(4));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(5));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(6));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(7));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(8));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(9));

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(0));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(1));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(2));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(3));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(4));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(5));

-- Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(6));

-- Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(7));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(8));

-- Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(9));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(10));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(11));

-- Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(12));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(13));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(14));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(15));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(16));

-- Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(17));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_UB_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_LB_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N_O);

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_LB_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_LB_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N_O);

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_WE_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|ALT_INV_SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N_O);

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_CE_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N_O);

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_OE_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N_O);

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TX_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TX_O);
END structure;


