// Seed: 3911985692
module module_0 (
    input  tri  id_0,
    output wand id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  wire id_4,
    output wire id_5
    , id_9,
    input  wand id_6,
    output wire id_7
);
  assign id_5 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd8
) (
    input  tri1  id_0,
    output tri   id_1,
    output tri0  _id_2,
    input  uwire id_3,
    output logic id_4
);
  initial begin : LABEL_0
    id_4 = id_0;
  end
  logic [id_2 : -1] id_6;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
