[06/02 19:56:56      0s] 
[06/02 19:56:56      0s] Cadence Innovus(TM) Implementation System.
[06/02 19:56:56      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/02 19:56:56      0s] 
[06/02 19:56:56      0s] Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
[06/02 19:56:56      0s] Options:	
[06/02 19:56:56      0s] Date:		Wed Jun  2 19:56:56 2021
[06/02 19:56:56      0s] Host:		portatil (x86_64 w/Linux 3.10.0-1127.13.1.el7.x86_64) (1core*4cpus*Intel(R) Core(TM) i7-7700 CPU @ 3.60GHz 8192KB)
[06/02 19:56:56      0s] OS:		CentOS Linux release 7.8.2003 (Core)
[06/02 19:56:56      0s] 
[06/02 19:56:56      0s] License:
[06/02 19:56:56      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[06/02 19:56:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/02 19:57:05      8s] @(#)CDS: Innovus v19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/02 19:57:05      8s] @(#)CDS: NanoRoute 19.11-s128_1 NR190815-2055/19_11-UB (database version 18.20, 469.7.1) {superthreading v1.51}
[06/02 19:57:05      8s] @(#)CDS: AAE 19.11-s034 (64bit) 08/20/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/02 19:57:05      8s] @(#)CDS: CTE 19.11-s040_1 () Aug  1 2019 08:53:57 ( )
[06/02 19:57:05      8s] @(#)CDS: SYNTECH 19.11-e010_1 () Jul 15 2019 20:31:02 ( )
[06/02 19:57:05      8s] @(#)CDS: CPE v19.11-s006
[06/02 19:57:05      8s] @(#)CDS: IQuantus/TQuantus 19.1.2-s245 (64bit) Thu Aug 1 10:22:01 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/02 19:57:05      8s] @(#)CDS: OA 22.60-p020 Mon May 13 19:21:36 2019
[06/02 19:57:05      8s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[06/02 19:57:05      8s] @(#)CDS: RCDB 11.14.18
[06/02 19:57:05      8s] @(#)CDS: STYLUS 19.10-s008_1 (06/27/2019 02:55 PDT)
[06/02 19:57:05      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20498_portatil_cadence_b34wHh.

[06/02 19:57:05      8s] Change the soft stacksize limit to 0.2%RAM (84 mbytes). Set global soft_stack_size_limit to change the value.
[06/02 19:57:06      9s] 
[06/02 19:57:06      9s] **INFO:  MMMC transition support version v31-84 
[06/02 19:57:06      9s] 
[06/02 19:57:06      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/02 19:57:06      9s] <CMD> suppressMessage ENCEXT-2799
[06/02 19:57:06      9s] <CMD> getVersion
[06/02 19:57:06      9s] [INFO] Loading PVS 19.10 fill procedures
[06/02 19:57:07      9s] <CMD> win
[06/02 19:57:40     14s] <CMD> encMessage warning 0
[06/02 19:57:40     14s] Suppress "**WARN ..." messages.
[06/02 19:57:40     14s] <CMD> encMessage debug 0
[06/02 19:57:40     14s] <CMD> encMessage info 0
[06/02 19:57:42     15s] **WARN: (IMPLF-122):	The direction of the layer 'IA' is the same as
[06/02 19:57:42     15s] the previous routing layer. Make sure this is on purpose or correct
[06/02 19:57:42     15s] the direction of the layer. In most cases, the routing layers
[06/02 19:57:42     15s] alternate in direction between HORIZONTAL and VERTICAL.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 19:57:42     16s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/02 19:57:42     16s] To increase the message display limit, refer to the product command reference manual.
[06/02 19:57:42     16s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/02 19:57:42     16s] To increase the message display limit, refer to the product command reference manual.
[06/02 19:57:42     16s] Loading view definition file from /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/viewDefinition.tcl
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_ANTPROTGVFILLERSNPW8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 19:57:44     18s] *** End library_loading (cpu=0.04min, real=0.03min, mem=41.0M, fe_cpu=0.31min, fe_real=0.82min, fe_mem=713.9M) ***
[06/02 19:57:45     18s] *** Netlist is unique.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'CORE12TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'CORE12TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_92800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_95800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_3000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_186600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_80000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_125800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_95000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_110500' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_93800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_184600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_90800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'COREECO8T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'COREECO12T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'CORE16T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (IMPFP-3961):	The techSite 'CORE12T_NG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 19:57:45     19s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[06/02 19:57:45     19s] To increase the message display limit, refer to the product command reference manual.
[06/02 19:57:45     19s] Loading preference file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/gui.pref.tcl ...
[06/02 19:57:45     19s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/02 19:57:46     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell IO_PMOSBIAS_EXT_1V8_NEG_CSF_FC_LIN; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[06/02 19:57:46     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell IO_NMOSBIAS_EXT_1V8_POS_CSF_FC_LIN; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[06/02 19:58:07     42s] Loading place ...
[06/02 20:01:11    225s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.11-s128_1. They will be removed in the next release. 
[06/02 20:01:11    225s] timing_enable_default_delay_arc
[06/02 20:07:38    294s] <CMD> setExtractRCMode -engine postRoute
[06/02 20:07:38    294s] <CMD> setExtractRCMode -effortLevel signoff
[06/02 20:07:47    295s] <CMD> timeDesign -signoff -outDir signOffTimingReports
[06/02 20:07:47    296s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[06/02 20:07:47    296s]  Reset EOS DB
[06/02 20:07:47    296s] Ignoring AAE DB Resetting ...
[06/02 20:07:47    296s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/02 20:07:47    296s] Deleting AAE DB and timing data for delay calculations...
[06/02 20:07:48    296s] AAE DB initialization (MEM=15898.2 CPU=0:00:00.6 REAL=0:00:01.0) 
[06/02 20:07:48    296s] This command "timeDesign -signoff -outDir signOffTimingReports" required an extra checkout of license tpsxl.
[06/02 20:07:48    296s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[06/02 20:07:48    296s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/02 20:07:48    296s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/02 20:07:48    296s] Extraction called for design 'swerv_wrapper' of instances=38868023 and nets=130698 using extraction engine 'postRoute' at effort level 'signoff' .
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[06/02 20:08:40    347s] 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
[06/02 20:08:40    347s] ---------------------------------------------------------------------------------------------------------------
[06/02 20:08:40    347s]                                   Copyright 2019 Cadence Design Systems,
[06/02 20:08:40    347s] Inc.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] extract \
[06/02 20:08:40    347s] 	 -selection "all" \
[06/02 20:08:40    347s] 	 -type "rc_coupled"
[06/02 20:08:40    347s] extraction_setup \
[06/02 20:08:40    347s] 	 -layout_scale 0.9 \
[06/02 20:08:40    347s] 	 -max_fracture_length 50 \
[06/02 20:08:40    347s] 	 -promote_pin_pad "LOGICAL"
[06/02 20:08:40    347s] filter_coupling_cap \
[06/02 20:08:40    347s] 	 -cap_filtering_mode "absolute_and_relative" \
[06/02 20:08:40    347s] 	 -coupling_cap_threshold_absolute 0.1 \
[06/02 20:08:40    347s] 	 -coupling_cap_threshold_relative 1.0 \
[06/02 20:08:40    347s] 	 -total_cap_threshold 0.0
[06/02 20:08:40    347s] input_db -type def \
[06/02 20:08:40    347s] 	 -lef_file_list_file "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.leflist"
[06/02 20:08:40    347s] log_file \
[06/02 20:08:40    347s] 	 -dump_options true \
[06/02 20:08:40    347s] 	 -file_name "qrc_20498_20210602_20:07:48.log"
[06/02 20:08:40    347s] output_db -type spef \
[06/02 20:08:40    347s] 	 -short_incomplete_net_pins true \
[06/02 20:08:40    347s] 	 -subtype "STANDARD"
[06/02 20:08:40    347s] output_setup \
[06/02 20:08:40    347s] 	 -compressed true \
[06/02 20:08:40    347s] 	 -directory_name "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn" \
[06/02 20:08:40    347s] 	 -file_name "swerv_wrapper" \
[06/02 20:08:40    347s] 	 -temporary_directory_name "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn"
[06/02 20:08:40    347s] process_technology \
[06/02 20:08:40    347s] 	 -technology_corner \
[06/02 20:08:40    347s] 		"nominal_rc_corner" \
[06/02 20:08:40    347s] 	 -technology_library_file "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/_qrc_techlib.defs" \
[06/02 20:08:40    347s] 	 -technology_name "_qrc_tech_" \
[06/02 20:08:40    347s] 	 -temperature \
[06/02 20:08:40    347s] 		25
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-102) : Starting at 2021-Jun-02 20:08:40 (2021-Jun-02 18:08:40 GMT) on host
[06/02 20:08:40    347s] portatil with pid 23992.
[06/02 20:08:40    347s] Running binary as: 
[06/02 20:08:40    347s]  /eda/cadence/2019-20/RHELx86/EXT_19.13.000/tools/extraction/bin/64bit/qrc
[06/02 20:08:40    347s] -cmd /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.cmd
[06/02 20:08:40    347s] /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz  
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-142) : Command line arguments:
[06/02 20:08:40    347s] "-cmd"
[06/02 20:08:40    347s] "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.cmd"
[06/02 20:08:40    347s] "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option log_file = "qrc_20498_20210602_20:07:48.log"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option max_error_messages = "100"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option message_detail_level = "10"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option tech_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option library_name = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option gray_data = "obs"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option use_macro_density = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_directory_name =
[06/02 20:08:40    347s] "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option user_comment = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[06/02 20:08:40    347s] "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/.qrctemp"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_file_name = "swerv_wrapper"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option spef_define_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option reduce_output = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option debug_log = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option spef_output = "generic"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option dspf_output = "none"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option net_cc_output = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option rcdb_output = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option hierarchy_char = "/"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option bus_chars = "[]"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option pin_char = ":"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
[06/02 20:08:40    347s] multiple_partitions floating_resistors"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option layout_scale = "0.9"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option dump_options = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option treat_special_chars = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option compressed_output = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option total_c_threshold = "0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option relative_c_threshold = "1"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option parallel_options = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option metal_fill_type = "floating"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option ignore_conn_to_bump = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option lic_queue = "0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option density_check_method = "none"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option temperature = "25"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option timeout = "300"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option num_of_trials = "0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_oa = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option report_details = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option report_shorts = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option compress_cache_files = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option disable_instances = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option disable_subnodes = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option dump_erosion_info = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option silicon_width_printing = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option add_explicit_vias = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option cap_ground_net = "0"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option top_cell = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option input_directory_name = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option binary_input = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option binary_output = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option bump_map_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option enable_bump_instance = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option stitch_bump_model = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option eco_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option strict_error_reporting = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option report_outside_diearea_object = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option LEF files =
[06/02 20:08:40    347s] "/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/technology.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/viarule_generate.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/sites.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CORE_LR_soc.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CLK_LR_soc.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_BUMP_6U1X2T8XLB_soc.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_ALLF_CORESUPPLY_EG_soc.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_CSF_BASIC_EG_soc.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_PR_LR_soc.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_ALLF_FBBRBB_SUBSTRATEBIAS_LR_EG_soc.lef
[06/02 20:08:40    347s] /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/SPHD_HIPERF_Tl_210506.lef"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option DEF files =
[06/02 20:08:40    347s] "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz"
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option GDSII files = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option SPICE files = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option ignored macros = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-143) : Option black macros = ""
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[06/02 20:08:40    347s] 
[06/02 20:08:40    347s] INFO (EXTHPY-232) : Preprocessing stage started at Wed Jun  2 20:08:40 2021.
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/technology.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
[06/02 20:08:45    347s] An error will be issued if its definition is required.
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-330) : LEF layer "PW" is not mapped with any tech file layer. Ignoring its definition. 
[06/02 20:08:45    347s] An error will be issued if its definition is required.
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-605) : Layer "PW" will not be extracted and will be ignored. 
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-330) : LEF layer "CA" is not mapped with any tech file layer. Ignoring its definition. 
[06/02 20:08:45    347s] An error will be issued if its definition is required.
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-330) : LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
[06/02 20:08:45    347s] An error will be issued if its definition is required.
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/viarule_generate.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/sites.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CORE_LR_soc.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[06/02 20:08:45    347s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[06/02 20:08:45    347s] The LEF parser will ignore this statement.
[06/02 20:08:45    347s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CORE_LR_soc.lef at line 2.
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CLK_LR_soc.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[06/02 20:08:45    347s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[06/02 20:08:45    347s] The LEF parser will ignore this statement.
[06/02 20:08:45    347s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CLK_LR_soc.lef at line 2.
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_BUMP_6U1X2T8XLB_soc.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_ALLF_CORESUPPLY_EG_soc.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_CSF_BASIC_EG_soc.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_PR_LR_soc.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_ALLF_FBBRBB_SUBSTRATEBIAS_LR_EG_soc.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/SPHD_HIPERF_Tl_210506.lef
[06/02 20:08:45    347s] 
[06/02 20:08:45    347s] WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 29 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
[06/02 20:08:45    347s]  C12T28SOI_L_FILLERCELL1 C12T28SOI_L_FILLERCELL2 C12T28SOI_RVTFILLERPCENDB1 C12T28SOI_RVTFILLERPCENDB16 C12T28SOI_RVTFILLERPCENDB2 C12T28SOI_RVTFILLERPCENDB32 C12T28SOI_RVTFILLERPCENDB4 C12T28SOI_RVTFILLERPCENDB64 C12T28SOI_RVTFILLERPCENDB8 C12T28SOI_RVTFILLERPCENDBL1
[06/02 20:08:45    347s] Check the library inputs and log files from library setup to determine whether there is a problem.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] INFO (EXTGRMP-195) : Reading VIAS section.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX7_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX25_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX23_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX21_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX23_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX39_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRPHP_CNHLSX29_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPRQX17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPRQNX17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPSQNX17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPQX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO12X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA12X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI12X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI22X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND2X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI21X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3AX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3ABX7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND4ABX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI222X3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA112X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI222X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MX41X7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO222X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO212X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO22X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND3X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI13X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MUXI21X3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX8_P16 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_TOLX8 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX30_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX94_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX21_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX50_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX22_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX31_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX38_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX61_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX50_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX133_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX42_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND2X16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRBR0D8_NAND2X7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNAND2X15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI21X11_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI21X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI211X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI211X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI112X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI12X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X21_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_XOR3X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI12X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND2X42_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND3X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND4X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NAND2X54_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNAND2X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR4ABX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR4ABX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI112X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3AX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_XNOR2X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_XOR2X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NAND2X40_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X20_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX134_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2AX15_P16 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI21X11_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO22X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X14_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_LDLQX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO112X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO12X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNOR2X37_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X21_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NOR2X34_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2X14_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3ABX27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX47_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2AX15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2X14_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX58_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRBR0P6_NAND3X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NOR2X55_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNAND2X33_P10 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX8_P10 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2AX27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_TOHX8 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_ANTPROT3 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX59_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX70_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX52_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX44_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX133_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO22X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX55_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX70_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX55_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX84_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX134_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:46    347s] 
[06/02 20:08:46    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX94_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX100_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX31_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX25_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MUX21X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND4X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CB4I1X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA22X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRHF_SDFPRQX4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_HA1X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_FA1X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3ABX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND4ABX12_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3AX12_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CBI4I6X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3X13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNAND2X15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNSDFPRQTX15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX15_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPRQNX30_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_PAO2X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI22X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO112X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI211X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI112X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX16_P16 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2X16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA222X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND4X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRHF_SDFPRQNX4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO12X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3AX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3X9_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO222X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MUXI21X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX100_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX58_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX75_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO222X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2ABX32_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3AX25_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NOR2X41_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX40_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRBR0P6_NAND3X12_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI222X13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3X12_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND4ABX18_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI22X15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MUXI21X16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX59_P16 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_XNOR3X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_XOR3X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO212X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2ABX16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNAND2X20_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNAO12X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X67_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X58_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2X50_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX54_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI21X46_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO212X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNAND2X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X42_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI12X34_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI12X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X84_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2X33_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X40_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNOR2X20_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPRQX30_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX29_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA12X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LRHF_SDFPHRQX4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:47    347s] 
[06/02 20:08:47    347s] WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3X9_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.
[06/02 20:08:53    347s] 
[06/02 20:08:53    347s] INFO (EXTGRMP-197) :    5%
[06/02 20:09:00    347s] 
[06/02 20:09:00    347s] INFO (EXTGRMP-197) :    10%
[06/02 20:09:07    347s] 
[06/02 20:09:07    347s] INFO (EXTGRMP-197) :    15%
[06/02 20:09:14    347s] 
[06/02 20:09:14    347s] INFO (EXTGRMP-197) :    20%
[06/02 20:09:21    347s] 
[06/02 20:09:21    347s] INFO (EXTGRMP-197) :    25%
[06/02 20:09:28    347s] 
[06/02 20:09:28    347s] INFO (EXTGRMP-197) :    30%
[06/02 20:09:35    347s] 
[06/02 20:09:35    347s] INFO (EXTGRMP-195) : Reading PINS section.
[06/02 20:10:20    347s] 
[06/02 20:10:20    347s] INFO (EXTGRMP-195) : Reading NETS section.
[06/02 20:10:20    347s] 
[06/02 20:10:20    347s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[06/02 20:10:20    347s] 
[06/02 20:10:20    347s] INFO (EXTGRMP-516) : Logical pin(s) is/are detected. Please see /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.logicalpins for the list of logical pin(s) found.
[06/02 20:10:20    347s] 
[06/02 20:10:21    347s] 
[06/02 20:10:21    347s] INFO (EXTGRMP-211) : Reading geometric data from DEF file:
[06/02 20:10:21    347s] /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz
[06/02 20:10:25    347s] 
[06/02 20:10:25    347s] INFO (EXTSNZ-133) : 1%
[06/02 20:10:25    347s] 
[06/02 20:10:25    347s] INFO (EXTSNZ-133) : 2%
[06/02 20:10:25    347s] 
[06/02 20:10:25    347s] INFO (EXTSNZ-133) : 3%
[06/02 20:10:25    347s] 
[06/02 20:10:25    347s] INFO (EXTSNZ-133) : 4%
[06/02 20:10:25    347s] 
[06/02 20:10:25    347s] INFO (EXTSNZ-133) : 5%
[06/02 20:10:25    347s] 
[06/02 20:10:25    347s] INFO (EXTSNZ-133) : 6%
[06/02 20:10:25    347s] 
[06/02 20:10:25    347s] INFO (EXTSNZ-133) : 7%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 8%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 9%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 10%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 11%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 12%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 13%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 14%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 15%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 16%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 17%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 18%
[06/02 20:10:26    347s] 
[06/02 20:10:26    347s] INFO (EXTSNZ-133) : 19%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 20%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 21%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 22%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 23%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 24%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 25%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 26%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 27%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 28%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 29%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 30%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 31%
[06/02 20:10:27    347s] 
[06/02 20:10:27    347s] INFO (EXTSNZ-133) : 32%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 33%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 34%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 35%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 36%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 37%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 38%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 39%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 40%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 41%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 42%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 43%
[06/02 20:10:28    347s] 
[06/02 20:10:28    347s] INFO (EXTSNZ-133) : 44%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 45%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 46%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 47%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 48%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 49%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 50%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 51%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 52%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 53%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 54%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 55%
[06/02 20:10:29    347s] 
[06/02 20:10:29    347s] INFO (EXTSNZ-133) : 56%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 57%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 58%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 59%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 60%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 61%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 62%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 63%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 64%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 65%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 66%
[06/02 20:10:30    347s] 
[06/02 20:10:30    347s] INFO (EXTSNZ-133) : 67%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 68%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 69%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 70%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 71%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 72%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 73%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 74%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 75%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 76%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 77%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 78%
[06/02 20:10:31    347s] 
[06/02 20:10:31    347s] INFO (EXTSNZ-133) : 79%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 80%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 81%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 82%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 83%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 84%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 85%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 86%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 87%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 88%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 89%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 90%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 91%
[06/02 20:10:32    347s] 
[06/02 20:10:32    347s] INFO (EXTSNZ-133) : 92%
[06/02 20:10:33    347s] 
[06/02 20:10:33    347s] INFO (EXTSNZ-133) : 93%
[06/02 20:10:33    347s] 
[06/02 20:10:33    347s] INFO (EXTSNZ-133) : 94%
[06/02 20:10:33    347s] 
[06/02 20:10:33    347s] INFO (EXTSNZ-133) : 95%
[06/02 20:10:33    347s] 
[06/02 20:10:33    347s] INFO (EXTSNZ-133) : 96%
[06/02 20:10:33    347s] 
[06/02 20:10:33    347s] INFO (EXTSNZ-133) : 97%
[06/02 20:10:33    347s] 
[06/02 20:10:33    347s] INFO (EXTSNZ-133) : 98%
[06/02 20:10:33    347s] 
[06/02 20:10:33    347s] INFO (EXTSNZ-133) : 99%
[06/02 20:11:09    347s] 
[06/02 20:11:09    347s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jun  2 20:11:09 2021.
[06/02 20:11:09    347s] 
[06/02 20:11:09    347s] INFO (EXTHPY-247) : Preprocessing stage duration: 00:02:29.
[06/02 20:11:09    347s] 
[06/02 20:11:09    347s] INFO (EXTHPY-173) : Capacitance extraction started at Wed Jun  2 20:11:09 2021.
[06/02 20:11:10    347s] 
[06/02 20:11:10    347s] INFO (EXTHPY-103) : Extracting capacitance values.
[06/02 20:11:10    347s] 
[06/02 20:11:10    347s] INFO (EXTHPY-104) :    0%
[06/02 20:11:10    347s] 
[06/02 20:11:10    347s] INFO (EXTHPY-104) :    1%
[06/02 20:11:11    347s] 
[06/02 20:11:11    347s] INFO (EXTHPY-104) :    2%
[06/02 20:11:11    347s] 
[06/02 20:11:11    347s] INFO (EXTHPY-104) :    3%
[06/02 20:11:12    347s] 
[06/02 20:11:12    347s] INFO (EXTHPY-104) :    4%
[06/02 20:11:12    347s] 
[06/02 20:11:12    347s] INFO (EXTHPY-104) :    5%
[06/02 20:11:13    347s] 
[06/02 20:11:13    347s] INFO (EXTHPY-104) :    6%
[06/02 20:11:13    347s] 
[06/02 20:11:13    347s] INFO (EXTHPY-104) :    7%
[06/02 20:11:14    347s] 
[06/02 20:11:14    347s] INFO (EXTHPY-104) :    8%
[06/02 20:11:14    347s] 
[06/02 20:11:14    347s] INFO (EXTHPY-104) :    9%
[06/02 20:11:15    347s] 
[06/02 20:11:15    347s] INFO (EXTHPY-104) :    10%
[06/02 20:11:15    347s] 
[06/02 20:11:15    347s] INFO (EXTHPY-104) :    11%
[06/02 20:11:16    347s] 
[06/02 20:11:16    347s] INFO (EXTHPY-104) :    12%
[06/02 20:11:16    347s] 
[06/02 20:11:16    347s] INFO (EXTHPY-104) :    13%
[06/02 20:11:17    347s] 
[06/02 20:11:17    347s] INFO (EXTHPY-104) :    14%
[06/02 20:11:17    347s] 
[06/02 20:11:17    347s] INFO (EXTHPY-104) :    15%
[06/02 20:11:18    347s] 
[06/02 20:11:18    347s] INFO (EXTHPY-104) :    16%
[06/02 20:11:18    347s] 
[06/02 20:11:18    347s] INFO (EXTHPY-104) :    17%
[06/02 20:11:19    347s] 
[06/02 20:11:19    347s] INFO (EXTHPY-104) :    18%
[06/02 20:11:19    347s] 
[06/02 20:11:19    347s] INFO (EXTHPY-104) :    19%
[06/02 20:11:20    347s] 
[06/02 20:11:20    347s] INFO (EXTHPY-104) :    20%
[06/02 20:11:20    347s] 
[06/02 20:11:20    347s] INFO (EXTHPY-104) :    21%
[06/02 20:11:21    347s] 
[06/02 20:11:21    347s] INFO (EXTHPY-104) :    22%
[06/02 20:11:21    347s] 
[06/02 20:11:21    347s] INFO (EXTHPY-104) :    23%
[06/02 20:11:22    347s] 
[06/02 20:11:22    347s] INFO (EXTHPY-104) :    24%
[06/02 20:11:23    347s] 
[06/02 20:11:23    347s] INFO (EXTHPY-104) :    25%
[06/02 20:11:23    347s] 
[06/02 20:11:23    347s] INFO (EXTHPY-104) :    26%
[06/02 20:11:24    347s] 
[06/02 20:11:24    347s] INFO (EXTHPY-104) :    27%
[06/02 20:11:25    347s] 
[06/02 20:11:25    347s] INFO (EXTHPY-104) :    28%
[06/02 20:11:25    347s] 
[06/02 20:11:25    347s] INFO (EXTHPY-104) :    29%
[06/02 20:11:26    347s] 
[06/02 20:11:26    347s] INFO (EXTHPY-104) :    30%
[06/02 20:11:27    347s] 
[06/02 20:11:27    347s] INFO (EXTHPY-104) :    31%
[06/02 20:11:27    347s] 
[06/02 20:11:27    347s] INFO (EXTHPY-104) :    32%
[06/02 20:11:28    347s] 
[06/02 20:11:28    347s] INFO (EXTHPY-104) :    33%
[06/02 20:11:28    347s] 
[06/02 20:11:28    347s] INFO (EXTHPY-104) :    34%
[06/02 20:11:29    347s] 
[06/02 20:11:29    347s] INFO (EXTHPY-104) :    35%
[06/02 20:11:30    347s] 
[06/02 20:11:30    347s] INFO (EXTHPY-104) :    36%
[06/02 20:11:30    347s] 
[06/02 20:11:30    347s] INFO (EXTHPY-104) :    37%
[06/02 20:11:31    347s] 
[06/02 20:11:31    347s] INFO (EXTHPY-104) :    38%
[06/02 20:11:32    347s] 
[06/02 20:11:32    347s] INFO (EXTHPY-104) :    39%
[06/02 20:11:32    347s] 
[06/02 20:11:32    347s] INFO (EXTHPY-104) :    40%
[06/02 20:11:33    347s] 
[06/02 20:11:33    347s] INFO (EXTHPY-104) :    41%
[06/02 20:11:34    347s] 
[06/02 20:11:34    347s] INFO (EXTHPY-104) :    42%
[06/02 20:11:34    347s] 
[06/02 20:11:34    347s] INFO (EXTHPY-104) :    43%
[06/02 20:11:35    347s] 
[06/02 20:11:35    347s] INFO (EXTHPY-104) :    44%
[06/02 20:11:36    347s] 
[06/02 20:11:36    347s] INFO (EXTHPY-104) :    45%
[06/02 20:11:36    347s] 
[06/02 20:11:36    347s] INFO (EXTHPY-104) :    46%
[06/02 20:11:37    347s] 
[06/02 20:11:37    347s] INFO (EXTHPY-104) :    47%
[06/02 20:11:37    347s] 
[06/02 20:11:37    347s] INFO (EXTHPY-104) :    48%
[06/02 20:11:38    347s] 
[06/02 20:11:38    347s] INFO (EXTHPY-104) :    49%
[06/02 20:11:39    347s] 
[06/02 20:11:39    347s] INFO (EXTHPY-104) :    50%
[06/02 20:11:40    347s] 
[06/02 20:11:40    347s] INFO (EXTHPY-104) :    51%
[06/02 20:11:40    347s] 
[06/02 20:11:40    347s] INFO (EXTHPY-104) :    52%
[06/02 20:11:41    347s] 
[06/02 20:11:41    347s] INFO (EXTHPY-104) :    53%
[06/02 20:11:42    347s] 
[06/02 20:11:42    347s] INFO (EXTHPY-104) :    54%
[06/02 20:11:44    347s] 
[06/02 20:11:44    347s] INFO (EXTHPY-104) :    55%
[06/02 20:11:58    347s] 
[06/02 20:11:58    347s] INFO (EXTHPY-104) :    56%
[06/02 20:12:09    347s] 
[06/02 20:12:09    347s] INFO (EXTHPY-104) :    57%
[06/02 20:12:27    347s] 
[06/02 20:12:27    347s] INFO (EXTHPY-104) :    58%
[06/02 20:12:40    347s] 
[06/02 20:12:40    347s] INFO (EXTHPY-104) :    59%
[06/02 20:13:33    347s] 
[06/02 20:13:33    347s] INFO (EXTHPY-104) :    60%
[06/02 20:14:05    347s] 
[06/02 20:14:05    347s] INFO (EXTHPY-104) :    61%
[06/02 20:14:19    347s] 
[06/02 20:14:19    347s] INFO (EXTHPY-104) :    62%
[06/02 20:14:22    347s] 
[06/02 20:14:22    347s] INFO (EXTHPY-104) :    63%
[06/02 20:14:23    347s] 
[06/02 20:14:23    347s] INFO (EXTHPY-104) :    64%
[06/02 20:14:24    347s] 
[06/02 20:14:24    347s] INFO (EXTHPY-104) :    65%
[06/02 20:14:32    347s] 
[06/02 20:14:32    347s] INFO (EXTHPY-104) :    66%
[06/02 20:14:33    347s] 
[06/02 20:14:33    347s] INFO (EXTHPY-104) :    67%
[06/02 20:14:34    347s] 
[06/02 20:14:34    347s] INFO (EXTHPY-104) :    68%
[06/02 20:14:35    347s] 
[06/02 20:14:35    347s] INFO (EXTHPY-104) :    69%
[06/02 20:14:35    347s] 
[06/02 20:14:35    347s] INFO (EXTHPY-104) :    70%
[06/02 20:14:36    347s] 
[06/02 20:14:36    347s] INFO (EXTHPY-104) :    71%
[06/02 20:14:36    347s] 
[06/02 20:14:36    347s] INFO (EXTHPY-104) :    72%
[06/02 20:14:37    347s] 
[06/02 20:14:37    347s] INFO (EXTHPY-104) :    73%
[06/02 20:14:38    347s] 
[06/02 20:14:38    347s] INFO (EXTHPY-104) :    74%
[06/02 20:14:38    347s] 
[06/02 20:14:38    347s] INFO (EXTHPY-104) :    75%
[06/02 20:14:39    347s] 
[06/02 20:14:39    347s] INFO (EXTHPY-104) :    76%
[06/02 20:14:40    347s] 
[06/02 20:14:40    347s] INFO (EXTHPY-104) :    77%
[06/02 20:14:41    347s] 
[06/02 20:14:41    347s] INFO (EXTHPY-104) :    78%
[06/02 20:14:42    347s] 
[06/02 20:14:42    347s] INFO (EXTHPY-104) :    79%
[06/02 20:14:42    347s] 
[06/02 20:14:42    347s] INFO (EXTHPY-104) :    80%
[06/02 20:14:43    347s] 
[06/02 20:14:43    347s] INFO (EXTHPY-104) :    81%
[06/02 20:14:44    347s] 
[06/02 20:14:44    347s] INFO (EXTHPY-104) :    82%
[06/02 20:14:45    347s] 
[06/02 20:14:45    347s] INFO (EXTHPY-104) :    83%
[06/02 20:14:45    347s] 
[06/02 20:14:45    347s] INFO (EXTHPY-104) :    84%
[06/02 20:14:46    347s] 
[06/02 20:14:46    347s] INFO (EXTHPY-104) :    85%
[06/02 20:14:46    347s] 
[06/02 20:14:46    347s] INFO (EXTHPY-104) :    86%
[06/02 20:14:46    347s] 
[06/02 20:14:46    347s] INFO (EXTHPY-104) :    87%
[06/02 20:14:47    347s] 
[06/02 20:14:47    347s] INFO (EXTHPY-104) :    88%
[06/02 20:14:47    347s] 
[06/02 20:14:47    347s] INFO (EXTHPY-104) :    89%
[06/02 20:14:48    347s] 
[06/02 20:14:48    347s] INFO (EXTHPY-104) :    90%
[06/02 20:14:49    347s] 
[06/02 20:14:49    347s] INFO (EXTHPY-104) :    91%
[06/02 20:14:50    347s] 
[06/02 20:14:50    347s] INFO (EXTHPY-104) :    92%
[06/02 20:14:50    347s] 
[06/02 20:14:50    347s] INFO (EXTHPY-104) :    93%
[06/02 20:14:50    347s] 
[06/02 20:14:50    347s] INFO (EXTHPY-104) :    94%
[06/02 20:14:50    347s] 
[06/02 20:14:50    347s] INFO (EXTHPY-104) :    95%
[06/02 20:14:51    347s] 
[06/02 20:14:51    347s] INFO (EXTHPY-104) :    96%
[06/02 20:14:51    347s] 
[06/02 20:14:51    347s] INFO (EXTHPY-104) :    97%
[06/02 20:14:52    347s] 
[06/02 20:14:52    347s] INFO (EXTHPY-104) :    98%
[06/02 20:14:53    347s] 
[06/02 20:14:53    347s] INFO (EXTHPY-104) :    99%
[06/02 20:14:53    347s] 
[06/02 20:14:53    347s] INFO (EXTHPY-104) :    100%
[06/02 20:15:02    347s] 
[06/02 20:15:02    347s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jun  2 20:15:02 2021.
[06/02 20:15:02    347s] 
[06/02 20:15:02    347s] INFO (EXTHPY-248) : Capacitance extraction duration: 00:03:53.
[06/02 20:15:02    347s] 
[06/02 20:15:02    347s] INFO (EXTHPY-175) : Output generation started at Wed Jun  2 20:15:02 2021.
[06/02 20:15:03    347s] 
[06/02 20:15:03    347s] INFO (EXTSNZ-156) :    0%
[06/02 20:15:03    347s] 
[06/02 20:15:03    347s] INFO (EXTSNZ-156) :    10%
[06/02 20:15:03    347s] 
[06/02 20:15:03    347s] INFO (EXTSNZ-156) :    20%
[06/02 20:15:03    347s] 
[06/02 20:15:03    347s] INFO (EXTSNZ-156) :    30%
[06/02 20:15:03    347s] 
[06/02 20:15:03    347s] INFO (EXTSNZ-156) :    40%
[06/02 20:15:04    347s] 
[06/02 20:15:04    347s] INFO (EXTSNZ-156) :    50%
[06/02 20:15:04    347s] 
[06/02 20:15:04    347s] INFO (EXTSNZ-156) :    60%
[06/02 20:15:04    347s] 
[06/02 20:15:04    347s] INFO (EXTSNZ-156) :    70%
[06/02 20:15:04    347s] 
[06/02 20:15:04    347s] INFO (EXTSNZ-156) :    80%
[06/02 20:15:04    347s] 
[06/02 20:15:04    347s] INFO (EXTSNZ-156) :    90%
[06/02 20:15:07    347s] 
[06/02 20:15:07    347s] WARNING (EXTGRMP-574) : There are 24242 unrouted nets. 
[06/02 20:15:07    347s] Please check file *.incompletenets in your output directory for details. 
[06/02 20:15:08    347s] 
[06/02 20:15:08    347s] INFO (EXTHPY-176) : Output generation completed successfully at Wed Jun  2 20:15:08 2021.
[06/02 20:15:08    347s] 
[06/02 20:15:08    347s] INFO (EXTHPY-249) : Output generation duration: 00:00:06.
[06/02 20:15:08    347s] 
[06/02 20:15:08    347s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[06/02 20:15:08    347s]  Preprocessing stage duration: 00:02:29.
[06/02 20:15:08    347s]  Capacitance extraction duration: 00:03:53.
[06/02 20:15:08    347s]  Output generation duration: 00:00:06.
[06/02 20:15:08    347s] 
[06/02 20:15:08    347s] Ending at 2021-Jun-02 20:15:08 (2021-Jun-02 18:15:08 GMT).
[06/02 20:15:08    347s] 
[06/02 20:15:08    347s]  Tool:                    Cadence Quantus Extraction 64-bit
[06/02 20:15:08    347s]  Version:                 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
[06/02 20:15:08    347s]  IR Build No:             062 
[06/02 20:15:08    347s]  Techfile:               
[06/02 20:15:08    347s] /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/_qrc_techdir/nominal_rc_corner/qrcTechFile
[06/02 20:15:08    347s] ; version: 16.1.0-p075 
[06/02 20:15:08    347s]  License(s) used:         1 of QTS300, 1 of QTS310, 1 of QTS600 
[06/02 20:15:08    347s]  User Name:               cadence
[06/02 20:15:08    347s]  Host Name:               portatil
[06/02 20:15:08    347s]  Host OS Release:         Linux 3.10.0-1127.13.1.el7.x86_64
[06/02 20:15:08    347s]  Host OS Version:         #1 SMP Tue Jun 23 15:46:38 UTC 2020
[06/02 20:15:08    347s]  Run duration:            00:05:55 CPU time, 00:06:28 clock time
[06/02 20:15:08    347s]  Max (Total) memory used: 6402 MB
[06/02 20:15:08    347s]  Max (CPU) memory used:   5820 MB
[06/02 20:15:08    347s]  Max Temp-Directory used: 1468 MB
[06/02 20:15:08    347s]  Nets/hour:               800K nets/CPU-hr, 732K nets/clock-hr
[06/02 20:15:08    347s]  Design data:
[06/02 20:15:08    347s]     Components:           38868023
[06/02 20:15:08    347s]     Phy components:       0
[06/02 20:15:08    347s]     Nets:                 78913
[06/02 20:15:08    347s]     Unconnected pins:     24242
[06/02 20:15:08    347s]  Warning messages:        234
[06/02 20:15:08    347s]  Error messages:          0
[06/02 20:15:08    347s] 
[06/02 20:15:08    347s] Exit code 0.
[06/02 20:15:08    347s] Cadence Quantus Extraction completed successfully at 2021-Jun-02 20:15:08
[06/02 20:15:08    347s] (2021-Jun-02 18:15:08 GMT).
[06/02 20:15:08    735s] *** qrc completed. ***
[06/02 20:15:08    735s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner nominal_rc_corner /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.spef.gz'...
[06/02 20:15:08    735s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 16270.215M)
[06/02 20:15:08    735s] Following parasitics specified for RC corner nominal_rc_corner:
[06/02 20:15:08    735s] 	/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.spef.gz (spef)
[06/02 20:15:08    735s] 		Cell swerv_wrapper has spef /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.spef.gz specified
[06/02 20:15:08    736s] spefIn Option :  /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.spef.gz  -rc_corner nominal_rc_corner -starN -extended 
[06/02 20:15:08    736s] Start spef parsing (MEM=16270.2).
[06/02 20:15:08    736s] Number of corners: 1
[06/02 20:15:08    736s] Number of parallel threads processing the nets is: 1
[06/02 20:15:08    736s] Maximum backlog used in parser: 50.
[06/02 20:15:08    736s] Reading multiple SPEF files in parallel.
[06/02 20:15:08    736s] RCDB /tmp/innovus_temp_20498_portatil_cadence_b34wHh/swerv_wrapper_20498_yAXKvf.rcdb.d/swerv_wrapper.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 16270.2M)
[06/02 20:15:08    736s] Creating parasitic data file '/tmp/innovus_temp_20498_portatil_cadence_b34wHh/swerv_wrapper_20498_yAXKvf.rcdb.d/swerv_wrapper.rcdb.d' for storing RC.
[06/02 20:15:13    747s] SPEF file /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.spef.gz.
[06/02 20:15:13    747s] Number of Resistors     : 940570
[06/02 20:15:13    747s] Number of Ground Caps   : 864816
[06/02 20:15:13    747s] Number of Coupling Caps : 1104754
[06/02 20:15:13    747s] 
[06/02 20:15:13    747s] RCDB /tmp/innovus_temp_20498_portatil_cadence_b34wHh/swerv_wrapper_20498_yAXKvf.rcdb.d/swerv_wrapper.rcdb.d Creation Completed (CPU Time= 0:00:11.5  MEM= 16286.2M)
[06/02 20:15:13    747s] End spef parsing (MEM=15782.2 CPU=0:00:11.5 REAL=0:00:05.0).
[06/02 20:15:13    747s] Spef for RC Corner 'nominal_rc_corner' was previously specified. Dropping the previous specification.
[06/02 20:15:13    747s] Opening parasitic data file '/tmp/innovus_temp_20498_portatil_cadence_b34wHh/swerv_wrapper_20498_yAXKvf.rcdb.d/swerv_wrapper.rcdb.d' for reading (mem: 15782.219M)
[06/02 20:15:13    747s] Cell swerv_wrapper, hinst 
[06/02 20:15:13    747s] Closing parasitic data file '/tmp/innovus_temp_20498_portatil_cadence_b34wHh/swerv_wrapper_20498_yAXKvf.rcdb.d/swerv_wrapper.rcdb.d': 0 access done (mem: 15782.219M)
[06/02 20:15:13    747s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=15776.219M)
[06/02 20:15:13    747s] Opening parasitic data file '/tmp/innovus_temp_20498_portatil_cadence_b34wHh/swerv_wrapper_20498_hJDog0.rcdb.d/swerv_wrapper.rcdb.d' for reading (mem: 15776.219M)
[06/02 20:15:13    747s] Closing parasitic data file '/tmp/innovus_temp_20498_portatil_cadence_b34wHh/swerv_wrapper_20498_hJDog0.rcdb.d/swerv_wrapper.rcdb.d': 0 access done (mem: 15776.219M)
[06/02 20:15:13    747s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=15776.219M)
[06/02 20:15:13    747s] Done read_parasitics... (cpu: 0:00:12.0 real: 0:00:05.0 mem: 15776.219M)
[06/02 20:15:13    747s] Starting delay calculation for Setup views
[06/02 20:15:13    748s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 20:15:14    748s] #################################################################################
[06/02 20:15:14    748s] # Design Stage: PostRoute
[06/02 20:15:14    748s] # Design Name: swerv_wrapper
[06/02 20:15:14    748s] # Design Mode: 28nm
[06/02 20:15:14    748s] # Analysis Mode: MMMC OCV 
[06/02 20:15:14    748s] # Parasitics Mode: SPEF/RCDB
[06/02 20:15:14    748s] # Signoff Settings: SI On 
[06/02 20:15:14    748s] #################################################################################
[06/02 20:15:17    752s] AAE_INFO: 1 threads acquired from CTE.
[06/02 20:15:18    752s] Setting infinite Tws ...
[06/02 20:15:18    752s] First Iteration Infinite Tw... 
[06/02 20:15:18    752s] Calculate early delays in OCV mode...
[06/02 20:15:18    752s] Calculate late delays in OCV mode...
[06/02 20:15:20    754s] Topological Sorting (REAL = 0:00:02.0, MEM = 15861.1M, InitMEM = 15834.7M)
[06/02 20:15:21    755s] Start delay calculation (fullDC) (1 T). (MEM=15861.1)
[06/02 20:15:21    755s] Start AAE Lib Loading. (MEM=15878.8)
[06/02 20:15:21    755s] End AAE Lib Loading. (MEM=15888.4 CPU=0:00:00.0 Real=0:00:00.0)
[06/02 20:15:21    756s] End AAE Lib Interpolated Model. (MEM=15888.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 20:15:21    756s]  Report inititialization with DMWrite ... (0, Worst)
[06/02 20:15:22    756s] Opening parasitic data file '/tmp/innovus_temp_20498_portatil_cadence_b34wHh/swerv_wrapper_20498_hJDog0.rcdb.d/swerv_wrapper.rcdb.d' for reading (mem: 15897.906M)
[06/02 20:15:22    756s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 15897.9M)
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 20:15:23    757s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/02 20:15:23    757s] To increase the message display limit, refer to the product command reference manual.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
[06/02 20:15:23    757s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[06/02 20:15:23    757s] To increase the message display limit, refer to the product command reference manual.
[06/02 20:15:23    758s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[06/02 20:15:59    793s] Total number of fetched objects 108098
[06/02 20:15:59    793s] AAE_INFO-618: Total number of nets in the design is 130698,  79.6 percent of the nets selected for SI analysis
[06/02 20:15:59    794s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[06/02 20:15:59    794s] End delay calculation. (MEM=17119.1 CPU=0:00:36.3 REAL=0:00:36.0)
[06/02 20:15:59    794s] End delay calculation (fullDC). (MEM=17111.1 CPU=0:00:38.9 REAL=0:00:38.0)
[06/02 20:15:59    794s] esiiDumpWaveformsThread is successfull 1 
[06/02 20:15:59    794s] Save waveform /tmp/innovus_temp_20498_portatil_cadence_b34wHh/.AAE_9KZ4t2/.AAE_20498/waveform.data in separate thread...
[06/02 20:15:59    794s] Finish pthread dumping compressed waveforms.
[06/02 20:16:00    794s] *** CDM Built up (cpu=0:00:46.2  real=0:00:46.0  mem= 17111.1M) ***
[06/02 20:16:01    796s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 17111.1M)
[06/02 20:16:01    796s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 20:16:02    796s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 17143.1M)
[06/02 20:16:02    796s] Starting SI iteration 2
[06/02 20:16:02    797s] Calculate early delays in OCV mode...
[06/02 20:16:02    797s] Calculate late delays in OCV mode...
[06/02 20:16:03    797s] Start delay calculation (fullDC) (1 T). (MEM=15977.3)
[06/02 20:16:03    797s] End AAE Lib Interpolated Model. (MEM=15977.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 20:16:03    797s]  Report inititialization with DMUpdate ... (1, Worst)
[06/02 20:16:13    807s] Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Skipped = 2. 
[06/02 20:16:13    807s] Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Analyzed = 108098. 
[06/02 20:16:13    807s] Total number of fetched objects 108098
[06/02 20:16:13    807s] AAE_INFO-618: Total number of nets in the design is 130698,  1.9 percent of the nets selected for SI analysis
[06/02 20:16:13    807s] End delay calculation. (MEM=16021.6 CPU=0:00:10.0 REAL=0:00:10.0)
[06/02 20:16:13    807s] End delay calculation (fullDC). (MEM=16021.6 CPU=0:00:10.5 REAL=0:00:10.0)
[06/02 20:16:13    808s] *** CDM Built up (cpu=0:00:11.4  real=0:00:11.0  mem= 16021.6M) ***
[06/02 20:16:15    809s] *** Done Building Timing Graph (cpu=0:01:02 real=0:01:02 totSessionCpu=0:13:29 mem=16021.6M)
[06/02 20:16:15    809s] Effort level <high> specified for reg2reg path_group
[06/02 20:16:17    811s] Effort level <high> specified for reg2cgate path_group
[06/02 20:16:17    811s] End AAE Lib Interpolated Model. (MEM=15946.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 20:16:17    811s]  Report inititialization with DMUpdate ... (1, Worst)
[06/02 20:16:17    811s] Begin: glitch net info
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[0] slk -0.30305 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[1] slk -0.11685 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[2] slk -0.4275 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[3] slk -0.3401 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[4] slk -0.4997 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[5] slk -0.2356 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[6] slk -0.13585 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[7] slk -0.40185 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[8] slk -0.42655 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[9] slk -0.1026 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[10] slk -0.57095 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[11] slk -0.36955 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[12] slk -0.5757 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[14] slk -0.1425 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[15] slk -0.52155 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[16] slk -0.54055 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[17] slk -0.2926 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[18] slk -0.25745 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[19] slk -0.5453 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[20] slk -0.665 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[21] slk -0.3515 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[22] slk -0.32585 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[23] slk -0.35625 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[24] slk -0.209 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[25] slk -0.2109 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[27] slk -0.1577 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[30] slk -0.038 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_araddr[31] slk -0.04655 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_arid[0] slk -0.11495 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_arsize[1] slk -0.09215 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_awid[0] slk -0.04085 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_wdata[45] slk -0.17005 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_wdata[52] slk -0.09975 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_wdata[53] slk -0.0209 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_wdata[54] slk -0.2698 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_wdata[55] slk -0.13585 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet pad_dma_axi_wdata[58] slk -0.2204 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_sb_axi_rdata[24] slk -0.15 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet pad_sb_axi_rdata[25] slk -0.11495 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet dmi_wrapper/FE_OFN1483_pad_jtag_id_30 slk -0.00095 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet mem/icm_ic_data_inst_wb_dout[1][86] slk -0.007 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/FE_PDN33_FE_OFN4768_n_1449 slk -0.01995 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/FE_OFN139455_dec_dbg_cmd_done slk -0.07885 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/FE_OFN138458_n slk -0.087 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/FE_OFN4463_n_1625 slk -0.00475 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/FE_OFN2907_pad_sb_axi_rdata_3 slk -0.0665 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/FE_OFN2371_pad_nmi_vec_2 slk -0.011 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/FE_OFN484_pad_dbg_bus_clk_en slk -0.09215 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/FE_OFN373_core_rst_l slk -0.0456 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/FE_OFN370_core_rst_l slk -0.093 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN140171_FE_OFN3960_wrbuf_data_3 slk -0.015 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN139378_FE_OFN4486_n_1858 slk -0.007 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN139320_n_2 slk -0.006 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN139233_FE_OFN4738_n_247 slk -0.00855 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN5498_n_416 slk -0.003 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN4752_n_1726 slk -0.0399 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN4491_n_1870 slk -0.02565 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN4031_rc_gclk_18373 slk -0.062 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN3975_axi_mstr_valid_q slk -0.0437 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN3939_wrbuf_data_8 slk -0.052 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/FE_OFN3915_wrbuf_data_14 slk -0.004 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/wrbuf_data[12] slk -0.004 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/wrbuf_data[11] slk -0.002 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/wrbuf_data[8] slk -0.0304 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/wrbuf_data[7] slk -0.027 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/wrbuf_data[3] slk -0.036 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/n_1870 slk -0.0019 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/dma_ctrl/rc_gclk_18366 slk -0.002 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/ifu_mem_ctl/FE_OFN139032_FE_MDBN66 slk -0.0513 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/ifu_mem_ctl/FE_OFN1245_pad_ifu_bus_clk_en slk -0.0076 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/lsu/bus_intf/FE_OFN4149_lsu_busm_clk slk -0.023 siFix 0 extSpace 1 prio 0
[06/02 20:16:17    811s] glitchNet swerv/lsu/bus_intf/FE_OFN2205_pad_lsu_axi_rdata_55 slk -0.04845 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/lsu/bus_intf/FE_OFN2070_pad_lsu_axi_rdata_43 slk -0.019 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/lsu/bus_intf/FE_OFN1882_pad_lsu_axi_rdata_27 slk -0.0855 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/lsu/bus_intf/FE_OFN1846_pad_lsu_axi_rdata_24 slk -0.0342 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitchNet swerv/lsu/bus_intf/n_1116 slk -0.01045 siFix 0 extSpace 0 prio 0
[06/02 20:16:17    811s] glitch slack range: number of glitch nets
[06/02 20:16:17    811s] glitch slack < -0.32 : 15
[06/02 20:16:17    811s] -0.32 < glitch slack < -0.28 : 2
[06/02 20:16:17    811s] -0.28 < glitch slack < -0.24 : 2
[06/02 20:16:17    811s] -0.24 < glitch slack < -0.2 : 4
[06/02 20:16:17    811s] -0.2 < glitch slack < -0.16 : 1
[06/02 20:16:17    811s] -0.16 < glitch slack < -0.12 : 5
[06/02 20:16:17    811s] -0.12 < glitch slack < -0.08 : 10
[06/02 20:16:17    811s] -0.08 < glitch slack < -0.04 : 10
[06/02 20:16:17    811s] -0.04 < glitch slack : 27
[06/02 20:16:17    811s] End: glitch net info
[06/02 20:16:34    828s] OPERPROF: Starting spInitSiteArr at level 1, MEM:23533.6M
[06/02 20:16:34    828s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:23533.6M
[06/02 20:16:35    830s] **WARN: (IMPSP-362):	Site 'CORE12T' has one std.Cell height, so ignoring its X-symmetry.
[06/02 20:16:36    831s] Use non-trimmed site array because memory saving is not enough.
[06/02 20:16:47    841s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:28278.2M
[06/02 20:16:47    841s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:28278.2M
[06/02 20:16:48    842s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:14.000, REAL:14.005, MEM:28278.2M
[06/02 20:16:55    849s] OPERPROF: Finished spInitSiteArr at level 1, CPU:20.680, REAL:20.682, MEM:28278.2M
[06/02 20:17:06    861s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:28278.2M
[06/02 20:17:06    861s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.010, MEM:23541.6M
[06/02 20:17:18    872s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -41.236 |   N/A   |   N/A   | -41.236 |
|           TNS (ns):| -3730.2 |   N/A   |   N/A   | -3730.2 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    404 (404)     |
|   max_tran     |      1 (1)       |   -0.080   |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
       (100.000% with Fillers)
Total number of glitch violations: 76
------------------------------------------------------------
Reported timing to dir signOffTimingReports
[06/02 20:17:18    872s] Total CPU time: 576.4 sec
[06/02 20:17:18    872s] Total Real time: 571.0 sec
[06/02 20:17:18    872s] Total Memory Usage: 18130.839844 Mbytes
[06/02 20:17:18    872s] Reset AAE Options
[06/02 20:17:18    872s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/02 20:17:18    872s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/02 20:17:18    872s] 
[06/02 20:17:18    872s] =============================================================================================
[06/02 20:17:18    872s]  Final TAT Report for timeDesign
[06/02 20:17:18    872s] =============================================================================================
[06/02 20:17:18    872s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 20:17:18    872s] ---------------------------------------------------------------------------------------------
[06/02 20:17:18    872s] [ TimingUpdate           ]      2   0:00:03.8  (   0.7 % )     0:01:03.9 /  0:01:04.0    1.0
[06/02 20:17:18    872s] [ FullDelayCalc          ]      1   0:01:00.1  (  10.5 % )     0:01:00.1 /  0:01:00.2    1.0
[06/02 20:17:18    872s] [ Extraction             ]      1   0:07:25.4  (  78.0 % )     0:07:25.4 /  0:07:31.0    1.0
[06/02 20:17:18    872s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[06/02 20:17:18    872s] [ DrvReport              ]      1   0:00:08.3  (   1.4 % )     0:00:08.3 /  0:00:08.1    1.0
[06/02 20:17:18    872s] [ MISC                   ]          0:00:53.3  (   9.3 % )     0:00:53.3 /  0:00:53.2    1.0
[06/02 20:17:18    872s] ---------------------------------------------------------------------------------------------
[06/02 20:17:18    872s]  timeDesign TOTAL                   0:09:30.8  ( 100.0 % )     0:09:30.8 /  0:09:36.4    1.0
[06/02 20:17:18    872s] ---------------------------------------------------------------------------------------------
[06/02 20:17:18    872s] 
[06/02 20:17:18    872s] Info: pop threads available for lower-level modules during optimization.
[06/03 08:04:18   5870s] <CMD> timeDesign -signoff -setup -reportOnly -outDir signOffTimingReports
[06/03 08:04:18   5870s] 
[06/03 08:04:18   5870s] Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports]
[06/03 08:04:18   5870s]                   [-prefix <string>] [-proto] [-reportOnly] [-slackReports] [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute | -signOff ]
[06/03 08:04:18   5870s] 
[06/03 08:04:18   5870s] **ERROR: (IMPTCM-48):	"-setup" is not a legal option for command "timeDesign". Either the current option or an option prior to it is not specified correctly.
  
[06/03 08:04:18   5870s] <CMD> timeDesign -signoff -hold -reportOnly -outDir signOffTimingReports
[06/03 08:04:18   5870s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[06/03 08:04:19   5870s]  Reset EOS DB
[06/03 08:04:19   5870s] Ignoring AAE DB Resetting ...
[06/03 08:04:19   5870s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/03 08:04:19   5870s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/03 08:04:19   5870s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/03 08:04:21   5872s] Effort level <high> specified for reg2reg path_group
[06/03 08:04:24   5875s] Effort level <high> specified for reg2cgate path_group
[06/03 08:04:35   5886s] All LLGs are deleted
[06/03 08:04:35   5886s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:21781.0M
[06/03 08:04:35   5886s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:21781.0M
[06/03 08:04:45   5896s] OPERPROF: Starting spInitSiteArr at level 1, MEM:23556.0M
[06/03 08:04:45   5896s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:23556.0M
[06/03 08:04:59   5910s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:28292.7M
[06/03 08:04:59   5910s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.008, MEM:28292.7M
[06/03 08:05:00   5911s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:14.650, REAL:14.598, MEM:28292.7M
[06/03 08:05:06   5918s] OPERPROF: Finished spInitSiteArr at level 1, CPU:21.510, REAL:21.460, MEM:28292.7M
[06/03 08:05:18   5929s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:28292.7M
[06/03 08:05:18   5929s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.010, MEM:23556.0M
[06/03 08:05:19   5930s] End AAE Lib Interpolated Model. (MEM=23494 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 08:05:19   5930s]  Report inititialization with DMUpdate ... (1, Worst)
[06/03 08:05:19   5930s] **INFO: Starting Blocking QThread with 1 CPU
[06/03 08:05:19   5930s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/03 08:05:19   5930s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[06/03 08:05:19   5930s] Starting delay calculation for Hold views
[06/03 08:05:19   5930s] Starting SI iteration 1 using Infinite Timing Windows
[06/03 08:05:19   5930s] #################################################################################
[06/03 08:05:19   5930s] # Design Stage: PostRoute
[06/03 08:05:19   5930s] # Design Name: swerv_wrapper
[06/03 08:05:19   5930s] # Design Mode: 28nm
[06/03 08:05:19   5930s] # Analysis Mode: MMMC OCV 
[06/03 08:05:19   5930s] # Parasitics Mode: SPEF/RCDB
[06/03 08:05:19   5930s] # Signoff Settings: SI On 
[06/03 08:05:19   5930s] #################################################################################
[06/03 08:05:19   5930s] AAE_INFO: 1 threads acquired from CTE.
[06/03 08:05:19   5930s] Setting infinite Tws ...
[06/03 08:05:19   5930s] First Iteration Infinite Tw... 
[06/03 08:05:19   5930s] Calculate late delays in OCV mode...
[06/03 08:05:19   5930s] Calculate early delays in OCV mode...
[06/03 08:05:19   5930s] Topological Sorting (REAL = 0:00:02.0, MEM = 0.0M, InitMEM = 0.0M)
[06/03 08:05:19   5930s] Start delay calculation (fullDC) (1 T). (MEM=0)
[06/03 08:05:19   5930s] End AAE Lib Interpolated Model. (MEM=15.7734 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
[06/03 08:05:19   5930s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/03 08:05:19   5930s] To increase the message display limit, refer to the product command reference manual.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
[06/03 08:05:19   5930s] AAE_INFO-618: Total number of nets in the design is 130698,  79.6 percent of the nets selected for SI analysis
[06/03 08:05:19   5930s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[06/03 08:05:19   5930s] End delay calculation. (MEM=89.543 CPU=0:00:34.5 REAL=0:00:35.0)
[06/03 08:05:19   5930s] End delay calculation (fullDC). (MEM=89.543 CPU=0:00:36.9 REAL=0:00:37.0)
[06/03 08:05:19   5930s] esiiDumpWaveformsThread is successfull 1 
[06/03 08:05:19   5930s] Save waveform /tmp/innovus_temp_20498_portatil_cadence_b34wHh/.AAE_9KZ4t2/.AAE_20498/waveform.data in separate thread...
[06/03 08:05:19   5930s] Finish pthread dumping compressed waveforms.
[06/03 08:05:19   5930s] *** CDM Built up (cpu=0:00:41.8  real=0:00:42.0  mem= 89.5M) ***
[06/03 08:05:19   5930s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 89.5M)
[06/03 08:05:19   5930s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/03 08:05:19   5930s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 121.5M)
[06/03 08:05:19   5930s] Starting SI iteration 2
[06/03 08:05:19   5930s] Calculate late delays in OCV mode...
[06/03 08:05:19   5930s] Calculate early delays in OCV mode...
[06/03 08:05:19   5930s] Start delay calculation (fullDC) (1 T). (MEM=0)
[06/03 08:05:19   5930s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 08:05:19   5930s] AAE_INFO-618: Total number of nets in the design is 130698,  0.1 percent of the nets selected for SI analysis
[06/03 08:05:19   5930s] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[06/03 08:05:19   5930s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
[06/03 08:05:19   5930s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 0.0M) ***
[06/03 08:05:19   5930s] *** Done Building Timing Graph (cpu=0:00:48.2 real=0:00:48.0 totSessionCpu=0:07:19 mem=0.0M)
[06/03 08:05:19   5930s] *** QThread HoldRpt [finish] : cpu/real = 0:00:51.4/0:00:51.4 (1.0), mem = 0.0M
[06/03 08:05:19   5930s] 
[06/03 08:05:19   5930s] =============================================================================================
[06/03 08:05:19   5930s]  Step TAT Report for QThreadWorker #1
[06/03 08:05:19   5930s] =============================================================================================
[06/03 08:05:19   5930s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 08:05:19   5930s] ---------------------------------------------------------------------------------------------
[06/03 08:05:19   5930s] [ TimingUpdate           ]      1   0:00:01.4  (   2.8 % )     0:00:48.1 /  0:00:48.2    1.0
[06/03 08:05:19   5930s] [ FullDelayCalc          ]      1   0:00:46.6  (  90.8 % )     0:00:46.6 /  0:00:46.7    1.0
[06/03 08:05:19   5930s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[06/03 08:05:19   5930s] [ MISC                   ]          0:00:03.2  (   6.3 % )     0:00:03.2 /  0:00:03.2    1.0
[06/03 08:05:19   5930s] ---------------------------------------------------------------------------------------------
[06/03 08:05:19   5930s]  QThreadWorker #1 TOTAL             0:00:51.4  ( 100.0 % )     0:00:51.4 /  0:00:51.4    1.0
[06/03 08:05:19   5930s] ---------------------------------------------------------------------------------------------
[06/03 08:05:19   5930s] 
[06/03 08:06:10   5980s]  
_______________________________________________________________________
[06/03 08:06:10   5980s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 nominal_analysis_view

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.650  |   N/A   |   N/A   | -0.650  |
|           TNS (ns):|-132.271 |   N/A   |   N/A   |-132.271 |
|    Violating Paths:|   220   |   N/A   |   N/A   |   220   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

Density: 0.052%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir signOffTimingReports
[06/03 08:06:10   5980s] Total CPU time: 110.85 sec
[06/03 08:06:10   5980s] Total Real time: 112.0 sec
[06/03 08:06:10   5980s] Total Memory Usage: 16063.011719 Mbytes
[06/03 08:06:10   5980s] Reset AAE Options
[06/03 08:06:10   5980s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/03 08:06:10   5980s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[06/03 08:06:10   5980s] 
[06/03 08:06:10   5980s] =============================================================================================
[06/03 08:06:10   5980s]  Final TAT Report for timeDesign
[06/03 08:06:10   5980s] =============================================================================================
[06/03 08:06:10   5980s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 08:06:10   5980s] ---------------------------------------------------------------------------------------------
[06/03 08:06:10   5980s] [ QThreadMaster          ]      1   0:00:51.6  (  46.1 % )     0:00:51.6 /  0:00:50.3    1.0
[06/03 08:06:10   5980s] [ MISC                   ]          0:01:00.2  (  53.9 % )     0:01:00.2 /  0:01:00.3    1.0
[06/03 08:06:10   5980s] ---------------------------------------------------------------------------------------------
[06/03 08:06:10   5980s]  timeDesign TOTAL                   0:01:51.9  ( 100.0 % )     0:01:51.9 /  0:01:50.6    1.0
[06/03 08:06:10   5980s] ---------------------------------------------------------------------------------------------
[06/03 08:06:10   5980s] 
[06/03 08:15:01   6043s] <CMD> setDrawView place
[06/03 08:15:08   6047s] <CMD> fit
[06/03 08:22:22   6102s] <CMD> setIoFlowFlag 0
[06/03 08:22:47   6105s] <CMD> help *ports*
[06/03 08:22:47   6105s] Multiple matches found:
[06/03 08:22:47   6105s]       debugPtnBoundaryPorts
[06/03 08:22:47   6105s]       distributed_mmmc_disable_reports_auto_redirection
[06/03 08:22:47   6105s]       get_ports
[06/03 08:22:47   6105s]       mustjoinallports_is_one_pin
[06/03 08:22:47   6105s]       reportScanCell
[06/03 08:22:47   6105s]       reportScanChainPartition
[06/03 08:22:47   6105s]       reportSeedConnection
[06/03 08:22:47   6105s]       reportSelect
[06/03 08:22:47   6105s]       reportShield
[06/03 08:22:47   6105s]       reportShifter
[06/03 08:22:47   6105s]       reportSpecialRoute
[06/03 08:22:47   6105s]       report_ccopt_preserved_clock_tree_ports
[06/03 08:22:47   6105s]       report_ports
[06/03 08:22:47   6105s]       reset_all_ccopt_preserved_clock_tree_ports
[06/03 08:22:47   6105s]       timing_disable_drv_reports_on_constant_nets
[06/03 08:22:47   6105s] 
[06/03 08:22:54   6106s] <CMD> report_ports
[06/03 08:22:54   6106s] Starting SI iteration 1 using Infinite Timing Windows
[06/03 08:22:54   6106s] #################################################################################
[06/03 08:22:54   6106s] # Design Stage: PostRoute
[06/03 08:22:54   6106s] # Design Name: swerv_wrapper
[06/03 08:22:54   6106s] # Design Mode: 28nm
[06/03 08:22:54   6106s] # Analysis Mode: MMMC OCV 
[06/03 08:22:54   6106s] # Parasitics Mode: SPEF/RCDB
[06/03 08:22:54   6106s] # Signoff Settings: SI On 
[06/03 08:22:54   6106s] #################################################################################
[06/03 08:22:56   6108s] AAE_INFO: 1 threads acquired from CTE.
[06/03 08:22:57   6108s] Setting infinite Tws ...
[06/03 08:22:57   6108s] First Iteration Infinite Tw... 
[06/03 08:22:57   6109s] Calculate early delays in OCV mode...
[06/03 08:22:57   6109s] Calculate late delays in OCV mode...
[06/03 08:22:59   6111s] Topological Sorting (REAL = 0:00:02.0, MEM = 16187.1M, InitMEM = 16172.3M)
[06/03 08:23:00   6111s] Start delay calculation (fullDC) (1 T). (MEM=16187.1)
[06/03 08:23:00   6112s] End AAE Lib Interpolated Model. (MEM=16204.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
[06/03 08:23:02   6114s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/03 08:23:02   6114s] To increase the message display limit, refer to the product command reference manual.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
[06/03 08:23:02   6114s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
[06/03 08:23:35   6147s] AAE_INFO-618: Total number of nets in the design is 130698,  79.6 percent of the nets selected for SI analysis
[06/03 08:23:36   6147s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[06/03 08:23:36   6147s] End delay calculation. (MEM=16826.1 CPU=0:00:33.8 REAL=0:00:34.0)
[06/03 08:23:36   6147s] End delay calculation (fullDC). (MEM=16826.1 CPU=0:00:36.2 REAL=0:00:36.0)
[06/03 08:23:36   6147s] esiiDumpWaveformsThread is successfull 1 
[06/03 08:23:36   6147s] Save waveform /tmp/innovus_temp_20498_portatil_cadence_b34wHh/.AAE_9KZ4t2/.AAE_20498/waveform.data in separate thread...
[06/03 08:23:36   6147s] Finish pthread dumping compressed waveforms.
[06/03 08:23:36   6148s] *** CDM Built up (cpu=0:00:42.0  real=0:00:42.0  mem= 16826.1M) ***
[06/03 08:23:38   6150s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 16826.1M)
[06/03 08:23:38   6150s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/03 08:23:38   6150s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 16858.1M)
[06/03 08:23:38   6150s] Starting SI iteration 2
[06/03 08:23:39   6151s] Calculate early delays in OCV mode...
[06/03 08:23:39   6151s] Calculate late delays in OCV mode...
[06/03 08:23:39   6151s] Start delay calculation (fullDC) (1 T). (MEM=16205.2)
[06/03 08:23:39   6151s] End AAE Lib Interpolated Model. (MEM=16205.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 08:23:40   6152s] AAE_INFO-618: Total number of nets in the design is 130698,  0.2 percent of the nets selected for SI analysis
[06/03 08:23:40   6152s] End delay calculation. (MEM=16211.3 CPU=0:00:00.7 REAL=0:00:00.0)
[06/03 08:23:40   6152s] End delay calculation (fullDC). (MEM=16211.3 CPU=0:00:01.3 REAL=0:00:01.0)
[06/03 08:23:41   6152s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 16211.3M) ***
[06/03 08:24:56   6161s] <CMD> help report_ports
[06/03 08:24:56   6161s] 
[06/03 08:24:56   6161s] Usage: report_ports [-help] [-include_pins] [-pins <port_name_list>] [-tcl_list]
[06/03 08:24:56   6161s]                     [-type {input source_insertion insertion clock_root uncertainty arrival required external clk_arrival port_cap fanout_load fanout_load_limit drive_resistance drive_cell slew_time slew_limit constant external_detail drive_resistance_detail}]
[06/03 08:24:56   6161s]                     [-view <view_name>] [> <filename[.gz]>] [>> <filename[.gz]>]
[06/03 08:24:56   6161s] 
[06/03 08:24:56   6161s] -help                      # Prints out the command usage
[06/03 08:24:56   6161s] -include_pins              # Reports timing constraints on instance pins, as well as on ports (bool, optional)
[06/03 08:24:56   6161s] -pins <port_name_list>     # Specifies the pins or ports to be reported (string, optional)
[06/03 08:24:56   6161s] -tcl_list                  # Produces the report in Tcl list format instead of a tabular format (bool, optional)
[06/03 08:24:56   6161s] -type {input source_insertion insertion clock_root uncertainty arrival required external clk_arrival port_cap fanout_load fanout_load_limit drive_resistance drive_cell slew_time slew_limit constant external_detail drive_resistance_detail}
[06/03 08:24:56   6161s]                            # Specifies the constraints to be reported (enum_list, optional)
[06/03 08:24:56   6161s] -view <view_name>          # Specifies the view name (string, optional)
[06/03 08:24:56   6161s] > <filename[.gz]>          # Redirects output to the specified file (redirect_operator, optional)
[06/03 08:24:56   6161s] >> <filename[.gz]>         # Redirects output to the specified file (redirect_operator, optional)
[06/03 08:24:56   6161s] 
[06/03 08:24:56   6161s] 
[06/03 08:25:40   6166s] <CMD> report_ports > ports.txt
[06/03 08:30:53   6206s] <CMD> create_bump -cell BUMP_FC61A_96X96_VDD -pitch {40 40} -loc {40 40} -pattern_array {38 38}
[06/03 08:30:53   6206s] **ERROR: (IMPSIP-9017):	Pitch x: 40.000 cannot be small than bump geometry width: 96.700.
<CMD> create_bump -cell BUMP_FC61A_96X96_VDD -pitch {40 40} -loc {40 40} -pattern_array {38 38}
[06/03 08:31:15   6208s] **ERROR: (IMPSIP-9017):	Pitch x: 40.000 cannot be small than bump geometry width: 96.700.
<CMD> create_bump -cell BUMP_FC61A_96X96_VDD -pitch {40 40} -loc {40 40} -pattern_array {38 38}
[06/03 08:31:30   6210s] **ERROR: (IMPSIP-9017):	Pitch x: 40.000 cannot be small than bump geometry width: 96.700.
<CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {140 140} -loc {140 140} -pattern_array {38 38}
[06/03 08:33:11   6225s] <CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {140 140} -loc {140 140} -pattern_array {38 38}
[06/03 08:33:11   6225s] **ERROR: (IMPSIP-9025):	Cannot create bump at (103.850,103.850) and it will cause overlapping with existing bump.
<CMD> uiSetTool ruler
[06/03 08:35:55   6248s] <CMD> uiSetTool select
[06/03 08:36:09   6250s] <CMD> deleteBumps -all
[06/03 08:36:13   6251s] <CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {140 140} -loc {140 140} -pattern_array {38 38}
[06/03 08:37:09   6264s] <CMD> setDrawView ameba
[06/03 08:37:17   6266s] <CMD> setDrawView ameba
[06/03 08:37:20   6267s] <CMD> setDrawView place
[06/03 08:37:34   6270s] <CMD> setLayerPreference allLayers -isVisible 0
[06/03 08:37:40   6271s] <CMD> setLayerPreference bump -isVisible 1
[06/03 08:37:42   6271s] <CMD> setLayerPreference bumpBack -isVisible 1
[06/03 08:37:45   6271s] <CMD> setLayerPreference bumpConnect -isVisible 1
[06/03 08:39:10   6282s] <CMD> deleteBumps -all
[06/03 08:39:11   6282s] <CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {500 500} -loc {350 350} -pattern_array {40 40}
[06/03 08:39:11   6282s] **WARN: (IMPSIP-9030):	Row number: 40 is too large, set it to 29.
[06/03 08:39:11   6282s] **WARN: (IMPSIP-9031):	Column number: 40 is too large, set it to 29.
[06/03 08:39:42   6287s] <CMD> uiSetTool ruler
[06/03 08:40:03   6292s] <CMD> setLayerPreference allLayers -isVisible 1
[06/03 08:40:20   6295s] <CMD> fit
[06/03 08:40:25   6297s] <CMD> zoomOut
[06/03 08:40:50   6302s] <CMD> uiSetTool ruler
[06/03 08:41:06   6305s] <CMD> fit
[06/03 08:41:11   6307s] <CMD> setLayerPreference allLayers -isVisible 0
[06/03 08:41:14   6307s] <CMD> setLayerPreference bump -isVisible 1
[06/03 08:41:37   6311s] <CMD> setLayerPreference allLayers -isVisible 1
[06/03 08:44:39   6340s] <CMD> highlight -index 1
[06/03 08:44:48   6343s] <CMD> fit
[06/03 08:44:52   6345s] <CMD> uiSetTool select
[06/03 08:44:59   6346s] <CMD> zoomOut
[06/03 08:45:02   6346s] <CMD> zoomIn
[06/03 08:45:05   6347s] <CMD> setLayerPreference allLayers -isVisible 0
[06/03 08:45:08   6348s] <CMD> setLayerPreference bump -isVisible 1
[06/03 08:45:12   6349s] <CMD> zoomIn
[06/03 08:45:14   6349s] <CMD> panPage -1 0
[06/03 08:45:14   6349s] <CMD> panPage -1 0
[06/03 08:45:15   6349s] <CMD> panPage -1 0
[06/03 08:45:16   6349s] <CMD> panPage 0 -1
[06/03 08:45:16   6349s] <CMD> panPage 0 -1
[06/03 08:45:16   6349s] <CMD> panPage 0 -1
[06/03 08:45:17   6349s] <CMD> panPage 0 -1
[06/03 08:45:17   6349s] <CMD> panPage 0 -1
[06/03 08:45:17   6349s] <CMD> panPage 1 0
[06/03 08:45:18   6349s] <CMD> panPage -1 0
[06/03 08:45:21   6350s] <CMD> panPage -1 0
[06/03 08:45:23   6350s] <CMD> zoomIn
[06/03 08:45:25   6350s] <CMD> panPage 1 0
[06/03 08:45:26   6351s] <CMD> panPage 0 1
[06/03 08:45:27   6351s] <CMD> panPage 1 0
[06/03 08:45:59   6355s] <CMD> uiSetTool ruler
[06/03 08:46:13   6357s] <CMD> setLayerPreference allLayers -isVisible 1
[06/03 08:46:18   6358s] <CMD> setLayerPreference allLayers -isVisible 0
[06/03 08:47:08   6365s] <CMD> deleteBumps -all
[06/03 08:47:09   6365s] <CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {300 300} -loc {350 350} -pattern_array {40 40}
[06/03 08:47:17   6366s] <CMD> setLayerPreference bump -isVisible 1
[06/03 08:47:20   6367s] <CMD> fit
[06/03 08:47:27   6368s] <CMD> deleteBumps -all
[06/03 08:47:35   6369s] <CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {350 350} -loc {350 350} -pattern_array {40 40}
[06/03 08:48:42   6379s] <CMD> deleteBumps -all
[06/03 08:48:56   6381s] <CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {350 350} -loc {350 350} -pattern_array {40 40}
[06/03 08:49:17   6385s] <CMD> saveIoFile swerv_wrapper_bumps
[06/03 08:49:17   6385s] Dumping IO Instances of cell swerv_wrapper
[06/03 08:49:17   6386s] Dumping Bumps & bump arrays of cell swerv_wrapper
[06/03 08:50:30   6396s] <CMD> assignBump
[06/03 08:50:30   6396s] *** Starting Bump Assignment ...
[06/03 08:50:45   6412s] **WARN: (IMPSP-6014):	I/O pin 'mbist_mode' does not connect to placed Area I/O instance or hard macro and will be ignored for bump assignment. Most likely reason is:
[06/03 08:50:45   6412s] 1. The Area I/O instance or hard macro is not placed.
[06/03 08:50:45   6412s] 2. I/O pin does not connect to I/O instance or hard macro in Verilog netlist.
[06/03 08:50:45   6412s] Fix these issues and re-run assignBump command again.
[06/03 08:50:45   6412s] Type 'man IMPSP-6014' for more detail.
[06/03 08:55:16   6683s] *** End Bump Assignment (cpu=0:04:47, real=0:04:46, mem=16263.8M) ***
[06/03 08:58:29   6707s] <CMD> setDrawView fplan
[06/03 09:00:51   6725s] <CMD> uiSetTool select
[06/03 09:00:55   6726s] <CMD> fit
[06/03 09:04:44   6755s] <CMD> zoomIn
[06/03 09:05:14   6759s] <CMD> selectObject Bump Bump_899
[06/03 09:05:17   6759s] <CMD> selectObject Bump Bump_900
[06/03 09:05:19   6760s] <CMD> selectObject Bump Bump_901
[06/03 09:05:40   6762s] <CMD> assignPGBumps -nets vdd -selected
[06/03 09:05:40   6762s] **WARN: (IMPSYC-1265):	FTerm was not found for net 'vdd'. 'vdd' has been created.
[06/03 09:06:22   6767s] <CMD> deselectAll
[06/03 09:06:24   6768s] <CMD> selectObject Bump Bump_900
[06/03 09:06:27   6768s] <CMD> fit
[06/03 09:06:33   6769s] <CMD> zoomIn
[06/03 09:06:33   6769s] <CMD> zoomIn
[06/03 09:06:37   6770s] <CMD> zoomBox 5908.32300 6127.52700 8478.97700 8206.97300
[06/03 09:06:40   6770s] <CMD> panPage 0 1
[06/03 09:06:42   6770s] <CMD> zoomIn
[06/03 09:06:44   6771s] <CMD> panPage 0 1
[06/03 09:06:44   6771s] <CMD> panPage -1 0
[06/03 09:06:45   6771s] <CMD> deselectAll
[06/03 09:09:44   6794s] <CMD> setFlipChipMode -route_style 45DegreeRoute
[06/03 09:09:44   6794s] <CMD> fcroute -type signal -designStyle pio -layerChangeBotLayer LB -layerChangeTopLayer LB -routeWidth 1 -nets clk
[06/03 09:09:45   6795s] **INFO: set layerChangeTopLayer to LB by fcroute. 
[06/03 09:09:45   6795s] **INFO: set layerChangeBotLayer to LB by fcroute. 
[06/03 09:09:45   6795s] *** Begin SPECIAL ROUTE on Thu Jun  3 09:09:45 2021 ***
[06/03 09:09:45   6795s] SPECIAL ROUTE ran on directory: /home/cadence/TFG2020-21_RISC-V/tools/innovus
[06/03 09:09:45   6795s] SPECIAL ROUTE ran on machine: portatil (Linux 3.10.0-1127.13.1.el7.x86_64 x86_64 3.60Ghz)
[06/03 09:09:45   6795s] 
[06/03 09:09:45   6795s] Begin option processing ...
[06/03 09:09:45   6795s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 805.00 megs.
[06/03 09:09:45   6795s] 
[06/03 09:09:45   6795s] Reading DB technology information...
[06/03 09:09:45   6795s]    **WARN: more than 1 overlap layer
[06/03 09:09:45   6795s] **WARN: (IMPSR-2458):	The polygon edge (55.015 23.545) (58.4 31.725) is not horizontal, vertical or 45-degree. The tool will try to replace the polygon with its circumscribed octagon.
[06/03 09:09:46   6796s] Finished reading DB technology information.
[06/03 09:09:46   6796s] Reading floorplan and netlist information...
[06/03 09:09:55   6805s] **WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
[06/03 09:09:57   6807s] Finished reading floorplan and netlist information.
[06/03 09:09:57   6807s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[06/03 09:09:57   6807s]    A total of 1 warning.
[06/03 09:09:57   6807s] Read in 21 layers, 9 routing layers, 2 overlap layer
[06/03 09:09:57   6807s] Read in 799 macros, 13 used
[06/03 09:09:57   6807s] Read in 4628 components
[06/03 09:09:57   6807s]   3024 pad components: 0 unplaced, 3024 placed, 0 fixed
[06/03 09:09:57   6807s]   1600 cover components: 0 unplaced, 1600 placed, 0 fixed
[06/03 09:09:57   6807s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[06/03 09:09:57   6807s] Read in 1418 logical pins
[06/03 09:09:57   6807s] Read in 1417 nets
[06/03 09:09:57   6807s] Read in 1422 special nets, 4 routed
[06/03 09:09:57   6807s] Read in 14947 terminals
[06/03 09:09:57   6807s] 1 net selected.
[06/03 09:09:57   6807s] 
[06/03 09:09:57   6807s] Begin signal bump routing ...
[06/03 09:09:57   6808s] **WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
[06/03 09:09:58   6808s] Start loading data.
[06/03 09:09:59   6810s] Finish loading data. CPU time 1 second(s)
[06/03 09:09:59   6810s] Design is not Manhattan Dominant
[06/03 09:09:59   6810s] Start RDL global routing.
[06/03 09:09:59   6810s] **WARN: (IMPSR-153):	Preroutes exist on M9. Use incremental or eco mode to avoid violations with preroutes
[06/03 09:09:59   6810s] Layer 9: 
[06/03 09:09:59   6810s] Ripup & Reroute: 0 Nets left open
[06/03 09:09:59   6810s] 1 normal nets need to be routed, 1 routed
[06/03 09:09:59   6810s] 0 routes needed form multi-term nets, 0 routed
[06/03 09:09:59   6810s] Groute: 1 nets need to be routed, 1 fully routed, 0 open
[06/03 09:09:59   6810s] Finish RDL global routing, CPU time 0 second(s)
[06/03 09:09:59   6810s] Verify results and generate output report.
[06/03 09:09:59   6810s] Finish result report.
[06/03 09:09:59   6810s] Summary for Global Routing
[06/03 09:09:59   6810s]              Type             |  To route group #  |    Open group #    |  To Route Pair #   |    Open Pair #     
[06/03 09:09:59   6810s]  -----------------------------------------------------------------------------------------------------------------
[06/03 09:09:59   6810s]   Single_Pad vs Single_Bump   |         1          |         0          |         1          |         0          
[06/03 09:09:59   6810s]             Total             |         1          |         0          |         1          |         0          
[06/03 09:09:59   6810s] 
[06/03 09:09:59   6810s] End Flip Chip Global Router
[06/03 09:09:59   6810s]  Begin detail routing ...
[06/03 09:09:59   6810s]  Begin post-processing ...
[06/03 09:09:59   6810s]  >>>Begin jog reducing ....
[06/03 09:09:59   6810s] 
[06/03 09:09:59   6810s] End Flip Chip Detail Router
[06/03 09:09:59   6810s]  *Summary For RDL Routing >>>>>>>>>>>>>>>>>>>>>>>>
[06/03 09:09:59   6810s]         Type        |  To Route Pair #   |    Open Pair #     
[06/03 09:09:59   6810s]  -------------------------------------------------------------
[06/03 09:09:59   6810s]        Groute       |         1          |         0          
[06/03 09:09:59   6810s]        Droute       |         1          |         0          
[06/03 09:09:59   6810s]        Total        |         1          |         0          
[06/03 09:09:59   6810s] 
[06/03 09:09:59   6810s]   ** Length/Segment Information ------------------
[06/03 09:09:59   6810s]      >> H-Count: 0           Length: 0um
[06/03 09:09:59   6810s]      >> V-Count: 1           Length: 163um
[06/03 09:09:59   6810s]      >> D-Count: 1           Length: 386um
[06/03 09:09:59   6810s]   ** Number of Vias: 0
[06/03 09:09:59   6810s]  *End of RDL Routing <<<<<<<<<<<<<<<<<<<<<<<<<<<<<
[06/03 09:10:00   6810s] End signal bump routing: cpu: 0:00:02, real: 0:00:03, peak: 1049.00 megs.
[06/03 09:10:00   6810s] 
[06/03 09:10:00   6810s] 
[06/03 09:10:00   6810s] 
[06/03 09:10:00   6810s]  Begin updating DB with routing results ...
[06/03 09:10:00   6810s]  Updating DB with 0 via definition ...
[06/03 09:10:01   6812s] fcroute: Total Real time used = 0:0:17 
[06/03 09:10:01   6812s] fcroute: Total Memory used = 2.71 megs 
[06/03 09:10:01   6812s] fcroute: Total Peak Memory used = 16188.49 megs 
[06/03 09:10:14   6813s] <CMD> fit
[06/03 09:10:34   6816s] <CMD> setLayerPreference LB -isVisible 1
[06/03 09:10:36   6816s] <CMD> setLayerPreference LV -isVisible 1
[06/03 09:10:50   6818s] <CMD> setLayerPreference M1 -isVisible 1
[06/03 09:10:52   6818s] <CMD> setLayerPreference M1 -isVisible 0
[06/03 09:10:54   6818s] <CMD> setLayerPreference node_layer -isVisible 1
[06/03 09:11:01   6819s] <CMD> setLayerPreference node_layer -isVisible 0
[06/03 09:11:26   6823s] <CMD> setLayerPreference node_gird -isVisible 1
[06/03 09:11:28   6823s] <CMD> setLayerPreference node_gird -isVisible 0
[06/03 09:25:14   6920s] <CMD> setFlipChipMode -route_style 45DegreeRoute
[06/03 09:25:14   6920s] <CMD> fcroute -type signal -designStyle pio -layerChangeBotLayer LB -layerChangeTopLayer LB -routeWidth 1
[06/03 09:25:15   6921s] **INFO: set layerChangeTopLayer to LB by fcroute. 
[06/03 09:25:15   6921s] **INFO: set layerChangeBotLayer to LB by fcroute. 
[06/03 09:25:15   6921s] *** Begin SPECIAL ROUTE on Thu Jun  3 09:25:15 2021 ***
[06/03 09:25:15   6921s] SPECIAL ROUTE ran on directory: /home/cadence/TFG2020-21_RISC-V/tools/innovus
[06/03 09:25:15   6921s] SPECIAL ROUTE ran on machine: portatil (Linux 3.10.0-1127.13.1.el7.x86_64 x86_64 3.60Ghz)
[06/03 09:25:15   6921s] 
[06/03 09:25:15   6921s] Begin option processing ...
[06/03 09:25:15   6921s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1049.00 megs.
[06/03 09:25:15   6921s] 
[06/03 09:25:15   6921s] Reading DB technology information...
[06/03 09:25:15   6921s]    **WARN: more than 1 overlap layer
[06/03 09:25:15   6921s] **WARN: (IMPSR-2458):	The polygon edge (55.015 23.545) (58.4 31.725) is not horizontal, vertical or 45-degree. The tool will try to replace the polygon with its circumscribed octagon.
[06/03 09:25:16   6921s] Finished reading DB technology information.
[06/03 09:25:16   6921s] Reading floorplan and netlist information...
[06/03 09:25:24   6930s] **WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
[06/03 09:25:27   6932s] Finished reading floorplan and netlist information.
[06/03 09:25:27   6932s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[06/03 09:25:27   6932s]    A total of 1 warning.
[06/03 09:25:27   6932s] Read in 21 layers, 9 routing layers, 2 overlap layer
[06/03 09:25:27   6932s] Read in 799 macros, 13 used
[06/03 09:25:27   6932s] Read in 4628 components
[06/03 09:25:27   6932s]   3024 pad components: 0 unplaced, 3024 placed, 0 fixed
[06/03 09:25:27   6932s]   1600 cover components: 0 unplaced, 1600 placed, 0 fixed
[06/03 09:25:27   6932s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[06/03 09:25:27   6932s] Read in 1418 logical pins
[06/03 09:25:27   6932s] Read in 1417 nets
[06/03 09:25:27   6932s] Read in 1422 special nets, 5 routed
[06/03 09:25:27   6932s] Read in 14947 terminals
[06/03 09:25:27   6932s] Begin signal bump routing ...
[06/03 09:25:27   6933s] **WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
[06/03 09:25:27   6933s] Start loading data.
[06/03 09:25:29   6935s] Finish loading data. CPU time 1 second(s)
[06/03 09:25:29   6935s] Design is not Manhattan Dominant
[06/03 09:25:29   6935s] Start RDL global routing.
[06/03 09:25:29   6935s] **WARN: (IMPSR-153):	Preroutes exist on M9. Use incremental or eco mode to avoid violations with preroutes
[06/03 09:25:29   6935s] Layer 9: 
[06/03 09:25:30   6936s] Ripup & Reroute: 11 Nets left open
[06/03 09:25:31   6937s] 1416 normal nets need to be routed, 1405 routed
[06/03 09:25:31   6937s] 0 routes needed form multi-term nets, 0 routed
[06/03 09:25:31   6937s] Groute: 1416 nets need to be routed, 1405 fully routed, 11 open
[06/03 09:25:31   6937s] Finish RDL global routing, CPU time 2 second(s)
[06/03 09:25:31   6937s] Verify results and generate output report.
[06/03 09:25:31   6937s] Finish result report.
[06/03 09:25:31   6937s] Reports for Open Nets in Global Router
[06/03 09:25:31   6937s]       Net name      |     Bump name      |      Pad name      |  Routing pattern   
[06/03 09:25:31   6937s]  ----------------------------------------------------------------------------------
[06/03 09:25:31   6937s] dec_tlu_perfcnt1[1] |     Bump_1328      |  i_WIRECELL_EXT_   |                    
[06/03 09:25:31   6937s]                     |                    |  CSF_FC_LIN_dec_   |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]   ifu_axi_arlen[4]  |     Bump_1433      |   i_WIRECELL_EXT   |                    
[06/03 09:25:31   6937s]                     |                    |   _CSF_FC_LIN_if   |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]   ifu_axi_arqos[1]  |     Bump_1148      |   i_WIRECELL_EXT   |                    
[06/03 09:25:31   6937s]                     |                    |   _CSF_FC_LIN_if   |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]  ifu_axi_awaddr[9]  |     Bump_1558      |  i_WIRECELL_EXT_   |                    
[06/03 09:25:31   6937s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]  sb_axi_awaddr[29]  |      Bump_79       |  i_WIRECELL_EXT_   |                    
[06/03 09:25:31   6937s]                     |                    |  CSF_FC_LIN_sb_a   |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]   sb_axi_awqos[1]   |      Bump_315      |   i_WIRECELL_EXT   |                    
[06/03 09:25:31   6937s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]   sb_axi_awqos[2]   |      Bump_354      |   i_WIRECELL_EXT   |                    
[06/03 09:25:31   6937s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]     trace_rv_i_     |     Bump_1478      |  i_WIRECELL_EXT_C  |                    
[06/03 09:25:31   6937s]     tval_ip[25]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]     trace_rv_i_     |     Bump_1519      |  i_WIRECELL_EXT_C  |                    
[06/03 09:25:31   6937s]     tval_ip[26]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]      trace_rv_i     |     Bump_1439      |  i_WIRECELL_EXT_C  |                    
[06/03 09:25:31   6937s]      _tval_ip[7     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s]      trace_rv_i     |     Bump_1274      |  i_WIRECELL_EXT_C  |                    
[06/03 09:25:31   6937s]      _tval_ip[8     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s] Summary for Global Routing
[06/03 09:25:31   6937s]              Type             |  To route group #  |    Open group #    |  To Route Pair #   |    Open Pair #     
[06/03 09:25:31   6937s]  -----------------------------------------------------------------------------------------------------------------
[06/03 09:25:31   6937s]   Single_Pad vs Single_Bump   |        1416        |         11         |        1416        |         11         
[06/03 09:25:31   6937s]             Total             |        1416        |         11         |        1416        |         11         
[06/03 09:25:31   6937s] 
[06/03 09:25:31   6937s] End Flip Chip Global Router
[06/03 09:25:31   6937s]  Begin detail routing ...
[06/03 09:37:29   7655s]  Begin post-processing ...
[06/03 09:37:29   7656s]  >>>Begin jog reducing ....
[06/03 09:37:47   7673s]  >>>Begin post-routing ................................................
[06/03 09:41:14   7881s] .Finish Detail Routing.
[06/03 09:41:34   7900s] Reports for Open Nets in Detail Router
[06/03 09:41:34   7900s]       Net name      |     Bump name      |      Pad name      |  Routing pattern   
[06/03 09:41:34   7900s]  ----------------------------------------------------------------------------------
[06/03 09:41:34   7900s]   sb_axi_rdata[44]  |      Bump_400      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]    ifu_axi_awlock   |      Bump_244      |i_WIRECELL_EXT_CSF_F|                    
[06/03 09:41:34   7900s]                     |                    |C_LIN_ifu_axi_awlock|                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1200      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     insn_ip[10]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]  dma_axi_arsize[0]  |     Bump_1253      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_dma_   |                    
[06/03 09:41:34   7900s]  lsu_axi_awcache[1] |     Bump_1014      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_lsu_   |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1156      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     insn_ip[18]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]  ifu_axi_araddr[25] |     Bump_1594      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]      trace_rv_i     |     Bump_1357      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]      _tval_ip[3     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]  ifu_axi_awaddr[17] |     Bump_1600      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]   sb_axi_awlen[5]   |      Bump_120      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]   sb_axi_bresp[1]   |      Bump_200      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]  ifu_axi_araddr[0]  |     Bump_1470      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]  ifu_axi_arsize[1]  |     Bump_1230      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[45]  |      Bump_438      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]  ifu_axi_araddr[8]  |     Bump_1511      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]  dma_axi_wdata[34]  |     Bump_1586      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_dma_   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[29]  |      Bump_359      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]   ifu_axi_awlen[2]  |      Bump_121      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_if   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[3]   |      Bump_278      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1240      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     insn_ip[19]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]  ifu_axi_awaddr[10] |     Bump_1599      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]   dma_axi_wstrb[5]  |     Bump_1590      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_dm   |                    
[06/03 09:41:34   7900s]  ifu_axi_araddr[18] |     Bump_1512      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]   ifu_axi_awqos[2]  |      Bump_202      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_if   |                    
[06/03 09:41:34   7900s]     trace_rv_i_a    |     Bump_1080      | i_WIRECELL_EXT_CS  |                    
[06/03 09:41:34   7900s]     ddress_ip[54    |                    | F_FC_LIN_trace_rv  |                    
[06/03 09:41:34   7900s]  ifu_axi_arsize[2]  |     Bump_1516      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1273      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     tval_ip[20]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1198      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     insn_ip[20]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]  sb_axi_awcache[0]  |      Bump_508      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_sb_a   |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1319      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     insn_ip[44]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]   dma_axi_wstrb[6]  |     Bump_1145      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_dm   |                    
[06/03 09:41:34   7900s]   extintsrc_req[1]  |     Bump_1550      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_ex   |                    
[06/03 09:41:34   7900s]  lsu_axi_awprot[0]  |     Bump_1208      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_lsu_   |                    
[06/03 09:41:34   7900s]     trace_rv_i_a    |     Bump_1120      | i_WIRECELL_EXT_CS  |                    
[06/03 09:41:34   7900s]     ddress_ip[63    |                    | F_FC_LIN_trace_rv  |                    
[06/03 09:41:34   7900s]  ifu_axi_araddr[2]  |     Bump_1308      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]  dma_axi_araddr[13] |     Bump_1565      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_dma_   |                    
[06/03 09:41:34   7900s]    sb_axi_awready   |      Bump_199      |i_WIRECELL_EXT_CSF_F|                    
[06/03 09:41:34   7900s]                     |                    |C_LIN_sb_axi_awready|                    
[06/03 09:41:34   7900s]   lsu_axi_awid[2]   |     Bump_1361      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_ls   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[39]  |      Bump_399      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]   ifu_axi_awlen[4]  |      Bump_162      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_if   |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1114      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     insn_ip[21]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]  sb_axi_awcache[1]  |      Bump_80       |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_sb_a   |                    
[06/03 09:41:34   7900s]   dma_axi_arlen[0]  |     Bump_1528      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_dm   |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1111      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     insn_ip[45]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[5]   |      Bump_317      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]  ifu_axi_arcache[0] |     Bump_1595      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]   ifu_axi_arqos[2]  |     Bump_1393      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_if   |                    
[06/03 09:41:34   7900s]    lsu_axi_awlock   |     Bump_1401      |i_WIRECELL_EXT_CSF_F|                    
[06/03 09:41:34   7900s]                     |                    |C_LIN_lsu_axi_awlock|                    
[06/03 09:41:34   7900s]  lsu_axi_awprot[1]  |     Bump_1324      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_lsu_   |                    
[06/03 09:41:34   7900s]  ifu_axi_awaddr[0]  |     Bump_1271      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[16]  |      Bump_280      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]  dma_axi_wdata[53]  |     Bump_1144      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_dma_   |                    
[06/03 09:41:34   7900s]  ifu_axi_araddr[13] |     Bump_1268      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[6]   |      Bump_433      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]   lsu_axi_awlen[2]  |     Bump_1323      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_ls   |                    
[06/03 09:41:34   7900s]  lsu_axi_awprot[2]  |     Bump_1092      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_lsu_   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[25]  |      Bump_627      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]  dma_axi_wdata[62]  |     Bump_1589      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_dma_   |                    
[06/03 09:41:34   7900s]  dma_axi_wdata[54]  |     Bump_1467      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_dma_   |                    
[06/03 09:41:34   7900s]   ifu_axi_arvalid   |     Bump_1557      |   i_WIRECELL_EX    |                    
[06/03 09:41:34   7900s]                     |                    |   T_CSF_FC_LIN_    |                    
[06/03 09:41:34   7900s]   dma_axi_arlen[2]  |     Bump_1410      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_dm   |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1360      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     insn_ip[47]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[7]   |      Bump_240      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1119      | i_WIRECELL_EXT_CS  |                    
[06/03 09:41:34   7900s]     ecause_ip[2     |                    | F_FC_LIN_trace_rv  |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[42]  |      Bump_552      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[26]  |      Bump_320      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[0]   |      Bump_239      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1437      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     tval_ip[24]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]   ifu_axi_awlen[7]  |      Bump_368      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_if   |                    
[06/03 09:41:34   7900s]    i_cpu_run_req    |     Bump_1551      |i_WIRECELL_EXT_CSF_ |                    
[06/03 09:41:34   7900s]                     |                    |FC_LIN_i_cpu_run_re |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |     Bump_1400      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]     insn_ip[56]     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[8]   |      Bump_356      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]      trace_rv_i     |     Bump_1027      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]      _tval_ip[1     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]     trace_rv_i_     |      Bump_991      | i_WIRECELL_EXT_CS  |                    
[06/03 09:41:34   7900s]     ecause_ip[3     |                    | F_FC_LIN_trace_rv  |                    
[06/03 09:41:34   7900s]   sb_axi_awlen[3]   |      Bump_353      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[43]  |      Bump_476      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]  ifu_axi_araddr[6]  |     Bump_1592      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]  ifu_axi_awaddr[3]  |     Bump_1353      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]   sb_axi_rdata[19]  |      Bump_319      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_sb   |                    
[06/03 09:41:34   7900s]    trace_rv_i_in    |     Bump_1440      | i_WIRECELL_EXT_CSF |                    
[06/03 09:41:34   7900s]    terrupt_ip[1]    |                    | _FC_LIN_trace_rv_i |                    
[06/03 09:41:34   7900s]  ifu_axi_araddr[16] |     Bump_1593      |  i_WIRECELL_EXT_   |                    
[06/03 09:41:34   7900s]                     |                    |  CSF_FC_LIN_ifu_   |                    
[06/03 09:41:34   7900s]      trace_rv_i     |     Bump_1192      |  i_WIRECELL_EXT_C  |                    
[06/03 09:41:34   7900s]      _tval_ip[2     |                    |  SF_FC_LIN_trace_  |                    
[06/03 09:41:34   7900s]   ifu_axi_awqos[0]  |      Bump_161      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_if   |                    
[06/03 09:41:34   7900s]   extintsrc_req[6]  |     Bump_1510      |   i_WIRECELL_EXT   |                    
[06/03 09:41:34   7900s]                     |                    |   _CSF_FC_LIN_ex   |                    
[06/03 09:41:34   7900s]    dma_axi_wvalid   |     Bump_1307      |i_WIRECELL_EXT_CSF_F|                    
[06/03 09:41:34   7900s]                     |                    |C_LIN_dma_axi_wvalid|                    
[06/03 09:41:34   7900s]     trace_rv_i_a    |     Bump_1040      | i_WIRECELL_EXT_CS  |                    
[06/03 09:41:34   7900s]     ddress_ip[44    |                    | F_FC_LIN_trace_rv  |                    
[06/03 09:41:34   7900s] 
[06/03 09:41:34   7900s] End Flip Chip Detail Router
[06/03 09:41:34   7900s]  *Summary For RDL Routing >>>>>>>>>>>>>>>>>>>>>>>>
[06/03 09:41:34   7900s]         Type        |  To Route Pair #   |    Open Pair #     
[06/03 09:41:34   7900s]  -------------------------------------------------------------
[06/03 09:41:34   7900s]        Groute       |        1416        |         11         
[06/03 09:41:34   7900s]        Droute       |        1405        |         86         
[06/03 09:41:34   7900s]        Total        |        1416        |         97         
[06/03 09:41:34   7900s] 
[06/03 09:41:34   7900s]   ** Length/Segment Information ------------------
[06/03 09:41:34   7900s]      >> H-Count: 4849        Length: 912369um
[06/03 09:41:34   7900s]      >> V-Count: 5024        Length: 927691um
[06/03 09:41:34   7900s]      >> D-Count: 9137        Length: 1769016um
[06/03 09:41:34   7900s]   ** Number of Vias: 0
[06/03 09:41:34   7900s]  *End of RDL Routing <<<<<<<<<<<<<<<<<<<<<<<<<<<<<
[06/03 09:41:34   7900s] End signal bump routing: cpu: 0:16:08, real: 0:16:07, peak: 2547.00 megs.
[06/03 09:41:34   7900s] 
[06/03 09:41:34   7900s] 
[06/03 09:41:34   7900s] 
[06/03 09:41:34   7900s]  Begin updating DB with routing results ...
[06/03 09:41:34   7901s]  Updating DB with 0 via definition ...
[06/03 09:41:36   7903s] fcroute: Total Real time used = 0:16:22 
[06/03 09:41:36   7903s] fcroute: Total Memory used = 103.91 megs 
[06/03 09:41:36   7903s] fcroute: Total Peak Memory used = 16292.15 megs 
[06/03 10:01:55   8054s] <CMD> setLayerPreference allLayers -isVisible 1
[06/03 10:02:00   8055s] <CMD> setDrawView place
[06/03 10:02:30   8060s] <CMD> setDrawView ameba
[06/03 10:02:34   8061s] <CMD> setDrawView fplan
[06/03 10:02:36   8061s] <CMD> setDrawView ameba
[06/03 10:02:52   8064s] <CMD> setLayerPreference bumpConnect -isVisible 0
[06/03 10:02:54   8065s] <CMD> setLayerPreference bumpBack -isVisible 0
[06/03 10:02:55   8066s] <CMD> setLayerPreference bump -isVisible 0
[06/03 10:03:21   8070s] <CMD> zoomIn
[06/03 10:03:31   8072s] <CMD> zoomIn
[06/03 10:03:34   8073s] <CMD> panPage 0 1
[06/03 10:03:35   8074s] <CMD> panPage 1 0
[06/03 10:03:36   8074s] <CMD> panPage 1 0
[06/03 10:04:08   8080s] <CMD> panPage -1 0
[06/03 10:04:11   8081s] <CMD> panPage 0 1
[06/03 10:04:15   8082s] <CMD> zoomIn
[06/03 10:04:17   8083s] <CMD> zoomIn
[06/03 10:04:20   8083s] <CMD> panPage 1 0
[06/03 10:04:21   8084s] <CMD> panPage 1 0
[06/03 10:04:29   8086s] <CMD> zoomOut
[06/03 10:04:31   8086s] <CMD> zoomOut
[06/03 10:04:32   8087s] <CMD> zoomOut
[06/03 10:04:33   8087s] <CMD> zoomOut
[06/03 10:39:19   8337s] <CMD> setLayerPreference allLayers -isVisible 0
[06/03 10:39:23   8337s] <CMD> setDrawView fplan
[06/03 10:39:27   8338s] <CMD> fit
[06/03 10:39:30   8338s] <CMD> fit
[06/03 10:39:48   8340s] <CMD> setLayerPreference stdCell -isVisible 1
[06/03 10:39:50   8341s] <CMD> setLayerPreference coverCell -isVisible 1
[06/03 10:39:50   8341s] <CMD> setLayerPreference phyCell -isVisible 1
[06/03 10:39:51   8341s] <CMD> setLayerPreference io -isVisible 1
[06/03 10:39:52   8341s] <CMD> setLayerPreference areaIo -isVisible 1
[06/03 10:39:52   8341s] <CMD> setLayerPreference blackBox -isVisible 1
[06/03 10:40:09   8343s] <CMD> setLayerPreference pinObj -isVisible 1
[06/03 10:40:10   8343s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[06/03 10:40:15   8344s] <CMD> setLayerPreference block -isVisible 1
[06/03 10:40:23   8345s] <CMD> setLayerPreference hinst -isVisible 1
[06/03 10:40:35   8347s] <CMD> setLayerPreference pwrdm -isVisible 1
[06/03 10:40:35   8347s] <CMD> setLayerPreference netRect -isVisible 1
[06/03 10:40:36   8347s] <CMD> setLayerPreference substrateNoise -isVisible 1
[06/03 10:40:38   8347s] <CMD> setLayerPreference powerNet -isVisible 1
[06/03 10:40:43   8348s] <CMD> setLayerPreference wire -isVisible 1
[06/03 10:40:48   8348s] <CMD> setLayerPreference allLayers -isVisible 1
[06/03 10:40:52   8349s] <CMD> setDrawView place
[06/03 10:41:10   8354s] <CMD> zoomIn
[06/03 10:41:15   8357s] <CMD> panPage 0 1
[06/03 10:41:18   8360s] <CMD> panPage 0 1
[06/03 10:41:18   8360s] <CMD> panPage 0 1
[06/03 10:41:23   8363s] <CMD> setLayerPreference instanceCell -isVisible 0
[06/03 10:41:25   8364s] <CMD> setLayerPreference instanceCell -isVisible 1
[06/03 10:41:29   8367s] <CMD> setLayerPreference instanceCell -isVisible 0
[06/03 10:41:32   8367s] <CMD> setLayerPreference instanceCell -isVisible 1
[06/03 10:41:36   8370s] <CMD> setLayerPreference node_module -isVisible 0
[06/03 10:41:41   8373s] <CMD> setLayerPreference node_cell -isVisible 1
[06/03 10:41:45   8376s] <CMD> setLayerPreference node_blockage -isVisible 1
[06/03 10:41:48   8378s] <CMD> setLayerPreference node_row -isVisible 1
[06/03 10:41:52   8381s] <CMD> setLayerPreference node_blockage -isVisible 0
[06/03 10:41:55   8384s] <CMD> setLayerPreference node_row -isVisible 0
[06/03 10:42:04   8388s] <CMD> zoomIn
[06/03 10:42:06   8388s] <CMD> panPage 0 1
[06/03 10:42:06   8389s] <CMD> panPage 0 1
[06/03 10:42:06   8389s] <CMD> panPage 0 1
[06/03 10:42:06   8389s] <CMD> panPage 0 1
[06/03 10:42:07   8389s] <CMD> panPage 0 1
[06/03 10:42:07   8389s] <CMD> panPage 0 1
[06/03 10:42:07   8389s] <CMD> panPage 0 1
[06/03 10:42:08   8390s] <CMD> panPage 0 -1
[06/03 10:42:09   8390s] <CMD> panPage 0 -1
[06/03 10:42:11   8390s] <CMD> zoomIn
[06/03 10:42:13   8390s] <CMD> panPage 0 -1
[06/03 10:42:16   8391s] <CMD> zoomIn
[06/03 10:42:17   8391s] <CMD> panPage 0 -1
[06/03 10:42:22   8392s] <CMD> zoomIn
[06/03 10:42:24   8392s] <CMD> zoomOut
[06/03 10:43:30   8402s] <CMD> fit
[06/03 10:45:26   8420s] <CMD> setLayerPreference node_inst -isVisible 0
[06/03 10:45:28   8420s] <CMD> setLayerPreference node_cell -isVisible 0
[06/03 10:45:30   8421s] <CMD> setLayerPreference node_floorplan -isVisible 1
[06/03 10:45:31   8421s] <CMD> setLayerPreference node_floorplan -isVisible 0
[06/03 10:45:33   8421s] <CMD> setLayerPreference allLayers -isVisible 0
[06/03 10:45:57   8425s] <CMD> setLayerPreference node_bump -isVisible 1
[06/03 10:46:58   8434s] <CMD> zoomIn
[06/03 10:46:59   8434s] <CMD> panPage 0 -1
[06/03 10:46:59   8434s] <CMD> panPage 0 -1
[06/03 10:47:00   8434s] <CMD> panPage 0 -1
[06/03 10:47:00   8434s] <CMD> panPage -1 0
[06/03 10:47:00   8434s] <CMD> panPage -1 0
[06/03 10:47:01   8434s] <CMD> panPage -1 0
[06/03 10:47:01   8434s] <CMD> panPage 1 0
[06/03 10:47:02   8434s] <CMD> panPage 0 -1
[06/03 10:47:03   8434s] <CMD> panPage 1 0
[06/03 10:47:04   8435s] <CMD> panPage -1 0
[06/03 10:47:04   8435s] <CMD> panPage -1 0
[06/03 10:47:05   8435s] <CMD> panPage 1 0
[06/03 10:47:07   8435s] <CMD> zoomIn
[06/03 10:47:09   8435s] <CMD> panPage -1 0
[06/03 10:47:47   8441s] <CMD> fit
[06/03 10:50:57   8469s] <CMD> setLayerPreference patch -isVisible 1
[06/03 10:50:59   8469s] <CMD> setLayerPreference via -isVisible 1
[06/03 10:51:01   8469s] <CMD> setLayerPreference wire -isVisible 1
[06/03 10:51:03   8470s] <CMD> setLayerPreference metalFill -isVisible 1
[06/03 10:51:04   8470s] <CMD> setLayerPreference unknowState -isVisible 1
[06/03 10:51:05   8470s] <CMD> setLayerPreference shield -isVisible 1
[06/03 10:51:07   8470s] <CMD> setLayerPreference trim -isVisible 1
[06/03 11:00:20   8538s] <CMD> setLayerPreference allLayers -isVisible 1
[06/03 11:00:30   8539s] <CMD> ui_view_box
[06/03 11:00:30   8539s] <CMD> ui_view_box
[06/03 11:00:30   8539s] <CMD> dbquery -area {-7678.537 -723.08 22140.137 15184.68} -objType inst
[06/03 11:00:47   8556s] <CMD> dbquery -area {-7678.537 -723.08 22140.137 15184.68} -objType regular
[06/03 11:00:50   8559s] <CMD> dbquery -area {-7678.537 -723.08 22140.137 15184.68} -objType special
[06/03 11:00:53   8562s] **WARN: (IMPSYT-13094):	There are more than 20000 objects inside the view box. We do not recommand to use layout 3D.
[06/03 11:01:15   8565s] <CMD> saveDesign swerv_wrapper_FINAL
[06/03 11:01:15   8565s] The in-memory database contained RC information but was not saved. To save 
[06/03 11:01:15   8565s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/03 11:01:15   8565s] so it should only be saved when it is really desired.
[06/03 11:01:16   8565s] #% Begin save design ... (date=06/03 11:01:16, mem=20229.7M)
[06/03 11:01:18   8567s] % Begin Save ccopt configuration ... (date=06/03 11:01:18, mem=20229.7M)
[06/03 11:01:18   8567s] % End Save ccopt configuration ... (date=06/03 11:01:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=20230.5M, current mem=20230.5M)
[06/03 11:01:18   8567s] % Begin Save netlist data ... (date=06/03 11:01:18, mem=20230.5M)
[06/03 11:01:18   8567s] Writing Binary DB to swerv_wrapper_FINAL.dat/swerv_wrapper.v.bin in single-threaded mode...
[06/03 11:01:18   8568s] % End Save netlist data ... (date=06/03 11:01:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=20230.6M, current mem=20230.6M)
[06/03 11:01:30   8579s] Saving congestion map file swerv_wrapper_FINAL.dat/swerv_wrapper.route.congmap.gz ...
[06/03 11:01:34   8581s] % Begin Save AAE data ... (date=06/03 11:01:34, mem=20380.4M)
[06/03 11:01:34   8581s] Saving AAE Data ...
[06/03 11:01:34   8581s] % End Save AAE data ... (date=06/03 11:01:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=20380.4M, current mem=20380.4M)
[06/03 11:01:35   8582s] % Begin Save clock tree data ... (date=06/03 11:01:35, mem=20387.5M)
[06/03 11:01:35   8582s] % End Save clock tree data ... (date=06/03 11:01:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=20387.5M, current mem=20387.5M)
[06/03 11:01:35   8582s] Saving preference file swerv_wrapper_FINAL.dat/gui.pref.tcl ...
[06/03 11:01:35   8582s] Saving mode setting ...
[06/03 11:01:35   8582s] Saving global file ...
[06/03 11:01:36   8582s] % Begin Save floorplan data ... (date=06/03 11:01:35, mem=20387.9M)
[06/03 11:01:36   8582s] Saving floorplan file ...
[06/03 11:01:41   8587s] Dumping BumpCells of cell swerv_wrapper to file swerv_wrapper_FINAL.dat/swerv_wrapper.fp.areaio.gz
[06/03 11:01:41   8587s] Dumping Bumps of cell swerv_wrapper to file swerv_wrapper_FINAL.dat/swerv_wrapper.fp.areaio.gz
[06/03 11:01:41   8587s] Dumping Area IO Rows of cell swerv_wrapper to file swerv_wrapper_FINAL.dat/swerv_wrapper.fp.areaio.gz
[06/03 11:01:41   8587s] Dumping Area IO Instances of cell swerv_wrapper to file swerv_wrapper_FINAL.dat/swerv_wrapper.fp.areaio.gz
[06/03 11:01:42   8588s] % End Save floorplan data ... (date=06/03 11:01:42, total cpu=0:00:06.0, real=0:00:06.0, peak res=20388.9M, current mem=20388.9M)
[06/03 11:01:42   8588s] Saving PG file swerv_wrapper_FINAL.dat/swerv_wrapper.pg.gz
[06/03 11:02:02   8608s] *** Completed savePGFile (cpu=0:00:19.9 real=0:00:20.0 mem=21822.3M) ***
[06/03 11:02:02   8608s] Saving Drc markers ...
[06/03 11:02:02   8608s] ... 198 markers are saved ...
[06/03 11:02:02   8608s] ... 0 geometry drc markers are saved ...
[06/03 11:02:02   8608s] ... 0 antenna drc markers are saved ...
[06/03 11:02:02   8608s] % Begin Save placement data ... (date=06/03 11:02:02, mem=20387.5M)
[06/03 11:02:02   8608s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/03 11:02:09   8615s] Save Adaptive View Pruing View Names to Binary file
[06/03 11:02:09   8615s] *** Completed savePlace (cpu=0:00:07.1 real=0:00:07.0 mem=20629.3M) ***
[06/03 11:02:09   8615s] % End Save placement data ... (date=06/03 11:02:09, total cpu=0:00:07.1, real=0:00:07.0, peak res=20387.5M, current mem=20387.5M)
[06/03 11:02:09   8615s] % Begin Save routing data ... (date=06/03 11:02:09, mem=20387.5M)
[06/03 11:02:09   8615s] Saving route file ...
[06/03 11:02:10   8616s] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=20626.3M) ***
[06/03 11:02:10   8616s] % End Save routing data ... (date=06/03 11:02:10, total cpu=0:00:00.7, real=0:00:01.0, peak res=20387.6M, current mem=20387.6M)
[06/03 11:02:10   8616s] Saving property file swerv_wrapper_FINAL.dat/swerv_wrapper.prop
[06/03 11:02:12   8618s] *** Completed saveProperty (cpu=0:00:02.0 real=0:00:02.0 mem=20629.3M) ***
[06/03 11:02:31   8637s] Saving preRoute extracted patterns in file 'swerv_wrapper_FINAL.dat/swerv_wrapper.techData.gz' ...
[06/03 11:02:31   8637s] Saving preRoute extraction data in directory 'swerv_wrapper_FINAL.dat/extraction/' ...
[06/03 11:02:32   8638s] Checksum of RCGrid density data::180
[06/03 11:02:33   8639s] % Begin Save power constraints data ... (date=06/03 11:02:33, mem=20389.3M)
[06/03 11:02:33   8639s] % End Save power constraints data ... (date=06/03 11:02:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=20389.4M, current mem=20389.4M)
[06/03 11:02:34   8640s] Generated self-contained design swerv_wrapper_FINAL.dat
[06/03 11:02:35   8641s] #% End save design ... (date=06/03 11:02:35, total cpu=0:01:16, real=0:01:19, peak res=20389.4M, current mem=20262.4M)
[06/03 11:02:35   8641s] *** Message Summary: 0 warning(s), 0 error(s)
[06/03 11:02:35   8641s] 
[06/03 11:02:35   8641s] <CMD> saveDesign swerv_wrapper_FINAL
[06/03 11:02:35   8641s] The in-memory database contained RC information but was not saved. To save 
[06/03 11:02:35   8641s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/03 11:02:35   8641s] so it should only be saved when it is really desired.
[06/03 11:02:35   8641s] #% Begin save design ... (date=06/03 11:02:35, mem=20262.5M)
[06/03 11:02:38   8643s] % Begin Save ccopt configuration ... (date=06/03 11:02:37, mem=20262.5M)
[06/03 11:02:38   8643s] % End Save ccopt configuration ... (date=06/03 11:02:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=20262.8M, current mem=20262.8M)
[06/03 11:02:38   8643s] % Begin Save netlist data ... (date=06/03 11:02:38, mem=20262.8M)
[06/03 11:02:38   8643s] Writing Binary DB to swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.v.bin in single-threaded mode...
[06/03 11:02:38   8643s] % End Save netlist data ... (date=06/03 11:02:38, total cpu=0:00:00.2, real=0:00:00.0, peak res=20262.8M, current mem=20262.8M)
[06/03 11:02:49   8654s] Saving congestion map file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.route.congmap.gz ...
[06/03 11:02:53   8655s] % Begin Save AAE data ... (date=06/03 11:02:53, mem=20391.8M)
[06/03 11:02:53   8655s] Saving AAE Data ...
[06/03 11:02:53   8655s] % End Save AAE data ... (date=06/03 11:02:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=20391.8M, current mem=20391.8M)
[06/03 11:02:54   8656s] % Begin Save clock tree data ... (date=06/03 11:02:54, mem=20391.9M)
[06/03 11:02:54   8656s] % End Save clock tree data ... (date=06/03 11:02:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=20391.9M, current mem=20391.9M)
[06/03 11:02:54   8656s] Saving preference file swerv_wrapper_FINAL.dat.tmp/gui.pref.tcl ...
[06/03 11:02:54   8656s] Saving mode setting ...
[06/03 11:02:54   8656s] Saving global file ...
[06/03 11:02:54   8656s] % Begin Save floorplan data ... (date=06/03 11:02:54, mem=20392.1M)
[06/03 11:02:54   8656s] Saving floorplan file ...
[06/03 11:02:59   8661s] Dumping BumpCells of cell swerv_wrapper to file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.fp.areaio.gz
[06/03 11:02:59   8661s] Dumping Bumps of cell swerv_wrapper to file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.fp.areaio.gz
[06/03 11:02:59   8661s] Dumping Area IO Rows of cell swerv_wrapper to file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.fp.areaio.gz
[06/03 11:02:59   8661s] Dumping Area IO Instances of cell swerv_wrapper to file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.fp.areaio.gz
[06/03 11:03:00   8662s] % End Save floorplan data ... (date=06/03 11:03:00, total cpu=0:00:05.8, real=0:00:06.0, peak res=20392.6M, current mem=20392.6M)
[06/03 11:03:00   8662s] Saving PG file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.pg.gz
[06/03 11:03:19   8680s] *** Completed savePGFile (cpu=0:00:18.6 real=0:00:19.0 mem=21937.5M) ***
[06/03 11:03:19   8680s] Saving Drc markers ...
[06/03 11:03:19   8680s] ... 198 markers are saved ...
[06/03 11:03:19   8680s] ... 0 geometry drc markers are saved ...
[06/03 11:03:19   8680s] ... 0 antenna drc markers are saved ...
[06/03 11:03:19   8681s] % Begin Save placement data ... (date=06/03 11:03:19, mem=20415.5M)
[06/03 11:03:19   8681s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/03 11:03:26   8688s] Save Adaptive View Pruing View Names to Binary file
[06/03 11:03:26   8688s] *** Completed savePlace (cpu=0:00:07.1 real=0:00:07.0 mem=20710.5M) ***
[06/03 11:03:26   8688s] % End Save placement data ... (date=06/03 11:03:26, total cpu=0:00:07.2, real=0:00:07.0, peak res=20415.5M, current mem=20415.5M)
[06/03 11:03:26   8688s] % Begin Save routing data ... (date=06/03 11:03:26, mem=20415.5M)
[06/03 11:03:26   8688s] Saving route file ...
[06/03 11:03:27   8688s] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=20707.5M) ***
[06/03 11:03:27   8689s] % End Save routing data ... (date=06/03 11:03:27, total cpu=0:00:00.7, real=0:00:01.0, peak res=20415.5M, current mem=20415.5M)
[06/03 11:03:27   8689s] Saving property file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.prop
[06/03 11:03:29   8691s] *** Completed saveProperty (cpu=0:00:02.0 real=0:00:02.0 mem=20710.5M) ***
[06/03 11:03:48   8710s] Saving preRoute extracted patterns in file 'swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.techData.gz' ...
[06/03 11:03:48   8710s] Saving preRoute extraction data in directory 'swerv_wrapper_FINAL.dat.tmp/extraction/' ...
[06/03 11:03:49   8710s] Checksum of RCGrid density data::180
[06/03 11:03:50   8711s] % Begin Save power constraints data ... (date=06/03 11:03:50, mem=20412.1M)
[06/03 11:03:50   8711s] % End Save power constraints data ... (date=06/03 11:03:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=20412.1M, current mem=20412.1M)
[06/03 11:03:51   8712s] Generated self-contained design swerv_wrapper_FINAL.dat.tmp
[06/03 11:03:52   8713s] #% End save design ... (date=06/03 11:03:52, total cpu=0:01:13, real=0:01:17, peak res=21305.4M, current mem=20266.1M)
[06/03 11:03:52   8713s] *** Message Summary: 0 warning(s), 0 error(s)
[06/03 11:03:52   8713s] 
[06/03 11:58:24   9096s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Jun  3 11:58:24 2021
  Total CPU time:     2:26:57
  Total real time:    16:01:31
  Peak memory (main): 28145.87MB

[06/03 11:58:24   9096s] 
[06/03 11:58:24   9096s] *** Memory Usage v#1 (Current mem = 20608.664M, initial mem = 256.801M) ***
[06/03 11:58:24   9096s] 
[06/03 11:58:24   9096s] *** Summary of all messages that are not suppressed in this session:
[06/03 11:58:24   9096s] Severity  ID               Count  Summary                                  
[06/03 11:58:24   9096s] WARNING   IMPLF-200         2546  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/03 11:58:24   9096s] WARNING   IMPLF-201         3298  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/03 11:58:24   9096s] WARNING   IMPLF-122            1  The direction of the layer '%s' is the s...
[06/03 11:58:24   9096s] WARNING   IMPFP-3961         106  The techSite '%s' has no related standar...
[06/03 11:58:24   9096s] WARNING   IMPMSMV-1810      6722  Net %s, driver %s voltage %g does not ma...
[06/03 11:58:24   9096s] WARNING   IMPSYT-13094         1  %s                                       
[06/03 11:58:24   9096s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[06/03 11:58:24   9096s] WARNING   IMPSYC-1265          1  FTerm was not found for net '%s'. '%s' h...
[06/03 11:58:24   9096s] WARNING   IMPESI-3095      54790  Net: '%s' has no receivers. SI analysis ...
[06/03 11:58:24   9096s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[06/03 11:58:24   9096s] WARNING   IMPSR-2458           2  The polygon edge (%g %g) (%g %g) is not ...
[06/03 11:58:24   9096s] WARNING   IMPSR-153            2  Preroutes exist on M%d. Use incremental ...
[06/03 11:58:24   9096s] WARNING   IMPSR-1478           4  Large amount of pre-routed wires. Long r...
[06/03 11:58:24   9096s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[06/03 11:58:24   9096s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[06/03 11:58:24   9096s] WARNING   IMPSP-6014           1  I/O pin '%s' does not connect to placed ...
[06/03 11:58:24   9096s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[06/03 11:58:24   9096s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/03 11:58:24   9096s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[06/03 11:58:24   9096s] ERROR     IMPSIP-9017          3  Pitch x: %.3f cannot be small than bump ...
[06/03 11:58:24   9096s] ERROR     IMPSIP-9025          1  Cannot create bump at (%.3f,%.3f) and it...
[06/03 11:58:24   9096s] WARNING   IMPSIP-9030          1  Row number: %d is too large, set it to %...
[06/03 11:58:24   9096s] WARNING   IMPSIP-9031          1  Column number: %d is too large, set it t...
[06/03 11:58:24   9096s] WARNING   GLOBAL-100          10  Global '%s' has become obsolete. It will...
[06/03 11:58:24   9096s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[06/03 11:58:24   9096s] *** Message Summary: 67514 warning(s), 5 error(s)
[06/03 11:58:24   9096s] 
[06/03 11:58:24   9096s] --- Ending "Innovus" (totcpu=2:31:37, real=16:01:28, mem=20608.7M) ---
