 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 16 15:15:04 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                    13
    Feedthrough (LINT-29)                                           7

Cells                                                              14
    Connected to power or ground (LINT-32)                         11
    Nets connected to multiple pins on same cell (LINT-33)          3
--------------------------------------------------------------------------------

Warning: In design 'mult_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'PathSegment_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PathSegment_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', input port 'A[6]' is connected directly to output port 'SUM[6]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[5]' is connected directly to output port 'SUM[5]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[4]' is connected directly to output port 'SUM[4]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'PathSegment', a pin on submodule 'add_36' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mult', a pin on submodule 'U100' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n89' is connected to pins 'A[13]', 'B[6]''.
Warning: In design 'mult_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n90' is connected to pins 'B[5]', 'B[4]'', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'mult_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
1
 
****************************************
Report : area
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)

Number of ports:                          243
Number of nets:                           868
Number of cells:                          619
Number of combinational cells:            562
Number of sequential cells:                53
Number of macros/black boxes:               0
Number of buf/inv:                         92
Number of references:                       8

Combinational area:               1315.000000
Buf/Inv area:                       95.000000
Noncombinational area:             346.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1661.000000
Total area:                 undefined
1
 
****************************************
Report : design
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)

Local Link Library:

    {lsi_10k.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : WCCOM
    Library : lsi_10k
    Process :   1.50
    Temperature :  70.00
    Voltage :   4.75
    Interconnect Model : worst_case_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

                               Input Delay
                            Min             Max
  Pin                   Rise    Fall    Rise    Fall  Clock
  -------------------------------------------------------------
  mult/product[9]      10.00   10.00   10.00   10.00  clk
  mult/product[8]      10.00   10.00   10.00   10.00  clk
  mult/product[7]      10.00   10.00   10.00   10.00  clk
  mult/product[6]      10.00   10.00   10.00   10.00  clk
  mult/product[5]      10.00   10.00   10.00   10.00  clk
  mult/product[4]      10.00   10.00   10.00   10.00  clk
  mult/product[3]      10.00   10.00   10.00   10.00  clk
  mult/product[2]      10.00   10.00   10.00   10.00  clk
  mult/product[1]      10.00   10.00   10.00   10.00  clk
  mult/product[15]     10.00   10.00   10.00   10.00  clk
  mult/product[14]     10.00   10.00   10.00   10.00  clk
  mult/product[13]     10.00   10.00   10.00   10.00  clk
  mult/product[12]     10.00   10.00   10.00   10.00  clk
  mult/product[11]     10.00   10.00   10.00   10.00  clk
  mult/product[10]     10.00   10.00   10.00   10.00  clk
  mult/product[0]      10.00   10.00   10.00   10.00  clk

Pin Output Delays:

                               Output Delay
                            Min             Max
  Pin                   Rise    Fall    Rise    Fall  Clock
  -------------------------------------------------------------
  product[9]            5.00    5.00    5.00    5.00  clk
  product[8]            5.00    5.00    5.00    5.00  clk
  product[7]            5.00    5.00    5.00    5.00  clk
  product[6]            5.00    5.00    5.00    5.00  clk
  product[5]            5.00    5.00    5.00    5.00  clk
  product[4]            5.00    5.00    5.00    5.00  clk
  product[3]            5.00    5.00    5.00    5.00  clk
  product[2]            5.00    5.00    5.00    5.00  clk
  product[1]            5.00    5.00    5.00    5.00  clk
  product[15]           5.00    5.00    5.00    5.00  clk
  product[14]           5.00    5.00    5.00    5.00  clk
  product[13]           5.00    5.00    5.00    5.00  clk
  product[12]           5.00    5.00    5.00    5.00  clk
  product[11]           5.00    5.00    5.00    5.00  clk
  product[10]           5.00    5.00    5.00    5.00  clk
  product[0]            5.00    5.00    5.00    5.00  clk

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************

Attributes:
   BO - reference allows boundary optimization
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
ADATA_reg[0]              FD1P            lsi_10k         8.000000  n
ADATA_reg[1]              FD1P            lsi_10k         8.000000  n
ADATA_reg[2]              FD1P            lsi_10k         8.000000  n
ADATA_reg[3]              FD1             lsi_10k         7.000000  n
ADATA_reg[4]              FD1             lsi_10k         7.000000  n
ADATA_reg[5]              FD1             lsi_10k         7.000000  n
ADATA_reg[6]              FD1             lsi_10k         7.000000  n
ADATA_reg[7]              FD1             lsi_10k         7.000000  n
ADATA_reg[8]              FD1             lsi_10k         7.000000  n
ADATA_reg[9]              FD1             lsi_10k         7.000000  n
ADATA_reg[10]             FD1             lsi_10k         7.000000  n
ADATA_reg[11]             FD1             lsi_10k         7.000000  n
ADATA_reg[12]             FD1             lsi_10k         7.000000  n
ADATA_reg[13]             FD1             lsi_10k         7.000000  n
ADATA_reg[14]             FD1             lsi_10k         7.000000  n
ADATA_reg[15]             FD1             lsi_10k         7.000000  n
BDATA_reg[0]              FD1             lsi_10k         7.000000  n
BDATA_reg[1]              FD1P            lsi_10k         8.000000  n
BDATA_reg[2]              FD1P            lsi_10k         8.000000  n
BDATA_reg[3]              FD1P            lsi_10k         8.000000  n
BDATA_reg[4]              FD1P            lsi_10k         8.000000  n
BDATA_reg[5]              FD1P            lsi_10k         8.000000  n
BDATA_reg[6]              FD1P            lsi_10k         8.000000  n
BDATA_reg[7]              FD1P            lsi_10k         8.000000  n
BDATA_reg[8]              FD1             lsi_10k         7.000000  n
BDATA_reg[9]              FD1             lsi_10k         7.000000  n
BDATA_reg[10]             FD1             lsi_10k         7.000000  n
BDATA_reg[11]             FD1             lsi_10k         7.000000  n
BDATA_reg[12]             FD1             lsi_10k         7.000000  n
BDATA_reg[13]             FD1             lsi_10k         7.000000  n
BDATA_reg[14]             FD1             lsi_10k         7.000000  n
BDATA_reg[15]             FD1             lsi_10k         7.000000  n
REGOUT_reg[0]             FD1             lsi_10k         7.000000  n
REGOUT_reg[1]             FD1             lsi_10k         7.000000  n
REGOUT_reg[2]             FD1             lsi_10k         7.000000  n
REGOUT_reg[3]             FD1             lsi_10k         7.000000  n
REGOUT_reg[4]             FD1             lsi_10k         7.000000  n
REGOUT_reg[5]             FD1             lsi_10k         7.000000  n
REGOUT_reg[6]             FD1             lsi_10k         7.000000  n
REGOUT_reg[7]             FD1             lsi_10k         7.000000  n
REGOUT_reg[8]             FD1             lsi_10k         7.000000  n
REGOUT_reg[9]             FD1             lsi_10k         7.000000  n
REGOUT_reg[10]            FD1             lsi_10k         7.000000  n
REGOUT_reg[11]            FD1             lsi_10k         7.000000  n
REGOUT_reg[12]            FD1             lsi_10k         7.000000  n
REGOUT_reg[13]            FD1             lsi_10k         7.000000  n
REGOUT_reg[14]            FD1             lsi_10k         7.000000  n
REGOUT_reg[15]            FD1             lsi_10k         7.000000  n
U103                      IVP             lsi_10k         1.000000  
U104                      IVA             lsi_10k         1.000000  
U105                      IVP             lsi_10k         1.000000  
U106                      IVP             lsi_10k         1.000000  
U107                      IVA             lsi_10k         1.000000  
U108                      IVDA            lsi_10k         1.000000  
U109                      IVDA            lsi_10k         1.000000  
U110                      IVP             lsi_10k         1.000000  
U111                      IVP             lsi_10k         1.000000  
U112                      MUX21H          lsi_10k         4.000000  
U113                      MUX21H          lsi_10k         4.000000  
U114                      MUX21H          lsi_10k         4.000000  
U115                      MUX21H          lsi_10k         4.000000  
U116                      MUX21H          lsi_10k         4.000000  
U117                      MUX21H          lsi_10k         4.000000  
U118                      MUX21H          lsi_10k         4.000000  
U119                      MUX21H          lsi_10k         4.000000  
U120                      MUX21H          lsi_10k         4.000000  
U121                      MUX21H          lsi_10k         4.000000  
U122                      MUX21H          lsi_10k         4.000000  
U123                      MUX21H          lsi_10k         4.000000  
U124                      MUX21H          lsi_10k         4.000000  
U125                      MUX21H          lsi_10k         4.000000  
U126                      MUX21H          lsi_10k         4.000000  
U127                      MUX21H          lsi_10k         4.000000  
U128                      MUX21H          lsi_10k         4.000000  
U129                      MUX21H          lsi_10k         4.000000  
U130                      MUX21H          lsi_10k         4.000000  
U131                      MUX21H          lsi_10k         4.000000  
U132                      MUX21H          lsi_10k         4.000000  
U133                      MUX21H          lsi_10k         4.000000  
U134                      MUX21H          lsi_10k         4.000000  
U135                      MUX21H          lsi_10k         4.000000  
U136                      MUX21H          lsi_10k         4.000000  
U137                      MUX21H          lsi_10k         4.000000  
U138                      MUX21H          lsi_10k         4.000000  
U139                      MUX21H          lsi_10k         4.000000  
U140                      MUX21H          lsi_10k         4.000000  
U141                      MUX21H          lsi_10k         4.000000  
U142                      MUX21H          lsi_10k         4.000000  
U143                      MUX21H          lsi_10k         4.000000  
U144                      MUX21H          lsi_10k         4.000000  
U145                      MUX21H          lsi_10k         4.000000  
U146                      MUX21H          lsi_10k         4.000000  
U147                      MUX21H          lsi_10k         4.000000  
U148                      MUX21H          lsi_10k         4.000000  
U149                      MUX21H          lsi_10k         4.000000  
U150                      MUX21H          lsi_10k         4.000000  
U151                      MUX21H          lsi_10k         4.000000  
U152                      MUX21H          lsi_10k         4.000000  
U153                      MUX21H          lsi_10k         4.000000  
U154                      MUX21H          lsi_10k         4.000000  
U155                      MUX21H          lsi_10k         4.000000  
U156                      MUX21H          lsi_10k         4.000000  
U157                      MUX21H          lsi_10k         4.000000  
U158                      MUX21H          lsi_10k         4.000000  
U159                      MUX21H          lsi_10k         4.000000  
add_36                    PathSegment_DW01_add_1          283.000000
                                                                    BO, h
mult                      mult                            831.000000
                                                                    h
--------------------------------------------------------------------------------
Total 107 cells                                           1661.000000
1
 
****************************************
Report : reference
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
FD1                lsi_10k        7.000000      38    266.000000  n
FD1P               lsi_10k        8.000000      10     80.000000  n
IVA                lsi_10k        1.000000       2      2.000000  
IVDA               lsi_10k        1.000000       2      2.000000  
IVP                lsi_10k        1.000000       5      5.000000  
MUX21H             lsi_10k        4.000000      48    192.000000  
PathSegment_DW01_add_1          283.000000       1    283.000000  h
mult                            831.000000       1    831.000000  h
-----------------------------------------------------------------------------
Total 8 references                                   1661.000000
1
 
****************************************
Report : port
        -verbose
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
OP             in      0.0000   0.0000   --      --      --         
R1[0]          in      0.0000   0.0000   --      --      --         
R1[1]          in      0.0000   0.0000   --      --      --         
R1[2]          in      0.0000   0.0000   --      --      --         
R1[3]          in      0.0000   0.0000   --      --      --         
R1[4]          in      0.0000   0.0000   --      --      --         
R1[5]          in      0.0000   0.0000   --      --      --         
R1[6]          in      0.0000   0.0000   --      --      --         
R1[7]          in      0.0000   0.0000   --      --      --         
R1[8]          in      0.0000   0.0000   --      --      --         
R1[9]          in      0.0000   0.0000   --      --      --         
R1[10]         in      0.0000   0.0000   --      --      --         
R1[11]         in      0.0000   0.0000   --      --      --         
R1[12]         in      0.0000   0.0000   --      --      --         
R1[13]         in      0.0000   0.0000   --      --      --         
R1[14]         in      0.0000   0.0000   --      --      --         
R1[15]         in      0.0000   0.0000   --      --      --         
R2[0]          in      0.0000   0.0000   --      --      --         
R2[1]          in      0.0000   0.0000   --      --      --         
R2[2]          in      0.0000   0.0000   --      --      --         
R2[3]          in      0.0000   0.0000   --      --      --         
R2[4]          in      0.0000   0.0000   --      --      --         
R2[5]          in      0.0000   0.0000   --      --      --         
R2[6]          in      0.0000   0.0000   --      --      --         
R2[7]          in      0.0000   0.0000   --      --      --         
R2[8]          in      0.0000   0.0000   --      --      --         
R2[9]          in      0.0000   0.0000   --      --      --         
R2[10]         in      0.0000   0.0000   --      --      --         
R2[11]         in      0.0000   0.0000   --      --      --         
R2[12]         in      0.0000   0.0000   --      --      --         
R2[13]         in      0.0000   0.0000   --      --      --         
R2[14]         in      0.0000   0.0000   --      --      --         
R2[15]         in      0.0000   0.0000   --      --      --         
R3[0]          in      0.0000   0.0000   --      --      --         
R3[1]          in      0.0000   0.0000   --      --      --         
R3[2]          in      0.0000   0.0000   --      --      --         
R3[3]          in      0.0000   0.0000   --      --      --         
R3[4]          in      0.0000   0.0000   --      --      --         
R3[5]          in      0.0000   0.0000   --      --      --         
R3[6]          in      0.0000   0.0000   --      --      --         
R3[7]          in      0.0000   0.0000   --      --      --         
R3[8]          in      0.0000   0.0000   --      --      --         
R3[9]          in      0.0000   0.0000   --      --      --         
R3[10]         in      0.0000   0.0000   --      --      --         
R3[11]         in      0.0000   0.0000   --      --      --         
R3[12]         in      0.0000   0.0000   --      --      --         
R3[13]         in      0.0000   0.0000   --      --      --         
R3[14]         in      0.0000   0.0000   --      --      --         
R3[15]         in      0.0000   0.0000   --      --      --         
R4[0]          in      0.0000   0.0000   --      --      --         
R4[1]          in      0.0000   0.0000   --      --      --         
R4[2]          in      0.0000   0.0000   --      --      --         
R4[3]          in      0.0000   0.0000   --      --      --         
R4[4]          in      0.0000   0.0000   --      --      --         
R4[5]          in      0.0000   0.0000   --      --      --         
R4[6]          in      0.0000   0.0000   --      --      --         
R4[7]          in      0.0000   0.0000   --      --      --         
R4[8]          in      0.0000   0.0000   --      --      --         
R4[9]          in      0.0000   0.0000   --      --      --         
R4[10]         in      0.0000   0.0000   --      --      --         
R4[11]         in      0.0000   0.0000   --      --      --         
R4[12]         in      0.0000   0.0000   --      --      --         
R4[13]         in      0.0000   0.0000   --      --      --         
R4[14]         in      0.0000   0.0000   --      --      --         
R4[15]         in      0.0000   0.0000   --      --      --         
S1             in      0.0000   0.0000   --      --      --         
S2             in      0.0000   0.0000   --      --      --         
clk            in      0.0000   0.0000   --      --      --         
REGOUT[0]      out     2.5000   0.0000   --      --      --         
REGOUT[1]      out     2.5000   0.0000   --      --      --         
REGOUT[2]      out     2.5000   0.0000   --      --      --         
REGOUT[3]      out     2.5000   0.0000   --      --      --         
REGOUT[4]      out     2.5000   0.0000   --      --      --         
REGOUT[5]      out     2.5000   0.0000   --      --      --         
REGOUT[6]      out     2.5000   0.0000   --      --      --         
REGOUT[7]      out     2.5000   0.0000   --      --      --         
REGOUT[8]      out     2.5000   0.0000   --      --      --         
REGOUT[9]      out     2.5000   0.0000   --      --      --         
REGOUT[10]     out     2.5000   0.0000   --      --      --         
REGOUT[11]     out     2.5000   0.0000   --      --      --         
REGOUT[12]     out     2.5000   0.0000   --      --      --         
REGOUT[13]     out     2.5000   0.0000   --      --      --         
REGOUT[14]     out     2.5000   0.0000   --      --      --         
REGOUT[15]     out     2.5000   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
OP                 1      --              --              --        -- 
R1[0]              1      --              --              --        -- 
R1[1]              1      --              --              --        -- 
R1[2]              1      --              --              --        -- 
R1[3]              1      --              --              --        -- 
R1[4]              1      --              --              --        -- 
R1[5]              1      --              --              --        -- 
R1[6]              1      --              --              --        -- 
R1[7]              1      --              --              --        -- 
R1[8]              1      --              --              --        -- 
R1[9]              1      --              --              --        -- 
R1[10]             1      --              --              --        -- 
R1[11]             1      --              --              --        -- 
R1[12]             1      --              --              --        -- 
R1[13]             1      --              --              --        -- 
R1[14]             1      --              --              --        -- 
R1[15]             1      --              --              --        -- 
R2[0]              1      --              --              --        -- 
R2[1]              1      --              --              --        -- 
R2[2]              1      --              --              --        -- 
R2[3]              1      --              --              --        -- 
R2[4]              1      --              --              --        -- 
R2[5]              1      --              --              --        -- 
R2[6]              1      --              --              --        -- 
R2[7]              1      --              --              --        -- 
R2[8]              1      --              --              --        -- 
R2[9]              1      --              --              --        -- 
R2[10]             1      --              --              --        -- 
R2[11]             1      --              --              --        -- 
R2[12]             1      --              --              --        -- 
R2[13]             1      --              --              --        -- 
R2[14]             1      --              --              --        -- 
R2[15]             1      --              --              --        -- 
R3[0]              1      --              --              --        -- 
R3[1]              1      --              --              --        -- 
R3[2]              1      --              --              --        -- 
R3[3]              1      --              --              --        -- 
R3[4]              1      --              --              --        -- 
R3[5]              1      --              --              --        -- 
R3[6]              1      --              --              --        -- 
R3[7]              1      --              --              --        -- 
R3[8]              1      --              --              --        -- 
R3[9]              1      --              --              --        -- 
R3[10]             1      --              --              --        -- 
R3[11]             1      --              --              --        -- 
R3[12]             1      --              --              --        -- 
R3[13]             1      --              --              --        -- 
R3[14]             1      --              --              --        -- 
R3[15]             1      --              --              --        -- 
R4[0]              1      --              --              --        -- 
R4[1]              1      --              --              --        -- 
R4[2]              1      --              --              --        -- 
R4[3]              1      --              --              --        -- 
R4[4]              1      --              --              --        -- 
R4[5]              1      --              --              --        -- 
R4[6]              1      --              --              --        -- 
R4[7]              1      --              --              --        -- 
R4[8]              1      --              --              --        -- 
R4[9]              1      --              --              --        -- 
R4[10]             1      --              --              --        -- 
R4[11]             1      --              --              --        -- 
R4[12]             1      --              --              --        -- 
R4[13]             1      --              --              --        -- 
R4[14]             1      --              --              --        -- 
R4[15]             1      --              --              --        -- 
S1                 1      --              --              --        -- 
S2                 1      --              --              --        -- 
clk                1      --              --              --        -- 
REGOUT[0]          1      --              --              --        -- 
REGOUT[1]          1      --              --              --        -- 
REGOUT[2]          1      --              --              --        -- 
REGOUT[3]          1      --              --              --        -- 
REGOUT[4]          1      --              --              --        -- 
REGOUT[5]          1      --              --              --        -- 
REGOUT[6]          1      --              --              --        -- 
REGOUT[7]          1      --              --              --        -- 
REGOUT[8]          1      --              --              --        -- 
REGOUT[9]          1      --              --              --        -- 
REGOUT[10]         1      --              --              --        -- 
REGOUT[11]         1      --              --              --        -- 
REGOUT[12]         1      --              --              --        -- 
REGOUT[13]         1      --              --              --        -- 
REGOUT[14]         1      --              --              --        -- 
REGOUT[15]         1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
OP            5.00    5.00    5.00    5.00  clk       --    
R1[0]         2.20    2.20    2.20    2.20  clk       --    
R1[1]         2.20    2.20    2.20    2.20  clk       --    
R1[2]         2.20    2.20    2.20    2.20  clk       --    
R1[3]         2.20    2.20    2.20    2.20  clk       --    
R1[4]         2.20    2.20    2.20    2.20  clk       --    
R1[5]         2.20    2.20    2.20    2.20  clk       --    
R1[6]         2.20    2.20    2.20    2.20  clk       --    
R1[7]         2.20    2.20    2.20    2.20  clk       --    
R1[8]         2.20    2.20    2.20    2.20  clk       --    
R1[9]         2.20    2.20    2.20    2.20  clk       --    
R1[10]        2.20    2.20    2.20    2.20  clk       --    
R1[11]        2.20    2.20    2.20    2.20  clk       --    
R1[12]        2.20    2.20    2.20    2.20  clk       --    
R1[13]        2.20    2.20    2.20    2.20  clk       --    
R1[14]        2.20    2.20    2.20    2.20  clk       --    
R1[15]        2.20    2.20    2.20    2.20  clk       --    
R2[0]         2.20    2.20    2.20    2.20  clk       --    
R2[1]         2.20    2.20    2.20    2.20  clk       --    
R2[2]         2.20    2.20    2.20    2.20  clk       --    
R2[3]         2.20    2.20    2.20    2.20  clk       --    
R2[4]         2.20    2.20    2.20    2.20  clk       --    
R2[5]         2.20    2.20    2.20    2.20  clk       --    
R2[6]         2.20    2.20    2.20    2.20  clk       --    
R2[7]         2.20    2.20    2.20    2.20  clk       --    
R2[8]         2.20    2.20    2.20    2.20  clk       --    
R2[9]         2.20    2.20    2.20    2.20  clk       --    
R2[10]        2.20    2.20    2.20    2.20  clk       --    
R2[11]        2.20    2.20    2.20    2.20  clk       --    
R2[12]        2.20    2.20    2.20    2.20  clk       --    
R2[13]        2.20    2.20    2.20    2.20  clk       --    
R2[14]        2.20    2.20    2.20    2.20  clk       --    
R2[15]        2.20    2.20    2.20    2.20  clk       --    
R3[0]         2.20    2.20    2.20    2.20  clk       --    
R3[1]         2.20    2.20    2.20    2.20  clk       --    
R3[2]         2.20    2.20    2.20    2.20  clk       --    
R3[3]         2.20    2.20    2.20    2.20  clk       --    
R3[4]         2.20    2.20    2.20    2.20  clk       --    
R3[5]         2.20    2.20    2.20    2.20  clk       --    
R3[6]         2.20    2.20    2.20    2.20  clk       --    
R3[7]         2.20    2.20    2.20    2.20  clk       --    
R3[8]         2.20    2.20    2.20    2.20  clk       --    
R3[9]         2.20    2.20    2.20    2.20  clk       --    
R3[10]        2.20    2.20    2.20    2.20  clk       --    
R3[11]        2.20    2.20    2.20    2.20  clk       --    
R3[12]        2.20    2.20    2.20    2.20  clk       --    
R3[13]        2.20    2.20    2.20    2.20  clk       --    
R3[14]        2.20    2.20    2.20    2.20  clk       --    
R3[15]        2.20    2.20    2.20    2.20  clk       --    
R4[0]         2.20    2.20    2.20    2.20  clk       --    
R4[1]         2.20    2.20    2.20    2.20  clk       --    
R4[2]         2.20    2.20    2.20    2.20  clk       --    
R4[3]         2.20    2.20    2.20    2.20  clk       --    
R4[4]         2.20    2.20    2.20    2.20  clk       --    
R4[5]         2.20    2.20    2.20    2.20  clk       --    
R4[6]         2.20    2.20    2.20    2.20  clk       --    
R4[7]         2.20    2.20    2.20    2.20  clk       --    
R4[8]         2.20    2.20    2.20    2.20  clk       --    
R4[9]         2.20    2.20    2.20    2.20  clk       --    
R4[10]        2.20    2.20    2.20    2.20  clk       --    
R4[11]        2.20    2.20    2.20    2.20  clk       --    
R4[12]        2.20    2.20    2.20    2.20  clk       --    
R4[13]        2.20    2.20    2.20    2.20  clk       --    
R4[14]        2.20    2.20    2.20    2.20  clk       --    
R4[15]        2.20    2.20    2.20    2.20  clk       --    
S1            5.00    5.00    5.00    5.00  clk       6.00  
S2            5.00    5.00    5.00    5.00  clk       6.00  
clk           1.20    1.20    1.20    1.20  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
OP           FD1                FD1                  -- /  --     
R1[0]        FD1                FD1                  -- /  --     
R1[1]        FD1                FD1                  -- /  --     
R1[2]        FD1                FD1                  -- /  --     
R1[3]        FD1                FD1                  -- /  --     
R1[4]        FD1                FD1                  -- /  --     
R1[5]        FD1                FD1                  -- /  --     
R1[6]        FD1                FD1                  -- /  --     
R1[7]        FD1                FD1                  -- /  --     
R1[8]        FD1                FD1                  -- /  --     
R1[9]        FD1                FD1                  -- /  --     
R1[10]       FD1                FD1                  -- /  --     
R1[11]       FD1                FD1                  -- /  --     
R1[12]       FD1                FD1                  -- /  --     
R1[13]       FD1                FD1                  -- /  --     
R1[14]       FD1                FD1                  -- /  --     
R1[15]       FD1                FD1                  -- /  --     
R2[0]        FD1                FD1                  -- /  --     
R2[1]        FD1                FD1                  -- /  --     
R2[2]        FD1                FD1                  -- /  --     
R2[3]        FD1                FD1                  -- /  --     
R2[4]        FD1                FD1                  -- /  --     
R2[5]        FD1                FD1                  -- /  --     
R2[6]        FD1                FD1                  -- /  --     
R2[7]        FD1                FD1                  -- /  --     
R2[8]        FD1                FD1                  -- /  --     
R2[9]        FD1                FD1                  -- /  --     
R2[10]       FD1                FD1                  -- /  --     
R2[11]       FD1                FD1                  -- /  --     
R2[12]       FD1                FD1                  -- /  --     
R2[13]       FD1                FD1                  -- /  --     
R2[14]       FD1                FD1                  -- /  --     
R2[15]       FD1                FD1                  -- /  --     
R3[0]        FD1                FD1                  -- /  --     
R3[1]        FD1                FD1                  -- /  --     
R3[2]        FD1                FD1                  -- /  --     
R3[3]        FD1                FD1                  -- /  --     
R3[4]        FD1                FD1                  -- /  --     
R3[5]        FD1                FD1                  -- /  --     
R3[6]        FD1                FD1                  -- /  --     
R3[7]        FD1                FD1                  -- /  --     
R3[8]        FD1                FD1                  -- /  --     
R3[9]        FD1                FD1                  -- /  --     
R3[10]       FD1                FD1                  -- /  --     
R3[11]       FD1                FD1                  -- /  --     
R3[12]       FD1                FD1                  -- /  --     
R3[13]       FD1                FD1                  -- /  --     
R3[14]       FD1                FD1                  -- /  --     
R3[15]       FD1                FD1                  -- /  --     
R4[0]        FD1                FD1                  -- /  --     
R4[1]        FD1                FD1                  -- /  --     
R4[2]        FD1                FD1                  -- /  --     
R4[3]        FD1                FD1                  -- /  --     
R4[4]        FD1                FD1                  -- /  --     
R4[5]        FD1                FD1                  -- /  --     
R4[6]        FD1                FD1                  -- /  --     
R4[7]        FD1                FD1                  -- /  --     
R4[8]        FD1                FD1                  -- /  --     
R4[9]        FD1                FD1                  -- /  --     
R4[10]       FD1                FD1                  -- /  --     
R4[11]       FD1                FD1                  -- /  --     
R4[12]       FD1                FD1                  -- /  --     
R4[13]       FD1                FD1                  -- /  --     
R4[14]       FD1                FD1                  -- /  --     
R4[15]       FD1                FD1                  -- /  --     
S1           FD1                FD1                  -- /  --     
S2           FD1                FD1                  -- /  --     
clk          FD1/  --           FD1/  --             -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
OP            --      --     --      --     --      --     --     --        -- 
R1[0]         --      --     --      --     --      --     --     --        -- 
R1[1]         --      --     --      --     --      --     --     --        -- 
R1[2]         --      --     --      --     --      --     --     --        -- 
R1[3]         --      --     --      --     --      --     --     --        -- 
R1[4]         --      --     --      --     --      --     --     --        -- 
R1[5]         --      --     --      --     --      --     --     --        -- 
R1[6]         --      --     --      --     --      --     --     --        -- 
R1[7]         --      --     --      --     --      --     --     --        -- 
R1[8]         --      --     --      --     --      --     --     --        -- 
R1[9]         --      --     --      --     --      --     --     --        -- 
R1[10]        --      --     --      --     --      --     --     --        -- 
R1[11]        --      --     --      --     --      --     --     --        -- 
R1[12]        --      --     --      --     --      --     --     --        -- 
R1[13]        --      --     --      --     --      --     --     --        -- 
R1[14]        --      --     --      --     --      --     --     --        -- 
R1[15]        --      --     --      --     --      --     --     --        -- 
R2[0]         --      --     --      --     --      --     --     --        -- 
R2[1]         --      --     --      --     --      --     --     --        -- 
R2[2]         --      --     --      --     --      --     --     --        -- 
R2[3]         --      --     --      --     --      --     --     --        -- 
R2[4]         --      --     --      --     --      --     --     --        -- 
R2[5]         --      --     --      --     --      --     --     --        -- 
R2[6]         --      --     --      --     --      --     --     --        -- 
R2[7]         --      --     --      --     --      --     --     --        -- 
R2[8]         --      --     --      --     --      --     --     --        -- 
R2[9]         --      --     --      --     --      --     --     --        -- 
R2[10]        --      --     --      --     --      --     --     --        -- 
R2[11]        --      --     --      --     --      --     --     --        -- 
R2[12]        --      --     --      --     --      --     --     --        -- 
R2[13]        --      --     --      --     --      --     --     --        -- 
R2[14]        --      --     --      --     --      --     --     --        -- 
R2[15]        --      --     --      --     --      --     --     --        -- 
R3[0]         --      --     --      --     --      --     --     --        -- 
R3[1]         --      --     --      --     --      --     --     --        -- 
R3[2]         --      --     --      --     --      --     --     --        -- 
R3[3]         --      --     --      --     --      --     --     --        -- 
R3[4]         --      --     --      --     --      --     --     --        -- 
R3[5]         --      --     --      --     --      --     --     --        -- 
R3[6]         --      --     --      --     --      --     --     --        -- 
R3[7]         --      --     --      --     --      --     --     --        -- 
R3[8]         --      --     --      --     --      --     --     --        -- 
R3[9]         --      --     --      --     --      --     --     --        -- 
R3[10]        --      --     --      --     --      --     --     --        -- 
R3[11]        --      --     --      --     --      --     --     --        -- 
R3[12]        --      --     --      --     --      --     --     --        -- 
R3[13]        --      --     --      --     --      --     --     --        -- 
R3[14]        --      --     --      --     --      --     --     --        -- 
R3[15]        --      --     --      --     --      --     --     --        -- 
R4[0]         --      --     --      --     --      --     --     --        -- 
R4[1]         --      --     --      --     --      --     --     --        -- 
R4[2]         --      --     --      --     --      --     --     --        -- 
R4[3]         --      --     --      --     --      --     --     --        -- 
R4[4]         --      --     --      --     --      --     --     --        -- 
R4[5]         --      --     --      --     --      --     --     --        -- 
R4[6]         --      --     --      --     --      --     --     --        -- 
R4[7]         --      --     --      --     --      --     --     --        -- 
R4[8]         --      --     --      --     --      --     --     --        -- 
R4[9]         --      --     --      --     --      --     --     --        -- 
R4[10]        --      --     --      --     --      --     --     --        -- 
R4[11]        --      --     --      --     --      --     --     --        -- 
R4[12]        --      --     --      --     --      --     --     --        -- 
R4[13]        --      --     --      --     --      --     --     --        -- 
R4[14]        --      --     --      --     --      --     --     --        -- 
R4[15]        --      --     --      --     --      --     --     --        -- 
S1            --      --     --      --     --      --     --     --        -- 
S2            --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
OP            --      --      --      -- 
R1[0]         --      --      --      -- 
R1[1]         --      --      --      -- 
R1[2]         --      --      --      -- 
R1[3]         --      --      --      -- 
R1[4]         --      --      --      -- 
R1[5]         --      --      --      -- 
R1[6]         --      --      --      -- 
R1[7]         --      --      --      -- 
R1[8]         --      --      --      -- 
R1[9]         --      --      --      -- 
R1[10]        --      --      --      -- 
R1[11]        --      --      --      -- 
R1[12]        --      --      --      -- 
R1[13]        --      --      --      -- 
R1[14]        --      --      --      -- 
R1[15]        --      --      --      -- 
R2[0]         --      --      --      -- 
R2[1]         --      --      --      -- 
R2[2]         --      --      --      -- 
R2[3]         --      --      --      -- 
R2[4]         --      --      --      -- 
R2[5]         --      --      --      -- 
R2[6]         --      --      --      -- 
R2[7]         --      --      --      -- 
R2[8]         --      --      --      -- 
R2[9]         --      --      --      -- 
R2[10]        --      --      --      -- 
R2[11]        --      --      --      -- 
R2[12]        --      --      --      -- 
R2[13]        --      --      --      -- 
R2[14]        --      --      --      -- 
R2[15]        --      --      --      -- 
R3[0]         --      --      --      -- 
R3[1]         --      --      --      -- 
R3[2]         --      --      --      -- 
R3[3]         --      --      --      -- 
R3[4]         --      --      --      -- 
R3[5]         --      --      --      -- 
R3[6]         --      --      --      -- 
R3[7]         --      --      --      -- 
R3[8]         --      --      --      -- 
R3[9]         --      --      --      -- 
R3[10]        --      --      --      -- 
R3[11]        --      --      --      -- 
R3[12]        --      --      --      -- 
R3[13]        --      --      --      -- 
R3[14]        --      --      --      -- 
R3[15]        --      --      --      -- 
R4[0]         --      --      --      -- 
R4[1]         --      --      --      -- 
R4[2]         --      --      --      -- 
R4[3]         --      --      --      -- 
R4[4]         --      --      --      -- 
R4[5]         --      --      --      -- 
R4[6]         --      --      --      -- 
R4[7]         --      --      --      -- 
R4[8]         --      --      --      -- 
R4[9]         --      --      --      -- 
R4[10]        --      --      --      -- 
R4[11]        --      --      --      -- 
R4[12]        --      --      --      -- 
R4[13]        --      --      --      -- 
R4[14]        --      --      --      -- 
R4[15]        --      --      --      -- 
S1            --      --      --      -- 
S2            --      --      --      -- 
clk           --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
REGOUT[0]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[1]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[2]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[3]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[4]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[5]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[6]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[7]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[8]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[9]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[10]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[11]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[12]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[13]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[14]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[15]    1.50    1.50    1.50    1.50  clk       0.00  

1
 
****************************************
Report : net
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************


Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top


Attributes:
   dr - drc disabled

Net                 Fanout     Fanin      Load   Resistance    Pins   Attributes
--------------------------------------------------------------------------------
ADATA[2]                11         1     11.00         0.00      12   
ADATA[3]                11         1     11.00         0.00      12   
ADATA[4]                11         1     11.00         0.00      12   
ADATA[5]                11         1     11.00         0.00      12   
ADATA[6]                10         1     10.00         0.00      11   
ADATA[7]                10         1     10.00         0.00      11   
ADATA[8]                 4         1      4.00         0.00       5   
ADATA[9]                 5         1      5.00         0.00       6   
ADATA[10]                5         1      5.00         0.00       6   
ADATA[11]                2         1      3.00         0.00       3   
ADATA[12]                2         1      3.00         0.00       3   
ADATA[13]                2         1      3.00         0.00       3   
ADATA[14]                2         1      3.00         0.00       3   
ADATA[15]                1         1      2.00         0.00       2   
BDATA[0]                10         1     10.00         0.00      11   
BDATA[1]                14         1     14.00         0.00      15   
BDATA[2]                11         1     11.00         0.00      12   
BDATA[3]                 6         1      6.00         0.00       7   
BDATA[4]                 6         1      6.00         0.00       7   
BDATA[5]                 7         1      7.00         0.00       8   
BDATA[6]                 5         1      5.00         0.00       6   
BDATA[7]                 5         1      5.00         0.00       6   
BDATA[8]                 4         1      4.00         0.00       5   
BDATA[9]                 5         1      5.00         0.00       6   
BDATA[10]                5         1      5.00         0.00       6   
BDATA[11]                2         1      3.00         0.00       3   
BDATA[12]                2         1      3.00         0.00       3   
BDATA[13]                2         1      3.00         0.00       3   
BDATA[14]                2         1      3.00         0.00       3   
BDATA[15]                1         1      1.00         0.00       2   
N40                      1         1      1.00         0.00       2   
N41                      1         1      1.00         0.00       2   
N42                      1         1      1.00         0.00       2   
N43                      1         1      1.00         0.00       2   
N44                      1         1      1.00         0.00       2   
N45                      1         1      1.00         0.00       2   
N46                      1         1      1.00         0.00       2   
N47                      1         1      1.00         0.00       2   
N48                      1         1      1.00         0.00       2   
N49                      1         1      1.00         0.00       2   
N50                      1         1      1.00         0.00       2   
N51                      1         1      1.00         0.00       2   
N52                      1         1      1.00         0.00       2   
N53                      1         1      1.00         0.00       2   
N54                      1         1      1.00         0.00       2   
N55                      1         1      1.00         0.00       2   
OP                      16         1     32.00         0.00      17   
R1[0]                    1         1      1.00         0.00       2   
R1[1]                    1         1      1.00         0.00       2   
R1[2]                    1         1      1.00         0.00       2   
R1[3]                    1         1      1.00         0.00       2   
R1[4]                    1         1      1.00         0.00       2   
R1[5]                    1         1      1.00         0.00       2   
R1[6]                    1         1      1.00         0.00       2   
R1[7]                    1         1      1.00         0.00       2   
R1[8]                    1         1      1.00         0.00       2   
R1[9]                    1         1      1.00         0.00       2   
R1[10]                   1         1      1.00         0.00       2   
R1[11]                   1         1      1.00         0.00       2   
R1[12]                   1         1      1.00         0.00       2   
R1[13]                   1         1      1.00         0.00       2   
R1[14]                   1         1      1.00         0.00       2   
R1[15]                   1         1      1.00         0.00       2   
R2[0]                    1         1      1.00         0.00       2   
R2[1]                    1         1      1.00         0.00       2   
R2[2]                    1         1      1.00         0.00       2   
R2[3]                    1         1      1.00         0.00       2   
R2[4]                    1         1      1.00         0.00       2   
R2[5]                    1         1      1.00         0.00       2   
R2[6]                    1         1      1.00         0.00       2   
R2[7]                    1         1      1.00         0.00       2   
R2[8]                    1         1      1.00         0.00       2   
R2[9]                    1         1      1.00         0.00       2   
R2[10]                   1         1      1.00         0.00       2   
R2[11]                   1         1      1.00         0.00       2   
R2[12]                   1         1      1.00         0.00       2   
R2[13]                   1         1      1.00         0.00       2   
R2[14]                   1         1      1.00         0.00       2   
R2[15]                   1         1      1.00         0.00       2   
R3[0]                    1         1      1.00         0.00       2   
R3[1]                    1         1      1.00         0.00       2   
R3[2]                    1         1      1.00         0.00       2   
R3[3]                    1         1      1.00         0.00       2   
R3[4]                    1         1      1.00         0.00       2   
R3[5]                    1         1      1.00         0.00       2   
R3[6]                    1         1      1.00         0.00       2   
R3[7]                    1         1      1.00         0.00       2   
R3[8]                    1         1      1.00         0.00       2   
R3[9]                    1         1      1.00         0.00       2   
R3[10]                   1         1      1.00         0.00       2   
R3[11]                   1         1      1.00         0.00       2   
R3[12]                   1         1      1.00         0.00       2   
R3[13]                   1         1      1.00         0.00       2   
R3[14]                   1         1      1.00         0.00       2   
R3[15]                   1         1      1.00         0.00       2   
R4[0]                    1         1      1.00         0.00       2   
R4[1]                    1         1      1.00         0.00       2   
R4[2]                    1         1      1.00         0.00       2   
R4[3]                    1         1      1.00         0.00       2   
R4[4]                    1         1      1.00         0.00       2   
R4[5]                    1         1      1.00         0.00       2   
R4[6]                    1         1      1.00         0.00       2   
R4[7]                    1         1      1.00         0.00       2   
R4[8]                    1         1      1.00         0.00       2   
R4[9]                    1         1      1.00         0.00       2   
R4[10]                   1         1      1.00         0.00       2   
R4[11]                   1         1      1.00         0.00       2   
R4[12]                   1         1      1.00         0.00       2   
R4[13]                   1         1      1.00         0.00       2   
R4[14]                   1         1      1.00         0.00       2   
R4[15]                   1         1      1.00         0.00       2   
REGOUT[0]                1         1      2.50         0.00       2   
REGOUT[1]                1         1      2.50         0.00       2   
REGOUT[2]                1         1      2.50         0.00       2   
REGOUT[3]                1         1      2.50         0.00       2   
REGOUT[4]                1         1      2.50         0.00       2   
REGOUT[5]                1         1      2.50         0.00       2   
REGOUT[6]                1         1      2.50         0.00       2   
REGOUT[7]                1         1      2.50         0.00       2   
REGOUT[8]                1         1      2.50         0.00       2   
REGOUT[9]                1         1      2.50         0.00       2   
REGOUT[10]               1         1      2.50         0.00       2   
REGOUT[11]               1         1      2.50         0.00       2   
REGOUT[12]               1         1      2.50         0.00       2   
REGOUT[13]               1         1      2.50         0.00       2   
REGOUT[14]               1         1      2.50         0.00       2   
REGOUT[15]               1         1      2.50         0.00       2   
S1                       6         1     11.00         0.00       7   
S2                       6         1     11.00         0.00       7   
clk                     48         1     48.00         0.00      49   dr
n1                       0         1      0.00         0.00       1   dr
n102                     1         1      2.00         0.00       2   
n103                     2         1      2.00         0.00       3   
n104                     1         1      1.50         0.00       2   
n105                     3         1      3.00         0.00       4   
n106                     1         1      2.00         0.00       2   
n107                     2         1      2.00         0.00       3   
n108                     1         1      2.00         0.00       2   
n109                     2         1      2.00         0.00       3   
n110                     1         1      1.50         0.00       2   
n111                     6         1      6.00         0.00       7   
n112                     6         1      6.00         0.00       7   
n113                     1         1      2.00         0.00       2   
n114                     3         1      3.00         0.00       4   
n115                     1         1      2.00         0.00       2   
n116                     3         1      3.00         0.00       4   
n117                     7         1      7.00         0.00       8   
n118                    11         1     22.00         0.00      12   
n119                    11         1     22.00         0.00      12   
n120                     1         1      1.00         0.00       2   
n121                     1         1      1.00         0.00       2   
n122                     1         1      1.00         0.00       2   
n123                     1         1      1.00         0.00       2   
n124                     1         1      1.00         0.00       2   
n125                     1         1      1.00         0.00       2   
n126                     1         1      1.00         0.00       2   
n127                     1         1      1.00         0.00       2   
n128                     1         1      1.00         0.00       2   
n129                     1         1      1.00         0.00       2   
n130                     1         1      1.00         0.00       2   
n131                     1         1      1.00         0.00       2   
n132                     1         1      1.00         0.00       2   
n133                     1         1      1.00         0.00       2   
n134                     1         1      1.00         0.00       2   
n135                     1         1      1.00         0.00       2   
n136                     1         1      1.00         0.00       2   
n137                     1         1      1.00         0.00       2   
n138                     1         1      1.00         0.00       2   
n139                     1         1      1.00         0.00       2   
n140                     1         1      1.00         0.00       2   
n141                     1         1      1.00         0.00       2   
n142                     1         1      1.00         0.00       2   
n143                     1         1      1.00         0.00       2   
n144                     1         1      1.00         0.00       2   
n145                     1         1      1.00         0.00       2   
n146                     1         1      1.00         0.00       2   
n147                     1         1      1.00         0.00       2   
n148                     1         1      1.00         0.00       2   
n149                     1         1      1.00         0.00       2   
n150                     1         1      1.00         0.00       2   
n151                     1         1      1.00         0.00       2   
n152                     1         1      1.00         0.00       2   
n153                     1         1      1.00         0.00       2   
n154                     1         1      1.00         0.00       2   
n155                     1         1      1.00         0.00       2   
n156                     1         1      1.00         0.00       2   
n157                     1         1      1.00         0.00       2   
n158                     1         1      1.00         0.00       2   
n159                     1         1      1.00         0.00       2   
n160                     1         1      1.00         0.00       2   
n161                     1         1      1.00         0.00       2   
n162                     1         1      1.00         0.00       2   
n163                     1         1      1.00         0.00       2   
n164                     1         1      1.00         0.00       2   
n165                     1         1      1.00         0.00       2   
n166                     1         1      1.00         0.00       2   
n167                     1         1      1.00         0.00       2   
product[0]               1         1      1.00         0.00       2   
product[1]               1         1      1.00         0.00       2   
product[2]               1         1      1.00         0.00       2   
product[3]               1         1      1.00         0.00       2   
product[4]               1         1      1.00         0.00       2   
product[5]               1         1      1.00         0.00       2   
product[6]               1         1      1.00         0.00       2   
product[7]               1         1      1.00         0.00       2   
product[8]               1         1      1.00         0.00       2   
product[9]               1         1      1.00         0.00       2   
product[10]              1         1      1.00         0.00       2   
product[11]              1         1      1.00         0.00       2   
product[12]              1         1      1.00         0.00       2   
product[13]              1         1      1.00         0.00       2   
product[14]              1         1      1.00         0.00       2   
product[15]              1         1      1.00         0.00       2   
--------------------------------------------------------------------------------
Total 213 nets         473       213    560.00         0.00     686
Maximum                 48         1     48.00         0.00      49
Average               2.22      1.00      2.63         0.00    3.22
1
 
****************************************
Report : compile_options
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
PathSegment                              flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled

mult                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

mult_DW02_mult_0                         flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

mult_DW01_add_2                          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

PathSegment_DW01_add_1                   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[14]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[0]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                    3.07       3.07 f
  mult/U100/U156/Z (AN2)                   1.63       4.70 f
  mult/U100/U14/Z (ENP)                    2.19       6.89 f
  mult/U100/U109/Z (ND2)                   1.19       8.08 r
  mult/U100/U112/Z (ND3)                   0.90       8.98 f
  mult/U100/S2_3_4/CO (FA1A)               4.36      13.34 f
  mult/U100/U54/Z (ND2)                    1.19      14.53 r
  mult/U100/U43/Z (ND3)                    0.90      15.43 f
  mult/U100/S2_5_4/CO (FA1AP)              4.42      19.85 f
  mult/U100/U115/Z (ND2)                   1.19      21.04 r
  mult/U100/U101/Z (ND3)                   0.90      21.95 f
  mult/U100/S4_4/CO (FA1A)                 4.24      26.18 f
  mult/U100/U123/Z (EOP)                   2.26      28.45 f
  mult/U100/FS_1/U74/Z (IV)                1.51      29.96 r
  mult/U100/FS_1/U26/Z (ND2)               0.72      30.68 f
  mult/U100/FS_1/U36/Z (ND4P)              1.43      32.11 r
  mult/U100/FS_1/U20/Y (IVDAP)             0.48      32.59 f
  mult/U100/FS_1/U19/Z (ND2P)              1.16      33.75 r
  mult/U100/FS_1/U40/Z (AO7P)              0.60      34.36 f
  mult/U100/FS_1/U39/Z (ENP)               2.03      36.39 f
  mult/product[14] (mult)                  0.00      36.39 f
  data arrival time                                  36.39

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  output external delay                   -5.00      34.55
  data required time                                 34.55
  -----------------------------------------------------------
  data required time                                 34.55
  data arrival time                                 -36.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.84


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[15]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[0]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                    3.07       3.07 f
  mult/U100/U27/Z (AN2)                    1.73       4.80 f
  mult/U100/U83/Z (EOP)                    2.19       6.99 f
  mult/U100/U119/Z (ND2)                   1.19       8.17 r
  mult/U100/U122/Z (ND3)                   0.90       9.08 f
  mult/U100/S2_3_5/CO (FA1AP)              4.42      13.50 f
  mult/U100/U92/Z (ND2)                    1.19      14.69 r
  mult/U100/U95/Z (ND3)                    1.12      15.80 f
  mult/U100/S2_5_5/S (FA1AP)               4.34      20.14 r
  mult/U100/U115/Z (ND2)                   0.40      20.54 f
  mult/U100/U101/Z (ND3)                   1.47      22.02 r
  mult/U100/S4_4/S (FA1A)                  4.52      26.54 r
  mult/U100/U146/Z (EOP)                   1.97      28.51 r
  mult/U100/FS_1/U11/Z (IVP)               0.48      28.99 f
  mult/U100/FS_1/U16/Z (AN2)               1.63      30.62 f
  mult/U100/FS_1/U59/Z (ND2P)              1.16      31.78 r
  mult/U100/FS_1/U30/Z (ND4)               1.10      32.88 f
  mult/U100/FS_1/U66/Z (AO3)               1.46      34.34 r
  mult/U100/FS_1/U38/Z (EOP)               2.03      36.37 f
  mult/product[15] (mult)                  0.00      36.37 f
  data arrival time                                  36.37

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  output external delay                   -5.00      34.55
  data required time                                 34.55
  -----------------------------------------------------------
  data required time                                 34.55
  data arrival time                                 -36.37
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.82


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[13]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[0]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                    3.07       3.07 f
  mult/U100/U27/Z (AN2)                    1.73       4.80 f
  mult/U100/U83/Z (EOP)                    2.19       6.99 f
  mult/U100/U119/Z (ND2)                   1.19       8.17 r
  mult/U100/U122/Z (ND3)                   0.90       9.08 f
  mult/U100/S2_3_5/CO (FA1AP)              4.42      13.50 f
  mult/U100/U92/Z (ND2)                    1.19      14.69 r
  mult/U100/U95/Z (ND3)                    1.12      15.80 f
  mult/U100/S2_5_5/S (FA1AP)               4.34      20.14 r
  mult/U100/U115/Z (ND2)                   0.40      20.54 f
  mult/U100/U101/Z (ND3)                   1.47      22.02 r
  mult/U100/S4_4/S (FA1A)                  4.52      26.54 r
  mult/U100/U146/Z (EOP)                   2.19      28.73 f
  mult/U100/FS_1/U69/Z (ND2)               1.96      30.68 r
  mult/U100/FS_1/U5/Y (IVDA)               0.70      31.38 f
  mult/U100/FS_1/U62/Z (AO6)               2.01      33.40 r
  mult/U100/FS_1/U61/Z (AO3)               0.94      34.34 f
  mult/U100/FS_1/U8/Z (ENP)                2.03      36.37 f
  mult/product[13] (mult)                  0.00      36.37 f
  data arrival time                                  36.37

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  output external delay                   -5.00      34.55
  data required time                                 34.55
  -----------------------------------------------------------
  data required time                                 34.55
  data arrival time                                 -36.37
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.82


  Startpoint: BDATA_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[12]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[4]/CP (FD1P)                   0.00       0.00 r
  BDATA_reg[4]/Q (FD1P)                    3.07       3.07 f
  mult/U100/U160/Z (AN2)                   1.73       4.80 f
  mult/U100/U149/Z (AN2P)                  1.82       6.62 f
  mult/U100/S2_2_3/S (FA1P)                3.94      10.56 f
  mult/U100/S2_3_2/CO (FA1)                2.76      13.33 f
  mult/U100/S2_4_2/S (FA1A)                3.83      17.16 f
  mult/U100/S2_5_1/CO (FA1)                2.76      19.92 f
  mult/U100/S2_6_1/CO (FA1A)               4.36      24.29 f
  mult/U100/S4_1/S (FA1)                   3.86      28.15 f
  mult/U100/U79/Z (AN2P)                   1.76      29.91 f
  mult/U100/FS_1/U51/Z (ND2P)              1.74      31.65 r
  mult/U100/FS_1/U31/Z (AN2P)              1.27      32.93 r
  mult/U100/FS_1/U35/Z (AO7P)              0.69      33.61 f
  mult/U100/FS_1/U34/Z (IV)                0.98      34.59 r
  mult/U100/FS_1/U48/Z (ND2)               0.40      34.99 f
  mult/U100/FS_1/U49/Z (ND2)               1.19      36.18 r
  mult/product[12] (mult)                  0.00      36.18 r
  data arrival time                                  36.18

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  output external delay                   -5.00      34.55
  data required time                                 34.55
  -----------------------------------------------------------
  data required time                                 34.55
  data arrival time                                 -36.18
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.63


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[11]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[0]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                    3.07       3.07 f
  mult/U100/U27/Z (AN2)                    1.73       4.80 f
  mult/U100/U83/Z (EOP)                    2.19       6.99 f
  mult/U100/U119/Z (ND2)                   1.19       8.17 r
  mult/U100/U122/Z (ND3)                   0.90       9.08 f
  mult/U100/S2_3_5/S (FA1AP)               4.20      13.28 r
  mult/U100/U52/Z (EOP)                    2.11      15.39 f
  mult/U100/U53/Z (EOP)                    2.19      17.58 f
  mult/U100/U45/Z (ND2P)                   1.16      18.74 r
  mult/U100/U42/Z (ND3)                    0.90      19.64 f
  mult/U100/U68/Z (EOP)                    2.11      21.75 f
  mult/U100/U69/Z (EOP)                    2.11      23.86 f
  mult/U100/U57/Z (EO3P)                   3.72      27.58 f
  mult/U100/U136/Z (AN2P)                  1.95      29.53 f
  mult/U100/FS_1/U32/Z (IVAP)              0.67      30.20 r
  mult/U100/FS_1/U25/Z (ND2)               0.88      31.08 f
  mult/U100/FS_1/U72/Z (IV)                0.98      32.06 r
  mult/U100/FS_1/U42/Z (AO7)               1.00      33.05 f
  mult/U100/FS_1/U12/Z (IV)                0.98      34.03 r
  mult/U100/FS_1/U52/Z (ND2)               0.40      34.43 f
  mult/U100/FS_1/U53/Z (ND2)               1.19      35.62 r
  mult/product[11] (mult)                  0.00      35.62 r
  data arrival time                                  35.62

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  output external delay                   -5.00      34.55
  data required time                                 34.55
  -----------------------------------------------------------
  data required time                                 34.55
  data arrival time                                 -35.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.07


  Startpoint: ADATA_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[3]/CP (FD1)                    0.00       0.00 r
  ADATA_reg[3]/Q (FD1)                     5.02       5.02 r
  add_36/U74/Y (IVDA)                      0.70       5.72 f
  add_36/U22/Z (ND2)                       1.19       6.91 r
  add_36/U20/Z (ND3)                       1.22       8.13 f
  add_36/U187/Z (IVA)                      0.71       8.85 r
  add_36/U60/Z (ND2)                       0.56       9.41 f
  add_36/U137/Z (ND3P)                     1.88      11.29 r
  add_36/U153/Z (IVA)                      0.58      11.86 f
  add_36/U11/Z (AN2P)                      1.76      13.62 f
  add_36/U67/Z (AO7)                       1.46      15.08 r
  add_36/U66/Z (EO)                        2.10      17.17 f
  U151/Z (MUX21H)                          2.25      19.43 f
  REGOUT_reg[7]/D (FD1)                    0.00      19.43 f
  data arrival time                                  19.43

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[7]/CP (FD1)                   0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -19.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[10]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[0]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                    3.07       3.07 f
  mult/U100/U27/Z (AN2)                    1.73       4.80 f
  mult/U100/U83/Z (EOP)                    2.19       6.99 f
  mult/U100/U119/Z (ND2)                   1.19       8.17 r
  mult/U100/U122/Z (ND3)                   0.90       9.08 f
  mult/U100/S2_3_5/S (FA1AP)               4.20      13.28 r
  mult/U100/U52/Z (EOP)                    2.11      15.39 f
  mult/U100/U53/Z (EOP)                    2.19      17.58 f
  mult/U100/U45/Z (ND2P)                   1.16      18.74 r
  mult/U100/U42/Z (ND3)                    0.90      19.64 f
  mult/U100/U68/Z (EOP)                    2.11      21.75 f
  mult/U100/U69/Z (EOP)                    2.11      23.86 f
  mult/U100/U57/Z (EO3P)                   3.72      27.58 f
  mult/U100/U136/Z (AN2P)                  1.95      29.53 f
  mult/U100/FS_1/U13/Z (AN2)               1.68      31.21 f
  mult/U100/FS_1/U22/Z (IVA)               0.71      31.93 r
  mult/U100/FS_1/U33/Z (ND2)               0.56      32.49 f
  mult/U100/FS_1/U46/Z (IV)                0.98      33.46 r
  mult/U100/FS_1/U43/Z (ND2)               0.40      33.86 f
  mult/U100/FS_1/U45/Z (ND2)               1.19      35.05 r
  mult/product[10] (mult)                  0.00      35.05 r
  data arrival time                                  35.05

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  output external delay                   -5.00      34.55
  data required time                                 34.55
  -----------------------------------------------------------
  data required time                                 34.55
  data arrival time                                 -35.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.50


  Startpoint: ADATA_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[3]/CP (FD1)                    0.00       0.00 r
  ADATA_reg[3]/Q (FD1)                     5.02       5.02 r
  add_36/U74/Y (IVDA)                      0.70       5.72 f
  add_36/U22/Z (ND2)                       1.19       6.91 r
  add_36/U20/Z (ND3)                       1.22       8.13 f
  add_36/U187/Z (IVA)                      0.71       8.85 r
  add_36/U60/Z (ND2)                       0.56       9.41 f
  add_36/U137/Z (ND3P)                     1.88      11.29 r
  add_36/U153/Z (IVA)                      0.58      11.86 f
  add_36/U11/Z (AN2P)                      1.76      13.62 f
  add_36/U152/Z (AO7P)                     1.18      14.80 r
  add_36/U64/Z (EN)                        2.10      16.90 f
  U150/Z (MUX21H)                          2.25      19.15 f
  REGOUT_reg[6]/D (FD1)                    0.00      19.15 f
  data arrival time                                  19.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[6]/CP (FD1)                   0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -19.15
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: BDATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[0]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[0]/CP (FD1)                    0.00       0.00 r
  BDATA_reg[0]/Q (FD1)                     3.53       3.53 f
  mult/U100/U206/Z (AN2P)                  1.63       5.16 f
  mult/product[0] (mult)                   0.00       5.16 f
  data arrival time                                   5.16

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -5.16
  -----------------------------------------------------------
  slack (VIOLATED)                                   -9.84


  Startpoint: BDATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[4]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[0]/CP (FD1)                    0.00       0.00 r
  BDATA_reg[0]/Q (FD1)                     3.53       3.53 f
  mult/U100/U180/Z (AN2P)                  1.82       5.35 f
  mult/U100/S1_4_0/S (FA1)                 1.32       6.67 f
  mult/product[4] (mult)                   0.00       6.67 f
  data arrival time                                   6.67

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -6.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -8.33


  Startpoint: BDATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[1]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  BDATA_reg[1]/Q (FD1P)                    3.59       3.59 f
  mult/U100/U164/Z (AN2)                   1.63       5.22 f
  mult/U100/U133/Z (EO)                    1.74       6.96 r
  mult/product[1] (mult)                   0.00       6.96 r
  data arrival time                                   6.96

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -6.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -8.04


  Startpoint: BDATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[5]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  BDATA_reg[1]/Q (FD1P)                    3.59       3.59 f
  mult/U100/U161/Z (AN2)                   1.82       5.41 f
  mult/U100/S2_4_1/S (FA1P)                1.52       6.93 f
  mult/U100/S1_5_0/S (FA1P)                1.29       8.22 f
  mult/product[5] (mult)                   0.00       8.22 f
  data arrival time                                   8.22

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -8.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -6.78


  Startpoint: ADATA_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[2]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[2]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[2]/Q (FD1P)                    3.50       3.50 r
  mult/U100/U169/Z (AN2P)                  1.14       4.64 r
  mult/U100/S1_2_0/S (FA1A)                3.59       8.23 f
  mult/product[2] (mult)                   0.00       8.23 f
  data arrival time                                   8.23

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -8.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -6.77


  Startpoint: BDATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[6]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  BDATA_reg[1]/Q (FD1P)                    3.87       3.87 r
  mult/U100/U187/Z (AN2P)                  1.54       5.41 r
  mult/U100/S2_5_1/S (FA1)                 1.69       7.10 f
  mult/U100/S1_6_0/S (FA1P)                1.29       8.39 f
  mult/product[6] (mult)                   0.00       8.39 f
  data arrival time                                   8.39

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -8.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -6.61


  Startpoint: ADATA_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[15]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[7]/CP (FD1)                    0.00       0.00 r
  ADATA_reg[7]/Q (FD1)                     3.53       3.53 f
  mult/U100/U205/Z (AN2P)                  1.76       5.29 f
  mult/U100/U148/Z (AN2P)                  1.69       6.98 f
  mult/U100/FS_1/U38/Z (EOP)               1.70       8.68 r
  mult/product[15] (mult)                  0.00       8.68 r
  data arrival time                                   8.68

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -8.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -6.32


  Startpoint: BDATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[7]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[0]/CP (FD1)                    0.00       0.00 r
  BDATA_reg[0]/Q (FD1)                     3.53       3.53 f
  mult/U100/U204/Z (AN2P)                  1.76       5.29 f
  mult/U100/S4_0/S (FA1P)                  3.71       9.00 f
  mult/product[7] (mult)                   0.00       9.00 f
  data arrival time                                   9.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -9.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -6.00


  Startpoint: BDATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[3]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[0]/CP (FD1)                    0.00       0.00 r
  BDATA_reg[0]/Q (FD1)                     3.53       3.53 f
  mult/U100/U173/Z (AN2P)                  1.82       5.35 f
  mult/U100/U105/Z (EO)                    2.02       7.37 r
  mult/U100/U106/Z (EO)                    1.74       9.11 r
  mult/product[3] (mult)                   0.00       9.11 r
  data arrival time                                   9.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -9.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -5.89


  Startpoint: BDATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[8]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[0]/CP (FD1)                    0.00       0.00 r
  BDATA_reg[0]/Q (FD1)                     4.75       4.75 r
  mult/U100/U204/Z (AN2P)                  1.41       6.16 r
  mult/U100/S4_0/CO (FA1P)                 1.83       7.99 r
  mult/U100/U132/Z (EO)                    1.74       9.73 r
  mult/product[8] (mult)                   0.00       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -5.27


  Startpoint: BDATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[9]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  BDATA_reg[1]/Q (FD1P)                    3.87       3.87 r
  mult/U100/U203/Z (AN2P)                  1.54       5.41 r
  mult/U100/S4_1/CO (FA1)                  2.02       7.42 r
  mult/U100/U137/Z (EOP)                   1.97       9.39 r
  mult/U100/FS_1/U73/Z (AO7)               0.92      10.31 f
  mult/U100/FS_1/U65/Z (IVA)               0.58      10.89 r
  mult/product[9] (mult)                   0.00      10.89 r
  data arrival time                                  10.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                 -10.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -4.11


  Startpoint: ADATA_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[14]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[7]/CP (FD1)                    0.00       0.00 r
  ADATA_reg[7]/Q (FD1)                     3.53       3.53 f
  mult/U100/U205/Z (AN2P)                  1.76       5.29 f
  mult/U100/U12/Z (EO)                     2.29       7.57 r
  mult/U100/FS_1/U71/Z (ND2)               0.56       8.13 f
  mult/U100/FS_1/U75/Z (ND2)               1.44       9.58 r
  mult/U100/FS_1/U39/Z (ENP)               1.70      11.28 r
  mult/product[14] (mult)                  0.00      11.28 r
  data arrival time                                  11.28

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                 -11.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.72


  Startpoint: BDATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[10]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  BDATA_reg[1]/Q (FD1P)                    3.87       3.87 r
  mult/U100/U203/Z (AN2P)                  1.54       5.41 r
  mult/U100/S4_1/CO (FA1)                  2.02       7.42 r
  mult/U100/U137/Z (EOP)                   1.97       9.39 r
  mult/U100/FS_1/U51/Z (ND2P)              0.89      10.28 f
  mult/U100/FS_1/U43/Z (ND2)               1.19      11.47 r
  mult/U100/FS_1/U45/Z (ND2)               0.40      11.87 f
  mult/product[10] (mult)                  0.00      11.87 f
  data arrival time                                  11.87

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                 -11.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.13


  Startpoint: BDATA_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[11]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[2]/CP (FD1P)                   0.00       0.00 r
  BDATA_reg[2]/Q (FD1P)                    3.50       3.50 r
  mult/U100/U202/Z (AN2P)                  2.08       5.58 r
  mult/U100/U59/Z (ND2)                    0.40       5.98 f
  mult/U100/U61/Z (ND3)                    1.74       7.72 r
  mult/U100/U138/Z (AN2P)                  1.41       9.12 r
  mult/U100/FS_1/U69/Z (ND2)               0.88      10.00 f
  mult/U100/FS_1/U79/Z (AN2P)              1.76      11.76 f
  mult/U100/FS_1/U52/Z (ND2)               1.19      12.95 r
  mult/U100/FS_1/U53/Z (ND2)               0.40      13.35 f
  mult/product[11] (mult)                  0.00      13.35 f
  data arrival time                                  13.35

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                 -13.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.65


  Startpoint: BDATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[13]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  BDATA_reg[1]/Q (FD1P)                    3.87       3.87 r
  mult/U100/U203/Z (AN2P)                  1.54       5.41 r
  mult/U100/S4_1/CO (FA1)                  2.02       7.42 r
  mult/U100/U137/Z (EOP)                   1.97       9.39 r
  mult/U100/FS_1/U51/Z (ND2P)              0.89      10.28 f
  mult/U100/FS_1/U61/Z (AO3)               1.46      11.73 r
  mult/U100/FS_1/U8/Z (ENP)                1.70      13.43 r
  mult/product[13] (mult)                  0.00      13.43 r
  data arrival time                                  13.43

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                 -13.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.57


  Startpoint: BDATA_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[12]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  BDATA_reg[2]/CP (FD1P)                   0.00       0.00 r
  BDATA_reg[2]/Q (FD1P)                    3.50       3.50 r
  mult/U100/U202/Z (AN2P)                  2.08       5.58 r
  mult/U100/U59/Z (ND2)                    0.40       5.98 f
  mult/U100/U61/Z (ND3)                    1.74       7.72 r
  mult/U100/U138/Z (AN2P)                  1.41       9.12 r
  mult/U100/FS_1/U69/Z (ND2)               0.88      10.00 f
  mult/U100/FS_1/U5/Z (IVDA)               1.44      11.45 f
  mult/U100/FS_1/U35/Z (AO7P)              1.42      12.87 r
  mult/U100/FS_1/U47/Z (ND2)               0.40      13.27 f
  mult/U100/FS_1/U49/Z (ND2)               1.19      14.46 r
  mult/product[12] (mult)                  0.00      14.46 r
  data arrival time                                  14.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -5.00      15.00
  data required time                                 15.00
  -----------------------------------------------------------
  data required time                                 15.00
  data arrival time                                 -14.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.54


    Design: PathSegment

    max_area               0.00
  - Current Area        1661.00
  ------------------------------
    Slack              -1661.00  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay max
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mult/product[14] (mult)            36.39 f           34.55        -1.84
mult/product[15] (mult)            36.37 f           34.55        -1.82
mult/product[13] (mult)            36.37 f           34.55        -1.82
mult/product[12] (mult)            36.18 r           34.55        -1.63
mult/product[11] (mult)            35.62 r           34.55        -1.07
REGOUT_reg[7]/D (FD1)              19.43 f           18.75        -0.68
mult/product[10] (mult)            35.05 r           34.55        -0.50
REGOUT_reg[6]/D (FD1)              19.15 f           18.75        -0.40
REGOUT_reg[11]/D (FD1)             18.64 f           18.75         0.11
REGOUT_reg[15]/D (FD1)             18.56 f           18.75         0.19
REGOUT_reg[14]/D (FD1)             18.56 f           18.75         0.19
REGOUT_reg[12]/D (FD1)             18.33 f           18.75         0.42
REGOUT_reg[9]/D (FD1)              18.33 f           18.75         0.42
REGOUT_reg[10]/D (FD1)             18.08 f           18.75         0.67
REGOUT_reg[13]/D (FD1)             17.83 f           18.75         0.92
REGOUT_reg[5]/D (FD1)              17.38 f           18.75         1.37
mult/product[9] (mult)             33.15 r           34.55         1.40
REGOUT_reg[8]/D (FD1)              16.74 f           18.75         2.01
BDATA_reg[7]/D (FD1P)              16.50 r           18.75         2.25
BDATA_reg[6]/D (FD1P)              16.50 r           18.75         2.25
BDATA_reg[4]/D (FD1P)              16.50 r           18.75         2.25
BDATA_reg[2]/D (FD1P)              16.50 r           18.75         2.25
ADATA_reg[1]/D (FD1P)              16.50 r           18.75         2.25
BDATA_reg[14]/D (FD1)              16.50 r           18.75         2.25
BDATA_reg[12]/D (FD1)              16.50 r           18.75         2.25
BDATA_reg[11]/D (FD1)              16.50 r           18.75         2.25
BDATA_reg[10]/D (FD1)              16.50 r           18.75         2.25
BDATA_reg[9]/D (FD1)               16.50 r           18.75         2.25
BDATA_reg[8]/D (FD1)               16.50 r           18.75         2.25
ADATA_reg[15]/D (FD1)              16.50 r           18.75         2.25
ADATA_reg[13]/D (FD1)              16.50 r           18.75         2.25
ADATA_reg[11]/D (FD1)              16.50 r           18.75         2.25
ADATA_reg[10]/D (FD1)              16.50 r           18.75         2.25
ADATA_reg[9]/D (FD1)               16.50 r           18.75         2.25
ADATA_reg[8]/D (FD1)               16.50 r           18.75         2.25
ADATA_reg[7]/D (FD1)               16.50 r           18.75         2.25
ADATA_reg[6]/D (FD1)               16.50 r           18.75         2.25
ADATA_reg[5]/D (FD1)               16.50 r           18.75         2.25
ADATA_reg[3]/D (FD1)               16.50 r           18.75         2.25
BDATA_reg[0]/D (FD1)               16.50 r           18.75         2.25
mult/product[8] (mult)             31.86 f           34.55         2.69
REGOUT_reg[4]/D (FD1)              15.79 f           18.75         2.96
REGOUT_reg[3]/D (FD1)              15.39 r           18.75         3.36
REGOUT_reg[2]/D (FD1)              15.39 r           18.75         3.36
REGOUT_reg[1]/D (FD1)              15.39 r           18.75         3.36
REGOUT_reg[0]/D (FD1)              15.39 r           18.75         3.36
mult/product[7] (mult)             28.92 r           34.55         5.63
BDATA_reg[5]/D (FD1P)               9.69 r           18.75         9.06
BDATA_reg[3]/D (FD1P)               9.69 r           18.75         9.06
BDATA_reg[1]/D (FD1P)               9.69 r           18.75         9.06
ADATA_reg[2]/D (FD1P)               9.69 r           18.75         9.06
ADATA_reg[0]/D (FD1P)               9.69 r           18.75         9.06
BDATA_reg[15]/D (FD1)               9.69 r           18.75         9.06
BDATA_reg[13]/D (FD1)               9.69 r           18.75         9.06
ADATA_reg[14]/D (FD1)               9.69 r           18.75         9.06
ADATA_reg[12]/D (FD1)               9.69 r           18.75         9.06
ADATA_reg[4]/D (FD1)                9.69 r           18.75         9.06
mult/product[6] (mult)             25.29 r           34.55         9.26
mult/product[5] (mult)             22.18 r           34.55        12.37
REGOUT[15] (out)                    2.80 f           18.05        15.25
REGOUT[14] (out)                    2.80 f           18.05        15.25
REGOUT[13] (out)                    2.80 f           18.05        15.25
REGOUT[12] (out)                    2.80 f           18.05        15.25
REGOUT[11] (out)                    2.80 f           18.05        15.25
REGOUT[10] (out)                    2.80 f           18.05        15.25
REGOUT[9] (out)                     2.80 f           18.05        15.25
REGOUT[8] (out)                     2.80 f           18.05        15.25
REGOUT[7] (out)                     2.80 f           18.05        15.25
REGOUT[6] (out)                     2.80 f           18.05        15.25
REGOUT[5] (out)                     2.80 f           18.05        15.25
REGOUT[4] (out)                     2.80 f           18.05        15.25
REGOUT[3] (out)                     2.80 f           18.05        15.25
REGOUT[2] (out)                     2.80 f           18.05        15.25
REGOUT[1] (out)                     2.80 f           18.05        15.25
REGOUT[0] (out)                     2.80 f           18.05        15.25
mult/product[4] (mult)             19.08 r           34.55        15.47
mult/product[3] (mult)             16.92 f           34.55        17.63
mult/product[2] (mult)             11.98 r           34.55        22.57
mult/product[1] (mult)              8.55 f           34.55        26.00
mult/product[0] (mult)              6.24 f           34.55        28.31

1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 15
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[14]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[0]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                                   3.07       3.07 f
  mult/ADATA[0] (mult)                                    0.00       3.07 f
  mult/U100/A[0] (mult_DW02_mult_0)                       0.00       3.07 f
  mult/U100/U156/Z (AN2)                                  1.63       4.70 f
  mult/U100/U14/Z (ENP)                                   2.19       6.89 f
  mult/U100/U109/Z (ND2)                                  1.19       8.08 r
  mult/U100/U112/Z (ND3)                                  0.90       8.98 f
  mult/U100/S2_3_4/CO (FA1A)                              4.36      13.34 f
  mult/U100/U54/Z (ND2)                                   1.19      14.53 r
  mult/U100/U43/Z (ND3)                                   0.90      15.43 f
  mult/U100/S2_5_4/CO (FA1AP)                             4.42      19.85 f
  mult/U100/U115/Z (ND2)                                  1.19      21.04 r
  mult/U100/U101/Z (ND3)                                  0.90      21.95 f
  mult/U100/S4_4/CO (FA1A)                                4.24      26.18 f
  mult/U100/U123/Z (EOP)                                  2.26      28.45 f
  mult/U100/FS_1/A[10] (mult_DW01_add_2)                  0.00      28.45 f
  mult/U100/FS_1/U74/Z (IV)                               1.51      29.96 r
  mult/U100/FS_1/U26/Z (ND2)                              0.72      30.68 f
  mult/U100/FS_1/U36/Z (ND4P)                             1.43      32.11 r
  mult/U100/FS_1/U20/Y (IVDAP)                            0.48      32.59 f
  mult/U100/FS_1/U19/Z (ND2P)                             1.16      33.75 r
  mult/U100/FS_1/U40/Z (AO7P)                             0.60      34.36 f
  mult/U100/FS_1/U39/Z (ENP)                              2.03      36.39 f
  mult/U100/FS_1/SUM[12] (mult_DW01_add_2)                0.00      36.39 f
  mult/U100/PRODUCT[14] (mult_DW02_mult_0)                0.00      36.39 f
  mult/product[14] (mult)                                 0.00      36.39 f
  data arrival time                                                 36.39

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  output external delay                                  -5.00      34.55
  data required time                                                34.55
  --------------------------------------------------------------------------
  data required time                                                34.55
  data arrival time                                                -36.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[15]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[0]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                                   3.07       3.07 f
  mult/ADATA[0] (mult)                                    0.00       3.07 f
  mult/U100/A[0] (mult_DW02_mult_0)                       0.00       3.07 f
  mult/U100/U27/Z (AN2)                                   1.73       4.80 f
  mult/U100/U83/Z (EOP)                                   2.19       6.99 f
  mult/U100/U119/Z (ND2)                                  1.19       8.17 r
  mult/U100/U122/Z (ND3)                                  0.90       9.08 f
  mult/U100/S2_3_5/CO (FA1AP)                             4.42      13.50 f
  mult/U100/U92/Z (ND2)                                   1.19      14.69 r
  mult/U100/U95/Z (ND3)                                   1.12      15.80 f
  mult/U100/S2_5_5/S (FA1AP)                              4.34      20.14 r
  mult/U100/U115/Z (ND2)                                  0.40      20.54 f
  mult/U100/U101/Z (ND3)                                  1.47      22.02 r
  mult/U100/S4_4/S (FA1A)                                 4.52      26.54 r
  mult/U100/U146/Z (EOP)                                  1.97      28.51 r
  mult/U100/FS_1/A[9] (mult_DW01_add_2)                   0.00      28.51 r
  mult/U100/FS_1/U11/Z (IVP)                              0.48      28.99 f
  mult/U100/FS_1/U16/Z (AN2)                              1.63      30.62 f
  mult/U100/FS_1/U59/Z (ND2P)                             1.16      31.78 r
  mult/U100/FS_1/U30/Z (ND4)                              1.10      32.88 f
  mult/U100/FS_1/U66/Z (AO3)                              1.46      34.34 r
  mult/U100/FS_1/U38/Z (EOP)                              2.03      36.37 f
  mult/U100/FS_1/SUM[13] (mult_DW01_add_2)                0.00      36.37 f
  mult/U100/PRODUCT[15] (mult_DW02_mult_0)                0.00      36.37 f
  mult/product[15] (mult)                                 0.00      36.37 f
  data arrival time                                                 36.37

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  output external delay                                  -5.00      34.55
  data required time                                                34.55
  --------------------------------------------------------------------------
  data required time                                                34.55
  data arrival time                                                -36.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.82


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[13]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[0]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                                   3.07       3.07 f
  mult/ADATA[0] (mult)                                    0.00       3.07 f
  mult/U100/A[0] (mult_DW02_mult_0)                       0.00       3.07 f
  mult/U100/U27/Z (AN2)                                   1.73       4.80 f
  mult/U100/U83/Z (EOP)                                   2.19       6.99 f
  mult/U100/U119/Z (ND2)                                  1.19       8.17 r
  mult/U100/U122/Z (ND3)                                  0.90       9.08 f
  mult/U100/S2_3_5/CO (FA1AP)                             4.42      13.50 f
  mult/U100/U92/Z (ND2)                                   1.19      14.69 r
  mult/U100/U95/Z (ND3)                                   1.12      15.80 f
  mult/U100/S2_5_5/S (FA1AP)                              4.34      20.14 r
  mult/U100/U115/Z (ND2)                                  0.40      20.54 f
  mult/U100/U101/Z (ND3)                                  1.47      22.02 r
  mult/U100/S4_4/S (FA1A)                                 4.52      26.54 r
  mult/U100/U146/Z (EOP)                                  2.19      28.73 f
  mult/U100/FS_1/A[9] (mult_DW01_add_2)                   0.00      28.73 f
  mult/U100/FS_1/U69/Z (ND2)                              1.96      30.68 r
  mult/U100/FS_1/U5/Y (IVDA)                              0.70      31.38 f
  mult/U100/FS_1/U62/Z (AO6)                              2.01      33.40 r
  mult/U100/FS_1/U61/Z (AO3)                              0.94      34.34 f
  mult/U100/FS_1/U8/Z (ENP)                               2.03      36.37 f
  mult/U100/FS_1/SUM[11] (mult_DW01_add_2)                0.00      36.37 f
  mult/U100/PRODUCT[13] (mult_DW02_mult_0)                0.00      36.37 f
  mult/product[13] (mult)                                 0.00      36.37 f
  data arrival time                                                 36.37

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  output external delay                                  -5.00      34.55
  data required time                                                34.55
  --------------------------------------------------------------------------
  data required time                                                34.55
  data arrival time                                                -36.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.82


  Startpoint: BDATA_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[12]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  BDATA_reg[4]/CP (FD1P)                                  0.00       0.00 r
  BDATA_reg[4]/Q (FD1P)                                   3.07       3.07 f
  mult/BDATA[4] (mult)                                    0.00       3.07 f
  mult/U100/B[4] (mult_DW02_mult_0)                       0.00       3.07 f
  mult/U100/U160/Z (AN2)                                  1.73       4.80 f
  mult/U100/U149/Z (AN2P)                                 1.82       6.62 f
  mult/U100/S2_2_3/S (FA1P)                               3.94      10.56 f
  mult/U100/S2_3_2/CO (FA1)                               2.76      13.33 f
  mult/U100/S2_4_2/S (FA1A)                               3.83      17.16 f
  mult/U100/S2_5_1/CO (FA1)                               2.76      19.92 f
  mult/U100/S2_6_1/CO (FA1A)                              4.36      24.29 f
  mult/U100/S4_1/S (FA1)                                  3.86      28.15 f
  mult/U100/U79/Z (AN2P)                                  1.76      29.91 f
  mult/U100/FS_1/B[7] (mult_DW01_add_2)                   0.00      29.91 f
  mult/U100/FS_1/U51/Z (ND2P)                             1.74      31.65 r
  mult/U100/FS_1/U31/Z (AN2P)                             1.27      32.93 r
  mult/U100/FS_1/U35/Z (AO7P)                             0.69      33.61 f
  mult/U100/FS_1/U34/Z (IV)                               0.98      34.59 r
  mult/U100/FS_1/U48/Z (ND2)                              0.40      34.99 f
  mult/U100/FS_1/U49/Z (ND2)                              1.19      36.18 r
  mult/U100/FS_1/SUM[10] (mult_DW01_add_2)                0.00      36.18 r
  mult/U100/PRODUCT[12] (mult_DW02_mult_0)                0.00      36.18 r
  mult/product[12] (mult)                                 0.00      36.18 r
  data arrival time                                                 36.18

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  output external delay                                  -5.00      34.55
  data required time                                                34.55
  --------------------------------------------------------------------------
  data required time                                                34.55
  data arrival time                                                -36.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.63


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[11]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[0]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                                   3.07       3.07 f
  mult/ADATA[0] (mult)                                    0.00       3.07 f
  mult/U100/A[0] (mult_DW02_mult_0)                       0.00       3.07 f
  mult/U100/U27/Z (AN2)                                   1.73       4.80 f
  mult/U100/U83/Z (EOP)                                   2.19       6.99 f
  mult/U100/U119/Z (ND2)                                  1.19       8.17 r
  mult/U100/U122/Z (ND3)                                  0.90       9.08 f
  mult/U100/S2_3_5/S (FA1AP)                              4.20      13.28 r
  mult/U100/U52/Z (EOP)                                   2.11      15.39 f
  mult/U100/U53/Z (EOP)                                   2.19      17.58 f
  mult/U100/U45/Z (ND2P)                                  1.16      18.74 r
  mult/U100/U42/Z (ND3)                                   0.90      19.64 f
  mult/U100/U68/Z (EOP)                                   2.11      21.75 f
  mult/U100/U69/Z (EOP)                                   2.11      23.86 f
  mult/U100/U57/Z (EO3P)                                  3.72      27.58 f
  mult/U100/U136/Z (AN2P)                                 1.95      29.53 f
  mult/U100/FS_1/B[8] (mult_DW01_add_2)                   0.00      29.53 f
  mult/U100/FS_1/U32/Z (IVAP)                             0.67      30.20 r
  mult/U100/FS_1/U25/Z (ND2)                              0.88      31.08 f
  mult/U100/FS_1/U72/Z (IV)                               0.98      32.06 r
  mult/U100/FS_1/U42/Z (AO7)                              1.00      33.05 f
  mult/U100/FS_1/U12/Z (IV)                               0.98      34.03 r
  mult/U100/FS_1/U52/Z (ND2)                              0.40      34.43 f
  mult/U100/FS_1/U53/Z (ND2)                              1.19      35.62 r
  mult/U100/FS_1/SUM[9] (mult_DW01_add_2)                 0.00      35.62 r
  mult/U100/PRODUCT[11] (mult_DW02_mult_0)                0.00      35.62 r
  mult/product[11] (mult)                                 0.00      35.62 r
  data arrival time                                                 35.62

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  output external delay                                  -5.00      34.55
  data required time                                                34.55
  --------------------------------------------------------------------------
  data required time                                                34.55
  data arrival time                                                -35.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: ADATA_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[3]/CP (FD1)                                   0.00       0.00 r
  ADATA_reg[3]/Q (FD1)                                    5.02       5.02 r
  add_36/A[3] (PathSegment_DW01_add_1)                    0.00       5.02 r
  add_36/U74/Y (IVDA)                                     0.70       5.72 f
  add_36/U22/Z (ND2)                                      1.19       6.91 r
  add_36/U20/Z (ND3)                                      1.22       8.13 f
  add_36/U187/Z (IVA)                                     0.71       8.85 r
  add_36/U60/Z (ND2)                                      0.56       9.41 f
  add_36/U137/Z (ND3P)                                    1.88      11.29 r
  add_36/U153/Z (IVA)                                     0.58      11.86 f
  add_36/U11/Z (AN2P)                                     1.76      13.62 f
  add_36/U67/Z (AO7)                                      1.46      15.08 r
  add_36/U66/Z (EO)                                       2.10      17.17 f
  add_36/SUM[7] (PathSegment_DW01_add_1)                  0.00      17.17 f
  U151/Z (MUX21H)                                         2.25      19.43 f
  REGOUT_reg[7]/D (FD1)                                   0.00      19.43 f
  data arrival time                                                 19.43

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[7]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -19.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult/product[10]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[0]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                                   3.07       3.07 f
  mult/ADATA[0] (mult)                                    0.00       3.07 f
  mult/U100/A[0] (mult_DW02_mult_0)                       0.00       3.07 f
  mult/U100/U27/Z (AN2)                                   1.73       4.80 f
  mult/U100/U83/Z (EOP)                                   2.19       6.99 f
  mult/U100/U119/Z (ND2)                                  1.19       8.17 r
  mult/U100/U122/Z (ND3)                                  0.90       9.08 f
  mult/U100/S2_3_5/S (FA1AP)                              4.20      13.28 r
  mult/U100/U52/Z (EOP)                                   2.11      15.39 f
  mult/U100/U53/Z (EOP)                                   2.19      17.58 f
  mult/U100/U45/Z (ND2P)                                  1.16      18.74 r
  mult/U100/U42/Z (ND3)                                   0.90      19.64 f
  mult/U100/U68/Z (EOP)                                   2.11      21.75 f
  mult/U100/U69/Z (EOP)                                   2.11      23.86 f
  mult/U100/U57/Z (EO3P)                                  3.72      27.58 f
  mult/U100/U136/Z (AN2P)                                 1.95      29.53 f
  mult/U100/FS_1/B[8] (mult_DW01_add_2)                   0.00      29.53 f
  mult/U100/FS_1/U13/Z (AN2)                              1.68      31.21 f
  mult/U100/FS_1/U22/Z (IVA)                              0.71      31.93 r
  mult/U100/FS_1/U33/Z (ND2)                              0.56      32.49 f
  mult/U100/FS_1/U46/Z (IV)                               0.98      33.46 r
  mult/U100/FS_1/U43/Z (ND2)                              0.40      33.86 f
  mult/U100/FS_1/U45/Z (ND2)                              1.19      35.05 r
  mult/U100/FS_1/SUM[8] (mult_DW01_add_2)                 0.00      35.05 r
  mult/U100/PRODUCT[10] (mult_DW02_mult_0)                0.00      35.05 r
  mult/product[10] (mult)                                 0.00      35.05 r
  data arrival time                                                 35.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  output external delay                                  -5.00      34.55
  data required time                                                34.55
  --------------------------------------------------------------------------
  data required time                                                34.55
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: ADATA_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[3]/CP (FD1)                                   0.00       0.00 r
  ADATA_reg[3]/Q (FD1)                                    5.02       5.02 r
  add_36/A[3] (PathSegment_DW01_add_1)                    0.00       5.02 r
  add_36/U74/Y (IVDA)                                     0.70       5.72 f
  add_36/U22/Z (ND2)                                      1.19       6.91 r
  add_36/U20/Z (ND3)                                      1.22       8.13 f
  add_36/U187/Z (IVA)                                     0.71       8.85 r
  add_36/U60/Z (ND2)                                      0.56       9.41 f
  add_36/U137/Z (ND3P)                                    1.88      11.29 r
  add_36/U153/Z (IVA)                                     0.58      11.86 f
  add_36/U11/Z (AN2P)                                     1.76      13.62 f
  add_36/U152/Z (AO7P)                                    1.18      14.80 r
  add_36/U64/Z (EN)                                       2.10      16.90 f
  add_36/SUM[6] (PathSegment_DW01_add_1)                  0.00      16.90 f
  U150/Z (MUX21H)                                         2.25      19.15 f
  REGOUT_reg[6]/D (FD1)                                   0.00      19.15 f
  data arrival time                                                 19.15

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[6]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -19.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/QN (FD1P)                                  3.62       3.62 r
  U107/Z (IVA)                                            1.12       4.74 f
  add_36/A[1] (PathSegment_DW01_add_1)                    0.00       4.74 f
  add_36/U143/Z (IV)                                      0.98       5.72 r
  add_36/U23/Z (ND2)                                      0.40       6.12 f
  add_36/U20/Z (ND3)                                      1.87       7.99 r
  add_36/U187/Z (IVA)                                     0.69       8.67 f
  add_36/U60/Z (ND2)                                      1.44      10.12 r
  add_36/U137/Z (ND3P)                                    1.32      11.44 f
  add_36/U35/Z (AO6)                                      2.01      13.45 r
  add_36/U92/Z (AO7)                                      0.84      14.29 f
  add_36/U91/Z (EO)                                       2.10      16.39 f
  add_36/SUM[11] (PathSegment_DW01_add_1)                 0.00      16.39 f
  U155/Z (MUX21H)                                         2.25      18.64 f
  REGOUT_reg[11]/D (FD1)                                  0.00      18.64 f
  data arrival time                                                 18.64

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[11]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -18.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: ADATA_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[10]/CP (FD1)                                  0.00       0.00 r
  ADATA_reg[10]/Q (FD1)                                   3.04       3.04 f
  add_36/A[10] (PathSegment_DW01_add_1)                   0.00       3.04 f
  add_36/U63/Z (NR2)                                      2.95       6.00 r
  add_36/U10/Z (NR2)                                      0.58       6.57 f
  add_36/U3/Z (AN4P)                                      1.97       8.54 f
  add_36/U19/Z (ND4)                                      1.87      10.41 r
  add_36/U168/Z (IVA)                                     0.69      11.10 f
  add_36/U13/Z (AO2)                                      2.01      13.11 r
  add_36/U72/Z (ND4)                                      1.10      14.21 f
  add_36/U70/Z (EO)                                       2.10      16.31 f
  add_36/SUM[15] (PathSegment_DW01_add_1)                 0.00      16.31 f
  U159/Z (MUX21H)                                         2.25      18.56 f
  REGOUT_reg[15]/D (FD1)                                  0.00      18.56 f
  data arrival time                                                 18.56

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[15]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -18.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: ADATA_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[10]/CP (FD1)                                  0.00       0.00 r
  ADATA_reg[10]/Q (FD1)                                   3.04       3.04 f
  add_36/A[10] (PathSegment_DW01_add_1)                   0.00       3.04 f
  add_36/U63/Z (NR2)                                      2.95       6.00 r
  add_36/U10/Z (NR2)                                      0.58       6.57 f
  add_36/U3/Z (AN4P)                                      1.97       8.54 f
  add_36/U19/Z (ND4)                                      1.87      10.41 r
  add_36/U168/Z (IVA)                                     0.69      11.10 f
  add_36/U12/Z (AO6)                                      2.01      13.11 r
  add_36/U69/Z (ND4)                                      1.10      14.21 f
  add_36/U68/Z (EO)                                       2.10      16.31 f
  add_36/SUM[14] (PathSegment_DW01_add_1)                 0.00      16.31 f
  U158/Z (MUX21H)                                         2.25      18.56 f
  REGOUT_reg[14]/D (FD1)                                  0.00      18.56 f
  data arrival time                                                 18.56

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[14]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -18.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: ADATA_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[3]/CP (FD1)                                   0.00       0.00 r
  ADATA_reg[3]/Q (FD1)                                    5.02       5.02 r
  add_36/A[3] (PathSegment_DW01_add_1)                    0.00       5.02 r
  add_36/U74/Y (IVDA)                                     0.70       5.72 f
  add_36/U22/Z (ND2)                                      1.19       6.91 r
  add_36/U20/Z (ND3)                                      1.22       8.13 f
  add_36/U83/Z (AO7)                                      1.46       9.59 r
  add_36/U33/Z (AO7)                                      0.84      10.43 f
  add_36/U31/Z (ND2)                                      1.96      12.39 r
  add_36/U44/Z (ND2)                                      0.40      12.79 f
  add_36/U94/Z (ND2)                                      1.19      13.98 r
  add_36/U93/Z (EO)                                       2.10      16.08 f
  add_36/SUM[12] (PathSegment_DW01_add_1)                 0.00      16.08 f
  U156/Z (MUX21H)                                         2.25      18.33 f
  REGOUT_reg[12]/D (FD1)                                  0.00      18.33 f
  data arrival time                                                 18.33

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[12]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -18.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ADATA_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[3]/CP (FD1)                                   0.00       0.00 r
  ADATA_reg[3]/Q (FD1)                                    5.02       5.02 r
  add_36/A[3] (PathSegment_DW01_add_1)                    0.00       5.02 r
  add_36/U74/Y (IVDA)                                     0.70       5.72 f
  add_36/U22/Z (ND2)                                      1.19       6.91 r
  add_36/U20/Z (ND3)                                      1.22       8.13 f
  add_36/U83/Z (AO7)                                      1.46       9.59 r
  add_36/U33/Z (AO7)                                      0.84      10.43 f
  add_36/U31/Z (ND2)                                      1.96      12.39 r
  add_36/U42/Z (ND2)                                      0.40      12.79 f
  add_36/U87/Z (ND2)                                      1.19      13.98 r
  add_36/U85/Z (EN)                                       2.10      16.08 f
  add_36/SUM[9] (PathSegment_DW01_add_1)                  0.00      16.08 f
  U153/Z (MUX21H)                                         2.25      18.33 f
  REGOUT_reg[9]/D (FD1)                                   0.00      18.33 f
  data arrival time                                                 18.33

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[9]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -18.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/QN (FD1P)                                  3.62       3.62 r
  U107/Z (IVA)                                            1.12       4.74 f
  add_36/A[1] (PathSegment_DW01_add_1)                    0.00       4.74 f
  add_36/U143/Z (IV)                                      0.98       5.72 r
  add_36/U23/Z (ND2)                                      0.40       6.12 f
  add_36/U20/Z (ND3)                                      1.87       7.99 r
  add_36/U187/Z (IVA)                                     0.69       8.67 f
  add_36/U60/Z (ND2)                                      1.44      10.12 r
  add_36/U137/Z (ND3P)                                    1.32      11.44 f
  add_36/U43/Z (ND2)                                      1.19      12.63 r
  add_36/U90/Z (ND4)                                      1.10      13.73 f
  add_36/U88/Z (EN)                                       2.10      15.82 f
  add_36/SUM[10] (PathSegment_DW01_add_1)                 0.00      15.82 f
  U154/Z (MUX21H)                                         2.25      18.08 f
  REGOUT_reg[10]/D (FD1)                                  0.00      18.08 f
  data arrival time                                                 18.08

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[10]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -18.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/QN (FD1P)                                  3.62       3.62 r
  U107/Z (IVA)                                            1.12       4.74 f
  add_36/A[1] (PathSegment_DW01_add_1)                    0.00       4.74 f
  add_36/U143/Z (IV)                                      0.98       5.72 r
  add_36/U23/Z (ND2)                                      0.40       6.12 f
  add_36/U20/Z (ND3)                                      1.87       7.99 r
  add_36/U187/Z (IVA)                                     0.69       8.67 f
  add_36/U80/Z (ND2)                                      1.19       9.86 r
  add_36/U79/Z (ND3)                                      1.33      11.19 f
  add_36/U46/Z (ND2)                                      1.19      12.38 r
  add_36/U96/Z (ND4)                                      1.10      13.48 f
  add_36/U95/Z (EO)                                       2.10      15.58 f
  add_36/SUM[13] (PathSegment_DW01_add_1)                 0.00      15.58 f
  U157/Z (MUX21H)                                         2.25      17.83 f
  REGOUT_reg[13]/D (FD1)                                  0.00      17.83 f
  data arrival time                                                 17.83

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[13]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -17.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


1
 
****************************************
Report : timing_requirements
        -ignored
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:04 2020
****************************************

1
