#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG0` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG0` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec>;
#[doc = "Field `ENA_STATUS_0` reader - 0:0\\]
Enabled Status for intr_in\\[0\\]"]
pub type EnaStatus0R = crate::BitReader;
#[doc = "Field `ENA_STATUS_0` writer - 0:0\\]
Enabled Status for intr_in\\[0\\]"]
pub type EnaStatus0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_1` reader - 1:1\\]
Enabled Status for intr_in\\[1\\]"]
pub type EnaStatus1R = crate::BitReader;
#[doc = "Field `ENA_STATUS_1` writer - 1:1\\]
Enabled Status for intr_in\\[1\\]"]
pub type EnaStatus1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_2` reader - 2:2\\]
Enabled Status for intr_in\\[2\\]"]
pub type EnaStatus2R = crate::BitReader;
#[doc = "Field `ENA_STATUS_2` writer - 2:2\\]
Enabled Status for intr_in\\[2\\]"]
pub type EnaStatus2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_3` reader - 3:3\\]
Enabled Status for intr_in\\[3\\]"]
pub type EnaStatus3R = crate::BitReader;
#[doc = "Field `ENA_STATUS_3` writer - 3:3\\]
Enabled Status for intr_in\\[3\\]"]
pub type EnaStatus3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_4` reader - 4:4\\]
Enabled Status for intr_in\\[4\\]"]
pub type EnaStatus4R = crate::BitReader;
#[doc = "Field `ENA_STATUS_4` writer - 4:4\\]
Enabled Status for intr_in\\[4\\]"]
pub type EnaStatus4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_5` reader - 5:5\\]
Enabled Status for intr_in\\[5\\]"]
pub type EnaStatus5R = crate::BitReader;
#[doc = "Field `ENA_STATUS_5` writer - 5:5\\]
Enabled Status for intr_in\\[5\\]"]
pub type EnaStatus5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_6` reader - 6:6\\]
Enabled Status for intr_in\\[6\\]"]
pub type EnaStatus6R = crate::BitReader;
#[doc = "Field `ENA_STATUS_6` writer - 6:6\\]
Enabled Status for intr_in\\[6\\]"]
pub type EnaStatus6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_7` reader - 7:7\\]
Enabled Status for intr_in\\[7\\]"]
pub type EnaStatus7R = crate::BitReader;
#[doc = "Field `ENA_STATUS_7` writer - 7:7\\]
Enabled Status for intr_in\\[7\\]"]
pub type EnaStatus7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_8` reader - 8:8\\]
Enabled Status for intr_in\\[8\\]"]
pub type EnaStatus8R = crate::BitReader;
#[doc = "Field `ENA_STATUS_8` writer - 8:8\\]
Enabled Status for intr_in\\[8\\]"]
pub type EnaStatus8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_9` reader - 9:9\\]
Enabled Status for intr_in\\[9\\]"]
pub type EnaStatus9R = crate::BitReader;
#[doc = "Field `ENA_STATUS_9` writer - 9:9\\]
Enabled Status for intr_in\\[9\\]"]
pub type EnaStatus9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_10` reader - 10:10\\]
Enabled Status for intr_in\\[10\\]"]
pub type EnaStatus10R = crate::BitReader;
#[doc = "Field `ENA_STATUS_10` writer - 10:10\\]
Enabled Status for intr_in\\[10\\]"]
pub type EnaStatus10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_11` reader - 11:11\\]
Enabled Status for intr_in\\[11\\]"]
pub type EnaStatus11R = crate::BitReader;
#[doc = "Field `ENA_STATUS_11` writer - 11:11\\]
Enabled Status for intr_in\\[11\\]"]
pub type EnaStatus11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_12` reader - 12:12\\]
Enabled Status for intr_in\\[12\\]"]
pub type EnaStatus12R = crate::BitReader;
#[doc = "Field `ENA_STATUS_12` writer - 12:12\\]
Enabled Status for intr_in\\[12\\]"]
pub type EnaStatus12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_13` reader - 13:13\\]
Enabled Status for intr_in\\[13\\]"]
pub type EnaStatus13R = crate::BitReader;
#[doc = "Field `ENA_STATUS_13` writer - 13:13\\]
Enabled Status for intr_in\\[13\\]"]
pub type EnaStatus13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_14` reader - 14:14\\]
Enabled Status for intr_in\\[14\\]"]
pub type EnaStatus14R = crate::BitReader;
#[doc = "Field `ENA_STATUS_14` writer - 14:14\\]
Enabled Status for intr_in\\[14\\]"]
pub type EnaStatus14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_15` reader - 15:15\\]
Enabled Status for intr_in\\[15\\]"]
pub type EnaStatus15R = crate::BitReader;
#[doc = "Field `ENA_STATUS_15` writer - 15:15\\]
Enabled Status for intr_in\\[15\\]"]
pub type EnaStatus15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_16` reader - 16:16\\]
Enabled Status for intr_in\\[16\\]"]
pub type EnaStatus16R = crate::BitReader;
#[doc = "Field `ENA_STATUS_16` writer - 16:16\\]
Enabled Status for intr_in\\[16\\]"]
pub type EnaStatus16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_17` reader - 17:17\\]
Enabled Status for intr_in\\[17\\]"]
pub type EnaStatus17R = crate::BitReader;
#[doc = "Field `ENA_STATUS_17` writer - 17:17\\]
Enabled Status for intr_in\\[17\\]"]
pub type EnaStatus17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_18` reader - 18:18\\]
Enabled Status for intr_in\\[18\\]"]
pub type EnaStatus18R = crate::BitReader;
#[doc = "Field `ENA_STATUS_18` writer - 18:18\\]
Enabled Status for intr_in\\[18\\]"]
pub type EnaStatus18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_19` reader - 19:19\\]
Enabled Status for intr_in\\[19\\]"]
pub type EnaStatus19R = crate::BitReader;
#[doc = "Field `ENA_STATUS_19` writer - 19:19\\]
Enabled Status for intr_in\\[19\\]"]
pub type EnaStatus19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_20` reader - 20:20\\]
Enabled Status for intr_in\\[20\\]"]
pub type EnaStatus20R = crate::BitReader;
#[doc = "Field `ENA_STATUS_20` writer - 20:20\\]
Enabled Status for intr_in\\[20\\]"]
pub type EnaStatus20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_21` reader - 21:21\\]
Enabled Status for intr_in\\[21\\]"]
pub type EnaStatus21R = crate::BitReader;
#[doc = "Field `ENA_STATUS_21` writer - 21:21\\]
Enabled Status for intr_in\\[21\\]"]
pub type EnaStatus21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_22` reader - 22:22\\]
Enabled Status for intr_in\\[22\\]"]
pub type EnaStatus22R = crate::BitReader;
#[doc = "Field `ENA_STATUS_22` writer - 22:22\\]
Enabled Status for intr_in\\[22\\]"]
pub type EnaStatus22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_23` reader - 23:23\\]
Enabled Status for intr_in\\[23\\]"]
pub type EnaStatus23R = crate::BitReader;
#[doc = "Field `ENA_STATUS_23` writer - 23:23\\]
Enabled Status for intr_in\\[23\\]"]
pub type EnaStatus23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_24` reader - 24:24\\]
Enabled Status for intr_in\\[24\\]"]
pub type EnaStatus24R = crate::BitReader;
#[doc = "Field `ENA_STATUS_24` writer - 24:24\\]
Enabled Status for intr_in\\[24\\]"]
pub type EnaStatus24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_25` reader - 25:25\\]
Enabled Status for intr_in\\[25\\]"]
pub type EnaStatus25R = crate::BitReader;
#[doc = "Field `ENA_STATUS_25` writer - 25:25\\]
Enabled Status for intr_in\\[25\\]"]
pub type EnaStatus25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_26` reader - 26:26\\]
Enabled Status for intr_in\\[26\\]"]
pub type EnaStatus26R = crate::BitReader;
#[doc = "Field `ENA_STATUS_26` writer - 26:26\\]
Enabled Status for intr_in\\[26\\]"]
pub type EnaStatus26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_27` reader - 27:27\\]
Enabled Status for intr_in\\[27\\]"]
pub type EnaStatus27R = crate::BitReader;
#[doc = "Field `ENA_STATUS_27` writer - 27:27\\]
Enabled Status for intr_in\\[27\\]"]
pub type EnaStatus27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_28` reader - 28:28\\]
Enabled Status for intr_in\\[28\\]"]
pub type EnaStatus28R = crate::BitReader;
#[doc = "Field `ENA_STATUS_28` writer - 28:28\\]
Enabled Status for intr_in\\[28\\]"]
pub type EnaStatus28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_29` reader - 29:29\\]
Enabled Status for intr_in\\[29\\]"]
pub type EnaStatus29R = crate::BitReader;
#[doc = "Field `ENA_STATUS_29` writer - 29:29\\]
Enabled Status for intr_in\\[29\\]"]
pub type EnaStatus29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_30` reader - 30:30\\]
Enabled Status for intr_in\\[30\\]"]
pub type EnaStatus30R = crate::BitReader;
#[doc = "Field `ENA_STATUS_30` writer - 30:30\\]
Enabled Status for intr_in\\[30\\]"]
pub type EnaStatus30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_31` reader - 31:31\\]
Enabled Status for intr_in\\[31\\]"]
pub type EnaStatus31R = crate::BitReader;
#[doc = "Field `ENA_STATUS_31` writer - 31:31\\]
Enabled Status for intr_in\\[31\\]"]
pub type EnaStatus31W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enabled Status for intr_in\\[0\\]"]
    #[inline(always)]
    pub fn ena_status_0(&self) -> EnaStatus0R {
        EnaStatus0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enabled Status for intr_in\\[1\\]"]
    #[inline(always)]
    pub fn ena_status_1(&self) -> EnaStatus1R {
        EnaStatus1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enabled Status for intr_in\\[2\\]"]
    #[inline(always)]
    pub fn ena_status_2(&self) -> EnaStatus2R {
        EnaStatus2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enabled Status for intr_in\\[3\\]"]
    #[inline(always)]
    pub fn ena_status_3(&self) -> EnaStatus3R {
        EnaStatus3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enabled Status for intr_in\\[4\\]"]
    #[inline(always)]
    pub fn ena_status_4(&self) -> EnaStatus4R {
        EnaStatus4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enabled Status for intr_in\\[5\\]"]
    #[inline(always)]
    pub fn ena_status_5(&self) -> EnaStatus5R {
        EnaStatus5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enabled Status for intr_in\\[6\\]"]
    #[inline(always)]
    pub fn ena_status_6(&self) -> EnaStatus6R {
        EnaStatus6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enabled Status for intr_in\\[7\\]"]
    #[inline(always)]
    pub fn ena_status_7(&self) -> EnaStatus7R {
        EnaStatus7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enabled Status for intr_in\\[8\\]"]
    #[inline(always)]
    pub fn ena_status_8(&self) -> EnaStatus8R {
        EnaStatus8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enabled Status for intr_in\\[9\\]"]
    #[inline(always)]
    pub fn ena_status_9(&self) -> EnaStatus9R {
        EnaStatus9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enabled Status for intr_in\\[10\\]"]
    #[inline(always)]
    pub fn ena_status_10(&self) -> EnaStatus10R {
        EnaStatus10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enabled Status for intr_in\\[11\\]"]
    #[inline(always)]
    pub fn ena_status_11(&self) -> EnaStatus11R {
        EnaStatus11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enabled Status for intr_in\\[12\\]"]
    #[inline(always)]
    pub fn ena_status_12(&self) -> EnaStatus12R {
        EnaStatus12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enabled Status for intr_in\\[13\\]"]
    #[inline(always)]
    pub fn ena_status_13(&self) -> EnaStatus13R {
        EnaStatus13R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enabled Status for intr_in\\[14\\]"]
    #[inline(always)]
    pub fn ena_status_14(&self) -> EnaStatus14R {
        EnaStatus14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enabled Status for intr_in\\[15\\]"]
    #[inline(always)]
    pub fn ena_status_15(&self) -> EnaStatus15R {
        EnaStatus15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enabled Status for intr_in\\[16\\]"]
    #[inline(always)]
    pub fn ena_status_16(&self) -> EnaStatus16R {
        EnaStatus16R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enabled Status for intr_in\\[17\\]"]
    #[inline(always)]
    pub fn ena_status_17(&self) -> EnaStatus17R {
        EnaStatus17R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enabled Status for intr_in\\[18\\]"]
    #[inline(always)]
    pub fn ena_status_18(&self) -> EnaStatus18R {
        EnaStatus18R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enabled Status for intr_in\\[19\\]"]
    #[inline(always)]
    pub fn ena_status_19(&self) -> EnaStatus19R {
        EnaStatus19R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enabled Status for intr_in\\[20\\]"]
    #[inline(always)]
    pub fn ena_status_20(&self) -> EnaStatus20R {
        EnaStatus20R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enabled Status for intr_in\\[21\\]"]
    #[inline(always)]
    pub fn ena_status_21(&self) -> EnaStatus21R {
        EnaStatus21R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enabled Status for intr_in\\[22\\]"]
    #[inline(always)]
    pub fn ena_status_22(&self) -> EnaStatus22R {
        EnaStatus22R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enabled Status for intr_in\\[23\\]"]
    #[inline(always)]
    pub fn ena_status_23(&self) -> EnaStatus23R {
        EnaStatus23R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enabled Status for intr_in\\[24\\]"]
    #[inline(always)]
    pub fn ena_status_24(&self) -> EnaStatus24R {
        EnaStatus24R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enabled Status for intr_in\\[25\\]"]
    #[inline(always)]
    pub fn ena_status_25(&self) -> EnaStatus25R {
        EnaStatus25R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enabled Status for intr_in\\[26\\]"]
    #[inline(always)]
    pub fn ena_status_26(&self) -> EnaStatus26R {
        EnaStatus26R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enabled Status for intr_in\\[27\\]"]
    #[inline(always)]
    pub fn ena_status_27(&self) -> EnaStatus27R {
        EnaStatus27R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enabled Status for intr_in\\[28\\]"]
    #[inline(always)]
    pub fn ena_status_28(&self) -> EnaStatus28R {
        EnaStatus28R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enabled Status for intr_in\\[29\\]"]
    #[inline(always)]
    pub fn ena_status_29(&self) -> EnaStatus29R {
        EnaStatus29R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enabled Status for intr_in\\[30\\]"]
    #[inline(always)]
    pub fn ena_status_30(&self) -> EnaStatus30R {
        EnaStatus30R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enabled Status for intr_in\\[31\\]"]
    #[inline(always)]
    pub fn ena_status_31(&self) -> EnaStatus31R {
        EnaStatus31R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enabled Status for intr_in\\[0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_0(&mut self) -> EnaStatus0W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus0W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enabled Status for intr_in\\[1\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_1(&mut self) -> EnaStatus1W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus1W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enabled Status for intr_in\\[2\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_2(&mut self) -> EnaStatus2W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus2W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enabled Status for intr_in\\[3\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_3(&mut self) -> EnaStatus3W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus3W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enabled Status for intr_in\\[4\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_4(&mut self) -> EnaStatus4W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus4W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enabled Status for intr_in\\[5\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_5(&mut self) -> EnaStatus5W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus5W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enabled Status for intr_in\\[6\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_6(&mut self) -> EnaStatus6W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus6W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enabled Status for intr_in\\[7\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_7(&mut self) -> EnaStatus7W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus7W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enabled Status for intr_in\\[8\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_8(&mut self) -> EnaStatus8W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus8W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enabled Status for intr_in\\[9\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_9(&mut self) -> EnaStatus9W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus9W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enabled Status for intr_in\\[10\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_10(&mut self) -> EnaStatus10W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus10W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enabled Status for intr_in\\[11\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_11(&mut self) -> EnaStatus11W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus11W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enabled Status for intr_in\\[12\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_12(&mut self) -> EnaStatus12W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus12W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enabled Status for intr_in\\[13\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_13(&mut self) -> EnaStatus13W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus13W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enabled Status for intr_in\\[14\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_14(&mut self) -> EnaStatus14W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus14W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enabled Status for intr_in\\[15\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_15(&mut self) -> EnaStatus15W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus15W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enabled Status for intr_in\\[16\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_16(&mut self) -> EnaStatus16W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus16W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enabled Status for intr_in\\[17\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_17(&mut self) -> EnaStatus17W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus17W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enabled Status for intr_in\\[18\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_18(&mut self) -> EnaStatus18W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus18W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enabled Status for intr_in\\[19\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_19(&mut self) -> EnaStatus19W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus19W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enabled Status for intr_in\\[20\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_20(&mut self) -> EnaStatus20W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus20W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enabled Status for intr_in\\[21\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_21(&mut self) -> EnaStatus21W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus21W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enabled Status for intr_in\\[22\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_22(&mut self) -> EnaStatus22W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus22W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enabled Status for intr_in\\[23\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_23(&mut self) -> EnaStatus23W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus23W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enabled Status for intr_in\\[24\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_24(&mut self) -> EnaStatus24W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus24W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enabled Status for intr_in\\[25\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_25(&mut self) -> EnaStatus25W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus25W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enabled Status for intr_in\\[26\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_26(&mut self) -> EnaStatus26W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus26W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enabled Status for intr_in\\[27\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_27(&mut self) -> EnaStatus27W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus27W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enabled Status for intr_in\\[28\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_28(&mut self) -> EnaStatus28W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus28W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enabled Status for intr_in\\[29\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_29(&mut self) -> EnaStatus29W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus29W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enabled Status for intr_in\\[30\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_30(&mut self) -> EnaStatus30W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus30W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enabled Status for intr_in\\[31\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_31(&mut self) -> EnaStatus31W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec> {
        EnaStatus31W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_ena_status_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_ena_status_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_ena_status_reg0::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_ena_status_reg0::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG0 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg0Spec {
    const RESET_VALUE: u32 = 0;
}
