

================================================================
== Vivado HLS Report for 'qrf_givens_float_s'
================================================================
* Date:           Wed Jul 29 20:31:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   75|   75|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                  |                       |  Latency  |  Interval | Pipeline |
        |             Instance             |         Module        | min | max | min | max |   Type   |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_qrf_magnitude_float_s_fu_220  |qrf_magnitude_float_s  |   48|   48|    1|    1| function |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 1, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%b_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 77 'read' 'b_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%b_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_real)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 78 'read' 'b_M_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%a_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 79 'read' 'a_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%a_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_real)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 80 'read' 'a_M_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%extra_pass_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %extra_pass)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 81 'read' 'extra_pass_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %extra_pass_read, label %7, label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:279]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [50/50] (5.43ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 83 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_72 = bitcast float %a_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 84 'bitcast' 'p_Val2_72' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln368_4 = trunc i32 %p_Val2_72 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 85 'trunc' 'trunc_ln368_4' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i32 %p_Val2_72 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 86 'trunc' 'trunc_ln284' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 87 'bitconcatenate' 'p_Result_s' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %p_Result_s to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 88 'bitcast' 'bitcast_ln348' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_72, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 89 'partselect' 'tmp_17' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.55ns)   --->   "%icmp_ln284 = icmp ne i8 %tmp_17, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 90 'icmp' 'icmp_ln284' <Predicate = (!extra_pass_read)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (2.44ns)   --->   "%icmp_ln284_1 = icmp eq i23 %trunc_ln284, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 91 'icmp' 'icmp_ln284_1' <Predicate = (!extra_pass_read)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp oeq float %bitcast_ln348, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 92 'fcmp' 'tmp_18' <Predicate = (!extra_pass_read)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [50/50] (5.43ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 93 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %b_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 94 'bitcast' 'p_Val2_s' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 95 'trunc' 'trunc_ln368' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i32 %p_Val2_s to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 96 'trunc' 'trunc_ln306' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_57 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 97 'bitconcatenate' 'p_Result_57' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln348_1 = bitcast i32 %p_Result_57 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 98 'bitcast' 'bitcast_ln348_1' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 99 'partselect' 'tmp_s' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln306 = icmp ne i8 %tmp_s, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 100 'icmp' 'icmp_ln306' <Predicate = (extra_pass_read)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (2.44ns)   --->   "%icmp_ln306_1 = icmp eq i23 %trunc_ln306, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 101 'icmp' 'icmp_ln306_1' <Predicate = (extra_pass_read)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp oeq float %bitcast_ln348_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 102 'fcmp' 'tmp_16' <Predicate = (extra_pass_read)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.36>
ST_2 : Operation 103 [49/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 103 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%or_ln284 = or i1 %icmp_ln284_1, %icmp_ln284" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 104 'or' 'or_ln284' <Predicate = (!extra_pass_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp oeq float %bitcast_ln348, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 105 'fcmp' 'tmp_18' <Predicate = (!extra_pass_read)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %or_ln284, %tmp_18" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 106 'and' 'and_ln284' <Predicate = (!extra_pass_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %and_ln284, label %2, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 107 'br' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_Val2_69 = bitcast float %a_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 108 'bitcast' 'p_Val2_69' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln368_6 = trunc i32 %p_Val2_69 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 109 'trunc' 'trunc_ln368_6' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln284_1 = trunc i32 %p_Val2_69 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 110 'trunc' 'trunc_ln284_1' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_52 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 111 'bitconcatenate' 'p_Result_52' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln348_2 = bitcast i32 %p_Result_52 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 112 'bitcast' 'bitcast_ln348_2' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_69, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 113 'partselect' 'tmp_21' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.55ns)   --->   "%icmp_ln284_2 = icmp ne i8 %tmp_21, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 114 'icmp' 'icmp_ln284_2' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (2.44ns)   --->   "%icmp_ln284_3 = icmp eq i23 %trunc_ln284_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 115 'icmp' 'icmp_ln284_3' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp oeq float %bitcast_ln348_2, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 116 'fcmp' 'tmp_22' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [49/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 117 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%or_ln306 = or i1 %icmp_ln306_1, %icmp_ln306" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 118 'or' 'or_ln306' <Predicate = (extra_pass_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp oeq float %bitcast_ln348_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 119 'fcmp' 'tmp_16' <Predicate = (extra_pass_read)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln306 = and i1 %or_ln306, %tmp_16" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 120 'and' 'and_ln306' <Predicate = (extra_pass_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %and_ln306, label %8, label %._crit_edge4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 121 'br' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_Val2_68 = bitcast float %b_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 122 'bitcast' 'p_Val2_68' <Predicate = (extra_pass_read & and_ln306)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln368_5 = trunc i32 %p_Val2_68 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 123 'trunc' 'trunc_ln368_5' <Predicate = (extra_pass_read & and_ln306)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln306_1 = trunc i32 %p_Val2_68 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 124 'trunc' 'trunc_ln306_1' <Predicate = (extra_pass_read & and_ln306)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_58 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 125 'bitconcatenate' 'p_Result_58' <Predicate = (extra_pass_read & and_ln306)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln348_3 = bitcast i32 %p_Result_58 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 126 'bitcast' 'bitcast_ln348_3' <Predicate = (extra_pass_read & and_ln306)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_68, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 127 'partselect' 'tmp_19' <Predicate = (extra_pass_read & and_ln306)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.55ns)   --->   "%icmp_ln306_2 = icmp ne i8 %tmp_19, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 128 'icmp' 'icmp_ln306_2' <Predicate = (extra_pass_read & and_ln306)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (2.44ns)   --->   "%icmp_ln306_3 = icmp eq i23 %trunc_ln306_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 129 'icmp' 'icmp_ln306_3' <Predicate = (extra_pass_read & and_ln306)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp oeq float %bitcast_ln348_3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 130 'fcmp' 'tmp_20' <Predicate = (extra_pass_read & and_ln306)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.36>
ST_3 : Operation 131 [48/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 131 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%or_ln284_1 = or i1 %icmp_ln284_3, %icmp_ln284_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 132 'or' 'or_ln284_1' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp oeq float %bitcast_ln348_2, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 133 'fcmp' 'tmp_22' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %or_ln284_1, %tmp_22" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 134 'and' 'and_ln284_1' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %and_ln284_1, label %3, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 135 'br' <Predicate = (!extra_pass_read & and_ln284)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_Val2_70 = bitcast float %b_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 136 'bitcast' 'p_Val2_70' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln368_7 = trunc i32 %p_Val2_70 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 137 'trunc' 'trunc_ln368_7' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln284_2 = trunc i32 %p_Val2_70 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 138 'trunc' 'trunc_ln284_2' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_53 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_7)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 139 'bitconcatenate' 'p_Result_53' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln348_4 = bitcast i32 %p_Result_53 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 140 'bitcast' 'bitcast_ln348_4' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_70, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 141 'partselect' 'tmp_23' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.55ns)   --->   "%icmp_ln284_4 = icmp ne i8 %tmp_23, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 142 'icmp' 'icmp_ln284_4' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (2.44ns)   --->   "%icmp_ln284_5 = icmp eq i23 %trunc_ln284_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 143 'icmp' 'icmp_ln284_5' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp oeq float %bitcast_ln348_4, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 144 'fcmp' 'tmp_24' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [48/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 145 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln306_1)   --->   "%or_ln306_1 = or i1 %icmp_ln306_3, %icmp_ln306_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 146 'or' 'or_ln306_1' <Predicate = (extra_pass_read & and_ln306)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp oeq float %bitcast_ln348_3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 147 'fcmp' 'tmp_20' <Predicate = (extra_pass_read & and_ln306)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln306_1 = and i1 %or_ln306_1, %tmp_20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 148 'and' 'and_ln306_1' <Predicate = (extra_pass_read & and_ln306)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (1.76ns)   --->   "br i1 %and_ln306_1, label %9, label %._crit_edge4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 149 'br' <Predicate = (extra_pass_read & and_ln306)> <Delay = 1.76>
ST_3 : Operation 150 [4/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 150 'fmul' 'tmp_i_i4' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [4/4] (5.70ns)   --->   "%tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 151 'fmul' 'tmp_6_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 152 [47/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 152 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%or_ln284_2 = or i1 %icmp_ln284_5, %icmp_ln284_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 153 'or' 'or_ln284_2' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp oeq float %bitcast_ln348_4, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 154 'fcmp' 'tmp_24' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %or_ln284_2, %tmp_24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 155 'and' 'and_ln284_2' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %and_ln284_2, label %4, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 156 'br' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%p_Val2_71 = bitcast float %b_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 157 'bitcast' 'p_Val2_71' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln368_8 = trunc i32 %p_Val2_71 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 158 'trunc' 'trunc_ln368_8' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln284_3 = trunc i32 %p_Val2_71 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 159 'trunc' 'trunc_ln284_3' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_54 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 160 'bitconcatenate' 'p_Result_54' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln348_5 = bitcast i32 %p_Result_54 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 161 'bitcast' 'bitcast_ln348_5' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_71, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 162 'partselect' 'tmp_25' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (1.55ns)   --->   "%icmp_ln284_6 = icmp ne i8 %tmp_25, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 163 'icmp' 'icmp_ln284_6' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (2.44ns)   --->   "%icmp_ln284_7 = icmp eq i23 %trunc_ln284_3, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 164 'icmp' 'icmp_ln284_7' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [2/2] (5.43ns)   --->   "%tmp_26 = fcmp oeq float %bitcast_ln348_5, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 165 'fcmp' 'tmp_26' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [47/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 166 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 167 [3/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 167 'fmul' 'tmp_i_i4' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [3/4] (5.70ns)   --->   "%tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 168 'fmul' 'tmp_6_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.36>
ST_5 : Operation 169 [46/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 169 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_3)   --->   "%or_ln284_3 = or i1 %icmp_ln284_7, %icmp_ln284_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 170 'or' 'or_ln284_3' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/2] (5.43ns)   --->   "%tmp_26 = fcmp oeq float %bitcast_ln348_5, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 171 'fcmp' 'tmp_26' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_3 = and i1 %or_ln284_3, %tmp_26" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 172 'and' 'and_ln284_3' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %and_ln284_3, label %5, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 173 'br' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00>
ST_5 : Operation 174 [4/4] (5.70ns)   --->   "%tmp_i_i_61 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 174 'fmul' 'tmp_i_i_61' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [4/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 175 'fmul' 'tmp_6_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [4/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 176 'fmul' 'tmp_i_i5' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [4/4] (5.70ns)   --->   "%tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 177 'fmul' 'tmp_6_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_72, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285]   --->   Operation 178 'bitselect' 'p_Result_55' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 0.00>
ST_5 : Operation 179 [46/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 179 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 180 [2/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 180 'fmul' 'tmp_i_i4' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [2/4] (5.70ns)   --->   "%tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 181 'fmul' 'tmp_6_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.36>
ST_6 : Operation 182 [45/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 182 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 183 [3/4] (5.70ns)   --->   "%tmp_i_i_61 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 183 'fmul' 'tmp_i_i_61' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [3/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 184 'fmul' 'tmp_6_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [3/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 185 'fmul' 'tmp_i_i5' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [3/4] (5.70ns)   --->   "%tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 186 'fmul' 'tmp_6_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [45/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 187 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 188 [1/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 188 'fmul' 'tmp_i_i4' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/4] (5.70ns)   --->   "%tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 189 'fmul' 'tmp_6_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.36>
ST_7 : Operation 190 [44/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 190 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 191 [2/4] (5.70ns)   --->   "%tmp_i_i_61 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 191 'fmul' 'tmp_i_i_61' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [2/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 192 'fmul' 'tmp_6_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [2/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 193 'fmul' 'tmp_i_i5' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [2/4] (5.70ns)   --->   "%tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 194 'fmul' 'tmp_6_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [44/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 195 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.36>
ST_8 : Operation 196 [43/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 196 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 197 [1/4] (5.70ns)   --->   "%tmp_i_i_61 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 197 'fmul' 'tmp_i_i_61' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 198 'fmul' 'tmp_6_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 199 'fmul' 'tmp_i_i5' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/4] (5.70ns)   --->   "%tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 200 'fmul' 'tmp_6_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [43/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 201 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.36>
ST_9 : Operation 202 [42/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 202 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 203 [42/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 203 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.36>
ST_10 : Operation 204 [41/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 204 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 205 [41/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 205 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.36>
ST_11 : Operation 206 [40/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 206 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 207 [40/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 207 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.36>
ST_12 : Operation 208 [39/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 208 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 209 [39/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 209 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.36>
ST_13 : Operation 210 [38/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 210 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 211 [38/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 211 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.36>
ST_14 : Operation 212 [37/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 212 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 213 [37/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 213 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.36>
ST_15 : Operation 214 [36/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 214 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 215 [36/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 215 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.36>
ST_16 : Operation 216 [35/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 216 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 217 [35/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 217 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.36>
ST_17 : Operation 218 [34/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 218 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 219 [34/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 219 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.36>
ST_18 : Operation 220 [33/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 220 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 221 [33/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 221 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.36>
ST_19 : Operation 222 [32/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 222 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 223 [32/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 223 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 8.36>
ST_20 : Operation 224 [31/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 224 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 225 [31/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 225 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.36>
ST_21 : Operation 226 [30/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 226 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 227 [30/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 227 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.36>
ST_22 : Operation 228 [29/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 228 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 229 [29/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 229 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 8.36>
ST_23 : Operation 230 [28/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 230 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 231 [28/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 231 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.36>
ST_24 : Operation 232 [27/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 232 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 233 [27/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 233 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.36>
ST_25 : Operation 234 [26/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 234 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 235 [26/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 235 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.36>
ST_26 : Operation 236 [25/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 236 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 237 [25/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 237 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.36>
ST_27 : Operation 238 [24/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 238 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 239 [24/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 239 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.36>
ST_28 : Operation 240 [23/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 240 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 241 [23/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 241 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.36>
ST_29 : Operation 242 [22/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 242 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 243 [22/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 243 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.36>
ST_30 : Operation 244 [21/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 244 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 245 [21/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 245 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.36>
ST_31 : Operation 246 [20/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 246 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 247 [20/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 247 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 8.36>
ST_32 : Operation 248 [19/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 248 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 249 [19/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 249 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 8.36>
ST_33 : Operation 250 [18/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 250 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 251 [18/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 251 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.36>
ST_34 : Operation 252 [17/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 252 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 253 [17/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 253 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 8.36>
ST_35 : Operation 254 [16/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 254 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 255 [16/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 255 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 8.36>
ST_36 : Operation 256 [15/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 256 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 257 [15/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 257 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 8.36>
ST_37 : Operation 258 [14/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 258 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 259 [14/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 259 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 8.36>
ST_38 : Operation 260 [13/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 260 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 261 [13/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 261 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 8.36>
ST_39 : Operation 262 [12/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 262 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 263 [12/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 263 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.36>
ST_40 : Operation 264 [11/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 264 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 265 [11/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 265 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 8.36>
ST_41 : Operation 266 [10/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 266 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 267 [10/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 267 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 8.36>
ST_42 : Operation 268 [9/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 268 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 269 [9/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 269 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 8.36>
ST_43 : Operation 270 [8/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 270 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 271 [8/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 271 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 8.36>
ST_44 : Operation 272 [7/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 272 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 273 [7/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 273 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.36>
ST_45 : Operation 274 [6/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 274 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 275 [6/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 275 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 8.36>
ST_46 : Operation 276 [5/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 276 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 277 [5/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 277 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 8.36>
ST_47 : Operation 278 [4/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 278 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 279 [4/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 279 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 8.36>
ST_48 : Operation 280 [3/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 280 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 281 [3/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 281 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.36>
ST_49 : Operation 282 [2/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 282 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 283 [2/50] (8.36ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 283 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 7.47>
ST_50 : Operation 284 [1/50] (7.47ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 284 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 7.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 285 [1/50] (7.47ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 285 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 7.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 5.70>
ST_51 : Operation 286 [4/4] (5.70ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 286 'fmul' 'tmp_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 287 [4/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 287 'fmul' 'tmp_3_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 288 [4/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 288 'fmul' 'tmp_5_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 289 [4/4] (5.70ns)   --->   "%tmp_i_i8 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 289 'fmul' 'tmp_i_i8' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 290 [4/4] (5.70ns)   --->   "%tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 290 'fmul' 'tmp_5_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 291 [4/4] (5.70ns)   --->   "%tmp_i_i7 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 291 'fmul' 'tmp_i_i7' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 292 [4/4] (5.70ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 292 'fmul' 'tmp_3_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 293 [4/4] (5.70ns)   --->   "%tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 293 'fmul' 'tmp_5_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.70>
ST_52 : Operation 294 [3/4] (5.70ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 294 'fmul' 'tmp_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 295 [3/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 295 'fmul' 'tmp_3_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 296 [3/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 296 'fmul' 'tmp_5_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 297 [3/4] (5.70ns)   --->   "%tmp_i_i8 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 297 'fmul' 'tmp_i_i8' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 298 [3/4] (5.70ns)   --->   "%tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 298 'fmul' 'tmp_5_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 299 [3/4] (5.70ns)   --->   "%tmp_i_i7 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 299 'fmul' 'tmp_i_i7' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 300 [3/4] (5.70ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 300 'fmul' 'tmp_3_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 301 [3/4] (5.70ns)   --->   "%tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 301 'fmul' 'tmp_5_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.70>
ST_53 : Operation 302 [2/4] (5.70ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 302 'fmul' 'tmp_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 303 [2/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 303 'fmul' 'tmp_3_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 304 [2/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 304 'fmul' 'tmp_5_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 305 [2/4] (5.70ns)   --->   "%tmp_i_i8 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 305 'fmul' 'tmp_i_i8' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 306 [2/4] (5.70ns)   --->   "%tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 306 'fmul' 'tmp_5_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 307 [2/4] (5.70ns)   --->   "%tmp_i_i7 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 307 'fmul' 'tmp_i_i7' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 308 [2/4] (5.70ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 308 'fmul' 'tmp_3_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 309 [2/4] (5.70ns)   --->   "%tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 309 'fmul' 'tmp_5_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.70>
ST_54 : Operation 310 [1/4] (5.70ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 310 'fmul' 'tmp_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 311 [1/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 311 'fmul' 'tmp_3_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 312 [1/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 312 'fmul' 'tmp_5_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 313 [1/4] (5.70ns)   --->   "%tmp_i_i8 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 313 'fmul' 'tmp_i_i8' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 314 [1/4] (5.70ns)   --->   "%tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 314 'fmul' 'tmp_5_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 315 [1/4] (5.70ns)   --->   "%tmp_i_i7 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 315 'fmul' 'tmp_i_i7' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 316 [1/4] (5.70ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 316 'fmul' 'tmp_3_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 317 [1/4] (5.70ns)   --->   "%tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 317 'fmul' 'tmp_5_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 318 [5/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 318 'fadd' 'tmp_2_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 319 [5/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 319 'fadd' 'tmp_4_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 320 [5/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 320 'fsub' 'tmp_7_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 321 [5/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 321 'fadd' 'tmp_2_i_i5' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 322 [5/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 322 'fsub' 'tmp_7_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 323 [5/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 323 'fadd' 'tmp_2_i_i4' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 324 [5/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 324 'fadd' 'tmp_4_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 325 [5/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 325 'fsub' 'tmp_7_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 326 [4/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 326 'fadd' 'tmp_2_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 327 [4/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 327 'fadd' 'tmp_4_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 328 [4/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 328 'fsub' 'tmp_7_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 329 [4/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 329 'fadd' 'tmp_2_i_i5' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 330 [4/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 330 'fsub' 'tmp_7_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 331 [4/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 331 'fadd' 'tmp_2_i_i4' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 332 [4/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 332 'fadd' 'tmp_4_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 333 [4/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 333 'fsub' 'tmp_7_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 334 [3/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 334 'fadd' 'tmp_2_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 335 [3/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 335 'fadd' 'tmp_4_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 336 [3/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 336 'fsub' 'tmp_7_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 337 [3/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 337 'fadd' 'tmp_2_i_i5' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 338 [3/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 338 'fsub' 'tmp_7_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 339 [3/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 339 'fadd' 'tmp_2_i_i4' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 340 [3/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 340 'fadd' 'tmp_4_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 341 [3/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 341 'fsub' 'tmp_7_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 342 [2/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 342 'fadd' 'tmp_2_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 343 [2/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 343 'fadd' 'tmp_4_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 344 [2/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 344 'fsub' 'tmp_7_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 345 [2/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 345 'fadd' 'tmp_2_i_i5' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 346 [2/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 346 'fsub' 'tmp_7_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 347 [2/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 347 'fadd' 'tmp_2_i_i4' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 348 [2/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 348 'fadd' 'tmp_4_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 349 [2/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 349 'fsub' 'tmp_7_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 350 [1/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 350 'fadd' 'tmp_2_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 351 [1/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 351 'fadd' 'tmp_4_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 352 [1/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 352 'fsub' 'tmp_7_i_i' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 353 [1/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 353 'fadd' 'tmp_2_i_i5' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 354 [1/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 354 'fsub' 'tmp_7_i_i2' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 355 [1/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 355 'fadd' 'tmp_2_i_i4' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 356 [1/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 356 'fadd' 'tmp_4_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 357 [1/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 357 'fsub' 'tmp_7_i_i1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.07>
ST_60 : Operation 358 [16/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 358 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 359 [16/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 359 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 360 [16/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 360 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 361 [16/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 361 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 362 [16/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 362 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 363 [16/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 363 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.07>
ST_61 : Operation 364 [15/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 364 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 365 [15/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 365 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 366 [15/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 366 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 367 [15/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 367 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 368 [15/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 368 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 369 [15/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 369 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.07>
ST_62 : Operation 370 [14/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 370 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 371 [14/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 371 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 372 [14/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 372 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 373 [14/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 373 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 374 [14/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 374 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 375 [14/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 375 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.07>
ST_63 : Operation 376 [13/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 376 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 377 [13/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 377 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 378 [13/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 378 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 379 [13/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 379 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 380 [13/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 380 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 381 [13/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 381 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.07>
ST_64 : Operation 382 [12/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 382 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 383 [12/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 383 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 384 [12/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 384 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 385 [12/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 385 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 386 [12/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 386 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 387 [12/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 387 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.07>
ST_65 : Operation 388 [11/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 388 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 389 [11/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 389 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 390 [11/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 390 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 391 [11/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 391 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 392 [11/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 392 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 393 [11/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 393 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.07>
ST_66 : Operation 394 [10/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 394 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 395 [10/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 395 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 396 [10/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 396 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 397 [10/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 397 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 398 [10/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 398 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 399 [10/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 399 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.07>
ST_67 : Operation 400 [9/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 400 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 401 [9/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 401 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 402 [9/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 402 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 403 [9/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 403 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 404 [9/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 404 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 405 [9/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 405 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.07>
ST_68 : Operation 406 [8/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 406 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 407 [8/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 407 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 408 [8/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 408 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 409 [8/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 409 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 410 [8/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 410 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 411 [8/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 411 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.07>
ST_69 : Operation 412 [7/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 412 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 413 [7/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 413 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 414 [7/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 414 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 415 [7/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 415 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 416 [7/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 416 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 417 [7/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 417 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.07>
ST_70 : Operation 418 [6/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 418 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 419 [6/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 419 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 420 [6/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 420 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 421 [6/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 421 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 422 [6/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 422 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 423 [6/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 423 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.07>
ST_71 : Operation 424 [5/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 424 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 425 [5/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 425 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 426 [5/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 426 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 427 [5/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 427 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 428 [5/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 428 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 429 [5/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 429 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.07>
ST_72 : Operation 430 [4/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 430 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 431 [4/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 431 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 432 [4/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 432 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 433 [4/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 433 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 434 [4/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 434 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 435 [4/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 435 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.07>
ST_73 : Operation 436 [3/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 436 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 437 [3/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 437 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 438 [3/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 438 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 439 [3/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 439 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 440 [3/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 440 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 441 [3/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 441 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.07>
ST_74 : Operation 442 [2/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 442 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 443 [2/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 443 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 444 [2/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 444 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 445 [2/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 445 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 446 [2/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 446 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 447 [2/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 447 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.07>
ST_75 : Operation 448 [1/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 448 'fdiv' 'c_tmp_M_real' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 449 [1/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 449 'fdiv' 'c_tmp_M_imag' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 450 [1/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 450 'fdiv' 's_tmp_M_real_1' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 451 [1/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 451 'fdiv' 'complex_M_imag_writ' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 452 [1/1] (1.76ns)   --->   "br label %6"   --->   Operation 452 'br' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 1.76>
ST_75 : Operation 453 [1/1] (0.00ns)   --->   "%p_Result_56 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_55, i31 1065353216)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285]   --->   Operation 453 'bitconcatenate' 'p_Result_56' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 0.00>
ST_75 : Operation 454 [1/1] (0.00ns)   --->   "%c_tmp_M_real_1 = bitcast i32 %p_Result_56 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285]   --->   Operation 454 'bitcast' 'c_tmp_M_real_1' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 0.00>
ST_75 : Operation 455 [1/1] (1.76ns)   --->   "br label %6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:287]   --->   Operation 455 'br' <Predicate = (!extra_pass_read & and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 1.76>
ST_75 : Operation 456 [1/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 456 'fdiv' 's_tmp_M_real' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 457 [1/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 457 'fdiv' 'complex_M_imag_writ_1' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 458 [1/1] (1.76ns)   --->   "br label %9"   --->   Operation 458 'br' <Predicate = (extra_pass_read & !and_ln306_1) | (extra_pass_read & !and_ln306)> <Delay = 1.76>

State 76 <SV = 75> <Delay = 2.76>
ST_76 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_M_real_2 = phi float [ 0.000000e+00, %5 ], [ %s_tmp_M_real_1, %._crit_edge ]"   --->   Operation 459 'phi' 'tmp_M_real_2' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_M_imag_2 = phi float [ 0.000000e+00, %5 ], [ %c_tmp_M_imag, %._crit_edge ]"   --->   Operation 460 'phi' 'tmp_M_imag_2' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_M_real_1 = phi float [ %c_tmp_M_real_1, %5 ], [ %c_tmp_M_real, %._crit_edge ]"   --->   Operation 461 'phi' 'tmp_M_real_1' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%s_tmp_M_imag = phi float [ 0.000000e+00, %5 ], [ %complex_M_imag_writ, %._crit_edge ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 462 'phi' 's_tmp_M_imag' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln155_2 = bitcast float %tmp_M_imag_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291]   --->   Operation 463 'bitcast' 'bitcast_ln155_2' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 464 [1/1] (0.99ns)   --->   "%xor_ln155_1 = xor i32 %bitcast_ln155_2, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291]   --->   Operation 464 'xor' 'xor_ln155_1' <Predicate = (!extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_M_imag_3 = bitcast i32 %xor_ln155_1 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291]   --->   Operation 465 'bitcast' 'tmp_M_imag_3' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%bitcast_ln155_4 = bitcast float %s_tmp_M_imag to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:293]   --->   Operation 466 'bitcast' 'bitcast_ln155_4' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 467 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155_2 = xor i32 %bitcast_ln155_4, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:293]   --->   Operation 467 'xor' 'xor_ln155_2' <Predicate = (!extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_M_imag_5 = bitcast i32 %xor_ln155_2 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:293]   --->   Operation 468 'bitcast' 'tmp_M_imag_5' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 469 [1/1] (0.00ns)   --->   "%bitcast_ln444 = bitcast float %tmp_M_real_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 469 'bitcast' 'bitcast_ln444' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 470 [1/1] (0.99ns)   --->   "%xor_ln444 = xor i32 %bitcast_ln444, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 470 'xor' 'xor_ln444' <Predicate = (!extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln444_1 = bitcast i32 %xor_ln444 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 471 'bitcast' 'bitcast_ln444_1' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 472 [1/1] (1.76ns)   --->   "br label %10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:299]   --->   Operation 472 'br' <Predicate = (!extra_pass_read)> <Delay = 1.76>
ST_76 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_M_real = phi float [ %s_tmp_M_real, %._crit_edge4 ], [ 1.000000e+00, %8 ]"   --->   Operation 473 'phi' 'tmp_M_real' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%s_tmp_M_imag_2 = phi float [ %complex_M_imag_writ_1, %._crit_edge4 ], [ 0.000000e+00, %8 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 474 'phi' 's_tmp_M_imag_2' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%bitcast_ln155 = bitcast float %s_tmp_M_imag_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:313]   --->   Operation 475 'bitcast' 'bitcast_ln155' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 476 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:313]   --->   Operation 476 'xor' 'xor_ln155' <Predicate = (extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_M_imag_1 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:313]   --->   Operation 477 'bitcast' 'tmp_M_imag_1' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_76 : Operation 478 [1/1] (1.76ns)   --->   "br label %10"   --->   Operation 478 'br' <Predicate = (extra_pass_read)> <Delay = 1.76>
ST_76 : Operation 479 [1/1] (0.00ns)   --->   "%c_M_real_write_assi = phi float [ %tmp_M_real_1, %6 ], [ 1.000000e+00, %9 ]"   --->   Operation 479 'phi' 'c_M_real_write_assi' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 480 [1/1] (0.00ns)   --->   "%c_M_imag_write_assi = phi float [ %tmp_M_imag_3, %6 ], [ 0.000000e+00, %9 ]"   --->   Operation 480 'phi' 'c_M_imag_write_assi' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 481 [1/1] (0.00ns)   --->   "%s_M_real_write_assi = phi float [ %tmp_M_real_2, %6 ], [ 0.000000e+00, %9 ]"   --->   Operation 481 'phi' 's_M_real_write_assi' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 482 [1/1] (0.00ns)   --->   "%s_M_imag_write_assi = phi float [ %tmp_M_imag_5, %6 ], [ 0.000000e+00, %9 ]"   --->   Operation 482 'phi' 's_M_imag_write_assi' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 483 [1/1] (0.00ns)   --->   "%ss_M_real_write_ass = phi float [ %bitcast_ln444_1, %6 ], [ 0.000000e+00, %9 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 483 'phi' 'ss_M_real_write_ass' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 484 [1/1] (0.00ns)   --->   "%cc_M_real_write_ass = phi float [ %tmp_M_real_1, %6 ], [ %tmp_M_real, %9 ]"   --->   Operation 484 'phi' 'cc_M_real_write_ass' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 485 [1/1] (0.00ns)   --->   "%cc_M_imag_write_ass = phi float [ %tmp_M_imag_2, %6 ], [ %tmp_M_imag_1, %9 ]"   --->   Operation 485 'phi' 'cc_M_imag_write_ass' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 486 [1/1] (0.00ns)   --->   "%r_M_real_0 = phi float [ %sqrt_mag_a_mag_b, %6 ], [ %sqrt_mag_a_mag_b_1, %9 ]"   --->   Operation 486 'phi' 'r_M_real_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 487 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { float, float, float, float, float, float, float, float, float } undef, float %c_M_real_write_assi, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 487 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 488 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_s, float %c_M_imag_write_assi, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 488 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 489 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_1, float %s_M_real_write_assi, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 489 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 490 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_2, float %s_M_imag_write_assi, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 490 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 491 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_3, float %ss_M_real_write_ass, 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 491 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 492 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_4, float %s_M_imag_write_assi, 5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 492 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 493 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_5, float %cc_M_real_write_ass, 6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 493 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 494 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_6, float %cc_M_imag_write_ass, 7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 494 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 495 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_7, float %r_M_real_0, 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 495 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 496 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float } %mrv_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 496 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ extra_pass]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_M_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_M_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_M_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_M_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_M_imag_read         (read          ) [ 01111111111111111111111111111111111111111111111111111110000000000000000000000]
b_M_real_read         (read          ) [ 01111111111111111111111111111111111111111111111111111110000000000000000000000]
a_M_imag_read         (read          ) [ 01111111111111111111111111111111111111111111111111111110000000000000000000000]
a_M_real_read         (read          ) [ 01111111111111111111111111111111111111111111111111111110000000000000000000000]
extra_pass_read       (read          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln279              (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_72             (bitcast       ) [ 01111100000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_4         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln284           (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s            (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln348         (bitcast       ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284            (icmp          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284_1          (icmp          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s              (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368           (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln306           (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_57           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln348_1       (bitcast       ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln306            (icmp          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln306_1          (icmp          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln284              (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284             (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln284              (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_69             (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_6         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln284_1         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_52           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln348_2       (bitcast       ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284_2          (icmp          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284_3          (icmp          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln306              (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln306             (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln306              (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_68             (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_5         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln306_1         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_58           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln348_3       (bitcast       ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln306_2          (icmp          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln306_3          (icmp          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln284_1            (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_1           (and           ) [ 01011111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln284              (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_70             (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_7         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln284_2         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_53           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln348_4       (bitcast       ) [ 01001000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284_4          (icmp          ) [ 01001000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284_5          (icmp          ) [ 01001000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln306_1            (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln306_1           (and           ) [ 01011111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln306              (br            ) [ 01011111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln284_2            (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_2           (and           ) [ 01001111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln284              (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_71             (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_8         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln284_3         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_54           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln348_5       (bitcast       ) [ 01000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284_6          (icmp          ) [ 01000100000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284_7          (icmp          ) [ 01000100000000000000000000000000000000000000000000000000000000000000000000000]
or_ln284_3            (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_3           (and           ) [ 01000111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln284              (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_55           (bitselect     ) [ 01000011111111111111111111111111111111111111111111111111111111111111111111110]
tmp_i_i4              (fmul          ) [ 01000001111111111111111111111111111111111111111111111111111100000000000000000]
tmp_6_i_i1            (fmul          ) [ 01000001111111111111111111111111111111111111111111111111111100000000000000000]
tmp_i_i_61            (fmul          ) [ 01000000011111111111111111111111111111111111111111111111111100000000000000000]
tmp_6_i_i             (fmul          ) [ 01000000011111111111111111111111111111111111111111111111111100000000000000000]
tmp_i_i5              (fmul          ) [ 01000000011111111111111111111111111111111111111111111111111100000000000000000]
tmp_6_i_i2            (fmul          ) [ 01000000011111111111111111111111111111111111111111111111111100000000000000000]
sqrt_mag_a_mag_b      (call          ) [ 01000000000000000000000000000000000000000000000000011111111111111111111111111]
sqrt_mag_a_mag_b_1    (call          ) [ 01000000000000000000000000000000000000000000000000011111111111111111111111111]
tmp_i_i               (fmul          ) [ 01000000000000000000000000000000000000000000000000000001111100000000000000000]
tmp_3_i_i             (fmul          ) [ 01000000000000000000000000000000000000000000000000000001111100000000000000000]
tmp_5_i_i             (fmul          ) [ 01000000000000000000000000000000000000000000000000000001111100000000000000000]
tmp_i_i8              (fmul          ) [ 01000000000000000000000000000000000000000000000000000001111100000000000000000]
tmp_5_i_i2            (fmul          ) [ 01000000000000000000000000000000000000000000000000000001111100000000000000000]
tmp_i_i7              (fmul          ) [ 01000000000000000000000000000000000000000000000000000001111100000000000000000]
tmp_3_i_i1            (fmul          ) [ 01000000000000000000000000000000000000000000000000000001111100000000000000000]
tmp_5_i_i1            (fmul          ) [ 01000000000000000000000000000000000000000000000000000001111100000000000000000]
tmp_2_i_i             (fadd          ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111110]
tmp_4_i_i             (fadd          ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111110]
tmp_7_i_i             (fsub          ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111110]
tmp_2_i_i5            (fadd          ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111110]
tmp_7_i_i2            (fsub          ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111110]
tmp_2_i_i4            (fadd          ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111110]
tmp_4_i_i1            (fadd          ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111110]
tmp_7_i_i1            (fsub          ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111110]
c_tmp_M_real          (fdiv          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011]
c_tmp_M_imag          (fdiv          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011]
s_tmp_M_real_1        (fdiv          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011]
complex_M_imag_writ   (fdiv          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln0                (br            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011]
p_Result_56           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
c_tmp_M_real_1        (bitcast       ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln287              (br            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011]
s_tmp_M_real          (fdiv          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000011]
complex_M_imag_writ_1 (fdiv          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln0                (br            ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_M_real_2          (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_M_imag_2          (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_M_real_1          (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
s_tmp_M_imag          (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
bitcast_ln155_2       (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155_1           (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_3          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln155_4       (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155_2           (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_5          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln444         (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln444             (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln444_1       (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln299              (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real            (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
s_tmp_M_imag_2        (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
bitcast_ln155         (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155             (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_1          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
c_M_real_write_assi   (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
c_M_imag_write_assi   (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
s_M_real_write_assi   (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
s_M_imag_write_assi   (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ss_M_real_write_ass   (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
cc_M_real_write_ass   (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
cc_M_imag_write_ass   (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
r_M_real_0            (phi           ) [ 01000000000000000000000000000000000000000000000000011111111111111111111111111]
mrv_s                 (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_1                 (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_2                 (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_3                 (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_4                 (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_5                 (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_6                 (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_7                 (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_8                 (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln321             (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="extra_pass">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extra_pass"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_M_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_M_real"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_M_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_M_imag"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_M_real">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_M_real"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_M_imag"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_magnitude<float>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="b_M_imag_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_M_imag_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="b_M_real_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_M_real_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="a_M_imag_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_M_imag_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_M_real_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_M_real_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="extra_pass_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="extra_pass_read/1 "/>
</bind>
</comp>

<comp id="74" class="1005" name="tmp_M_real_2_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_real_2 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_M_real_2_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="32" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real_2/76 "/>
</bind>
</comp>

<comp id="85" class="1005" name="tmp_M_imag_2_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_imag_2 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_M_imag_2_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="32" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_imag_2/76 "/>
</bind>
</comp>

<comp id="96" class="1005" name="tmp_M_real_1_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_M_real_1 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_M_real_1_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real_1/76 "/>
</bind>
</comp>

<comp id="105" class="1005" name="s_tmp_M_imag_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_tmp_M_imag (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="s_tmp_M_imag_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="32" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_tmp_M_imag/76 "/>
</bind>
</comp>

<comp id="116" class="1005" name="tmp_M_real_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="73"/>
<pin id="118" dir="1" index="1" bw="32" slack="73"/>
</pin_list>
<bind>
<opset="tmp_M_real (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_M_real_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="73"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real/76 "/>
</bind>
</comp>

<comp id="127" class="1005" name="s_tmp_M_imag_2_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="73"/>
<pin id="129" dir="1" index="1" bw="32" slack="73"/>
</pin_list>
<bind>
<opset="s_tmp_M_imag_2 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="s_tmp_M_imag_2_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="32" slack="73"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_tmp_M_imag_2/76 "/>
</bind>
</comp>

<comp id="138" class="1005" name="c_M_real_write_assi_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="c_M_real_write_assi (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="c_M_real_write_assi_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_M_real_write_assi/76 "/>
</bind>
</comp>

<comp id="149" class="1005" name="c_M_imag_write_assi_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="c_M_imag_write_assi (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="c_M_imag_write_assi_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_M_imag_write_assi/76 "/>
</bind>
</comp>

<comp id="159" class="1005" name="s_M_real_write_assi_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="s_M_real_write_assi (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="s_M_real_write_assi_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_M_real_write_assi/76 "/>
</bind>
</comp>

<comp id="170" class="1005" name="s_M_imag_write_assi_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="s_M_imag_write_assi (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="s_M_imag_write_assi_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_M_imag_write_assi/76 "/>
</bind>
</comp>

<comp id="180" class="1005" name="ss_M_real_write_ass_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ss_M_real_write_ass (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="ss_M_real_write_ass_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ss_M_real_write_ass/76 "/>
</bind>
</comp>

<comp id="190" class="1005" name="cc_M_real_write_ass_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cc_M_real_write_ass (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="cc_M_real_write_ass_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cc_M_real_write_ass/76 "/>
</bind>
</comp>

<comp id="201" class="1005" name="cc_M_imag_write_ass_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cc_M_imag_write_ass (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="cc_M_imag_write_ass_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cc_M_imag_write_ass/76 "/>
</bind>
</comp>

<comp id="211" class="1005" name="r_M_real_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="r_M_real_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="r_M_real_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="26"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="26"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_M_real_0/76 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_qrf_magnitude_float_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="0" index="3" bw="32" slack="0"/>
<pin id="225" dir="0" index="4" bw="32" slack="0"/>
<pin id="226" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sqrt_mag_a_mag_b/1 sqrt_mag_a_mag_b_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="47"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2_i_i/55 tmp_2_i_i4/55 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_4_i_i/55 tmp_4_i_i1/55 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="32" slack="47"/>
<pin id="246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_7_i_i/55 tmp_7_i_i1/55 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="32" slack="47"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2_i_i5/55 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="32" slack="47"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_7_i_i2/55 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="49"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i4/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="49"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i_i1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="4"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="47"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_61/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="4"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="47"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i_i/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="4"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="47"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i5/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="4"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="47"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i_i2/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="0" index="1" bw="32" slack="50"/>
<pin id="288" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i/51 tmp_i_i7/51 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3_i_i/51 tmp_3_i_i1/51 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="0" index="1" bw="32" slack="50"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i_i/51 tmp_5_i_i1/51 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="0" index="1" bw="32" slack="50"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i8/51 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="32" slack="50"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i_i2/51 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="c_tmp_M_real/60 s_tmp_M_real/60 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="c_tmp_M_imag/60 complex_M_imag_writ_1/60 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="s_tmp_M_real_1/60 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="complex_M_imag_writ/60 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_18/1 tmp_16/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_22/2 tmp_20/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="341" class="1005" name="reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sqrt_mag_a_mag_b sqrt_mag_a_mag_b_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i tmp_i_i7 "/>
</bind>
</comp>

<comp id="358" class="1005" name="reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i tmp_3_i_i1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i tmp_5_i_i1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i tmp_2_i_i4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i_i tmp_4_i_i1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i tmp_7_i_i1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_tmp_M_real s_tmp_M_real "/>
</bind>
</comp>

<comp id="392" class="1005" name="reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_tmp_M_imag complex_M_imag_writ_1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Val2_72_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_72/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln368_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_4/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln284_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln284/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_Result_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="31" slack="0"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="bitcast_ln348_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_17_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="0" index="3" bw="6" slack="0"/>
<pin id="428" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln284_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln284_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="23" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_1/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Val2_s_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln368_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln306_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln306/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_Result_57_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="31" slack="0"/>
<pin id="461" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_57/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="bitcast_ln348_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348_1/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_s_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln306_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln306_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="23" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306_1/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln284_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="1" slack="1"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln284_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Val2_69_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_69/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln368_6_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_6/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln284_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln284_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_Result_52_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="31" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_52/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="bitcast_ln348_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348_2/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_21_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln284_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_2/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln284_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="23" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_3/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln306_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="1" slack="1"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln306/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="and_ln306_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln306/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_Val2_68_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_68/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln368_5_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_5/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln306_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln306_1/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_Result_58_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="31" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_58/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="bitcast_ln348_3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348_3/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_19_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="0" index="2" bw="6" slack="0"/>
<pin id="586" dir="0" index="3" bw="6" slack="0"/>
<pin id="587" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln306_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306_2/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln306_3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="23" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306_3/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="or_ln284_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="1" slack="1"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284_1/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="and_ln284_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Val2_70_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="2"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_70/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln368_7_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_7/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln284_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln284_2/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_Result_53_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="31" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_53/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="bitcast_ln348_4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348_4/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_23_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln284_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_4/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln284_5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="23" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_5/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln306_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="1" slack="1"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln306_1/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln306_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln306_1/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln284_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="0" index="1" bw="1" slack="1"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284_2/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="and_ln284_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_2/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_Val2_71_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="3"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_71/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln368_8_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_8/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="trunc_ln284_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln284_3/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Result_54_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="0" index="2" bw="31" slack="0"/>
<pin id="695" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_54/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="bitcast_ln348_5_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348_5/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_25_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="6" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln284_6_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_6/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp_ln284_7_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="23" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_7/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="or_ln284_3_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="1"/>
<pin id="728" dir="0" index="1" bw="1" slack="1"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284_3/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="and_ln284_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_3/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_Result_55_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="4"/>
<pin id="739" dir="0" index="2" bw="6" slack="0"/>
<pin id="740" dir="1" index="3" bw="1" slack="70"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_55/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_Result_56_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="70"/>
<pin id="746" dir="0" index="2" bw="31" slack="0"/>
<pin id="747" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_56/75 "/>
</bind>
</comp>

<comp id="750" class="1004" name="c_tmp_M_real_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c_tmp_M_real_1/75 "/>
</bind>
</comp>

<comp id="754" class="1004" name="bitcast_ln155_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155_2/76 "/>
</bind>
</comp>

<comp id="758" class="1004" name="xor_ln155_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155_1/76 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_M_imag_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_3/76 "/>
</bind>
</comp>

<comp id="769" class="1004" name="bitcast_ln155_4_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155_4/76 "/>
</bind>
</comp>

<comp id="773" class="1004" name="xor_ln155_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155_2/76 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_M_imag_5_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_5/76 "/>
</bind>
</comp>

<comp id="784" class="1004" name="bitcast_ln444_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln444/76 "/>
</bind>
</comp>

<comp id="788" class="1004" name="xor_ln444_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln444/76 "/>
</bind>
</comp>

<comp id="794" class="1004" name="bitcast_ln444_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln444_1/76 "/>
</bind>
</comp>

<comp id="799" class="1004" name="bitcast_ln155_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155/76 "/>
</bind>
</comp>

<comp id="803" class="1004" name="xor_ln155_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/76 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_M_imag_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_1/76 "/>
</bind>
</comp>

<comp id="814" class="1004" name="mrv_s_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="288" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/76 "/>
</bind>
</comp>

<comp id="820" class="1004" name="mrv_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="288" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/76 "/>
</bind>
</comp>

<comp id="826" class="1004" name="mrv_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="288" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/76 "/>
</bind>
</comp>

<comp id="832" class="1004" name="mrv_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="288" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/76 "/>
</bind>
</comp>

<comp id="838" class="1004" name="mrv_4_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="288" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="0"/>
<pin id="841" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/76 "/>
</bind>
</comp>

<comp id="844" class="1004" name="mrv_5_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="288" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="0"/>
<pin id="847" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/76 "/>
</bind>
</comp>

<comp id="850" class="1004" name="mrv_6_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="288" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/76 "/>
</bind>
</comp>

<comp id="856" class="1004" name="mrv_7_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="288" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/76 "/>
</bind>
</comp>

<comp id="862" class="1004" name="mrv_8_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="288" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="1" index="2" bw="288" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/76 "/>
</bind>
</comp>

<comp id="868" class="1005" name="b_M_imag_read_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_M_imag_read "/>
</bind>
</comp>

<comp id="879" class="1005" name="b_M_real_read_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_M_real_read "/>
</bind>
</comp>

<comp id="889" class="1005" name="a_M_imag_read_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_M_imag_read "/>
</bind>
</comp>

<comp id="897" class="1005" name="a_M_real_read_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_M_real_read "/>
</bind>
</comp>

<comp id="904" class="1005" name="extra_pass_read_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="extra_pass_read "/>
</bind>
</comp>

<comp id="908" class="1005" name="p_Val2_72_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="4"/>
<pin id="910" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_72 "/>
</bind>
</comp>

<comp id="913" class="1005" name="bitcast_ln348_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln348 "/>
</bind>
</comp>

<comp id="918" class="1005" name="icmp_ln284_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="923" class="1005" name="icmp_ln284_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="bitcast_ln348_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln348_1 "/>
</bind>
</comp>

<comp id="933" class="1005" name="icmp_ln306_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="938" class="1005" name="icmp_ln306_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="and_ln284_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284 "/>
</bind>
</comp>

<comp id="947" class="1005" name="bitcast_ln348_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln348_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="icmp_ln284_2_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln284_3_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284_3 "/>
</bind>
</comp>

<comp id="962" class="1005" name="and_ln306_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln306 "/>
</bind>
</comp>

<comp id="966" class="1005" name="bitcast_ln348_3_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln348_3 "/>
</bind>
</comp>

<comp id="971" class="1005" name="icmp_ln306_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306_2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="icmp_ln306_3_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306_3 "/>
</bind>
</comp>

<comp id="981" class="1005" name="and_ln284_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_1 "/>
</bind>
</comp>

<comp id="985" class="1005" name="bitcast_ln348_4_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln348_4 "/>
</bind>
</comp>

<comp id="990" class="1005" name="icmp_ln284_4_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284_4 "/>
</bind>
</comp>

<comp id="995" class="1005" name="icmp_ln284_5_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284_5 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="and_ln306_1_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="1"/>
<pin id="1002" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln306_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="and_ln284_2_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="bitcast_ln348_5_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln348_5 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="icmp_ln284_6_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284_6 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="icmp_ln284_7_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284_7 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="and_ln284_3_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_3 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="p_Result_55_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="70"/>
<pin id="1029" dir="1" index="1" bw="1" slack="70"/>
</pin_list>
<bind>
<opset="p_Result_55 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_i_i4_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="49"/>
<pin id="1034" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opset="tmp_i_i4 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmp_6_i_i1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="49"/>
<pin id="1039" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opset="tmp_6_i_i1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="tmp_i_i_61_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="47"/>
<pin id="1044" dir="1" index="1" bw="32" slack="47"/>
</pin_list>
<bind>
<opset="tmp_i_i_61 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="tmp_6_i_i_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="47"/>
<pin id="1049" dir="1" index="1" bw="32" slack="47"/>
</pin_list>
<bind>
<opset="tmp_6_i_i "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_i_i5_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="47"/>
<pin id="1054" dir="1" index="1" bw="32" slack="47"/>
</pin_list>
<bind>
<opset="tmp_i_i5 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_6_i_i2_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="47"/>
<pin id="1059" dir="1" index="1" bw="32" slack="47"/>
</pin_list>
<bind>
<opset="tmp_6_i_i2 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_i_i8_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i8 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_5_i_i2_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i2 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_2_i_i5_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i5 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_7_i_i2_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i2 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="s_tmp_M_real_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_tmp_M_real_1 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="complex_M_imag_writ_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ "/>
</bind>
</comp>

<comp id="1092" class="1005" name="c_tmp_M_real_1_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="1"/>
<pin id="1094" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_tmp_M_real_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="147"><net_src comp="99" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="168"><net_src comp="78" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="199"><net_src comp="99" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="120" pin="4"/><net_sink comp="193" pin=2"/></net>

<net id="210"><net_src comp="89" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="62" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="56" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="50" pin="2"/><net_sink comp="220" pin=3"/></net>

<net id="231"><net_src comp="44" pin="2"/><net_sink comp="220" pin=4"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="220" pin="5"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="352"><net_src comp="341" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="356"><net_src comp="285" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="361"><net_src comp="289" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="366"><net_src comp="293" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="371"><net_src comp="234" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="376"><net_src comp="238" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="384"><net_src comp="243" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="389"><net_src comp="305" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="395"><net_src comp="309" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="401"><net_src comp="62" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="18" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="402" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="429"><net_src comp="20" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="398" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="22" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="24" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="437"><net_src comp="423" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="26" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="406" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="28" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="50" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="445" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="16" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="18" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="449" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="476"><net_src comp="20" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="445" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="22" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="24" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="484"><net_src comp="470" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="26" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="453" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="321" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="16" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="18" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="505" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="532"><net_src comp="20" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="502" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="22" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="24" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="540"><net_src comp="526" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="26" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="509" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="28" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="556"><net_src comp="548" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="321" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="16" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="18" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="561" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="588"><net_src comp="20" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="558" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="22" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="24" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="596"><net_src comp="582" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="26" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="565" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="612"><net_src comp="604" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="326" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="16" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="18" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="617" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="644"><net_src comp="20" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="614" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="22" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="24" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="652"><net_src comp="638" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="26" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="621" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="28" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="668"><net_src comp="660" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="326" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="678"><net_src comp="670" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="331" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="680" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="16" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="18" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="683" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="691" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="710"><net_src comp="20" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="680" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="22" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="24" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="718"><net_src comp="704" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="26" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="687" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="28" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="734"><net_src comp="726" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="336" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="32" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="34" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="16" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="36" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="753"><net_src comp="743" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="89" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="38" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="772"><net_src comp="109" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="38" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="787"><net_src comp="78" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="38" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="802"><net_src comp="131" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="799" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="38" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="818"><net_src comp="42" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="141" pin="4"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="152" pin="4"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="162" pin="4"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="173" pin="4"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="183" pin="4"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="173" pin="4"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="193" pin="4"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="204" pin="4"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="214" pin="4"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="44" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="220" pin=4"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="878"><net_src comp="868" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="882"><net_src comp="50" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="220" pin=3"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="886"><net_src comp="879" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="892"><net_src comp="56" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="896"><net_src comp="889" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="900"><net_src comp="62" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="903"><net_src comp="897" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="907"><net_src comp="68" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="398" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="916"><net_src comp="418" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="921"><net_src comp="433" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="926"><net_src comp="439" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="931"><net_src comp="465" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="936"><net_src comp="480" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="941"><net_src comp="486" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="946"><net_src comp="496" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="521" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="955"><net_src comp="536" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="960"><net_src comp="542" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="965"><net_src comp="552" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="577" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="974"><net_src comp="592" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="979"><net_src comp="598" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="984"><net_src comp="608" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="633" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="993"><net_src comp="648" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="998"><net_src comp="654" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1003"><net_src comp="664" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="674" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="699" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1016"><net_src comp="714" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1021"><net_src comp="720" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1026"><net_src comp="730" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1030"><net_src comp="736" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1035"><net_src comp="255" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1040"><net_src comp="260" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1045"><net_src comp="265" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1050"><net_src comp="270" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1055"><net_src comp="275" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1060"><net_src comp="280" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1065"><net_src comp="297" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1070"><net_src comp="301" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1075"><net_src comp="247" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1080"><net_src comp="251" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1085"><net_src comp="313" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="1090"><net_src comp="317" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="1095"><net_src comp="750" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: qrf_givens<float> : extra_pass | {1 }
	Port: qrf_givens<float> : a_M_real | {1 }
	Port: qrf_givens<float> : a_M_imag | {1 }
	Port: qrf_givens<float> : b_M_real | {1 }
	Port: qrf_givens<float> : b_M_imag | {1 }
  - Chain level:
	State 1
		trunc_ln368_4 : 1
		trunc_ln284 : 1
		p_Result_s : 2
		bitcast_ln348 : 3
		tmp_17 : 1
		icmp_ln284 : 2
		icmp_ln284_1 : 2
		tmp_18 : 4
		trunc_ln368 : 1
		trunc_ln306 : 1
		p_Result_57 : 2
		bitcast_ln348_1 : 3
		tmp_s : 1
		icmp_ln306 : 2
		icmp_ln306_1 : 2
		tmp_16 : 4
	State 2
		and_ln284 : 1
		br_ln284 : 1
		trunc_ln368_6 : 1
		trunc_ln284_1 : 1
		p_Result_52 : 2
		bitcast_ln348_2 : 3
		tmp_21 : 1
		icmp_ln284_2 : 2
		icmp_ln284_3 : 2
		tmp_22 : 4
		and_ln306 : 1
		br_ln306 : 1
		trunc_ln368_5 : 1
		trunc_ln306_1 : 1
		p_Result_58 : 2
		bitcast_ln348_3 : 3
		tmp_19 : 1
		icmp_ln306_2 : 2
		icmp_ln306_3 : 2
		tmp_20 : 4
	State 3
		and_ln284_1 : 1
		br_ln284 : 1
		trunc_ln368_7 : 1
		trunc_ln284_2 : 1
		p_Result_53 : 2
		bitcast_ln348_4 : 3
		tmp_23 : 1
		icmp_ln284_4 : 2
		icmp_ln284_5 : 2
		tmp_24 : 4
		and_ln306_1 : 1
		br_ln306 : 1
	State 4
		and_ln284_2 : 1
		br_ln284 : 1
		trunc_ln368_8 : 1
		trunc_ln284_3 : 1
		p_Result_54 : 2
		bitcast_ln348_5 : 3
		tmp_25 : 1
		icmp_ln284_6 : 2
		icmp_ln284_7 : 2
		tmp_26 : 4
	State 5
		and_ln284_3 : 1
		br_ln284 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		c_tmp_M_real_1 : 1
	State 76
		bitcast_ln155_2 : 1
		xor_ln155_1 : 2
		tmp_M_imag_3 : 2
		bitcast_ln155_4 : 1
		xor_ln155_2 : 2
		tmp_M_imag_5 : 2
		bitcast_ln444 : 1
		xor_ln444 : 2
		bitcast_ln444_1 : 2
		bitcast_ln155 : 1
		xor_ln155 : 2
		tmp_M_imag_1 : 2
		c_M_real_write_assi : 1
		c_M_imag_write_assi : 3
		s_M_real_write_assi : 1
		s_M_imag_write_assi : 3
		ss_M_real_write_ass : 3
		cc_M_real_write_ass : 1
		cc_M_imag_write_ass : 3
		r_M_real_0 : 1
		mrv_s : 2
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		mrv_8 : 11
		ret_ln321 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_qrf_magnitude_float_s_fu_220 |    18   |  33.611 |   5151  |   9135  |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_305            |    0    |    0    |   761   |   994   |
|   fdiv   |            grp_fu_309            |    0    |    0    |   761   |   994   |
|          |            grp_fu_313            |    0    |    0    |   761   |   994   |
|          |            grp_fu_317            |    0    |    0    |   761   |   994   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_255            |    3    |    0    |   143   |   321   |
|          |            grp_fu_260            |    3    |    0    |   143   |   321   |
|          |            grp_fu_265            |    3    |    0    |   143   |   321   |
|          |            grp_fu_270            |    3    |    0    |   143   |   321   |
|          |            grp_fu_275            |    3    |    0    |   143   |   321   |
|   fmul   |            grp_fu_280            |    3    |    0    |   143   |   321   |
|          |            grp_fu_285            |    3    |    0    |   143   |   321   |
|          |            grp_fu_289            |    3    |    0    |   143   |   321   |
|          |            grp_fu_293            |    3    |    0    |   143   |   321   |
|          |            grp_fu_297            |    3    |    0    |   143   |   321   |
|          |            grp_fu_301            |    3    |    0    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_234            |    2    |    0    |   205   |   390   |
|          |            grp_fu_238            |    2    |    0    |   205   |   390   |
|   fadd   |            grp_fu_243            |    2    |    0    |   205   |   390   |
|          |            grp_fu_247            |    2    |    0    |   205   |   390   |
|          |            grp_fu_251            |    2    |    0    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_321            |    0    |    0    |    66   |   239   |
|   fcmp   |            grp_fu_326            |    0    |    0    |    66   |   239   |
|          |            grp_fu_331            |    0    |    0    |    66   |   239   |
|          |            grp_fu_336            |    0    |    0    |    66   |   239   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln284_fu_433        |    0    |    0    |    0    |    11   |
|          |        icmp_ln284_1_fu_439       |    0    |    0    |    0    |    18   |
|          |         icmp_ln306_fu_480        |    0    |    0    |    0    |    11   |
|          |        icmp_ln306_1_fu_486       |    0    |    0    |    0    |    18   |
|          |        icmp_ln284_2_fu_536       |    0    |    0    |    0    |    11   |
|   icmp   |        icmp_ln284_3_fu_542       |    0    |    0    |    0    |    18   |
|          |        icmp_ln306_2_fu_592       |    0    |    0    |    0    |    11   |
|          |        icmp_ln306_3_fu_598       |    0    |    0    |    0    |    18   |
|          |        icmp_ln284_4_fu_648       |    0    |    0    |    0    |    11   |
|          |        icmp_ln284_5_fu_654       |    0    |    0    |    0    |    18   |
|          |        icmp_ln284_6_fu_714       |    0    |    0    |    0    |    11   |
|          |        icmp_ln284_7_fu_720       |    0    |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        xor_ln155_1_fu_758        |    0    |    0    |    0    |    32   |
|    xor   |        xor_ln155_2_fu_773        |    0    |    0    |    0    |    32   |
|          |         xor_ln444_fu_788         |    0    |    0    |    0    |    32   |
|          |         xor_ln155_fu_803         |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          or_ln284_fu_492         |    0    |    0    |    0    |    2    |
|          |          or_ln306_fu_548         |    0    |    0    |    0    |    2    |
|    or    |         or_ln284_1_fu_604        |    0    |    0    |    0    |    2    |
|          |         or_ln306_1_fu_660        |    0    |    0    |    0    |    2    |
|          |         or_ln284_2_fu_670        |    0    |    0    |    0    |    2    |
|          |         or_ln284_3_fu_726        |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         and_ln284_fu_496         |    0    |    0    |    0    |    2    |
|          |         and_ln306_fu_552         |    0    |    0    |    0    |    2    |
|    and   |        and_ln284_1_fu_608        |    0    |    0    |    0    |    2    |
|          |        and_ln306_1_fu_664        |    0    |    0    |    0    |    2    |
|          |        and_ln284_2_fu_674        |    0    |    0    |    0    |    2    |
|          |        and_ln284_3_fu_730        |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |     b_M_imag_read_read_fu_44     |    0    |    0    |    0    |    0    |
|          |     b_M_real_read_read_fu_50     |    0    |    0    |    0    |    0    |
|   read   |     a_M_imag_read_read_fu_56     |    0    |    0    |    0    |    0    |
|          |     a_M_real_read_read_fu_62     |    0    |    0    |    0    |    0    |
|          |    extra_pass_read_read_fu_68    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |       trunc_ln368_4_fu_402       |    0    |    0    |    0    |    0    |
|          |        trunc_ln284_fu_406        |    0    |    0    |    0    |    0    |
|          |        trunc_ln368_fu_449        |    0    |    0    |    0    |    0    |
|          |        trunc_ln306_fu_453        |    0    |    0    |    0    |    0    |
|          |       trunc_ln368_6_fu_505       |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln284_1_fu_509       |    0    |    0    |    0    |    0    |
|          |       trunc_ln368_5_fu_561       |    0    |    0    |    0    |    0    |
|          |       trunc_ln306_1_fu_565       |    0    |    0    |    0    |    0    |
|          |       trunc_ln368_7_fu_617       |    0    |    0    |    0    |    0    |
|          |       trunc_ln284_2_fu_621       |    0    |    0    |    0    |    0    |
|          |       trunc_ln368_8_fu_683       |    0    |    0    |    0    |    0    |
|          |       trunc_ln284_3_fu_687       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         p_Result_s_fu_410        |    0    |    0    |    0    |    0    |
|          |        p_Result_57_fu_457        |    0    |    0    |    0    |    0    |
|          |        p_Result_52_fu_513        |    0    |    0    |    0    |    0    |
|bitconcatenate|        p_Result_58_fu_569        |    0    |    0    |    0    |    0    |
|          |        p_Result_53_fu_625        |    0    |    0    |    0    |    0    |
|          |        p_Result_54_fu_691        |    0    |    0    |    0    |    0    |
|          |        p_Result_56_fu_743        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_17_fu_423          |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_470           |    0    |    0    |    0    |    0    |
|partselect|           tmp_21_fu_526          |    0    |    0    |    0    |    0    |
|          |           tmp_19_fu_582          |    0    |    0    |    0    |    0    |
|          |           tmp_23_fu_638          |    0    |    0    |    0    |    0    |
|          |           tmp_25_fu_704          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| bitselect|        p_Result_55_fu_736        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           mrv_s_fu_814           |    0    |    0    |    0    |    0    |
|          |           mrv_1_fu_820           |    0    |    0    |    0    |    0    |
|          |           mrv_2_fu_826           |    0    |    0    |    0    |    0    |
|          |           mrv_3_fu_832           |    0    |    0    |    0    |    0    |
|insertvalue|           mrv_4_fu_838           |    0    |    0    |    0    |    0    |
|          |           mrv_5_fu_844           |    0    |    0    |    0    |    0    |
|          |           mrv_6_fu_850           |    0    |    0    |    0    |    0    |
|          |           mrv_7_fu_856           |    0    |    0    |    0    |    0    |
|          |           mrv_8_fu_862           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    61   |  33.611 |  11057  |  19874  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    a_M_imag_read_reg_889   |   32   |
|    a_M_real_read_reg_897   |   32   |
|     and_ln284_1_reg_981    |    1   |
|    and_ln284_2_reg_1004    |    1   |
|    and_ln284_3_reg_1023    |    1   |
|      and_ln284_reg_943     |    1   |
|    and_ln306_1_reg_1000    |    1   |
|      and_ln306_reg_962     |    1   |
|    b_M_imag_read_reg_868   |   32   |
|    b_M_real_read_reg_879   |   32   |
|   bitcast_ln348_1_reg_928  |   32   |
|   bitcast_ln348_2_reg_947  |   32   |
|   bitcast_ln348_3_reg_966  |   32   |
|   bitcast_ln348_4_reg_985  |   32   |
|  bitcast_ln348_5_reg_1008  |   32   |
|    bitcast_ln348_reg_913   |   32   |
| c_M_imag_write_assi_reg_149|   32   |
| c_M_real_write_assi_reg_138|   32   |
|   c_tmp_M_real_1_reg_1092  |   32   |
| cc_M_imag_write_ass_reg_201|   32   |
| cc_M_real_write_ass_reg_190|   32   |
|complex_M_imag_writ_reg_1087|   32   |
|   extra_pass_read_reg_904  |    1   |
|    icmp_ln284_1_reg_923    |    1   |
|    icmp_ln284_2_reg_952    |    1   |
|    icmp_ln284_3_reg_957    |    1   |
|    icmp_ln284_4_reg_990    |    1   |
|    icmp_ln284_5_reg_995    |    1   |
|    icmp_ln284_6_reg_1013   |    1   |
|    icmp_ln284_7_reg_1018   |    1   |
|     icmp_ln284_reg_918     |    1   |
|    icmp_ln306_1_reg_938    |    1   |
|    icmp_ln306_2_reg_971    |    1   |
|    icmp_ln306_3_reg_976    |    1   |
|     icmp_ln306_reg_933     |    1   |
|    p_Result_55_reg_1027    |    1   |
|      p_Val2_72_reg_908     |   32   |
|     r_M_real_0_reg_211     |   32   |
|           reg_341          |   32   |
|           reg_353          |   32   |
|           reg_358          |   32   |
|           reg_363          |   32   |
|           reg_368          |   32   |
|           reg_373          |   32   |
|           reg_381          |   32   |
|           reg_386          |   32   |
|           reg_392          |   32   |
| s_M_imag_write_assi_reg_170|   32   |
| s_M_real_write_assi_reg_159|   32   |
|   s_tmp_M_imag_2_reg_127   |   32   |
|    s_tmp_M_imag_reg_105    |   32   |
|   s_tmp_M_real_1_reg_1082  |   32   |
| ss_M_real_write_ass_reg_180|   32   |
|     tmp_2_i_i5_reg_1072    |   32   |
|     tmp_5_i_i2_reg_1067    |   32   |
|     tmp_6_i_i1_reg_1037    |   32   |
|     tmp_6_i_i2_reg_1057    |   32   |
|     tmp_6_i_i_reg_1047     |   32   |
|     tmp_7_i_i2_reg_1077    |   32   |
|     tmp_M_imag_2_reg_85    |   32   |
|     tmp_M_real_1_reg_96    |   32   |
|     tmp_M_real_2_reg_74    |   32   |
|     tmp_M_real_reg_116     |   32   |
|      tmp_i_i4_reg_1032     |   32   |
|      tmp_i_i5_reg_1052     |   32   |
|      tmp_i_i8_reg_1062     |   32   |
|     tmp_i_i_61_reg_1042    |   32   |
+----------------------------+--------+
|            Total           |  1524  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_qrf_magnitude_float_s_fu_220 |  p1  |   3  |  32  |   96   ||    15   |
| grp_qrf_magnitude_float_s_fu_220 |  p2  |   3  |  32  |   96   ||    15   |
| grp_qrf_magnitude_float_s_fu_220 |  p3  |   2  |  32  |   64   ||    9    |
| grp_qrf_magnitude_float_s_fu_220 |  p4  |   2  |  32  |   64   ||    9    |
|            grp_fu_234            |  p1  |   2  |  32  |   64   ||    9    |
|            grp_fu_243            |  p1  |   2  |  32  |   64   ||    9    |
|            grp_fu_285            |  p1  |   2  |  32  |   64   ||    9    |
|            grp_fu_293            |  p1  |   2  |  32  |   64   ||    9    |
|            grp_fu_321            |  p0  |   4  |  32  |   128  ||    21   |
|            grp_fu_326            |  p0  |   4  |  32  |   128  ||    21   |
|            grp_fu_331            |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_336            |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   960  || 21.5025 ||   144   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   61   |   33   |  11057 |  19874 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   144  |
|  Register |    -   |    -   |  1524  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   61   |   55   |  12581 |  20018 |
+-----------+--------+--------+--------+--------+
