{"critical_paths": [{"from": "posedge pll_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "vga.column_count_SB_DFFSR_Q_4_D_SB_LUT4_O_LC", "loc": [3, 8], "port": "O"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_4_D_SB_LUT4_O_LC", "loc": [3, 8], "port": "O"}, "type": "clk-to-q"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.column_count_SB_DFFSR_Q_4_D_SB_LUT4_O_LC", "loc": [3, 8], "port": "O"}, "net": "vga.column_count[27]", "sources": ["my_vga.sv:34.25-34.41", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC", "loc": [4, 7], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC", "loc": [4, 7], "port": "I0"}, "to": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC", "loc": [4, 7], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC", "loc": [4, 7], "port": "O"}, "net": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]", "sources": ["/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [4, 7], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [4, 7], "port": "I0"}, "to": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [4, 7], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [4, 7], "port": "O"}, "net": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[3]", "sources": ["/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [4, 6], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [4, 6], "port": "I3"}, "to": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [4, 6], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [4, 6], "port": "O"}, "net": "hsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]", "sources": ["/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vsync_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [5, 6], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vsync_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [5, 6], "port": "I3"}, "to": {"cell": "vsync_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [5, 6], "port": "O"}, "type": "logic"}, {"delay": 4.1430001258850098, "from": {"cell": "vsync_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [5, 6], "port": "O"}, "net": "vsync_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]", "sources": ["/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.row_count_SB_DFFESR_Q_E_SB_LUT4_O_LC", "loc": [11, 1], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.row_count_SB_DFFESR_Q_E_SB_LUT4_O_LC", "loc": [11, 1], "port": "I3"}, "to": {"cell": "vga.row_count_SB_DFFESR_Q_E_SB_LUT4_O_LC", "loc": [11, 1], "port": "O"}, "type": "logic"}, {"delay": 1.0989999771118164, "from": {"cell": "vga.row_count_SB_DFFESR_Q_E_SB_LUT4_O_LC", "loc": [11, 1], "port": "O"}, "net": "vga.row_count_SB_DFFESR_Q_E", "sources": [], "to": {"cell": "$gbuf_vga.row_count_SB_DFFESR_Q_E_$glb_ce", "loc": [12, 0], "port": "USER_SIGNAL_TO_GLOBAL_BUFFER"}, "type": "routing"}, {"delay": 1.5889999866485596, "from": {"cell": "$gbuf_vga.row_count_SB_DFFESR_Q_E_$glb_ce", "loc": [12, 0], "port": "USER_SIGNAL_TO_GLOBAL_BUFFER"}, "to": {"cell": "$gbuf_vga.row_count_SB_DFFESR_Q_E_$glb_ce", "loc": [12, 0], "port": "GLOBAL_BUFFER_OUTPUT"}, "type": "logic"}, {"delay": 0.70099997520446777, "from": {"cell": "$gbuf_vga.row_count_SB_DFFESR_Q_E_$glb_ce", "loc": [12, 0], "port": "GLOBAL_BUFFER_OUTPUT"}, "net": "vga.row_count_SB_DFFESR_Q_E_$glb_ce", "sources": [], "to": {"cell": "vga.row_count_SB_DFFESR_Q_30_DFFLC", "loc": [7, 4], "port": "CEN"}, "type": "routing"}, {"delay": 0.10000000149011612, "from": {"cell": "vga.row_count_SB_DFFESR_Q_30_DFFLC", "loc": [7, 4], "port": "CEN"}, "to": {"cell": "vga.row_count_SB_DFFESR_Q_30_DFFLC", "loc": [7, 4], "port": "CEN"}, "type": "setup"}], "to": "posedge pll_clk"}, {"from": "posedge pll_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "vga.column_count_SB_DFFSR_Q_30_D_SB_LUT4_O_LC", "loc": [4, 6], "port": "O"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_30_D_SB_LUT4_O_LC", "loc": [4, 6], "port": "O"}, "type": "clk-to-q"}, {"delay": 2.9519999027252197, "from": {"cell": "vga.column_count_SB_DFFSR_Q_30_D_SB_LUT4_O_LC", "loc": [4, 6], "port": "O"}, "net": "col[1]", "sources": ["my_vga.sv:3.24-3.31"], "to": {"cell": "$nextpnr_ICESTORM_LC_9", "loc": [4, 2], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "$nextpnr_ICESTORM_LC_9", "loc": [4, 2], "port": "I1"}, "to": {"cell": "$nextpnr_ICESTORM_LC_9", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "$nextpnr_ICESTORM_LC_9", "loc": [4, 2], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_9$O", "sources": [], "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["my_patterngen.sv:21.30-21.38", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["my_patterngen.sv:21.30-21.38", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["my_patterngen.sv:21.30-21.38", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["my_patterngen.sv:21.30-21.38", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["my_patterngen.sv:21.30-21.38", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["my_patterngen.sv:21.30-21.38", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI", "sources": ["my_patterngen.sv:21.30-21.38", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO$CARRY", "loc": [4, 3], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO$CARRY", "loc": [4, 3], "port": "CIN"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO$CARRY", "loc": [4, 3], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO$CARRY", "loc": [4, 3], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_10$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_10", "loc": [4, 3], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_10", "loc": [4, 3], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_10", "loc": [4, 3], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "$nextpnr_ICESTORM_LC_10", "loc": [4, 3], "port": "O"}, "net": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1", "sources": ["/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [4, 5], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [4, 5], "port": "I1"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [4, 5], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [4, 5], "port": "O"}, "net": "vga.column_count_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]", "sources": ["/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_LC", "loc": [4, 6], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_LC", "loc": [4, 6], "port": "I3"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_LC", "loc": [4, 6], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_LC", "loc": [4, 6], "port": "O"}, "net": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O[0]", "sources": ["/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [5, 6], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [5, 6], "port": "I1"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [5, 6], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [5, 6], "port": "O"}, "net": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]", "sources": ["/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [7, 6], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [7, 6], "port": "I3"}, "to": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [7, 6], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "vga.column_count_SB_DFFSR_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [7, 6], "port": "O"}, "net": "rgb_out_SB_LUT4_O_I1[2]", "sources": ["/Users/adrianroop/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_out_SB_LUT4_O_LC", "loc": [7, 8], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "rgb_out_SB_LUT4_O_LC", "loc": [7, 8], "port": "I3"}, "to": {"cell": "rgb_out_SB_LUT4_O_LC", "loc": [7, 8], "port": "O"}, "type": "logic"}, {"delay": 7.0139999389648438, "from": {"cell": "rgb_out_SB_LUT4_O_LC", "loc": [7, 8], "port": "O"}, "net": "rgb_out[0]$SB_IO_OUT", "sources": ["top.sv:5.24-5.31"], "to": {"cell": "rgb_out[4]$sb_io", "loc": [17, 31], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}], "fmax": {"pll_clk": {"achieved": 47.045539855957031, "constraint": 12}}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, "ICESTORM_HFOSC": {"available": 1, "used": 0}, "ICESTORM_LC": {"available": 5280, "used": 320}, "ICESTORM_LFOSC": {"available": 1, "used": 0}, "ICESTORM_PLL": {"available": 1, "used": 1}, "ICESTORM_RAM": {"available": 30, "used": 0}, "ICESTORM_SPRAM": {"available": 4, "used": 0}, "IO_I3C": {"available": 2, "used": 0}, "SB_GB": {"available": 8, "used": 4}, "SB_I2C": {"available": 2, "used": 0}, "SB_IO": {"available": 96, "used": 9}, "SB_LEDDA_IP": {"available": 1, "used": 0}, "SB_RGBA_DRV": {"available": 1, "used": 0}, "SB_SPI": {"available": 2, "used": 0}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
