<!-- ---
layout: cv
title: CV
--- -->

<!-- # Education
---

<div class="d-flex justify-content-between">
  <p class="text-start"><b>Shanghai Jiao Tong University</b></p>
  <p class="text-end">Sep. 2020 – June 2024</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start"><em>B.S. in Computer Science and Technology (Zhiyuan Honors Program)</em></p>
  <p class="text-end"><em>Shanghai, China</em></p>
</div> -->

# Experience
---

<div class="d-flex justify-content-between">
  <p class="text-start"><b><a href="https://dsl.cis.upenn.edu/">DSL</a>, University of Pennsylvania</b></p>
  <p class="text-end">August 2023 - December 2023</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start"><em>Research Assistant, advised by <a href="https://vincen.tl/">Prof. Vincent Liu</a></em></p>
  <p class="text-end"><em>Philadelphia, Pennsylvania, US</em></p>
</div>

- Investigated co-design of the FPGA-based SmartNIC and the host networking stack.
- Leverage idle PCIe transactional bandwidth to mitigate host congestion.
- Optimize tail latencies for high-level applications.

<div class="d-flex justify-content-between" style="margin-top:2em">
  <p class="text-start"><b><a href="https://en.zhiyuan.sjtu.edu.cn/">Zhiyuan College</a>, Shanghai Jiao Tong University</b></p>
  <p class="text-end">September 2021 - June 2023</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start"><em>Teaching Assistant</em></p>
  <p class="text-end"><em>Shanghai, China</em></p>
</div>

- CS1953 Programming, Fall 2021
- CS1952 Programming Practice, Summer 2022
- CS2951 Computer Architecture, Fall 2022
- CS2952 Operating System, Spring 2023

# Selected Projects
---

> Each project listed was crafted solely by myself and from scratch. Several projects include third-party libraries.

<div class="row justify-content-center align-content-center">
  <div class="col-8 col-lg-4" style="display: flex; justify-content: center;">
    <img src="https://raw.githubusercontent.com/PaperL/RISC-V_CPU/main/assets/Diagram.png" style="object-fit: contain;"/>
  </div>
  <div class="col-12 col-lg-7" style="display: flex; flex-direction: column; justify-content: left; margin: 1em 0em 1em 1.5em;">
    <span style="margin-bottom: 0.5em"><b><a href="https://github.com/PaperL/RISC-V_CPU">RISC-V Out-of-Order Execution CPU</a></b></span>
    <span>Designed FPGA circuit of a RISC-V (RV32I) out-of-order execution CPU of Tomasulo algorithm, written in Verilog.</span>
  </div>
</div>

<div class="row justify-content-center align-content-center">
  <div class="col-8 col-lg-4" style="display: flex; justify-content: center;">
    <img src="https://raw.githubusercontent.com/PaperL/Mxx-Compiler/main/assets/Diagram.png" style="object-fit: contain;"/>
  </div>
  <div class="col-12 col-lg-7" style="display: flex; flex-direction: column; justify-content: left; margin: 1em 0em 1em 1.5em;">
    <span style="margin-bottom: 0.5em"><b><a href="https://github.com/PaperL/Mxx-Compiler" style="margin: 1em 0">Mx* Compiler</a></b></span>
    <span>Engineered a compiler that compiles a C-and-Java-like language Mx* to LLVM IR and RISC-V assembly (RV32M), written in Java.</span>
  </div>
</div>

<div class="row justify-content-center align-content-center">
  <div class="col-8 col-lg-4" style="display: flex; justify-content: center;">
    <img src="https://raw.githubusercontent.com/PaperL/Toy_Ray_Tracer/master/raytracer/output/preview.jpg" style="object-fit: contain;"/>
  </div>
  <div class="col-12 col-lg-7" style="display: flex; flex-direction: column; justify-content: left; margin: 1em 0em 1em 1.5em;">
    <span style="margin-bottom: 0.5em"><b><a href="https://github.com/PaperL/Toy_Ray_Tracer" style="margin: 1em 0">Ray Tracer</a></b></span>
    <span>Developed a path tracing renderer, incorporating features such as textures, BVH, PDF, and various other optimizations, written in Rust.</span>
  </div>
</div>

[**PTL**](https://github.com/PaperL/PTL)
- Developed a reimplementation of basic part of C++ Standard Library with additional functions, written in C++.

[**LTL Model Checking**](https://github.com/PaperL/LTL_Model_Checking_Project)
- Implemented A program for reading, parsing, converting, and performing model checking of linear temporal logic formulas, written in Java.

# Awards
---

<div class="d-flex justify-content-between">
  <p class="text-start">SJTU Merit Scholarship</p>
  <p class="text-end">2021, 2022</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start">Zhiyuan Honors Scholarship</p>
  <p class="text-end">2020, 2021, 2022, 2023</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start">NOIP Senior Group, Shanghai Area, First Prize</p>
  <p class="text-end">2017, 2018</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start">Asia Open VEX Robotics Competition, VRC High School, First Prize & Excellence Award (Highest Award)</p>
  <p class="text-end">2017</p>
</div>

# Skills
---

- **Programming**: Proficient in algorithm, data structure, modern programming language features (e.g. C/C++, Python, Java, Rust), HDL (e.g. System Verilog), Database (e.g. MongoDB); Utility programs (e.g. MATLAB, Visual Basic, Unity, Processing).

- **Engineering**: Exceptional code style, document writing, and version control. Proficient in both Windows and Linux environments. Experienced with industry toolchains and documentation (e.g. Xilinx’s Vivado).
