[{"DBLP title": "Stargazer: Automated regression-based GPU design space exploration.", "DBLP authors": ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189201", "OA papers": [{"PaperId": "https://openalex.org/W2152513418", "PaperTitle": "Stargazer: Automated regression-based GPU design space exploration", "Year": 2012, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"Princeton University": 2.0, "University of Richmond": 1.0}, "Authors": ["Wenhao Jia", "David J. Cutler", "Margaret Martonosi"]}]}, {"DBLP title": "A mechanistic performance model for superscalar in-order processors.", "DBLP authors": ["Maximilien Breughe", "Stijn Eyerman", "Lieven Eeckhout"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189202", "OA papers": [{"PaperId": "https://openalex.org/W2108104128", "PaperTitle": "A mechanistic performance model for superscalar in-order processors", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Maximilien Breughe", "Stijn Eyerman", "Lieven Eeckhout"]}]}, {"DBLP title": "An LTE Uplink Receiver PHY benchmark and subframe-based power management.", "DBLP authors": ["Magnus Sj\u00e4lander", "Sally A. McKee", "Peter Brauer", "David Engdal", "Andr\u00e1s Vajda"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189203", "OA papers": [{"PaperId": "https://openalex.org/W2075962313", "PaperTitle": "An LTE Uplink Receiver PHY benchmark and subframe-based power management", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Chalmers University of Technology": 2.0, "Ericsson (Sweden)": 3.0}, "Authors": ["Magnus Sj\u00e4lander", "Sally A. McKee", "Peter Brauer", "David Engdal", "Andras Vajda"]}]}, {"DBLP title": "BigHouse: A simulation infrastructure for data center systems.", "DBLP authors": ["David Meisner", "Junjie Wu", "Thomas F. Wenisch"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189204", "OA papers": [{"PaperId": "https://openalex.org/W2035286849", "PaperTitle": "BigHouse: A simulation infrastructure for data center systems", "Year": 2012, "CitationCount": 98, "EstimatedCitation": 98, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["David Meisner", "JunJie Wu", "Thomas F. Wenisch"]}]}, {"DBLP title": "A lightweight hybrid hardware/software approach for object-relative memory profiling.", "DBLP authors": ["Licheng Chen", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Yongbing Huang", "Guangming Tan"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189205", "OA papers": [{"PaperId": "https://openalex.org/W1966756251", "PaperTitle": "A lightweight hybrid hardware/software approach for object-relative memory profiling", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Institute of Computing Technology": 3.0, "Chinese Academy of Sciences": 3.0}, "Authors": ["Licheng Chen", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Yongbing Huang", "Guangming Tan"]}]}, {"DBLP title": "Lynx: A dynamic instrumentation system for data-parallel applications on GPGPU architectures.", "DBLP authors": ["Naila Farooqui", "Andrew Kerr", "Greg Eisenhauer", "Karsten Schwan", "Sudhakar Yalamanchili"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189206", "OA papers": [{"PaperId": "https://openalex.org/W2007444600", "PaperTitle": "Lynx: A dynamic instrumentation system for data-parallel applications on GPGPU architectures", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Naila Farooqui", "Andrew Kerr", "Greg Eisenhauer", "Karsten Schwan", "Sudhakar Yalamanchili"]}]}, {"DBLP title": "An FPGA-based multi-core platform for testing and analysis of architectural techniques.", "DBLP authors": ["Will Simoneau", "Resit Sendag"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189207", "OA papers": [{"PaperId": "https://openalex.org/W2029154810", "PaperTitle": "An FPGA-based multi-core platform for testing and analysis of architectural techniques", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Rhode Island": 2.0}, "Authors": ["Will Simoneau", "Resit Sendag"]}]}, {"DBLP title": "Comparing the power and performance of Intel's SCC to state-of-the-art CPUs and GPUs.", "DBLP authors": ["Ehsan Totoni", "Babak Behzad", "Swapnil Ghike", "Josep Torrellas"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189208", "OA papers": [{"PaperId": "https://openalex.org/W2118365168", "PaperTitle": "Comparing the power and performance of Intel's SCC to state-of-the-art CPUs and GPUs", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Ehsan Totoni", "Babak Behzad", "Swapnil Ghike", "Josep Torrellas"]}]}, {"DBLP title": "Characterizing and evaluating a key-value store application on heterogeneous CPU-GPU systems.", "DBLP authors": ["Tayler H. Hetherington", "Timothy G. Rogers", "Lisa Hsu", "Mike O'Connor", "Tor M. Aamodt"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189209", "OA papers": [{"PaperId": "https://openalex.org/W2059226577", "PaperTitle": "Characterizing and evaluating a key-value store application on heterogeneous CPU-GPU systems", "Year": 2012, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"University of British Columbia": 3.0, "Advanced Micro Devices (United States)": 2.0}, "Authors": ["Tayler Hetherington", "Timothy T. Rogers", "Lisa R. Hsu", "Mike O'Connor", "Tor M. Aamodt"]}]}, {"DBLP title": "Selective commitment and selective margin: Techniques to minimize cost in an IaaS cloud.", "DBLP authors": ["Yu-Ju Hong", "Jiachen Xue", "Mithuna Thottethodi"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189210", "OA papers": [{"PaperId": "https://openalex.org/W2012649220", "PaperTitle": "Selective commitment and selective margin: Techniques to minimize cost in an IaaS cloud", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Yu-Ju Hong", "Jiachen Xue", "Mithuna Thottethodi"]}]}, {"DBLP title": "Data sharing in multi-threaded applications and its impact on chip design.", "DBLP authors": ["Anil Krishna", "Ahmad Samih", "Yan Solihin"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189219", "OA papers": [{"PaperId": "https://openalex.org/W1969735115", "PaperTitle": "Data sharing in multi-threaded applications and its impact on chip design", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"International Electronic Machines (United States)": 0.5, "IBM (United States)": 0.5, "North Carolina State University": 2.0}, "Authors": ["Anil Kumar Indira Krishna", "Ahmad Samih", "Yan Solihin"]}]}, {"DBLP title": "Using utility prediction models to dynamically choose program thread counts.", "DBLP authors": ["Ryan W. Moore", "Bruce R. Childers"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189220", "OA papers": [{"PaperId": "https://openalex.org/W2148078346", "PaperTitle": "Using utility prediction models to dynamically choose program thread counts", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Ryan A. Moore", "Bruce R. Childers"]}]}, {"DBLP title": "Speedup stacks: Identifying scaling bottlenecks in multi-threaded applications.", "DBLP authors": ["Stijn Eyerman", "Kristof Du Bois", "Lieven Eeckhout"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189221", "OA papers": [{"PaperId": "https://openalex.org/W2079218824", "PaperTitle": "Speedup stacks: Identifying scaling bottlenecks in multi-threaded applications", "Year": 2012, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Stijn Eyerman", "Kristof Du Bois", "Lieven Eeckhout"]}]}, {"DBLP title": "Performance analysis of thread mappings with a holistic view of the hardware resources.", "DBLP authors": ["Wei Wang", "Tanima Dey", "Jason Mars", "Lingjia Tang", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189222", "OA papers": [{"PaperId": "https://openalex.org/W2059638322", "PaperTitle": "Performance analysis of thread mappings with a holistic view of the hardware resources", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Virginia": 6.0}, "Authors": ["Wei Wang", "Tanima Dey", "Jason Mars", "Lingjia Tang", "Jack W. Davidson", "Mary Lou Soffa"]}]}, {"DBLP title": "A single-pass cache simulation methodology for two-level unified caches.", "DBLP authors": ["Wei Zang", "Ann Gordon-Ross"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189223", "OA papers": [{"PaperId": "https://openalex.org/W2059896628", "PaperTitle": "A single-pass cache simulation methodology for two-level unified caches", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Wei Zang", "Ann Gordon-Ross"]}]}, {"DBLP title": "Fast and cycle-accurate modeling of a multicore processor.", "DBLP authors": ["Asif Khan", "Muralidaran Vijayaraghavan", "Silas Boyd-Wickizer", "Arvind"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189224", "OA papers": [{"PaperId": "https://openalex.org/W2074504559", "PaperTitle": "Fast and cycle-accurate modeling of a multicore processor", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Massachusetts Institute of Technology": 4.0}, "Authors": ["Asif Khan", "Muralidaran Vijayaraghavan", "Silas Boyd-Wickizer", "Arvind"]}]}, {"DBLP title": "FPGA modeling of diverse superscalar processors.", "DBLP authors": ["Brandon H. Dwiel", "Niket Kumar Choudhary", "Eric Rotenberg"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189225", "OA papers": [{"PaperId": "https://openalex.org/W1970900297", "PaperTitle": "FPGA modeling of diverse superscalar processors", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"North Carolina State University": 3.0}, "Authors": ["Brandon H. Dwiel", "Niket K. Choudhary", "Eric Rotenberg"]}]}, {"DBLP title": "Evaluating FPGA-acceleration for real-time unstructured search.", "DBLP authors": ["Sai Rahul Chalamalasetti", "Martin Margala", "Wim Vanderbauwhede", "Mitch Wright", "Parthasarathy Ranganathan"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189226", "OA papers": [{"PaperId": "https://openalex.org/W2043120383", "PaperTitle": "Evaluating FPGA-acceleration for real-time unstructured search", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Massachusetts Lowell": 3.5, "University of Glasgow": 0.5, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Sai Rahul Chalamalasetti", "Martin Margala", "Wim Vanderbauwhede", "Mitch Wright", "Parthasarathy Ranganathan"]}]}, {"DBLP title": "Combined profiling: A methodology to capture varied program behavior across multiple inputs.", "DBLP authors": ["Paul Berube", "Jos\u00e9 Nelson Amaral"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189227", "OA papers": [{"PaperId": "https://openalex.org/W2036861468", "PaperTitle": "Combined profiling: A methodology to capture varied program behavior across multiple inputs", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Alberta": 2.0}, "Authors": ["Paul M. Berube", "Jos\u00e9 Nelson Amaral"]}]}, {"DBLP title": "Architectural characterization and similarity analysis of sunspider and Google's V8 Javascript benchmarks.", "DBLP authors": ["Devesh Tiwari", "Yan Solihin"], "year": 2012, "doi": "https://doi.org/10.1109/ISPASS.2012.6189228", "OA papers": [{"PaperId": "https://openalex.org/W2103792875", "PaperTitle": "Architectural characterization and similarity analysis of sunspider and Google's V8 Javascript benchmarks", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Devesh Tiwari", "Yan Solihin"]}]}]