{
  "Top": "fir_optimized",
  "RtlTop": "fir_optimized",
  "RtlPrefix": "",
  "RtlSubPrefix": "fir_optimized_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "output": {
      "index": "0",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ap_vld",
          "name": "output_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "input": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "input_r",
          "name": "input_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fir_optimized"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "3",
    "Latency": "7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fir_optimized",
    "Version": "1.0",
    "DisplayName": "Fir_optimized",
    "Revision": "2114283647",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fir_optimized_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/HLS\/symmetrical_fir_filter.cpp"],
    "TestBench": ["..\/..\/..\/HLS\/fir_filter_testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fir_optimized_mul_32s_11s_32_2_1.vhd",
      "impl\/vhdl\/fir_optimized_mul_32s_12s_32_2_1.vhd",
      "impl\/vhdl\/fir_optimized.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fir_optimized_mul_32s_11s_32_2_1.v",
      "impl\/verilog\/fir_optimized_mul_32s_12s_32_2_1.v",
      "impl\/verilog\/fir_optimized.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fir_optimized.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "input_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r": "DATA"},
      "ports": ["input_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "output_r": {
      "dir": "out",
      "width": "32"
    },
    "output_r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "input_r": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fir_optimized",
      "BindInstances": "add_ln48_fu_312_p2 add_ln48_1_fu_501_p2 add_ln48_2_fu_506_p2 add_ln48_3_fu_512_p2 add_ln48_4_fu_518_p2 add_ln48_5_fu_318_p2 add_ln48_6_fu_324_p2 add_ln48_7_fu_523_p2 add_ln48_8_fu_528_p2 add_ln48_9_fu_534_p2 add_ln48_10_fu_330_p2 add_ln48_11_fu_539_p2 add_ln48_12_fu_544_p2 add_ln48_13_fu_550_p2 mul_32s_12s_32_2_1_U1 sub_ln48_fu_1018_p2 sub_ln48_6_fu_1072_p2 mul_32s_12s_32_2_1_U2 mul_32s_11s_32_2_1_U3 mul_32s_12s_32_2_1_U1 mul_32s_12s_32_2_1_U2 mul_32s_11s_32_2_1_U3 sub_ln48_7_fu_596_p2 sub_ln48_10_fu_1088_p2 sub_ln48_11_fu_885_p2 add_ln48_14_fu_907_p2 add_ln48_15_fu_913_p2 add_ln48_16_fu_919_p2 add_ln48_17_fu_925_p2 add_ln48_18_fu_931_p2 add_ln48_19_fu_937_p2 add_ln48_20_fu_943_p2 add_ln48_21_fu_949_p2 add_ln48_22_fu_955_p2 sub_ln48_14_fu_1120_p2 sub_ln48_17_fu_1136_p2 mul_32s_12s_32_2_1_U1 sub_ln48_18_fu_1241_p2 mul_32s_12s_32_2_1_U2 mul_32s_11s_32_2_1_U3 add_ln48_38_fu_1219_p2"
    },
    "Info": {"fir_optimized": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fir_optimized": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "3",
          "PipelineDepth": "8",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "3637",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3030",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-30 23:47:11 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
