#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 21 08:26:02 2020
# Process ID: 28372
# Current directory: C:/Users/chine/Desktop/MEM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20460 C:\Users\chine\Desktop\MEM\MEM.xpr
# Log file: C:/Users/chine/Desktop/MEM/vivado.log
# Journal file: C:/Users/chine/Desktop/MEM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chine/Desktop/MEM/MEM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 907.348 ; gain = 5.238
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 949.977 ; gain = 89.840
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 949.977 ; gain = 89.840
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 949.977 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1
add_force {/register_fsm/reset} -radix hex {1 0ns}
force2
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force3
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force4
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force5
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force6
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force7
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force8
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force9
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force10
run 10ns
add_force {/register_fsm/data_in} -radix hex {aa 0ns}
force11
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force12
run 10ns
add_force {/register_fsm/data_in} -radix hex {55 0ns}
force13
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force14
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force15
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force16
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force17
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force18
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force19
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force20
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force21
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force22
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force23
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force24
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force25
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force26
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force27
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force28
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force29
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force30
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force31
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force32
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force33
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force34
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force35
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force36
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force37
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 949.977 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 949.977 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 949.977 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force38
add_force {/register_fsm/reset} -radix hex {1 0ns}
force39
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force40
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force41
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force42
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force43
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force44
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force45
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force46
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force47
run 10ns
add_force {/register_fsm/data_in} -radix hex {aa 0ns}
force48
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force49
run 10ns
add_force {/register_fsm/data_in} -radix hex {55 0ns}
force50
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force51
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force52
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force53
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force54
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force55
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force56
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force57
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force58
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force59
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force60
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force61
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force62
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force63
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force64
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force65
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force66
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force67
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force68
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force69
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force70
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force71
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force72
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force73
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force74
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 949.977 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 949.977 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 949.977 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force75
add_force {/register_fsm/reset} -radix hex {1 0ns}
force76
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force77
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force78
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force79
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force80
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force81
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force82
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force83
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force84
run 10ns
add_force {/register_fsm/data_in} -radix hex {aa 0ns}
force85
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force86
run 10ns
add_force {/register_fsm/data_in} -radix hex {55 0ns}
force87
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force88
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force89
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force90
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force91
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force92
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force93
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force94
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force95
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force96
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force97
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force98
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force99
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force100
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force101
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force102
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force103
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force104
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force105
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force106
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force107
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force108
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force109
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force110
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force111
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 949.977 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 949.977 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 949.977 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force112
add_force {/register_fsm/reset} -radix hex {1 0ns}
force113
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force114
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force115
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force116
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force117
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force118
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force119
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force120
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force121
run 10ns
add_force {/register_fsm/data_in} -radix hex {aa 0ns}
force122
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force123
run 10ns
add_force {/register_fsm/data_in} -radix hex {55 0ns}
force124
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force125
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force126
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force127
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force128
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force129
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force130
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force131
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force132
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force133
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force134
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force135
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force136
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force137
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force138
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force139
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force140
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force141
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force142
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force143
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force144
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force145
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force146
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force147
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force148
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 949.977 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 949.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 949.977 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 949.977 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 949.977 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 949.977 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force149
add_force {/register_fsm/reset} -radix hex {1 0ns}
force150
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force151
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force152
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force153
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force154
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force155
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force156
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force157
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force158
run 10ns
add_force {/register_fsm/data_in} -radix hex {aa 0ns}
force159
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force160
run 10ns
add_force {/register_fsm/data_in} -radix hex {55 0ns}
force161
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force162
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force163
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force164
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force165
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force166
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force167
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force168
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force169
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force170
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force171
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force172
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force173
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force174
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force175
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force176
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force177
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force178
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force179
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force180
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force181
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force182
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force183
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force184
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force185
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 949.977 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force186
add_force {/register_fsm/reset} -radix hex {1 0ns}
force187
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force188
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force189
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force190
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force191
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force192
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force193
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force194
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force195
run 10ns
add_force {/register_fsm/data_in} -radix hex {aa 0ns}
force196
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force197
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force198
run 10ns
add_force {/register_fsm/data_in} -radix hex {55 0ns}
force199
run 10ns
add_force {/register_fsm/data_in} -radix hex {aa 0ns}
force200
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force201
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force202
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force203
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force204
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force205
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force206
run 10ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 949.977 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force207
add_force {/register_fsm/reset} -radix hex {1 0ns}
force208
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force209
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force210
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force211
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force212
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force213
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force214
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force215
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force216
run 10ns
add_force {/register_fsm/data_in} -radix hex {aa 0ns}
force217
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force218
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force219
run 10ns
add_force {/register_fsm/data_in} -radix hex {55 0ns}
force220
run 10ns
add_force {/register_fsm/data_in} -radix hex {aa 0ns}
force221
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force222
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force223
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force224
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force225
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force226
run 10ns
add_force {/register_fsm/data_in} -radix hex {01 0ns}
force227
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force228
run 10ns
add_force {/register_fsm/data_in} -radix hex {23 0ns}
force229
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force230
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force231
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force232
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force233
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force234
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force235
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force236
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force237
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force238
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force239
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force240
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force241
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force242
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force243
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force244
run 10ns
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force245
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:136]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit register_fsm in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 979.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 995.145 ; gain = 15.262
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 995.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 995.145 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 995.145 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 995.145 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 995.145 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force246
add_force {/register_fsm/reset} -radix hex {1 0ns}
force247
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force248
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force249
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force250
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force251
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force252
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force253
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force254
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force255
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 995.145 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force256
add_force {/register_fsm/reset} -radix hex {1 0ns}
force257
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force258
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force259
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force260
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force261
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force262
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force263
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force264
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force265
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 995.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 995.145 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 995.145 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 995.145 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 995.145 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force266
add_force {/register_fsm/reset} -radix hex {1 0ns}
force267
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force268
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force269
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force270
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force271
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force272
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force273
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force274
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force275
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 32 [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:35]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit register_fsm in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 995.328 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit register_fsm in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 995.328 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 995.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 995.328 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 995.328 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 995.328 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 995.328 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force276
add_force {/register_fsm/reset} -radix hex {1 0ns}
force277
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force278
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force279
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force280
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force281
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force282
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force283
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force284
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force285
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 996.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 996.797 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 996.797 ; gain = 0.449
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 996.797 ; gain = 0.449
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 996.797 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force287
add_force {/register_fsm/reset} -radix hex {1 0ns}
force288
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force289
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force290
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force291
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force292
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force293
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force294
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force295
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force296
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force297
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 996.797 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force299
add_force {/register_fsm/reset} -radix hex {1 0ns}
force300
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force301
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force302
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force303
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force304
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force305
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force306
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force307
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force308
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force309
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force310
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force311
add_force {/register_fsm/reset} -radix hex {1 0ns}
force312
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force313
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force314
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force315
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force316
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force317
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force318
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force319
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force320
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
run 10ns
run 10ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force321
add_force {/register_fsm/reset} -radix hex {1 0ns}
force322
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force323
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force324
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force325
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force326
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force327
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force328
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force329
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force330
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force331
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force332
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force333
add_force {/register_fsm/reset} -radix hex {1 0ns}
force334
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force335
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force336
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force337
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force338
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force339
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force340
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force341
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force342
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force343
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force344
run 10ns
run 10ns
run 10ns
ERROR: Index -1 out of bound 31 downto 0
Time: 140 ns  Iteration: 1  Process: /register_fsm/line__56
  File: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd

HDL Line: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:181
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force345
add_force {/register_fsm/reset} -radix hex {1 0ns}
force346
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force347
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force348
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force349
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force350
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force351
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force352
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force353
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force354
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force355
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force356
run 10ns
run 10ns
run 10ns
run 10ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force357
add_force {/register_fsm/reset} -radix hex {1 0ns}
force358
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force359
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force360
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force361
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force362
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force363
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force364
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force365
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force366
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force367
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force368
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
restart
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force369
add_force {/register_fsm/reset} -radix hex {1 0ns}
force370
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force371
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force372
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force373
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force374
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force375
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force376
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force377
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force378
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force379
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force380
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force381
add_force {/register_fsm/reset} -radix hex {1 0ns}
force382
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force383
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force384
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force385
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force386
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force387
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force388
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force389
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force390
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force391
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force392
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force393
add_force {/register_fsm/reset} -radix hex {1 0ns}
force394
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force395
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force396
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force397
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force398
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force399
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force400
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force401
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force402
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force403
add_force {/register_fsm/rd_data} -radix hex {89abcde7e7 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '89abcde7e7': Object size 32 does not match size of given value 89abcde7e7.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force404
add_force {/register_fsm/reset} -radix hex {1 0ns}
force405
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force406
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force407
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force408
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force409
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force410
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force411
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force412
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force413
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force414
add_force {/register_fsm/rd_data} -radix hex {89abcde7 0ns}
force415
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force416
add_force {/register_fsm/reset} -radix hex {1 0ns}
force417
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force418
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force419
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force420
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force421
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force422
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force423
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force424
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force425
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force426
add_force {/register_fsm/rd_data} -radix hex {89abcde7 0ns}
force427
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force428
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force429
add_force {/register_fsm/reset} -radix hex {1 0ns}
force430
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force431
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force432
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force433
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force434
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force435
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force436
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force437
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force438
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force439
add_force {/register_fsm/rd_data} -radix hex {89abcde7 0ns}
force440
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force441
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force442
add_force {/register_fsm/reset} -radix hex {1 0ns}
force443
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force444
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force445
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force446
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force447
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force448
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force449
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force450
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force451
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force452
add_force {/register_fsm/rd_data} -radix hex {89abcde7 0ns}
force453
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force454
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
restart
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force455
add_force {/register_fsm/reset} -radix hex {1 0ns}
force456
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force457
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force458
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force459
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force460
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force461
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force462
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force463
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force464
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force465
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force466
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force467
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.594 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.594 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1009.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.594 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force468
add_force {/register_fsm/reset} -radix hex {1 0ns}
force469
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force470
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force471
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force472
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force473
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force474
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force475
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force476
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force477
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force478
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force479
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force480
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 8 [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:178]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit register_fsm in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.449 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1055.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.449 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1055.449 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.449 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.449 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force481
add_force {/register_fsm/reset} -radix hex {1 0ns}
force482
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force483
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force484
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force485
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force486
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force487
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force488
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force489
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force490
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force491
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force492
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force493
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.449 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force494
add_force {/register_fsm/reset} -radix hex {1 0ns}
force495
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force496
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force497
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force498
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force499
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force500
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force501
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force502
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force503
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force504
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force505
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force506
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 8 [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:175]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit register_fsm in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.484 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.484 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1055.484 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.484 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force507
add_force {/register_fsm/reset} -radix hex {1 0ns}
force508
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force509
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force510
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force511
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force512
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force513
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force514
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force515
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force516
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force517
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force518
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force519
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.484 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1055.484 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.484 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force520
add_force {/register_fsm/reset} -radix hex {1 0ns}
force521
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force522
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force523
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force524
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force525
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force526
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force527
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force528
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force529
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force530
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force531
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force532
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'data_out' ; use 'buffer' or 'inout' [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:181]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:23]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.484 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1055.484 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.484 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force533
add_force {/register_fsm/reset} -radix hex {1 0ns}
force534
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force535
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force536
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force537
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force538
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force539
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force540
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force541
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force542
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force543
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force544
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force545
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
ERROR: Index -1 out of bound 31 downto 0
Time: 190 ns  Iteration: 0  Process: /register_fsm/line__57
  File: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd

HDL Line: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:178
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.484 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1055.484 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.484 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force546
add_force {/register_fsm/reset} -radix hex {1 0ns}
force547
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force548
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force549
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force550
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force551
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force552
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force553
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force554
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force555
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force556
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force557
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force558
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
ERROR: Index -1 out of bound 31 downto 0
Time: 190 ns  Iteration: 0  Process: /register_fsm/line__57
  File: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd

HDL Line: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:178
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
WARNING: Simulation object /register_fsm/memRespondData was not found in the design.
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.484 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1055.484 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.484 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.484 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force559
add_force {/register_fsm/reset} -radix hex {1 0ns}
force560
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force561
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force562
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force563
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force564
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force565
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force566
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force567
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force568
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force569
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force570
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force571
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
ERROR: Index -1 out of bound 31 downto 0
Time: 190 ns  Iteration: 0  Process: /register_fsm/line__57
  File: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd

HDL Line: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:180
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1056.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
WARNING: Simulation object /register_fsm/memRespondData was not found in the design.
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.367 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1056.367 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1056.367 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1056.367 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force572
add_force {/register_fsm/reset} -radix hex {1 0ns}
force573
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force574
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force575
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force576
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force577
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force578
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force579
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force580
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force581
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force582
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force583
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force584
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
ERROR: Index -1 out of bound 31 downto 0
Time: 185 ns  Iteration: 0  Process: /register_fsm/line__57
  File: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd

HDL Line: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:177
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1056.367 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1056.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
WARNING: Simulation object /register_fsm/memRespondData was not found in the design.
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1057.160 ; gain = 0.793
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1057.160 ; gain = 0.793
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1057.160 ; gain = 0.793
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.160 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force585
add_force {/register_fsm/reset} -radix hex {1 0ns}
force586
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force587
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force588
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force589
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force590
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force591
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force592
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force593
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force594
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force595
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force596
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force597
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1058.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
WARNING: Simulation object /register_fsm/memRespondData was not found in the design.
WARNING: Simulation object /register_fsm/ReadOutCounter was not found in the design.
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.125 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1058.125 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1058.125 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force598
add_force {/register_fsm/reset} -radix hex {1 0ns}
force599
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force600
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force601
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force602
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force603
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force604
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force605
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force606
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force607
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force608
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force609
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force610
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1058.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
WARNING: Simulation object /register_fsm/memRespondData was not found in the design.
WARNING: Simulation object /register_fsm/ReadOutCounter was not found in the design.
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.125 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1058.125 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1058.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1058.125 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force611
add_force {/register_fsm/reset} -radix hex {1 0ns}
force612
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force613
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force614
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force615
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force616
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force617
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force618
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force619
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force620
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force621
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force622
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force623
run 10ns
run 10ns
run 10ns
run 10ns
ERROR: Index -1 out of bound 31 downto 0
Time: 160 ns  Iteration: 0  Process: /register_fsm/line__57
  File: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd

HDL Line: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:179
run 10ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
WARNING: Simulation object /register_fsm/line__57/memRespondData was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /register_fsm/line__57/ReadOutCounter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
WARNING: Simulation object /register_fsm/line__57/ReadOutCounter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /register_fsm/line__57/ReadOutCounter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /register_fsm/line__57/ReadOutCounter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /register_fsm/line__57/ReadOutCounter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1080.750 ; gain = 0.000
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1080.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.750 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1080.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1080.750 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1080.750 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1080.750 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force624
add_force {/register_fsm/reset} -radix hex {1 0ns}
force625
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force626
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force627
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force628
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force629
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force630
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force631
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force632
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force633
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force634
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force635
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force636
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
ERROR: Index -1 out of bound 31 downto 0
Time: 190 ns  Iteration: 0  Process: /register_fsm/line__57
  File: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd

HDL Line: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:178
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1080.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.750 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1080.750 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1080.750 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force637
add_force {/register_fsm/reset} -radix hex {1 0ns}
force638
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force639
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force640
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force641
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force642
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force643
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force644
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force645
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force646
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force647
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force648
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force649
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1087.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.996 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1087.996 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1087.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1087.996 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force650
add_force {/register_fsm/reset} -radix hex {1 0ns}
force651
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force652
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force653
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force654
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force655
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force656
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force657
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force658
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force659
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force660
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force661
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force662
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.996 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1087.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.996 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1087.996 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1087.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1087.996 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force663
add_force {/register_fsm/reset} -radix hex {1 0ns}
force664
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force665
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force666
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force667
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force668
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force669
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force670
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force671
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force672
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force673
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force674
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force675
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1087.996 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force676
add_force {/register_fsm/reset} -radix hex {1 0ns}
force677
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force678
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force679
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force680
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force681
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force682
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force683
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force684
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force685
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force686
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force687
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force688
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
restart
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1087.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.996 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1087.996 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1087.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1087.996 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force689
add_force {/register_fsm/reset} -radix hex {1 0ns}
force690
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force691
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force692
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force693
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force694
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force695
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force696
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force697
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force698
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force699
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force700
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force701
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1087.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.824 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1098.824 ; gain = 10.828
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1098.824 ; gain = 10.828
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1098.824 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force702
add_force {/register_fsm/reset} -radix hex {1 0ns}
force703
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force704
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force705
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force706
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force707
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force708
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force709
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force710
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force711
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force712
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force713
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force714
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.824 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1098.824 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1098.824 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force715
add_force {/register_fsm/reset} -radix hex {1 0ns}
force716
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force717
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force718
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force719
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force720
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force721
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force722
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force723
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force724
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force725
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force726
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force727
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
restart
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.824 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1098.824 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1098.824 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force728
add_force {/register_fsm/reset} -radix hex {1 0ns}
force729
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force730
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force731
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force732
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force733
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force734
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force735
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force736
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force737
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force738
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force739
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force740
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.824 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1098.824 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1098.824 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force741
add_force {/register_fsm/reset} -radix hex {1 0ns}
force742
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force743
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force744
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force745
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force746
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force747
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force748
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force749
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force750
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force751
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force752
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force753
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
ERROR: Index -1 out of bound 31 downto 0
Time: 180 ns  Iteration: 1  Process: /register_fsm/line__57
  File: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd

HDL Line: C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd:175
run 10ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_fsm_behav xil_defaultlib.register_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.register_fsm
Built simulation snapshot register_fsm_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_fsm_behav -key {Behavioral:sim_1:Functional:register_fsm} -tclbatch {register_fsm.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.824 ; gain = 0.000
source register_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1098.824 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1098.824 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1098.824 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force754
add_force {/register_fsm/reset} -radix hex {1 0ns}
force755
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force756
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force757
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force758
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force759
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force760
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force761
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force762
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force763
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force764
add_force {/register_fsm/rd_data} -radix hex {12345678 0ns}
force765
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force766
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1098.824 ; gain = 0.000
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force767
add_force {/register_fsm/reset} -radix hex {1 0ns}
force768
run 10ns
add_force {/register_fsm/reset} -radix hex {0 0ns}
force769
add_force {/register_fsm/data_in} -radix hex {e7 0ns}
force770
add_force {/register_fsm/data_in_vld} -radix hex {1 0ns}
force771
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
force772
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force773
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force774
run 10ns
add_force {/register_fsm/data_in} -radix hex {00 0ns}
force775
run 10ns
add_force {/register_fsm/data_in} -radix hex {02 0ns}
force776
run 10ns
run 10ns
run 10ns
run 10 ns
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {1 0ns}
force777
add_force {/register_fsm/rd_data} -radix hex {aae755e7 0ns}
force778
run 10ns
add_force {/register_fsm/rd_ack} -radix hex {0 0ns}
force779
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd w ]
add_files C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd
update_compile_order -fileset sources_1
set_property top top [current_fileset]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 21 14:00:48 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 79.891 ; gain = 10.469
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 21 14:00:48 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
WARNING: Simulation object /register_fsm/clk was not found in the design.
WARNING: Simulation object /register_fsm/data_in_vld was not found in the design.
WARNING: Simulation object /register_fsm/data_out_vld was not found in the design.
WARNING: Simulation object /register_fsm/rd_ack was not found in the design.
WARNING: Simulation object /register_fsm/rd_en was not found in the design.
WARNING: Simulation object /register_fsm/reset was not found in the design.
WARNING: Simulation object /register_fsm/wr_en was not found in the design.
WARNING: Simulation object /register_fsm/writeFlag was not found in the design.
WARNING: Simulation object /register_fsm/curr_state was not found in the design.
WARNING: Simulation object /register_fsm/next_state was not found in the design.
WARNING: Simulation object /register_fsm/ReadOutCounter was not found in the design.
WARNING: Simulation object /register_fsm/addrCounter was not found in the design.
WARNING: Simulation object /register_fsm/dataCounter was not found in the design.
WARNING: Simulation object /register_fsm/sampleCounter was not found in the design.
WARNING: Simulation object /register_fsm/WRITE was not found in the design.
WARNING: Simulation object /register_fsm/addr was not found in the design.
WARNING: Simulation object /register_fsm/addrReaded_buff was not found in the design.
WARNING: Simulation object /register_fsm/dataReaded_buff was not found in the design.
WARNING: Simulation object /register_fsm/data_in was not found in the design.
WARNING: Simulation object /register_fsm/data_out was not found in the design.
WARNING: Simulation object /register_fsm/memRespondData was not found in the design.
WARNING: Simulation object /register_fsm/rd_data was not found in the design.
WARNING: Simulation object /register_fsm/tmp was not found in the design.
WARNING: Simulation object /register_fsm/wr_data was not found in the design.
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1110.328 ; gain = 0.000
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
add_force {/register_fsm/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
ERROR: [Simtcl 6-8] No such HDL object /register_fsm/clk
add_force {/top/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/top/reset} -radix hex {1 0ns}
run 10ns
run 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.328 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1110.328 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1110.328 ; gain = 0.000
add_force {/top/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/top/reset} -radix hex {1 0ns}
run 10ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1110.328 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force784
add_force {/top/reset} -radix hex {1 0ns}
force785
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
add_force {/top/reset} -radix hex {0 0ns}
run 10ns
run 100ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
add_force {/top/data_in} -radix hex {e7 0ns}
run 10ns
run 10ns
add_force {/register_fsm/data_in} -radix hex {13 0ns}
ERROR: [Simtcl 6-8] No such HDL object /register_fsm/data_in
add_force {/top/data_in} -radix hex {13 0ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1110.328 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force790
add_force {/top/reset} -radix hex {1 0ns}
force791
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force792
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force793
add_force {/top/data_in} -radix hex {e7 0ns}
force794
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force795
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force796
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force797
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force798
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force799
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1110.328 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force800
add_force {/top/reset} -radix hex {1 0ns}
force801
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force802
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force803
add_force {/top/data_in} -radix hex {e7 0ns}
force804
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force805
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force806
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force807
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force808
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force809
run 10ns
run 100ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.328 ; gain = 0.000
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1110.328 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1110.328 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force810
add_force {/top/reset} -radix hex {1 0ns}
force811
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force812
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force813
add_force {/top/data_in} -radix hex {e7 0ns}
force814
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force815
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force816
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force817
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force818
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force819
run 100ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1110.328 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force820
add_force {/top/reset} -radix hex {1 0ns}
force821
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force822
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force823
add_force {/top/data_in} -radix hex {e7 0ns}
force824
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force825
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force826
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force827
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force828
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force829
run 10ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
run 100ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.328 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1110.328 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1110.328 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force830
add_force {/top/reset} -radix hex {1 0ns}
force831
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force832
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force833
add_force {/top/data_in} -radix hex {e7 0ns}
force834
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force835
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force836
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force837
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force838
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force839
run 10ns
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1123.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1123.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1123.098 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1125.953 ; gain = 2.855
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force840
add_force {/top/reset} -radix hex {1 0ns}
force841
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force842
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force843
add_force {/top/data_in} -radix hex {e7 0ns}
force844
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force845
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force846
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force847
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force848
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force849
run 10ns
run 100ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1130.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1130.434 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1130.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1130.434 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force850
add_force {/top/reset} -radix hex {1 0ns}
force851
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force852
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force853
add_force {/top/data_in} -radix hex {e7 0ns}
force854
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force855
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force856
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force857
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force858
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force859
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1130.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1130.434 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1130.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1130.434 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force860
add_force {/top/reset} -radix hex {1 0ns}
force861
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force862
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force863
add_force {/top/data_in} -radix hex {e7 0ns}
force864
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force865
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force866
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force867
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force868
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force869
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1130.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1130.434 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1130.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1130.434 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force870
add_force {/top/reset} -radix hex {1 0ns}
force871
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force872
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force873
add_force {/top/data_in} -radix hex {e7 0ns}
force874
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force875
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force876
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force877
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force878
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force879
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1130.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1130.434 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1130.434 ; gain = 0.000
-- Next if statement is to ensure ack is asserted one cycle later when rd_data is ready 
invalid command name "--"
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1130.434 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force880
add_force {/top/reset} -radix hex {1 0ns}
force881
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force882
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force883
add_force {/top/data_in} -radix hex {e7 0ns}
force884
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force885
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force886
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force887
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force888
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force889
run 100ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1131.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1131.023 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1131.023 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1131.023 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force890
add_force {/top/reset} -radix hex {1 0ns}
force891
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force892
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force893
add_force {/top/data_in} -radix hex {e7 0ns}
force894
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force895
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force896
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force897
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force898
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force899
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1141.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.609 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1141.609 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force900
add_force {/top/reset} -radix hex {1 0ns}
force901
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force902
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force903
add_force {/top/data_in} -radix hex {e7 0ns}
force904
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force905
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force906
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force907
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force908
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force909
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
ERROR: [VRFC 10-3031] 'rd_ack' with mode 'out' cannot be read [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd:28]
ERROR: [VRFC 10-3782] unit 'beh' ignored due to previous errors [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd:21]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.609 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
WARNING: Simulation object /top/u_mem/ack_flag was not found in the design.
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1141.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.609 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1141.609 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force910
add_force {/top/reset} -radix hex {1 0ns}
force911
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force912
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force913
add_force {/top/data_in} -radix hex {e7 0ns}
force914
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force915
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force916
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force917
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force918
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force919
run 100ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1141.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.395 ; gain = 2.785
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1144.395 ; gain = 2.785
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.168 ; gain = 0.773
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force920
add_force {/top/reset} -radix hex {1 0ns}
force921
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force922
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force923
add_force {/top/data_in} -radix hex {e7 0ns}
force924
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force925
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force926
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force927
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force928
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force929
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force930
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force931
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force932
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force933
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force934
run 100ns
add_force {/top/data_in} -radix hex {e7 0ns}
force935
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force936
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force937
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force938
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force939
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force940
run 100ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1156.285 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force941
add_force {/top/reset} -radix hex {1 0ns}
force942
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force943
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force944
add_force {/top/data_in} -radix hex {e7 0ns}
force945
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force946
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force947
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force948
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force949
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force950
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force951
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force952
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force953
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force954
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force955
run 100ns
add_force {/top/data_in} -radix hex {e7 0ns}
force956
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force957
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force958
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force959
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force960
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force961
run 100ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1156.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.008 ; gain = 0.723
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1157.008 ; gain = 0.723
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
ERROR: [Wavedata 42-52] WCFG file 'C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg' is already open.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1157.008 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force962
add_force {/top/reset} -radix hex {1 0ns}
force963
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force964
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force965
add_force {/top/data_in} -radix hex {e7 0ns}
force966
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force967
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force968
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force969
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force970
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force971
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force972
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force973
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force974
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force975
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force976
run 100ns
add_force {/top/data_in} -radix hex {e7 0ns}
force977
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force978
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force979
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force980
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force981
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force982
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1162.344 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.344 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.344 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force983
add_force {/top/reset} -radix hex {1 0ns}
force984
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force985
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force986
add_force {/top/data_in} -radix hex {e7 0ns}
force987
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force988
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force989
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force990
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force991
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force992
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force993
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force994
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force995
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force996
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force997
run 100ns
add_force {/top/data_in} -radix hex {e7 0ns}
force998
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force999
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1000
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1001
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1002
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1003
run 100ns
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
save_wave_config {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.180 ; gain = 0.863
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1172.180 ; gain = 0.863
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1172.180 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1004
add_force {/top/reset} -radix hex {1 0ns}
force1005
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1006
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1007
add_force {/top/data_in} -radix hex {e7 0ns}
force1008
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force1009
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1010
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1011
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1012
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1013
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1014
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1015
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1016
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force1017
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1018
run 100ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1019
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1020
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1021
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1022
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1023
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1024
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd w ]
add_files C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd
update_compile_order -fileset sources_1
set_property top testbench [current_fileset]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_vhdl_assignment_simple'
ERROR: [VRFC 10-3462] indexed name is not a 'bit_vector' [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd:48]
ERROR: [VRFC 10-1471] type error near data_in ; current type std_logic_vector; expected type bit_vector [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd:48]
ERROR: [VRFC 10-3782] unit 'test' ignored due to previous errors [C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd:11]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1184.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1184.102 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_vhdl_assignment_simple'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1184.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.testbench in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1184.102 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/testbench.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1184.102 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1184.102 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1184.102 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1025
add_force {/top/reset} -radix hex {1 0ns}
force1026
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1027
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1028
add_force {/top/data_in} -radix hex {e7 0ns}
force1029
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1030
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1031
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1032
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1033
run 10ns
add_force {/top/data_in} -radix hex {03 0ns}
force1034
run 100ns
run 100ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1191.348 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1035
add_force {/top/reset} -radix hex {1 0ns}
force1036
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1037
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1038
add_force {/top/data_in} -radix hex {e7 0ns}
force1039
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1040
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1041
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1042
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1043
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1044
run 100ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1045
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.348 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.348 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1191.348 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1191.348 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1046
add_force {/top/reset} -radix hex {1 0ns}
force1047
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1048
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1049
add_force {/top/data_in} -radix hex {e7 0ns}
force1050
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1051
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1052
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1053
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1054
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1055
run 100ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1056
run 100ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1194.336 ; gain = 0.914
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1057
add_force {/top/reset} -radix hex {1 0ns}
force1058
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1059
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1060
add_force {/top/data_in} -radix hex {e7 0ns}
force1061
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force1062
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1063
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1064
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1065
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1066
run 100ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1067
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1068
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1069
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force1070
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1071
run 100ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1072
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1073
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1074
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1075
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1076
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1077
run 100ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1194.336 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1078
add_force {/top/reset} -radix hex {1 0ns}
force1079
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1080
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1081
add_force {/top/data_in} -radix hex {e7 0ns}
force1082
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force1083
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1084
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1085
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1086
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1087
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1088
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1089
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1090
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force1091
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1092
run 100ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1093
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1094
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1095
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1096
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1097
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1098
run 100ns
run 100ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1198.191 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1099
add_force {/top/reset} -radix hex {1 0ns}
force1100
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1101
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1102
add_force {/top/data_in} -radix hex {e7 0ns}
force1103
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force1104
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1105
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1106
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1107
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1108
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1109
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1110
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1111
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force1112
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1113
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1114
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1115
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1116
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1117
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1118
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1119
run 100ns
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.785 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1198.785 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1120
add_force {/top/reset} -radix hex {1 0ns}
force1121
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1122
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1123
add_force {/top/data_in} -radix hex {e7 0ns}
force1124
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force1125
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1126
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1127
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1128
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1129
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1130
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1131
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1132
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force1133
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1134
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1135
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1136
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1137
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1138
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1139
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1140
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/register_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chine/Desktop/MEM/MEM.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
"xelab -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c85156f26b4429fb9d533a5abbad449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.register_fsm [register_fsm_default]
Compiling architecture beh of entity xil_defaultlib.memory_model [memory_model_default]
Compiling architecture rtl of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chine/Desktop/MEM/MEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/chine/Desktop/MEM/register_fsm_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1199.090 ; gain = 0.238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1199.090 ; gain = 0.238
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1199.176 ; gain = 0.086
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1141
add_force {/top/reset} -radix hex {1 0ns}
force1142
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1143
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1144
add_force {/top/data_in} -radix hex {e7 0ns}
force1145
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force1146
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1147
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1148
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1149
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1150
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1151
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1152
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1153
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force1154
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1155
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1156
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1157
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1158
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1159
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1160
run 10ns
add_force {/top/data_in} -radix hex {02 0ns}
force1161
run 100ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1213.699 ; gain = 0.000
add_force {/top/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1162
add_force {/top/reset} -radix hex {1 0ns}
force1163
run 10ns
add_force {/top/reset} -radix hex {0 0ns}
force1164
run 10ns
add_force {/top/data_in_vld} -radix hex {1 0ns}
force1165
add_force {/top/data_in} -radix hex {e7 0ns}
force1166
run 10ns
add_force {/top/data_in} -radix hex {23 0ns}
force1167
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1168
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1169
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1170
run 10ns
add_force {/top/data_in} -radix hex {01 0ns}
force1171
run 10ns
add_force {/top/data_in} -radix hex {aa 0ns}
force1172
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1173
run 10ns
add_force {/top/data_in} -radix hex {55 0ns}
force1174
run 10ns
add_force {/top/data_in} -radix hex {e7 0ns}
force1175
run 10ns
add_force {/top/data_in} -radix hex {13 0ns}
force1176
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1177
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1178
run 10ns
add_force {/top/data_in} -radix hex {00 0ns}
force1179
run 10ns
add_force {/top/data_in} -radix hex {01 0ns}
force1180
run 100ns
run 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 17:36:59 2020...
