{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "LEDR[0]",
					"strict" : false
				},
				{
					"name" : "LEDR[1]",
					"strict" : false
				},
				{
					"name" : "LEDR[2]",
					"strict" : false
				},
				{
					"name" : "LEDR[3]",
					"strict" : false
				},
				{
					"name" : "LEDR[4]",
					"strict" : false
				},
				{
					"name" : "LEDR[5]",
					"strict" : false
				},
				{
					"name" : "LEDR[9]",
					"strict" : false
				},
				{
					"name" : "MAX10_CLK1_50",
					"strict" : false
				},
				{
					"name" : "FPGA_RESET_n",
					"strict" : false
				}
			]
		}
	]
}