multiline_comment|/*&n; * BRIEF MODULE DESCRIPTION&n; *&t;Low level uart routines to directly access a TX[34]927 SIO.&n; *&n; * Copyright 2001 MontaVista Software Inc.&n; * Author: MontaVista Software, Inc.&n; *         &t;ahennessy@mvista.com or source@mvista.com&n; *&n; * Based on arch/mips/ddb5xxx/ddb5477/kgdb_io.c&n; *&n; * Copyright (C) 2000-2001 Toshiba Corporation&n; *&n; *  This program is free software; you can redistribute  it and/or modify it&n; *  under  the terms of  the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the  License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&squot;&squot; AND   ANY  EXPRESS OR IMPLIED&n; *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF&n; *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;asm/jmr3927/txx927.h&gt;
macro_line|#include &lt;asm/jmr3927/tx3927.h&gt;
macro_line|#include &lt;asm/jmr3927/jmr3927.h&gt;
DECL|macro|TIMEOUT
mdefine_line|#define TIMEOUT       0xffffff
DECL|macro|SLOW_DOWN
mdefine_line|#define SLOW_DOWN
DECL|variable|digits
r_static
r_const
r_char
id|digits
(braket
l_int|16
)braket
op_assign
l_string|&quot;0123456789abcdef&quot;
suffix:semicolon
macro_line|#ifdef SLOW_DOWN
DECL|macro|slow_down
mdefine_line|#define slow_down() { int k; for (k=0; k&lt;10000; k++); }
macro_line|#else
DECL|macro|slow_down
mdefine_line|#define slow_down()
macro_line|#endif
DECL|variable|remoteDebugInitialized
r_static
r_int
id|remoteDebugInitialized
op_assign
l_int|0
suffix:semicolon
DECL|function|putDebugChar
r_int
id|putDebugChar
c_func
(paren
r_int
r_char
id|c
)paren
(brace
r_int
id|i
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|remoteDebugInitialized
)paren
(brace
id|remoteDebugInitialized
op_assign
l_int|1
suffix:semicolon
id|debugInit
c_func
(paren
l_int|38400
)paren
suffix:semicolon
)brace
r_do
(brace
id|slow_down
c_func
(paren
)paren
suffix:semicolon
id|i
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|i
OG
id|TIMEOUT
)paren
(brace
r_break
suffix:semicolon
)brace
)brace
r_while
c_loop
(paren
op_logical_neg
(paren
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|cisr
op_amp
id|TXx927_SICISR_TXALS
)paren
)paren
suffix:semicolon
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|tfifo
op_assign
id|c
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
DECL|function|getDebugChar
r_int
r_char
id|getDebugChar
c_func
(paren
r_void
)paren
(brace
r_int
id|i
op_assign
l_int|0
suffix:semicolon
r_int
id|dicr
suffix:semicolon
r_char
id|c
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|remoteDebugInitialized
)paren
(brace
id|remoteDebugInitialized
op_assign
l_int|1
suffix:semicolon
id|debugInit
c_func
(paren
l_int|38400
)paren
suffix:semicolon
)brace
multiline_comment|/* diable RX int. */
id|dicr
op_assign
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|dicr
suffix:semicolon
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|dicr
op_assign
l_int|0
suffix:semicolon
r_do
(brace
id|slow_down
c_func
(paren
)paren
suffix:semicolon
id|i
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|i
OG
id|TIMEOUT
)paren
(brace
r_break
suffix:semicolon
)brace
)brace
r_while
c_loop
(paren
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|disr
op_amp
id|TXx927_SIDISR_UVALID
)paren
suffix:semicolon
id|c
op_assign
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|rfifo
suffix:semicolon
multiline_comment|/* clear RX int. status */
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|disr
op_and_assign
op_complement
id|TXx927_SIDISR_RDIS
suffix:semicolon
multiline_comment|/* enable RX int. */
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|dicr
op_assign
id|dicr
suffix:semicolon
r_return
id|c
suffix:semicolon
)brace
DECL|function|debugInit
r_void
id|debugInit
c_func
(paren
r_int
id|baud
)paren
(brace
multiline_comment|/*&n;&t;volatile unsigned long lcr;&n;&t;volatile unsigned long dicr;&n;&t;volatile unsigned long disr;&n;&t;volatile unsigned long cisr;&n;&t;volatile unsigned long fcr;&n;&t;volatile unsigned long flcr;&n;&t;volatile unsigned long bgr;&n;&t;volatile unsigned long tfifo;&n;&t;volatile unsigned long rfifo;&n;&t;*/
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|lcr
op_assign
l_int|0x020
suffix:semicolon
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|dicr
op_assign
l_int|0
suffix:semicolon
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|disr
op_assign
l_int|0x4100
suffix:semicolon
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|cisr
op_assign
l_int|0x014
suffix:semicolon
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|fcr
op_assign
l_int|0
suffix:semicolon
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|flcr
op_assign
l_int|0x02
suffix:semicolon
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|bgr
op_assign
(paren
(paren
id|JMR3927_BASE_BAUD
op_plus
id|baud
op_div
l_int|2
)paren
op_div
id|baud
)paren
op_or
id|TXx927_SIBGR_BCLK_T0
suffix:semicolon
macro_line|#if 0
multiline_comment|/*&n;&t; * Reset the UART.&n;&t; */
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|fcr
op_assign
id|TXx927_SIFCR_SWRST
suffix:semicolon
r_while
c_loop
(paren
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|fcr
op_amp
id|TXx927_SIFCR_SWRST
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * and set the speed of the serial port&n;&t; * (currently hardwired to 9600 8N1&n;&t; */
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|lcr
op_assign
id|TXx927_SILCR_UMODE_8BIT
op_or
id|TXx927_SILCR_USBL_1BIT
op_or
id|TXx927_SILCR_SCS_IMCLK_BG
suffix:semicolon
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|bgr
op_assign
(paren
(paren
id|JMR3927_BASE_BAUD
op_plus
id|baud
op_div
l_int|2
)paren
op_div
id|baud
)paren
op_or
id|TXx927_SIBGR_BCLK_T0
suffix:semicolon
multiline_comment|/* HW RTS/CTS control */
r_if
c_cond
(paren
id|ser-&gt;flags
op_amp
id|ASYNC_HAVE_CTS_LINE
)paren
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|flcr
op_assign
id|TXx927_SIFLCR_RCS
op_or
id|TXx927_SIFLCR_TES
op_or
id|TXx927_SIFLCR_RTSTL_MAX
multiline_comment|/* 15 */
suffix:semicolon
multiline_comment|/* Enable RX/TX */
id|tx3927_sioptr
c_func
(paren
l_int|0
)paren
op_member_access_from_pointer
id|flcr
op_and_assign
op_complement
(paren
id|TXx927_SIFLCR_RSDE
op_or
id|TXx927_SIFLCR_TSDE
)paren
suffix:semicolon
macro_line|#endif
)brace
eof
