===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 27.4298 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7824 (  7.7%)    3.7824 ( 13.8%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.0054 (  6.1%)    3.0054 ( 11.0%)    Parse modules
    0.7199 (  1.5%)    0.7199 (  2.6%)    Verify circuit
   43.2783 ( 87.7%)   22.1779 ( 80.9%)  'firrtl.circuit' Pipeline
    0.6968 (  1.4%)    0.6968 (  2.5%)    LowerFIRRTLAnnotations
    3.5409 (  7.2%)    1.9158 (  7.0%)    'firrtl.module' Pipeline
    1.0709 (  2.2%)    0.5817 (  2.1%)      DropName
    2.4699 (  5.0%)    1.3341 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1323 (  0.3%)    0.0719 (  0.3%)    'firrtl.module' Pipeline
    0.1323 (  0.3%)    0.0719 (  0.3%)      LowerCHIRRTLPass
    0.2271 (  0.5%)    0.2271 (  0.8%)    InferWidths
    0.6775 (  1.4%)    0.6775 (  2.5%)    MemToRegOfVec
    1.1405 (  2.3%)    1.1405 (  4.2%)    InferResets
    0.1372 (  0.3%)    0.1372 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.1867 (  0.4%)    0.1867 (  0.7%)    WireDFT
    1.0045 (  2.0%)    0.5500 (  2.0%)    'firrtl.module' Pipeline
    1.0044 (  2.0%)    0.5500 (  2.0%)      FlattenMemory
    1.4857 (  3.0%)    1.4857 (  5.4%)    LowerFIRRTLTypes
    5.0220 ( 10.2%)    2.7469 ( 10.0%)    'firrtl.module' Pipeline
    3.9892 (  8.1%)    2.1434 (  7.8%)      ExpandWhens
    1.0316 (  2.1%)    0.6030 (  2.2%)      SFCCompat
    1.4608 (  3.0%)    1.4608 (  5.3%)    Inliner
    1.2150 (  2.5%)    0.6493 (  2.4%)    'firrtl.module' Pipeline
    1.2149 (  2.5%)    0.6493 (  2.4%)      RandomizeRegisterInit
    1.0871 (  2.2%)    1.0871 (  4.0%)    CheckCombCycles
    0.2381 (  0.5%)    0.2381 (  0.9%)      (A) circt::firrtl::InstanceGraph
    7.2913 ( 14.8%)    3.9473 ( 14.4%)    'firrtl.module' Pipeline
    6.9635 ( 14.1%)    3.7666 ( 13.7%)      Canonicalizer
    0.3277 (  0.7%)    0.1807 (  0.7%)      InferReadWrite
    0.1570 (  0.3%)    0.1570 (  0.6%)    PrefixModules
    0.0633 (  0.1%)    0.0633 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8350 (  1.7%)    0.8350 (  3.0%)    IMConstProp
    0.0517 (  0.1%)    0.0517 (  0.2%)    AddSeqMemPorts
    0.0517 (  0.1%)    0.0517 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1724 (  0.3%)    0.1724 (  0.6%)    CreateSiFiveMetadata
    0.0296 (  0.1%)    0.0296 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0177 (  0.0%)    0.0177 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.2644 (  0.5%)    0.2644 (  1.0%)    SymbolDCE
    0.0522 (  0.1%)    0.0522 (  0.2%)    BlackBoxReader
    0.0522 (  0.1%)    0.0522 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.8945 (  5.9%)    1.5053 (  5.5%)    'firrtl.module' Pipeline
    0.2266 (  0.5%)    0.1160 (  0.4%)      DropName
    2.6678 (  5.4%)    1.3893 (  5.1%)      Canonicalizer
    0.7020 (  1.4%)    0.7020 (  2.6%)    IMDeadCodeElim
    0.0538 (  0.1%)    0.0538 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0191 (  0.0%)    0.0191 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0966 (  0.2%)    0.0966 (  0.4%)    LowerXMR
    0.0101 (  0.0%)    0.0101 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.3602 (  0.7%)    0.3602 (  1.3%)  LowerFIRRTLToHW
    0.0097 (  0.0%)    0.0097 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.3518 (  0.7%)    0.3247 (  1.2%)  'hw.module' Pipeline
    0.1119 (  0.2%)    0.1030 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1488 (  0.3%)    0.1342 (  0.5%)    Canonicalizer
    0.0535 (  0.1%)    0.0511 (  0.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0376 (  0.1%)    0.0364 (  0.1%)    LowerSeqFIRRTLToSV
    0.0792 (  0.2%)    0.0792 (  0.3%)  HWMemSimImpl
    0.2673 (  0.5%)    0.2251 (  0.8%)  'hw.module' Pipeline
    0.0853 (  0.2%)    0.0724 (  0.3%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1129 (  0.2%)    0.0987 (  0.4%)    Canonicalizer
    0.0516 (  0.1%)    0.0439 (  0.2%)    CSE
    0.0006 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.0112 (  0.0%)    0.0069 (  0.0%)    HWCleanup
    0.0595 (  0.1%)    0.0469 (  0.2%)  'hw.module' Pipeline
    0.0053 (  0.0%)    0.0037 (  0.0%)    HWLegalizeModules
    0.0494 (  0.1%)    0.0408 (  0.1%)    PrettifyVerilog
    0.0409 (  0.1%)    0.0409 (  0.1%)  StripDebugInfoWithPred
    0.3643 (  0.7%)    0.3643 (  1.3%)  ExportVerilog
    0.2570 (  0.5%)    0.1234 (  0.4%)  'builtin.module' Pipeline
    0.1337 (  0.3%)    0.1136 (  0.4%)    'hw.module' Pipeline
    0.1317 (  0.3%)    0.1126 (  0.4%)      PrepareForEmission
   -0.1162 ( -0.2%)   -0.1162 ( -0.4%)  Rest
   49.3426 (100.0%)   27.4298 (100.0%)  Total

{
  totalTime: 27.472,
  maxMemory: 1059299328
}
