// Seed: 3592427260
module module_0 (
    output tri0 id_0,
    input supply0 id_1
);
  assign id_0 = -1;
  logic id_3;
  id_4 :
  assert property (@({-1, id_1} - -1) 1'b0)
  else id_3 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_4 = 32'd40
) (
    input uwire _id_0,
    input uwire id_1,
    output tri id_2,
    output wand id_3
    , id_17,
    input wor _id_4,
    input uwire id_5,
    output uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    output supply1 id_11,
    input wire id_12,
    input wire id_13,
    output wor id_14,
    output wire id_15
);
  assign id_11 = 1;
  module_0 modCall_1 (
      id_6,
      id_12
  );
  assign modCall_1.id_4 = 0;
  assign id_3 = 1'd0;
  assign id_6 = id_5;
  wire id_18;
  assign id_11 = 1;
  logic id_19, id_20;
  wire [id_4 : id_0] id_21;
  wire id_22;
  wire id_23;
  ;
  wire [-1 : -1] id_24;
endmodule
