
17_WorkingWithQueueSets.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006204  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  080063d4  080063d4  000073d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006490  08006490  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006490  08006490  00007490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006498  08006498  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006498  08006498  00007498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800649c  0800649c  0000749c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080064a0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b5c  2000006c  0800650c  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bc8  0800650c  00008bc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017824  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003538  00000000  00000000  0001f8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  00022df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001077  00000000  00000000  00024330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004973  00000000  00000000  000253a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016e71  00000000  00000000  00029d1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd329  00000000  00000000  00040b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011deb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060fc  00000000  00000000  0011def8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00123ff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080063bc 	.word	0x080063bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	080063bc 	.word	0x080063bc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <uart2_write>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);

int uart2_write(int ch)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & USART_SR_TXE)){}
 80005e4:	bf00      	nop
 80005e6:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <uart2_write+0x2c>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d0f9      	beq.n	80005e6 <uart2_write+0xa>

	 /*Write to transmit data register*/
	USART2->DR	=  (ch & 0xFF);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4a04      	ldr	r2, [pc, #16]	@ (8000608 <uart2_write+0x2c>)
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	6053      	str	r3, [r2, #4]
	return ch;
 80005fa:	687b      	ldr	r3, [r7, #4]
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	40004400 	.word	0x40004400

0800060c <main>:
void vSenderTask1(void *pvParameters);
void vSenderTask2(void *pvParameters);
void vReceiverTask(void *pvParameters);

int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af02      	add	r7, sp, #8


	HAL_Init(); //hardware abstraction layer
 8000612:	f000 fbb9 	bl	8000d88 <HAL_Init>
	SystemClock_Config();
 8000616:	f000 f8ad 	bl	8000774 <SystemClock_Config>
	MX_GPIO_Init();
 800061a:	f000 f943 	bl	80008a4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800061e:	f000 f917 	bl	8000850 <MX_USART2_UART_Init>

	//create two queues, each sends a character pointer
	xQueue1=xQueueCreate(1,sizeof(char *));
 8000622:	2200      	movs	r2, #0
 8000624:	2104      	movs	r1, #4
 8000626:	2001      	movs	r0, #1
 8000628:	f002 fbd9 	bl	8002dde <xQueueGenericCreate>
 800062c:	4603      	mov	r3, r0
 800062e:	4a19      	ldr	r2, [pc, #100]	@ (8000694 <main+0x88>)
 8000630:	6013      	str	r3, [r2, #0]
	xQueue2=xQueueCreate(1,sizeof(char *));
 8000632:	2200      	movs	r2, #0
 8000634:	2104      	movs	r1, #4
 8000636:	2001      	movs	r0, #1
 8000638:	f002 fbd1 	bl	8002dde <xQueueGenericCreate>
 800063c:	4603      	mov	r3, r0
 800063e:	4a16      	ldr	r2, [pc, #88]	@ (8000698 <main+0x8c>)
 8000640:	6013      	str	r3, [r2, #0]

	//create queue set that holds two queues that hold one element each
	xQueueSet = xQueueCreateSet(1*2);
 8000642:	2002      	movs	r0, #2
 8000644:	f003 f85e 	bl	8003704 <xQueueCreateSet>
 8000648:	4603      	mov	r3, r0
 800064a:	4a14      	ldr	r2, [pc, #80]	@ (800069c <main+0x90>)
 800064c:	6013      	str	r3, [r2, #0]

	/*Create the sender tasks*/
	xTaskCreate(vSenderTask1, "sender1",100,NULL,1,NULL);
 800064e:	2300      	movs	r3, #0
 8000650:	9301      	str	r3, [sp, #4]
 8000652:	2301      	movs	r3, #1
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	2300      	movs	r3, #0
 8000658:	2264      	movs	r2, #100	@ 0x64
 800065a:	4911      	ldr	r1, [pc, #68]	@ (80006a0 <main+0x94>)
 800065c:	4811      	ldr	r0, [pc, #68]	@ (80006a4 <main+0x98>)
 800065e:	f003 f92e 	bl	80038be <xTaskCreate>
	xTaskCreate(vSenderTask2, "sender2",100,NULL,1,NULL);
 8000662:	2300      	movs	r3, #0
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	2301      	movs	r3, #1
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2300      	movs	r3, #0
 800066c:	2264      	movs	r2, #100	@ 0x64
 800066e:	490e      	ldr	r1, [pc, #56]	@ (80006a8 <main+0x9c>)
 8000670:	480e      	ldr	r0, [pc, #56]	@ (80006ac <main+0xa0>)
 8000672:	f003 f924 	bl	80038be <xTaskCreate>
	/*Create the receiver task*/
	xTaskCreate(vReceiverTask, "Receiver",100,NULL,2,NULL);
 8000676:	2300      	movs	r3, #0
 8000678:	9301      	str	r3, [sp, #4]
 800067a:	2302      	movs	r3, #2
 800067c:	9300      	str	r3, [sp, #0]
 800067e:	2300      	movs	r3, #0
 8000680:	2264      	movs	r2, #100	@ 0x64
 8000682:	490b      	ldr	r1, [pc, #44]	@ (80006b0 <main+0xa4>)
 8000684:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <main+0xa8>)
 8000686:	f003 f91a 	bl	80038be <xTaskCreate>

	vTaskStartScheduler();
 800068a:	f003 fa93 	bl	8003bb4 <vTaskStartScheduler>

	while (1)
 800068e:	bf00      	nop
 8000690:	e7fd      	b.n	800068e <main+0x82>
 8000692:	bf00      	nop
 8000694:	200000d0 	.word	0x200000d0
 8000698:	200000d4 	.word	0x200000d4
 800069c:	200000d8 	.word	0x200000d8
 80006a0:	080063d4 	.word	0x080063d4
 80006a4:	080006b9 	.word	0x080006b9
 80006a8:	080063dc 	.word	0x080063dc
 80006ac:	080006ed 	.word	0x080006ed
 80006b0:	080063e4 	.word	0x080063e4
 80006b4:	08000721 	.word	0x08000721

080006b8 <vSenderTask1>:


}

void vSenderTask1(void *pvParameters)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
	const TickType_t xBlockTime = pdMS_TO_TICKS(100);
 80006c0:	2364      	movs	r3, #100	@ 0x64
 80006c2:	60fb      	str	r3, [r7, #12]
	const char *const msg ="Message from vSenderTask1\r\n";
 80006c4:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <vSenderTask1+0x2c>)
 80006c6:	60bb      	str	r3, [r7, #8]
	while(1)
	{
		//block for 100 ms
		vTaskDelay(xBlockTime);
 80006c8:	68f8      	ldr	r0, [r7, #12]
 80006ca:	f003 fa3d 	bl	8003b48 <vTaskDelay>
		//send msg
		xQueueSend(xQueue1,&msg,0);
 80006ce:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <vSenderTask1+0x30>)
 80006d0:	6818      	ldr	r0, [r3, #0]
 80006d2:	f107 0108 	add.w	r1, r7, #8
 80006d6:	2300      	movs	r3, #0
 80006d8:	2200      	movs	r2, #0
 80006da:	f002 fbe1 	bl	8002ea0 <xQueueGenericSend>
		vTaskDelay(xBlockTime);
 80006de:	bf00      	nop
 80006e0:	e7f2      	b.n	80006c8 <vSenderTask1+0x10>
 80006e2:	bf00      	nop
 80006e4:	080063f0 	.word	0x080063f0
 80006e8:	200000d0 	.word	0x200000d0

080006ec <vSenderTask2>:
	}

}

void vSenderTask2(void *pvParameters)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	const TickType_t xBlockTime = pdMS_TO_TICKS(200);
 80006f4:	23c8      	movs	r3, #200	@ 0xc8
 80006f6:	60fb      	str	r3, [r7, #12]
	const char *const msg ="Message from vSenderTask2\r\n"; //review consts
 80006f8:	4b07      	ldr	r3, [pc, #28]	@ (8000718 <vSenderTask2+0x2c>)
 80006fa:	60bb      	str	r3, [r7, #8]
	while(1)
	{
		//block for 200 ms
		vTaskDelay(xBlockTime);
 80006fc:	68f8      	ldr	r0, [r7, #12]
 80006fe:	f003 fa23 	bl	8003b48 <vTaskDelay>
		//send message
		xQueueSend(xQueue1,&msg,0);
 8000702:	4b06      	ldr	r3, [pc, #24]	@ (800071c <vSenderTask2+0x30>)
 8000704:	6818      	ldr	r0, [r3, #0]
 8000706:	f107 0108 	add.w	r1, r7, #8
 800070a:	2300      	movs	r3, #0
 800070c:	2200      	movs	r2, #0
 800070e:	f002 fbc7 	bl	8002ea0 <xQueueGenericSend>
		vTaskDelay(xBlockTime);
 8000712:	bf00      	nop
 8000714:	e7f2      	b.n	80006fc <vSenderTask2+0x10>
 8000716:	bf00      	nop
 8000718:	0800640c 	.word	0x0800640c
 800071c:	200000d0 	.word	0x200000d0

08000720 <vReceiverTask>:
	}

}

void vReceiverTask(void *pvParameters)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	QueueHandle_t xQueueThatContainsData;
	char *pcReceivedString;
	while(1)
	{
		//block indefinitely until data comes in
		xQueueThatContainsData=(QueueHandle_t )xQueueSelectFromSet(xQueueSet,portMAX_DELAY);
 8000728:	4b0a      	ldr	r3, [pc, #40]	@ (8000754 <vReceiverTask+0x34>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000730:	4618      	mov	r0, r3
 8000732:	f002 fff6 	bl	8003722 <xQueueSelectFromSet>
 8000736:	60f8      	str	r0, [r7, #12]
		xQueueReceive(xQueueThatContainsData,&pcReceivedString,0); //pass in handle of queue data comes from
 8000738:	f107 0308 	add.w	r3, r7, #8
 800073c:	2200      	movs	r2, #0
 800073e:	4619      	mov	r1, r3
 8000740:	68f8      	ldr	r0, [r7, #12]
 8000742:	f002 fd81 	bl	8003248 <xQueueReceive>
		printf("%s",pcReceivedString);
 8000746:	68bb      	ldr	r3, [r7, #8]
 8000748:	4619      	mov	r1, r3
 800074a:	4803      	ldr	r0, [pc, #12]	@ (8000758 <vReceiverTask+0x38>)
 800074c:	f004 ffbe 	bl	80056cc <iprintf>
		xQueueThatContainsData=(QueueHandle_t )xQueueSelectFromSet(xQueueSet,portMAX_DELAY);
 8000750:	bf00      	nop
 8000752:	e7e9      	b.n	8000728 <vReceiverTask+0x8>
 8000754:	200000d8 	.word	0x200000d8
 8000758:	08006428 	.word	0x08006428

0800075c <__io_putchar>:




int __io_putchar(int ch)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
	uart2_write(ch); //hover over defined functions to see parameters
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f7ff ff39 	bl	80005dc <uart2_write>
	return ch; //large timeout in UART transmit so use simple uart transmit funciton
 800076a:	687b      	ldr	r3, [r7, #4]
}
 800076c:	4618      	mov	r0, r3
 800076e:	3708      	adds	r7, #8
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b094      	sub	sp, #80	@ 0x50
 8000778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077a:	f107 031c 	add.w	r3, r7, #28
 800077e:	2234      	movs	r2, #52	@ 0x34
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f004 ffb4 	bl	80056f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000788:	f107 0308 	add.w	r3, r7, #8
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
 8000796:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000798:	2300      	movs	r3, #0
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	4b2a      	ldr	r3, [pc, #168]	@ (8000848 <SystemClock_Config+0xd4>)
 800079e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a0:	4a29      	ldr	r2, [pc, #164]	@ (8000848 <SystemClock_Config+0xd4>)
 80007a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007a8:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <SystemClock_Config+0xd4>)
 80007aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007b4:	2300      	movs	r3, #0
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	4b24      	ldr	r3, [pc, #144]	@ (800084c <SystemClock_Config+0xd8>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007c0:	4a22      	ldr	r2, [pc, #136]	@ (800084c <SystemClock_Config+0xd8>)
 80007c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007c6:	6013      	str	r3, [r2, #0]
 80007c8:	4b20      	ldr	r3, [pc, #128]	@ (800084c <SystemClock_Config+0xd8>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007d0:	603b      	str	r3, [r7, #0]
 80007d2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007d4:	2302      	movs	r3, #2
 80007d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d8:	2301      	movs	r3, #1
 80007da:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007dc:	2310      	movs	r3, #16
 80007de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e0:	2302      	movs	r3, #2
 80007e2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007e4:	2300      	movs	r3, #0
 80007e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007e8:	2310      	movs	r3, #16
 80007ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007ec:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80007f0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007f2:	2304      	movs	r3, #4
 80007f4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007f6:	2302      	movs	r3, #2
 80007f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007fa:	2302      	movs	r3, #2
 80007fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fe:	f107 031c 	add.w	r3, r7, #28
 8000802:	4618      	mov	r0, r3
 8000804:	f001 f90e 	bl	8001a24 <HAL_RCC_OscConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800080e:	f000 f8c9 	bl	80009a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000812:	230f      	movs	r3, #15
 8000814:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000816:	2302      	movs	r3, #2
 8000818:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081a:	2300      	movs	r3, #0
 800081c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800081e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000822:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000824:	2300      	movs	r3, #0
 8000826:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000828:	f107 0308 	add.w	r3, r7, #8
 800082c:	2102      	movs	r1, #2
 800082e:	4618      	mov	r0, r3
 8000830:	f000 fd7c 	bl	800132c <HAL_RCC_ClockConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800083a:	f000 f8b3 	bl	80009a4 <Error_Handler>
  }
}
 800083e:	bf00      	nop
 8000840:	3750      	adds	r7, #80	@ 0x50
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800
 800084c:	40007000 	.word	0x40007000

08000850 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000854:	4b11      	ldr	r3, [pc, #68]	@ (800089c <MX_USART2_UART_Init+0x4c>)
 8000856:	4a12      	ldr	r2, [pc, #72]	@ (80008a0 <MX_USART2_UART_Init+0x50>)
 8000858:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800085a:	4b10      	ldr	r3, [pc, #64]	@ (800089c <MX_USART2_UART_Init+0x4c>)
 800085c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000860:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000862:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <MX_USART2_UART_Init+0x4c>)
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000868:	4b0c      	ldr	r3, [pc, #48]	@ (800089c <MX_USART2_UART_Init+0x4c>)
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800086e:	4b0b      	ldr	r3, [pc, #44]	@ (800089c <MX_USART2_UART_Init+0x4c>)
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000874:	4b09      	ldr	r3, [pc, #36]	@ (800089c <MX_USART2_UART_Init+0x4c>)
 8000876:	220c      	movs	r2, #12
 8000878:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800087a:	4b08      	ldr	r3, [pc, #32]	@ (800089c <MX_USART2_UART_Init+0x4c>)
 800087c:	2200      	movs	r2, #0
 800087e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000880:	4b06      	ldr	r3, [pc, #24]	@ (800089c <MX_USART2_UART_Init+0x4c>)
 8000882:	2200      	movs	r2, #0
 8000884:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000886:	4805      	ldr	r0, [pc, #20]	@ (800089c <MX_USART2_UART_Init+0x4c>)
 8000888:	f001 fe06 	bl	8002498 <HAL_UART_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000892:	f000 f887 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20000088 	.word	0x20000088
 80008a0:	40004400 	.word	0x40004400

080008a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b08a      	sub	sp, #40	@ 0x28
 80008a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	f107 0314 	add.w	r3, r7, #20
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]
 80008b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	613b      	str	r3, [r7, #16]
 80008be:	4b2d      	ldr	r3, [pc, #180]	@ (8000974 <MX_GPIO_Init+0xd0>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a2c      	ldr	r2, [pc, #176]	@ (8000974 <MX_GPIO_Init+0xd0>)
 80008c4:	f043 0304 	orr.w	r3, r3, #4
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b2a      	ldr	r3, [pc, #168]	@ (8000974 <MX_GPIO_Init+0xd0>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0304 	and.w	r3, r3, #4
 80008d2:	613b      	str	r3, [r7, #16]
 80008d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	60fb      	str	r3, [r7, #12]
 80008da:	4b26      	ldr	r3, [pc, #152]	@ (8000974 <MX_GPIO_Init+0xd0>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a25      	ldr	r2, [pc, #148]	@ (8000974 <MX_GPIO_Init+0xd0>)
 80008e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b23      	ldr	r3, [pc, #140]	@ (8000974 <MX_GPIO_Init+0xd0>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	60bb      	str	r3, [r7, #8]
 80008f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000974 <MX_GPIO_Init+0xd0>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000974 <MX_GPIO_Init+0xd0>)
 80008fc:	f043 0301 	orr.w	r3, r3, #1
 8000900:	6313      	str	r3, [r2, #48]	@ 0x30
 8000902:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <MX_GPIO_Init+0xd0>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	f003 0301 	and.w	r3, r3, #1
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	607b      	str	r3, [r7, #4]
 8000912:	4b18      	ldr	r3, [pc, #96]	@ (8000974 <MX_GPIO_Init+0xd0>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	4a17      	ldr	r2, [pc, #92]	@ (8000974 <MX_GPIO_Init+0xd0>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	6313      	str	r3, [r2, #48]	@ 0x30
 800091e:	4b15      	ldr	r3, [pc, #84]	@ (8000974 <MX_GPIO_Init+0xd0>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	2120      	movs	r1, #32
 800092e:	4812      	ldr	r0, [pc, #72]	@ (8000978 <MX_GPIO_Init+0xd4>)
 8000930:	f000 fce2 	bl	80012f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000934:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800093a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800093e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000944:	f107 0314 	add.w	r3, r7, #20
 8000948:	4619      	mov	r1, r3
 800094a:	480c      	ldr	r0, [pc, #48]	@ (800097c <MX_GPIO_Init+0xd8>)
 800094c:	f000 fb40 	bl	8000fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000950:	2320      	movs	r3, #32
 8000952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000954:	2301      	movs	r3, #1
 8000956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000958:	2300      	movs	r3, #0
 800095a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095c:	2300      	movs	r3, #0
 800095e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000960:	f107 0314 	add.w	r3, r7, #20
 8000964:	4619      	mov	r1, r3
 8000966:	4804      	ldr	r0, [pc, #16]	@ (8000978 <MX_GPIO_Init+0xd4>)
 8000968:	f000 fb32 	bl	8000fd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800096c:	bf00      	nop
 800096e:	3728      	adds	r7, #40	@ 0x28
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40023800 	.word	0x40023800
 8000978:	40020000 	.word	0x40020000
 800097c:	40020800 	.word	0x40020800

08000980 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a04      	ldr	r2, [pc, #16]	@ (80009a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d101      	bne.n	8000996 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000992:	f000 fa1b 	bl	8000dcc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40010000 	.word	0x40010000

080009a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a8:	b672      	cpsid	i
}
 80009aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <Error_Handler+0x8>

080009b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <HAL_MspInit+0x54>)
 80009bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009be:	4a11      	ldr	r2, [pc, #68]	@ (8000a04 <HAL_MspInit+0x54>)
 80009c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80009c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <HAL_MspInit+0x54>)
 80009c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
 80009d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a04 <HAL_MspInit+0x54>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009da:	4a0a      	ldr	r2, [pc, #40]	@ (8000a04 <HAL_MspInit+0x54>)
 80009dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80009e2:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <HAL_MspInit+0x54>)
 80009e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	210f      	movs	r1, #15
 80009f2:	f06f 0001 	mvn.w	r0, #1
 80009f6:	f000 fac1 	bl	8000f7c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800

08000a08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08a      	sub	sp, #40	@ 0x28
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a19      	ldr	r2, [pc, #100]	@ (8000a8c <HAL_UART_MspInit+0x84>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d12b      	bne.n	8000a82 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	4b18      	ldr	r3, [pc, #96]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a32:	4a17      	ldr	r2, [pc, #92]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a3a:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a10      	ldr	r2, [pc, #64]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b0e      	ldr	r3, [pc, #56]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a62:	230c      	movs	r3, #12
 8000a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a66:	2302      	movs	r3, #2
 8000a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a72:	2307      	movs	r3, #7
 8000a74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a76:	f107 0314 	add.w	r3, r7, #20
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <HAL_UART_MspInit+0x8c>)
 8000a7e:	f000 faa7 	bl	8000fd0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a82:	bf00      	nop
 8000a84:	3728      	adds	r7, #40	@ 0x28
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40004400 	.word	0x40004400
 8000a90:	40023800 	.word	0x40023800
 8000a94:	40020000 	.word	0x40020000

08000a98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08c      	sub	sp, #48	@ 0x30
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	4b2e      	ldr	r3, [pc, #184]	@ (8000b68 <HAL_InitTick+0xd0>)
 8000aae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ab0:	4a2d      	ldr	r2, [pc, #180]	@ (8000b68 <HAL_InitTick+0xd0>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ab8:	4b2b      	ldr	r3, [pc, #172]	@ (8000b68 <HAL_InitTick+0xd0>)
 8000aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000abc:	f003 0301 	and.w	r3, r3, #1
 8000ac0:	60bb      	str	r3, [r7, #8]
 8000ac2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ac4:	f107 020c 	add.w	r2, r7, #12
 8000ac8:	f107 0310 	add.w	r3, r7, #16
 8000acc:	4611      	mov	r1, r2
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f000 fd46 	bl	8001560 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ad4:	f000 fd30 	bl	8001538 <HAL_RCC_GetPCLK2Freq>
 8000ad8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000adc:	4a23      	ldr	r2, [pc, #140]	@ (8000b6c <HAL_InitTick+0xd4>)
 8000ade:	fba2 2303 	umull	r2, r3, r2, r3
 8000ae2:	0c9b      	lsrs	r3, r3, #18
 8000ae4:	3b01      	subs	r3, #1
 8000ae6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ae8:	4b21      	ldr	r3, [pc, #132]	@ (8000b70 <HAL_InitTick+0xd8>)
 8000aea:	4a22      	ldr	r2, [pc, #136]	@ (8000b74 <HAL_InitTick+0xdc>)
 8000aec:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000aee:	4b20      	ldr	r3, [pc, #128]	@ (8000b70 <HAL_InitTick+0xd8>)
 8000af0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000af4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000af6:	4a1e      	ldr	r2, [pc, #120]	@ (8000b70 <HAL_InitTick+0xd8>)
 8000af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000afa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000afc:	4b1c      	ldr	r3, [pc, #112]	@ (8000b70 <HAL_InitTick+0xd8>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b02:	4b1b      	ldr	r3, [pc, #108]	@ (8000b70 <HAL_InitTick+0xd8>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b08:	4b19      	ldr	r3, [pc, #100]	@ (8000b70 <HAL_InitTick+0xd8>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000b0e:	4818      	ldr	r0, [pc, #96]	@ (8000b70 <HAL_InitTick+0xd8>)
 8000b10:	f001 fa26 	bl	8001f60 <HAL_TIM_Base_Init>
 8000b14:	4603      	mov	r3, r0
 8000b16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d11b      	bne.n	8000b5a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b22:	4813      	ldr	r0, [pc, #76]	@ (8000b70 <HAL_InitTick+0xd8>)
 8000b24:	f001 fa76 	bl	8002014 <HAL_TIM_Base_Start_IT>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d111      	bne.n	8000b5a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b36:	2019      	movs	r0, #25
 8000b38:	f000 fa3c 	bl	8000fb4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b0f      	cmp	r3, #15
 8000b40:	d808      	bhi.n	8000b54 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b42:	2200      	movs	r2, #0
 8000b44:	6879      	ldr	r1, [r7, #4]
 8000b46:	2019      	movs	r0, #25
 8000b48:	f000 fa18 	bl	8000f7c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b78 <HAL_InitTick+0xe0>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6013      	str	r3, [r2, #0]
 8000b52:	e002      	b.n	8000b5a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b54:	2301      	movs	r3, #1
 8000b56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3730      	adds	r7, #48	@ 0x30
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	431bde83 	.word	0x431bde83
 8000b70:	200000dc 	.word	0x200000dc
 8000b74:	40010000 	.word	0x40010000
 8000b78:	20000004 	.word	0x20000004

08000b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <NMI_Handler+0x4>

08000b84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <HardFault_Handler+0x4>

08000b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <MemManage_Handler+0x4>

08000b94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <BusFault_Handler+0x4>

08000b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <UsageFault_Handler+0x4>

08000ba4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
	...

08000bb4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bb8:	4802      	ldr	r0, [pc, #8]	@ (8000bc4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bba:	f001 fa9b 	bl	80020f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	200000dc 	.word	0x200000dc

08000bc8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	617b      	str	r3, [r7, #20]
 8000bd8:	e00a      	b.n	8000bf0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bda:	f3af 8000 	nop.w
 8000bde:	4601      	mov	r1, r0
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	1c5a      	adds	r2, r3, #1
 8000be4:	60ba      	str	r2, [r7, #8]
 8000be6:	b2ca      	uxtb	r2, r1
 8000be8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	3301      	adds	r3, #1
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	dbf0      	blt.n	8000bda <_read+0x12>
  }

  return len;
 8000bf8:	687b      	ldr	r3, [r7, #4]
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3718      	adds	r7, #24
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b086      	sub	sp, #24
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	60f8      	str	r0, [r7, #12]
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0e:	2300      	movs	r3, #0
 8000c10:	617b      	str	r3, [r7, #20]
 8000c12:	e009      	b.n	8000c28 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	1c5a      	adds	r2, r3, #1
 8000c18:	60ba      	str	r2, [r7, #8]
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fd9d 	bl	800075c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	3301      	adds	r3, #1
 8000c26:	617b      	str	r3, [r7, #20]
 8000c28:	697a      	ldr	r2, [r7, #20]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	dbf1      	blt.n	8000c14 <_write+0x12>
  }
  return len;
 8000c30:	687b      	ldr	r3, [r7, #4]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3718      	adds	r7, #24
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <_close>:

int _close(int file)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	b083      	sub	sp, #12
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c52:	b480      	push	{r7}
 8000c54:	b083      	sub	sp, #12
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
 8000c5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c62:	605a      	str	r2, [r3, #4]
  return 0;
 8000c64:	2300      	movs	r3, #0
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr

08000c72 <_isatty>:

int _isatty(int file)
{
 8000c72:	b480      	push	{r7}
 8000c74:	b083      	sub	sp, #12
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c7a:	2301      	movs	r3, #1
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr

08000c88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	60f8      	str	r0, [r7, #12]
 8000c90:	60b9      	str	r1, [r7, #8]
 8000c92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3714      	adds	r7, #20
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
	...

08000ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cac:	4a14      	ldr	r2, [pc, #80]	@ (8000d00 <_sbrk+0x5c>)
 8000cae:	4b15      	ldr	r3, [pc, #84]	@ (8000d04 <_sbrk+0x60>)
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb8:	4b13      	ldr	r3, [pc, #76]	@ (8000d08 <_sbrk+0x64>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d102      	bne.n	8000cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cc0:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <_sbrk+0x64>)
 8000cc2:	4a12      	ldr	r2, [pc, #72]	@ (8000d0c <_sbrk+0x68>)
 8000cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cc6:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <_sbrk+0x64>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	693a      	ldr	r2, [r7, #16]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d207      	bcs.n	8000ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cd4:	f004 fd14 	bl	8005700 <__errno>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	220c      	movs	r2, #12
 8000cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ce2:	e009      	b.n	8000cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ce4:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <_sbrk+0x64>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cea:	4b07      	ldr	r3, [pc, #28]	@ (8000d08 <_sbrk+0x64>)
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4413      	add	r3, r2
 8000cf2:	4a05      	ldr	r2, [pc, #20]	@ (8000d08 <_sbrk+0x64>)
 8000cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cf6:	68fb      	ldr	r3, [r7, #12]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3718      	adds	r7, #24
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20020000 	.word	0x20020000
 8000d04:	00000400 	.word	0x00000400
 8000d08:	20000124 	.word	0x20000124
 8000d0c:	20004bc8 	.word	0x20004bc8

08000d10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d14:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <SystemInit+0x20>)
 8000d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d1a:	4a05      	ldr	r2, [pc, #20]	@ (8000d30 <SystemInit+0x20>)
 8000d1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d6c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d38:	f7ff ffea 	bl	8000d10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d3c:	480c      	ldr	r0, [pc, #48]	@ (8000d70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d3e:	490d      	ldr	r1, [pc, #52]	@ (8000d74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d40:	4a0d      	ldr	r2, [pc, #52]	@ (8000d78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d44:	e002      	b.n	8000d4c <LoopCopyDataInit>

08000d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d4a:	3304      	adds	r3, #4

08000d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d50:	d3f9      	bcc.n	8000d46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d52:	4a0a      	ldr	r2, [pc, #40]	@ (8000d7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d54:	4c0a      	ldr	r4, [pc, #40]	@ (8000d80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d58:	e001      	b.n	8000d5e <LoopFillZerobss>

08000d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d5c:	3204      	adds	r2, #4

08000d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d60:	d3fb      	bcc.n	8000d5a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d62:	f004 fcd3 	bl	800570c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d66:	f7ff fc51 	bl	800060c <main>
  bx  lr    
 8000d6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d74:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000d78:	080064a0 	.word	0x080064a0
  ldr r2, =_sbss
 8000d7c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000d80:	20004bc8 	.word	0x20004bc8

08000d84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d84:	e7fe      	b.n	8000d84 <ADC_IRQHandler>
	...

08000d88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <HAL_Init+0x40>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc8 <HAL_Init+0x40>)
 8000d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d98:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc8 <HAL_Init+0x40>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc8 <HAL_Init+0x40>)
 8000d9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000da2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000da4:	4b08      	ldr	r3, [pc, #32]	@ (8000dc8 <HAL_Init+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a07      	ldr	r2, [pc, #28]	@ (8000dc8 <HAL_Init+0x40>)
 8000daa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000db0:	2003      	movs	r0, #3
 8000db2:	f000 f8d8 	bl	8000f66 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000db6:	200f      	movs	r0, #15
 8000db8:	f7ff fe6e 	bl	8000a98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dbc:	f7ff fdf8 	bl	80009b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40023c00 	.word	0x40023c00

08000dcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dd0:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <HAL_IncTick+0x20>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <HAL_IncTick+0x24>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4413      	add	r3, r2
 8000ddc:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <HAL_IncTick+0x24>)
 8000dde:	6013      	str	r3, [r2, #0]
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	20000008 	.word	0x20000008
 8000df0:	20000128 	.word	0x20000128

08000df4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return uwTick;
 8000df8:	4b03      	ldr	r3, [pc, #12]	@ (8000e08 <HAL_GetTick+0x14>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	20000128 	.word	0x20000128

08000e0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b085      	sub	sp, #20
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	f003 0307 	and.w	r3, r3, #7
 8000e1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e50 <__NVIC_SetPriorityGrouping+0x44>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e22:	68ba      	ldr	r2, [r7, #8]
 8000e24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e28:	4013      	ands	r3, r2
 8000e2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e3e:	4a04      	ldr	r2, [pc, #16]	@ (8000e50 <__NVIC_SetPriorityGrouping+0x44>)
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	60d3      	str	r3, [r2, #12]
}
 8000e44:	bf00      	nop
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e58:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <__NVIC_GetPriorityGrouping+0x18>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	0a1b      	lsrs	r3, r3, #8
 8000e5e:	f003 0307 	and.w	r3, r3, #7
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	db0b      	blt.n	8000e9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	f003 021f 	and.w	r2, r3, #31
 8000e88:	4907      	ldr	r1, [pc, #28]	@ (8000ea8 <__NVIC_EnableIRQ+0x38>)
 8000e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8e:	095b      	lsrs	r3, r3, #5
 8000e90:	2001      	movs	r0, #1
 8000e92:	fa00 f202 	lsl.w	r2, r0, r2
 8000e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	e000e100 	.word	0xe000e100

08000eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	6039      	str	r1, [r7, #0]
 8000eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	db0a      	blt.n	8000ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	490c      	ldr	r1, [pc, #48]	@ (8000ef8 <__NVIC_SetPriority+0x4c>)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	0112      	lsls	r2, r2, #4
 8000ecc:	b2d2      	uxtb	r2, r2
 8000ece:	440b      	add	r3, r1
 8000ed0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ed4:	e00a      	b.n	8000eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	4908      	ldr	r1, [pc, #32]	@ (8000efc <__NVIC_SetPriority+0x50>)
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	f003 030f 	and.w	r3, r3, #15
 8000ee2:	3b04      	subs	r3, #4
 8000ee4:	0112      	lsls	r2, r2, #4
 8000ee6:	b2d2      	uxtb	r2, r2
 8000ee8:	440b      	add	r3, r1
 8000eea:	761a      	strb	r2, [r3, #24]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	e000e100 	.word	0xe000e100
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b089      	sub	sp, #36	@ 0x24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	f003 0307 	and.w	r3, r3, #7
 8000f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	f1c3 0307 	rsb	r3, r3, #7
 8000f1a:	2b04      	cmp	r3, #4
 8000f1c:	bf28      	it	cs
 8000f1e:	2304      	movcs	r3, #4
 8000f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	3304      	adds	r3, #4
 8000f26:	2b06      	cmp	r3, #6
 8000f28:	d902      	bls.n	8000f30 <NVIC_EncodePriority+0x30>
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	3b03      	subs	r3, #3
 8000f2e:	e000      	b.n	8000f32 <NVIC_EncodePriority+0x32>
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f38:	69bb      	ldr	r3, [r7, #24]
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	43da      	mvns	r2, r3
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	401a      	ands	r2, r3
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f48:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f52:	43d9      	mvns	r1, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f58:	4313      	orrs	r3, r2
         );
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3724      	adds	r7, #36	@ 0x24
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b082      	sub	sp, #8
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f7ff ff4c 	bl	8000e0c <__NVIC_SetPriorityGrouping>
}
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
 8000f88:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f8e:	f7ff ff61 	bl	8000e54 <__NVIC_GetPriorityGrouping>
 8000f92:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	68b9      	ldr	r1, [r7, #8]
 8000f98:	6978      	ldr	r0, [r7, #20]
 8000f9a:	f7ff ffb1 	bl	8000f00 <NVIC_EncodePriority>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fa4:	4611      	mov	r1, r2
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff ff80 	bl	8000eac <__NVIC_SetPriority>
}
 8000fac:	bf00      	nop
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff ff54 	bl	8000e70 <__NVIC_EnableIRQ>
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b089      	sub	sp, #36	@ 0x24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61fb      	str	r3, [r7, #28]
 8000fea:	e165      	b.n	80012b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fec:	2201      	movs	r2, #1
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	697a      	ldr	r2, [r7, #20]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	429a      	cmp	r2, r3
 8001006:	f040 8154 	bne.w	80012b2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f003 0303 	and.w	r3, r3, #3
 8001012:	2b01      	cmp	r3, #1
 8001014:	d005      	beq.n	8001022 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800101e:	2b02      	cmp	r3, #2
 8001020:	d130      	bne.n	8001084 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	2203      	movs	r2, #3
 800102e:	fa02 f303 	lsl.w	r3, r2, r3
 8001032:	43db      	mvns	r3, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4013      	ands	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	68da      	ldr	r2, [r3, #12]
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4313      	orrs	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001058:	2201      	movs	r2, #1
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4013      	ands	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	091b      	lsrs	r3, r3, #4
 800106e:	f003 0201 	and.w	r2, r3, #1
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4313      	orrs	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f003 0303 	and.w	r3, r3, #3
 800108c:	2b03      	cmp	r3, #3
 800108e:	d017      	beq.n	80010c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	2203      	movs	r2, #3
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	689a      	ldr	r2, [r3, #8]
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 0303 	and.w	r3, r3, #3
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	d123      	bne.n	8001114 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	08da      	lsrs	r2, r3, #3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	3208      	adds	r2, #8
 80010d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	f003 0307 	and.w	r3, r3, #7
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	220f      	movs	r2, #15
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	43db      	mvns	r3, r3
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4013      	ands	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	691a      	ldr	r2, [r3, #16]
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4313      	orrs	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	08da      	lsrs	r2, r3, #3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3208      	adds	r2, #8
 800110e:	69b9      	ldr	r1, [r7, #24]
 8001110:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	2203      	movs	r2, #3
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	4013      	ands	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f003 0203 	and.w	r2, r3, #3
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4313      	orrs	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 80ae 	beq.w	80012b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	4b5d      	ldr	r3, [pc, #372]	@ (80012d0 <HAL_GPIO_Init+0x300>)
 800115c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115e:	4a5c      	ldr	r2, [pc, #368]	@ (80012d0 <HAL_GPIO_Init+0x300>)
 8001160:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001164:	6453      	str	r3, [r2, #68]	@ 0x44
 8001166:	4b5a      	ldr	r3, [pc, #360]	@ (80012d0 <HAL_GPIO_Init+0x300>)
 8001168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800116a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001172:	4a58      	ldr	r2, [pc, #352]	@ (80012d4 <HAL_GPIO_Init+0x304>)
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	089b      	lsrs	r3, r3, #2
 8001178:	3302      	adds	r3, #2
 800117a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800117e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	f003 0303 	and.w	r3, r3, #3
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	220f      	movs	r2, #15
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a4f      	ldr	r2, [pc, #316]	@ (80012d8 <HAL_GPIO_Init+0x308>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d025      	beq.n	80011ea <HAL_GPIO_Init+0x21a>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a4e      	ldr	r2, [pc, #312]	@ (80012dc <HAL_GPIO_Init+0x30c>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d01f      	beq.n	80011e6 <HAL_GPIO_Init+0x216>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a4d      	ldr	r2, [pc, #308]	@ (80012e0 <HAL_GPIO_Init+0x310>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d019      	beq.n	80011e2 <HAL_GPIO_Init+0x212>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a4c      	ldr	r2, [pc, #304]	@ (80012e4 <HAL_GPIO_Init+0x314>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d013      	beq.n	80011de <HAL_GPIO_Init+0x20e>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a4b      	ldr	r2, [pc, #300]	@ (80012e8 <HAL_GPIO_Init+0x318>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d00d      	beq.n	80011da <HAL_GPIO_Init+0x20a>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a4a      	ldr	r2, [pc, #296]	@ (80012ec <HAL_GPIO_Init+0x31c>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d007      	beq.n	80011d6 <HAL_GPIO_Init+0x206>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a49      	ldr	r2, [pc, #292]	@ (80012f0 <HAL_GPIO_Init+0x320>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d101      	bne.n	80011d2 <HAL_GPIO_Init+0x202>
 80011ce:	2306      	movs	r3, #6
 80011d0:	e00c      	b.n	80011ec <HAL_GPIO_Init+0x21c>
 80011d2:	2307      	movs	r3, #7
 80011d4:	e00a      	b.n	80011ec <HAL_GPIO_Init+0x21c>
 80011d6:	2305      	movs	r3, #5
 80011d8:	e008      	b.n	80011ec <HAL_GPIO_Init+0x21c>
 80011da:	2304      	movs	r3, #4
 80011dc:	e006      	b.n	80011ec <HAL_GPIO_Init+0x21c>
 80011de:	2303      	movs	r3, #3
 80011e0:	e004      	b.n	80011ec <HAL_GPIO_Init+0x21c>
 80011e2:	2302      	movs	r3, #2
 80011e4:	e002      	b.n	80011ec <HAL_GPIO_Init+0x21c>
 80011e6:	2301      	movs	r3, #1
 80011e8:	e000      	b.n	80011ec <HAL_GPIO_Init+0x21c>
 80011ea:	2300      	movs	r3, #0
 80011ec:	69fa      	ldr	r2, [r7, #28]
 80011ee:	f002 0203 	and.w	r2, r2, #3
 80011f2:	0092      	lsls	r2, r2, #2
 80011f4:	4093      	lsls	r3, r2
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011fc:	4935      	ldr	r1, [pc, #212]	@ (80012d4 <HAL_GPIO_Init+0x304>)
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	089b      	lsrs	r3, r3, #2
 8001202:	3302      	adds	r3, #2
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800120a:	4b3a      	ldr	r3, [pc, #232]	@ (80012f4 <HAL_GPIO_Init+0x324>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	43db      	mvns	r3, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4013      	ands	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d003      	beq.n	800122e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800122e:	4a31      	ldr	r2, [pc, #196]	@ (80012f4 <HAL_GPIO_Init+0x324>)
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001234:	4b2f      	ldr	r3, [pc, #188]	@ (80012f4 <HAL_GPIO_Init+0x324>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	43db      	mvns	r3, r3
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4013      	ands	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	4313      	orrs	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001258:	4a26      	ldr	r2, [pc, #152]	@ (80012f4 <HAL_GPIO_Init+0x324>)
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800125e:	4b25      	ldr	r3, [pc, #148]	@ (80012f4 <HAL_GPIO_Init+0x324>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	43db      	mvns	r3, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4013      	ands	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d003      	beq.n	8001282 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001282:	4a1c      	ldr	r2, [pc, #112]	@ (80012f4 <HAL_GPIO_Init+0x324>)
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001288:	4b1a      	ldr	r3, [pc, #104]	@ (80012f4 <HAL_GPIO_Init+0x324>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d003      	beq.n	80012ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012ac:	4a11      	ldr	r2, [pc, #68]	@ (80012f4 <HAL_GPIO_Init+0x324>)
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	3301      	adds	r3, #1
 80012b6:	61fb      	str	r3, [r7, #28]
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	2b0f      	cmp	r3, #15
 80012bc:	f67f ae96 	bls.w	8000fec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	3724      	adds	r7, #36	@ 0x24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40013800 	.word	0x40013800
 80012d8:	40020000 	.word	0x40020000
 80012dc:	40020400 	.word	0x40020400
 80012e0:	40020800 	.word	0x40020800
 80012e4:	40020c00 	.word	0x40020c00
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40021400 	.word	0x40021400
 80012f0:	40021800 	.word	0x40021800
 80012f4:	40013c00 	.word	0x40013c00

080012f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	807b      	strh	r3, [r7, #2]
 8001304:	4613      	mov	r3, r2
 8001306:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001308:	787b      	ldrb	r3, [r7, #1]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800130e:	887a      	ldrh	r2, [r7, #2]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001314:	e003      	b.n	800131e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001316:	887b      	ldrh	r3, [r7, #2]
 8001318:	041a      	lsls	r2, r3, #16
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	619a      	str	r2, [r3, #24]
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
	...

0800132c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d101      	bne.n	8001340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e0cc      	b.n	80014da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001340:	4b68      	ldr	r3, [pc, #416]	@ (80014e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 030f 	and.w	r3, r3, #15
 8001348:	683a      	ldr	r2, [r7, #0]
 800134a:	429a      	cmp	r2, r3
 800134c:	d90c      	bls.n	8001368 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800134e:	4b65      	ldr	r3, [pc, #404]	@ (80014e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001350:	683a      	ldr	r2, [r7, #0]
 8001352:	b2d2      	uxtb	r2, r2
 8001354:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001356:	4b63      	ldr	r3, [pc, #396]	@ (80014e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 030f 	and.w	r3, r3, #15
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	429a      	cmp	r2, r3
 8001362:	d001      	beq.n	8001368 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	e0b8      	b.n	80014da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0302 	and.w	r3, r3, #2
 8001370:	2b00      	cmp	r3, #0
 8001372:	d020      	beq.n	80013b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0304 	and.w	r3, r3, #4
 800137c:	2b00      	cmp	r3, #0
 800137e:	d005      	beq.n	800138c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001380:	4b59      	ldr	r3, [pc, #356]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	4a58      	ldr	r2, [pc, #352]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001386:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800138a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0308 	and.w	r3, r3, #8
 8001394:	2b00      	cmp	r3, #0
 8001396:	d005      	beq.n	80013a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001398:	4b53      	ldr	r3, [pc, #332]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	4a52      	ldr	r2, [pc, #328]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 800139e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80013a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013a4:	4b50      	ldr	r3, [pc, #320]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	494d      	ldr	r1, [pc, #308]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 80013b2:	4313      	orrs	r3, r2
 80013b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d044      	beq.n	800144c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d107      	bne.n	80013da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ca:	4b47      	ldr	r3, [pc, #284]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d119      	bne.n	800140a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e07f      	b.n	80014da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d003      	beq.n	80013ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013e6:	2b03      	cmp	r3, #3
 80013e8:	d107      	bne.n	80013fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ea:	4b3f      	ldr	r3, [pc, #252]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d109      	bne.n	800140a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e06f      	b.n	80014da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013fa:	4b3b      	ldr	r3, [pc, #236]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d101      	bne.n	800140a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e067      	b.n	80014da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800140a:	4b37      	ldr	r3, [pc, #220]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	f023 0203 	bic.w	r2, r3, #3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	4934      	ldr	r1, [pc, #208]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001418:	4313      	orrs	r3, r2
 800141a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800141c:	f7ff fcea 	bl	8000df4 <HAL_GetTick>
 8001420:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001422:	e00a      	b.n	800143a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001424:	f7ff fce6 	bl	8000df4 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001432:	4293      	cmp	r3, r2
 8001434:	d901      	bls.n	800143a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e04f      	b.n	80014da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800143a:	4b2b      	ldr	r3, [pc, #172]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f003 020c 	and.w	r2, r3, #12
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	429a      	cmp	r2, r3
 800144a:	d1eb      	bne.n	8001424 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800144c:	4b25      	ldr	r3, [pc, #148]	@ (80014e4 <HAL_RCC_ClockConfig+0x1b8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 030f 	and.w	r3, r3, #15
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	429a      	cmp	r2, r3
 8001458:	d20c      	bcs.n	8001474 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800145a:	4b22      	ldr	r3, [pc, #136]	@ (80014e4 <HAL_RCC_ClockConfig+0x1b8>)
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	b2d2      	uxtb	r2, r2
 8001460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001462:	4b20      	ldr	r3, [pc, #128]	@ (80014e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	683a      	ldr	r2, [r7, #0]
 800146c:	429a      	cmp	r2, r3
 800146e:	d001      	beq.n	8001474 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e032      	b.n	80014da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0304 	and.w	r3, r3, #4
 800147c:	2b00      	cmp	r3, #0
 800147e:	d008      	beq.n	8001492 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001480:	4b19      	ldr	r3, [pc, #100]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	4916      	ldr	r1, [pc, #88]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 800148e:	4313      	orrs	r3, r2
 8001490:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0308 	and.w	r3, r3, #8
 800149a:	2b00      	cmp	r3, #0
 800149c:	d009      	beq.n	80014b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800149e:	4b12      	ldr	r3, [pc, #72]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	490e      	ldr	r1, [pc, #56]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 80014ae:	4313      	orrs	r3, r2
 80014b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014b2:	f000 f887 	bl	80015c4 <HAL_RCC_GetSysClockFreq>
 80014b6:	4602      	mov	r2, r0
 80014b8:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <HAL_RCC_ClockConfig+0x1bc>)
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	091b      	lsrs	r3, r3, #4
 80014be:	f003 030f 	and.w	r3, r3, #15
 80014c2:	490a      	ldr	r1, [pc, #40]	@ (80014ec <HAL_RCC_ClockConfig+0x1c0>)
 80014c4:	5ccb      	ldrb	r3, [r1, r3]
 80014c6:	fa22 f303 	lsr.w	r3, r2, r3
 80014ca:	4a09      	ldr	r2, [pc, #36]	@ (80014f0 <HAL_RCC_ClockConfig+0x1c4>)
 80014cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80014ce:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c8>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fae0 	bl	8000a98 <HAL_InitTick>

  return HAL_OK;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40023c00 	.word	0x40023c00
 80014e8:	40023800 	.word	0x40023800
 80014ec:	08006444 	.word	0x08006444
 80014f0:	20000000 	.word	0x20000000
 80014f4:	20000004 	.word	0x20000004

080014f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014fc:	4b03      	ldr	r3, [pc, #12]	@ (800150c <HAL_RCC_GetHCLKFreq+0x14>)
 80014fe:	681b      	ldr	r3, [r3, #0]
}
 8001500:	4618      	mov	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	20000000 	.word	0x20000000

08001510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001514:	f7ff fff0 	bl	80014f8 <HAL_RCC_GetHCLKFreq>
 8001518:	4602      	mov	r2, r0
 800151a:	4b05      	ldr	r3, [pc, #20]	@ (8001530 <HAL_RCC_GetPCLK1Freq+0x20>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	0a9b      	lsrs	r3, r3, #10
 8001520:	f003 0307 	and.w	r3, r3, #7
 8001524:	4903      	ldr	r1, [pc, #12]	@ (8001534 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001526:	5ccb      	ldrb	r3, [r1, r3]
 8001528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800152c:	4618      	mov	r0, r3
 800152e:	bd80      	pop	{r7, pc}
 8001530:	40023800 	.word	0x40023800
 8001534:	08006454 	.word	0x08006454

08001538 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800153c:	f7ff ffdc 	bl	80014f8 <HAL_RCC_GetHCLKFreq>
 8001540:	4602      	mov	r2, r0
 8001542:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	0b5b      	lsrs	r3, r3, #13
 8001548:	f003 0307 	and.w	r3, r3, #7
 800154c:	4903      	ldr	r1, [pc, #12]	@ (800155c <HAL_RCC_GetPCLK2Freq+0x24>)
 800154e:	5ccb      	ldrb	r3, [r1, r3]
 8001550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001554:	4618      	mov	r0, r3
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	08006454 	.word	0x08006454

08001560 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	220f      	movs	r2, #15
 800156e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001570:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <HAL_RCC_GetClockConfig+0x5c>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	f003 0203 	and.w	r2, r3, #3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800157c:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <HAL_RCC_GetClockConfig+0x5c>)
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001588:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <HAL_RCC_GetClockConfig+0x5c>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001594:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <HAL_RCC_GetClockConfig+0x5c>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	08db      	lsrs	r3, r3, #3
 800159a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80015a2:	4b07      	ldr	r3, [pc, #28]	@ (80015c0 <HAL_RCC_GetClockConfig+0x60>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 020f 	and.w	r2, r3, #15
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	601a      	str	r2, [r3, #0]
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40023c00 	.word	0x40023c00

080015c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015c8:	b0ae      	sub	sp, #184	@ 0xb8
 80015ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80015cc:	2300      	movs	r3, #0
 80015ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80015d8:	2300      	movs	r3, #0
 80015da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80015de:	2300      	movs	r3, #0
 80015e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80015e4:	2300      	movs	r3, #0
 80015e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015ea:	4bcb      	ldr	r3, [pc, #812]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f003 030c 	and.w	r3, r3, #12
 80015f2:	2b0c      	cmp	r3, #12
 80015f4:	f200 8206 	bhi.w	8001a04 <HAL_RCC_GetSysClockFreq+0x440>
 80015f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001600 <HAL_RCC_GetSysClockFreq+0x3c>)
 80015fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fe:	bf00      	nop
 8001600:	08001635 	.word	0x08001635
 8001604:	08001a05 	.word	0x08001a05
 8001608:	08001a05 	.word	0x08001a05
 800160c:	08001a05 	.word	0x08001a05
 8001610:	0800163d 	.word	0x0800163d
 8001614:	08001a05 	.word	0x08001a05
 8001618:	08001a05 	.word	0x08001a05
 800161c:	08001a05 	.word	0x08001a05
 8001620:	08001645 	.word	0x08001645
 8001624:	08001a05 	.word	0x08001a05
 8001628:	08001a05 	.word	0x08001a05
 800162c:	08001a05 	.word	0x08001a05
 8001630:	08001835 	.word	0x08001835
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001634:	4bb9      	ldr	r3, [pc, #740]	@ (800191c <HAL_RCC_GetSysClockFreq+0x358>)
 8001636:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800163a:	e1e7      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800163c:	4bb8      	ldr	r3, [pc, #736]	@ (8001920 <HAL_RCC_GetSysClockFreq+0x35c>)
 800163e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001642:	e1e3      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001644:	4bb4      	ldr	r3, [pc, #720]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x354>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800164c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001650:	4bb1      	ldr	r3, [pc, #708]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x354>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d071      	beq.n	8001740 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800165c:	4bae      	ldr	r3, [pc, #696]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x354>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	099b      	lsrs	r3, r3, #6
 8001662:	2200      	movs	r2, #0
 8001664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001668:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800166c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001674:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001678:	2300      	movs	r3, #0
 800167a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800167e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001682:	4622      	mov	r2, r4
 8001684:	462b      	mov	r3, r5
 8001686:	f04f 0000 	mov.w	r0, #0
 800168a:	f04f 0100 	mov.w	r1, #0
 800168e:	0159      	lsls	r1, r3, #5
 8001690:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001694:	0150      	lsls	r0, r2, #5
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4621      	mov	r1, r4
 800169c:	1a51      	subs	r1, r2, r1
 800169e:	6439      	str	r1, [r7, #64]	@ 0x40
 80016a0:	4629      	mov	r1, r5
 80016a2:	eb63 0301 	sbc.w	r3, r3, r1
 80016a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	f04f 0300 	mov.w	r3, #0
 80016b0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80016b4:	4649      	mov	r1, r9
 80016b6:	018b      	lsls	r3, r1, #6
 80016b8:	4641      	mov	r1, r8
 80016ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016be:	4641      	mov	r1, r8
 80016c0:	018a      	lsls	r2, r1, #6
 80016c2:	4641      	mov	r1, r8
 80016c4:	1a51      	subs	r1, r2, r1
 80016c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80016c8:	4649      	mov	r1, r9
 80016ca:	eb63 0301 	sbc.w	r3, r3, r1
 80016ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	f04f 0300 	mov.w	r3, #0
 80016d8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80016dc:	4649      	mov	r1, r9
 80016de:	00cb      	lsls	r3, r1, #3
 80016e0:	4641      	mov	r1, r8
 80016e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80016e6:	4641      	mov	r1, r8
 80016e8:	00ca      	lsls	r2, r1, #3
 80016ea:	4610      	mov	r0, r2
 80016ec:	4619      	mov	r1, r3
 80016ee:	4603      	mov	r3, r0
 80016f0:	4622      	mov	r2, r4
 80016f2:	189b      	adds	r3, r3, r2
 80016f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80016f6:	462b      	mov	r3, r5
 80016f8:	460a      	mov	r2, r1
 80016fa:	eb42 0303 	adc.w	r3, r2, r3
 80016fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8001700:	f04f 0200 	mov.w	r2, #0
 8001704:	f04f 0300 	mov.w	r3, #0
 8001708:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800170c:	4629      	mov	r1, r5
 800170e:	024b      	lsls	r3, r1, #9
 8001710:	4621      	mov	r1, r4
 8001712:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001716:	4621      	mov	r1, r4
 8001718:	024a      	lsls	r2, r1, #9
 800171a:	4610      	mov	r0, r2
 800171c:	4619      	mov	r1, r3
 800171e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001722:	2200      	movs	r2, #0
 8001724:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001728:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800172c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001730:	f7fe fdbe 	bl	80002b0 <__aeabi_uldivmod>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4613      	mov	r3, r2
 800173a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800173e:	e067      	b.n	8001810 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001740:	4b75      	ldr	r3, [pc, #468]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x354>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	099b      	lsrs	r3, r3, #6
 8001746:	2200      	movs	r2, #0
 8001748:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800174c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001750:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001758:	67bb      	str	r3, [r7, #120]	@ 0x78
 800175a:	2300      	movs	r3, #0
 800175c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800175e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001762:	4622      	mov	r2, r4
 8001764:	462b      	mov	r3, r5
 8001766:	f04f 0000 	mov.w	r0, #0
 800176a:	f04f 0100 	mov.w	r1, #0
 800176e:	0159      	lsls	r1, r3, #5
 8001770:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001774:	0150      	lsls	r0, r2, #5
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4621      	mov	r1, r4
 800177c:	1a51      	subs	r1, r2, r1
 800177e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001780:	4629      	mov	r1, r5
 8001782:	eb63 0301 	sbc.w	r3, r3, r1
 8001786:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	f04f 0300 	mov.w	r3, #0
 8001790:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001794:	4649      	mov	r1, r9
 8001796:	018b      	lsls	r3, r1, #6
 8001798:	4641      	mov	r1, r8
 800179a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800179e:	4641      	mov	r1, r8
 80017a0:	018a      	lsls	r2, r1, #6
 80017a2:	4641      	mov	r1, r8
 80017a4:	ebb2 0a01 	subs.w	sl, r2, r1
 80017a8:	4649      	mov	r1, r9
 80017aa:	eb63 0b01 	sbc.w	fp, r3, r1
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	f04f 0300 	mov.w	r3, #0
 80017b6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80017ba:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80017be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80017c2:	4692      	mov	sl, r2
 80017c4:	469b      	mov	fp, r3
 80017c6:	4623      	mov	r3, r4
 80017c8:	eb1a 0303 	adds.w	r3, sl, r3
 80017cc:	623b      	str	r3, [r7, #32]
 80017ce:	462b      	mov	r3, r5
 80017d0:	eb4b 0303 	adc.w	r3, fp, r3
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80017d6:	f04f 0200 	mov.w	r2, #0
 80017da:	f04f 0300 	mov.w	r3, #0
 80017de:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80017e2:	4629      	mov	r1, r5
 80017e4:	028b      	lsls	r3, r1, #10
 80017e6:	4621      	mov	r1, r4
 80017e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80017ec:	4621      	mov	r1, r4
 80017ee:	028a      	lsls	r2, r1, #10
 80017f0:	4610      	mov	r0, r2
 80017f2:	4619      	mov	r1, r3
 80017f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017f8:	2200      	movs	r2, #0
 80017fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80017fc:	677a      	str	r2, [r7, #116]	@ 0x74
 80017fe:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001802:	f7fe fd55 	bl	80002b0 <__aeabi_uldivmod>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4613      	mov	r3, r2
 800180c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001810:	4b41      	ldr	r3, [pc, #260]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x354>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	0c1b      	lsrs	r3, r3, #16
 8001816:	f003 0303 	and.w	r3, r3, #3
 800181a:	3301      	adds	r3, #1
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001822:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001826:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800182a:	fbb2 f3f3 	udiv	r3, r2, r3
 800182e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001832:	e0eb      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001834:	4b38      	ldr	r3, [pc, #224]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x354>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800183c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001840:	4b35      	ldr	r3, [pc, #212]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x354>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d06b      	beq.n	8001924 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800184c:	4b32      	ldr	r3, [pc, #200]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x354>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	099b      	lsrs	r3, r3, #6
 8001852:	2200      	movs	r2, #0
 8001854:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001856:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001858:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800185a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800185e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001860:	2300      	movs	r3, #0
 8001862:	667b      	str	r3, [r7, #100]	@ 0x64
 8001864:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001868:	4622      	mov	r2, r4
 800186a:	462b      	mov	r3, r5
 800186c:	f04f 0000 	mov.w	r0, #0
 8001870:	f04f 0100 	mov.w	r1, #0
 8001874:	0159      	lsls	r1, r3, #5
 8001876:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800187a:	0150      	lsls	r0, r2, #5
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4621      	mov	r1, r4
 8001882:	1a51      	subs	r1, r2, r1
 8001884:	61b9      	str	r1, [r7, #24]
 8001886:	4629      	mov	r1, r5
 8001888:	eb63 0301 	sbc.w	r3, r3, r1
 800188c:	61fb      	str	r3, [r7, #28]
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	f04f 0300 	mov.w	r3, #0
 8001896:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800189a:	4659      	mov	r1, fp
 800189c:	018b      	lsls	r3, r1, #6
 800189e:	4651      	mov	r1, sl
 80018a0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018a4:	4651      	mov	r1, sl
 80018a6:	018a      	lsls	r2, r1, #6
 80018a8:	4651      	mov	r1, sl
 80018aa:	ebb2 0801 	subs.w	r8, r2, r1
 80018ae:	4659      	mov	r1, fp
 80018b0:	eb63 0901 	sbc.w	r9, r3, r1
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	f04f 0300 	mov.w	r3, #0
 80018bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018c8:	4690      	mov	r8, r2
 80018ca:	4699      	mov	r9, r3
 80018cc:	4623      	mov	r3, r4
 80018ce:	eb18 0303 	adds.w	r3, r8, r3
 80018d2:	613b      	str	r3, [r7, #16]
 80018d4:	462b      	mov	r3, r5
 80018d6:	eb49 0303 	adc.w	r3, r9, r3
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	f04f 0300 	mov.w	r3, #0
 80018e4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80018e8:	4629      	mov	r1, r5
 80018ea:	024b      	lsls	r3, r1, #9
 80018ec:	4621      	mov	r1, r4
 80018ee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80018f2:	4621      	mov	r1, r4
 80018f4:	024a      	lsls	r2, r1, #9
 80018f6:	4610      	mov	r0, r2
 80018f8:	4619      	mov	r1, r3
 80018fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018fe:	2200      	movs	r2, #0
 8001900:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001902:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001904:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001908:	f7fe fcd2 	bl	80002b0 <__aeabi_uldivmod>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4613      	mov	r3, r2
 8001912:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001916:	e065      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0x420>
 8001918:	40023800 	.word	0x40023800
 800191c:	00f42400 	.word	0x00f42400
 8001920:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001924:	4b3d      	ldr	r3, [pc, #244]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x458>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	099b      	lsrs	r3, r3, #6
 800192a:	2200      	movs	r2, #0
 800192c:	4618      	mov	r0, r3
 800192e:	4611      	mov	r1, r2
 8001930:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001934:	653b      	str	r3, [r7, #80]	@ 0x50
 8001936:	2300      	movs	r3, #0
 8001938:	657b      	str	r3, [r7, #84]	@ 0x54
 800193a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800193e:	4642      	mov	r2, r8
 8001940:	464b      	mov	r3, r9
 8001942:	f04f 0000 	mov.w	r0, #0
 8001946:	f04f 0100 	mov.w	r1, #0
 800194a:	0159      	lsls	r1, r3, #5
 800194c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001950:	0150      	lsls	r0, r2, #5
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4641      	mov	r1, r8
 8001958:	1a51      	subs	r1, r2, r1
 800195a:	60b9      	str	r1, [r7, #8]
 800195c:	4649      	mov	r1, r9
 800195e:	eb63 0301 	sbc.w	r3, r3, r1
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	f04f 0200 	mov.w	r2, #0
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001970:	4659      	mov	r1, fp
 8001972:	018b      	lsls	r3, r1, #6
 8001974:	4651      	mov	r1, sl
 8001976:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800197a:	4651      	mov	r1, sl
 800197c:	018a      	lsls	r2, r1, #6
 800197e:	4651      	mov	r1, sl
 8001980:	1a54      	subs	r4, r2, r1
 8001982:	4659      	mov	r1, fp
 8001984:	eb63 0501 	sbc.w	r5, r3, r1
 8001988:	f04f 0200 	mov.w	r2, #0
 800198c:	f04f 0300 	mov.w	r3, #0
 8001990:	00eb      	lsls	r3, r5, #3
 8001992:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001996:	00e2      	lsls	r2, r4, #3
 8001998:	4614      	mov	r4, r2
 800199a:	461d      	mov	r5, r3
 800199c:	4643      	mov	r3, r8
 800199e:	18e3      	adds	r3, r4, r3
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	464b      	mov	r3, r9
 80019a4:	eb45 0303 	adc.w	r3, r5, r3
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	f04f 0300 	mov.w	r3, #0
 80019b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019b6:	4629      	mov	r1, r5
 80019b8:	028b      	lsls	r3, r1, #10
 80019ba:	4621      	mov	r1, r4
 80019bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019c0:	4621      	mov	r1, r4
 80019c2:	028a      	lsls	r2, r1, #10
 80019c4:	4610      	mov	r0, r2
 80019c6:	4619      	mov	r1, r3
 80019c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019cc:	2200      	movs	r2, #0
 80019ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80019d0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80019d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80019d6:	f7fe fc6b 	bl	80002b0 <__aeabi_uldivmod>
 80019da:	4602      	mov	r2, r0
 80019dc:	460b      	mov	r3, r1
 80019de:	4613      	mov	r3, r2
 80019e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80019e4:	4b0d      	ldr	r3, [pc, #52]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x458>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	0f1b      	lsrs	r3, r3, #28
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80019f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80019f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80019fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80019fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a02:	e003      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a04:	4b06      	ldr	r3, [pc, #24]	@ (8001a20 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001a06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	37b8      	adds	r7, #184	@ 0xb8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	00f42400 	.word	0x00f42400

08001a24 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d101      	bne.n	8001a36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e28d      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	f000 8083 	beq.w	8001b4a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001a44:	4b94      	ldr	r3, [pc, #592]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	f003 030c 	and.w	r3, r3, #12
 8001a4c:	2b04      	cmp	r3, #4
 8001a4e:	d019      	beq.n	8001a84 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a50:	4b91      	ldr	r3, [pc, #580]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f003 030c 	and.w	r3, r3, #12
        || \
 8001a58:	2b08      	cmp	r3, #8
 8001a5a:	d106      	bne.n	8001a6a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a5c:	4b8e      	ldr	r3, [pc, #568]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a68:	d00c      	beq.n	8001a84 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a6a:	4b8b      	ldr	r3, [pc, #556]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a72:	2b0c      	cmp	r3, #12
 8001a74:	d112      	bne.n	8001a9c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a76:	4b88      	ldr	r3, [pc, #544]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a82:	d10b      	bne.n	8001a9c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a84:	4b84      	ldr	r3, [pc, #528]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d05b      	beq.n	8001b48 <HAL_RCC_OscConfig+0x124>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d157      	bne.n	8001b48 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e25a      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001aa4:	d106      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x90>
 8001aa6:	4b7c      	ldr	r3, [pc, #496]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a7b      	ldr	r2, [pc, #492]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ab0:	6013      	str	r3, [r2, #0]
 8001ab2:	e01d      	b.n	8001af0 <HAL_RCC_OscConfig+0xcc>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001abc:	d10c      	bne.n	8001ad8 <HAL_RCC_OscConfig+0xb4>
 8001abe:	4b76      	ldr	r3, [pc, #472]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a75      	ldr	r2, [pc, #468]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001ac4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ac8:	6013      	str	r3, [r2, #0]
 8001aca:	4b73      	ldr	r3, [pc, #460]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a72      	ldr	r2, [pc, #456]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001ad0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	e00b      	b.n	8001af0 <HAL_RCC_OscConfig+0xcc>
 8001ad8:	4b6f      	ldr	r3, [pc, #444]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a6e      	ldr	r2, [pc, #440]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001ade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	4b6c      	ldr	r3, [pc, #432]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a6b      	ldr	r2, [pc, #428]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001aea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001aee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d013      	beq.n	8001b20 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af8:	f7ff f97c 	bl	8000df4 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b00:	f7ff f978 	bl	8000df4 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b64      	cmp	r3, #100	@ 0x64
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e21f      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b12:	4b61      	ldr	r3, [pc, #388]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d0f0      	beq.n	8001b00 <HAL_RCC_OscConfig+0xdc>
 8001b1e:	e014      	b.n	8001b4a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b20:	f7ff f968 	bl	8000df4 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b28:	f7ff f964 	bl	8000df4 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b64      	cmp	r3, #100	@ 0x64
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e20b      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b3a:	4b57      	ldr	r3, [pc, #348]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f0      	bne.n	8001b28 <HAL_RCC_OscConfig+0x104>
 8001b46:	e000      	b.n	8001b4a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d06f      	beq.n	8001c36 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001b56:	4b50      	ldr	r3, [pc, #320]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d017      	beq.n	8001b92 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b62:	4b4d      	ldr	r3, [pc, #308]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f003 030c 	and.w	r3, r3, #12
        || \
 8001b6a:	2b08      	cmp	r3, #8
 8001b6c:	d105      	bne.n	8001b7a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b6e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00b      	beq.n	8001b92 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b7a:	4b47      	ldr	r3, [pc, #284]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b82:	2b0c      	cmp	r3, #12
 8001b84:	d11c      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b86:	4b44      	ldr	r3, [pc, #272]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d116      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b92:	4b41      	ldr	r3, [pc, #260]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d005      	beq.n	8001baa <HAL_RCC_OscConfig+0x186>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d001      	beq.n	8001baa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e1d3      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001baa:	4b3b      	ldr	r3, [pc, #236]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	4937      	ldr	r1, [pc, #220]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bbe:	e03a      	b.n	8001c36 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d020      	beq.n	8001c0a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bc8:	4b34      	ldr	r3, [pc, #208]	@ (8001c9c <HAL_RCC_OscConfig+0x278>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bce:	f7ff f911 	bl	8000df4 <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd4:	e008      	b.n	8001be8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd6:	f7ff f90d 	bl	8000df4 <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e1b4      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d0f0      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf4:	4b28      	ldr	r3, [pc, #160]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	691b      	ldr	r3, [r3, #16]
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	4925      	ldr	r1, [pc, #148]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	600b      	str	r3, [r1, #0]
 8001c08:	e015      	b.n	8001c36 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c0a:	4b24      	ldr	r3, [pc, #144]	@ (8001c9c <HAL_RCC_OscConfig+0x278>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c10:	f7ff f8f0 	bl	8000df4 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c18:	f7ff f8ec 	bl	8000df4 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e193      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d036      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d016      	beq.n	8001c78 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <HAL_RCC_OscConfig+0x27c>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c50:	f7ff f8d0 	bl	8000df4 <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c58:	f7ff f8cc 	bl	8000df4 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e173      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c98 <HAL_RCC_OscConfig+0x274>)
 8001c6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d0f0      	beq.n	8001c58 <HAL_RCC_OscConfig+0x234>
 8001c76:	e01b      	b.n	8001cb0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c78:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <HAL_RCC_OscConfig+0x27c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c7e:	f7ff f8b9 	bl	8000df4 <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c84:	e00e      	b.n	8001ca4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c86:	f7ff f8b5 	bl	8000df4 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d907      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e15c      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	42470000 	.word	0x42470000
 8001ca0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ca4:	4b8a      	ldr	r3, [pc, #552]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001ca6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1ea      	bne.n	8001c86 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0304 	and.w	r3, r3, #4
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	f000 8097 	beq.w	8001dec <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cc2:	4b83      	ldr	r3, [pc, #524]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d10f      	bne.n	8001cee <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	4b7f      	ldr	r3, [pc, #508]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	4a7e      	ldr	r2, [pc, #504]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cde:	4b7c      	ldr	r3, [pc, #496]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cea:	2301      	movs	r3, #1
 8001cec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cee:	4b79      	ldr	r3, [pc, #484]	@ (8001ed4 <HAL_RCC_OscConfig+0x4b0>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d118      	bne.n	8001d2c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cfa:	4b76      	ldr	r3, [pc, #472]	@ (8001ed4 <HAL_RCC_OscConfig+0x4b0>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a75      	ldr	r2, [pc, #468]	@ (8001ed4 <HAL_RCC_OscConfig+0x4b0>)
 8001d00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d06:	f7ff f875 	bl	8000df4 <HAL_GetTick>
 8001d0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d0c:	e008      	b.n	8001d20 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d0e:	f7ff f871 	bl	8000df4 <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e118      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d20:	4b6c      	ldr	r3, [pc, #432]	@ (8001ed4 <HAL_RCC_OscConfig+0x4b0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0f0      	beq.n	8001d0e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d106      	bne.n	8001d42 <HAL_RCC_OscConfig+0x31e>
 8001d34:	4b66      	ldr	r3, [pc, #408]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d38:	4a65      	ldr	r2, [pc, #404]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d40:	e01c      	b.n	8001d7c <HAL_RCC_OscConfig+0x358>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	2b05      	cmp	r3, #5
 8001d48:	d10c      	bne.n	8001d64 <HAL_RCC_OscConfig+0x340>
 8001d4a:	4b61      	ldr	r3, [pc, #388]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d4e:	4a60      	ldr	r2, [pc, #384]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d50:	f043 0304 	orr.w	r3, r3, #4
 8001d54:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d56:	4b5e      	ldr	r3, [pc, #376]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d5a:	4a5d      	ldr	r2, [pc, #372]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d62:	e00b      	b.n	8001d7c <HAL_RCC_OscConfig+0x358>
 8001d64:	4b5a      	ldr	r3, [pc, #360]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d68:	4a59      	ldr	r2, [pc, #356]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d6a:	f023 0301 	bic.w	r3, r3, #1
 8001d6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d70:	4b57      	ldr	r3, [pc, #348]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d74:	4a56      	ldr	r2, [pc, #344]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001d76:	f023 0304 	bic.w	r3, r3, #4
 8001d7a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d015      	beq.n	8001db0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d84:	f7ff f836 	bl	8000df4 <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d8a:	e00a      	b.n	8001da2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d8c:	f7ff f832 	bl	8000df4 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e0d7      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001da2:	4b4b      	ldr	r3, [pc, #300]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001da4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d0ee      	beq.n	8001d8c <HAL_RCC_OscConfig+0x368>
 8001dae:	e014      	b.n	8001dda <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001db0:	f7ff f820 	bl	8000df4 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db6:	e00a      	b.n	8001dce <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001db8:	f7ff f81c 	bl	8000df4 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e0c1      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dce:	4b40      	ldr	r3, [pc, #256]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1ee      	bne.n	8001db8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dda:	7dfb      	ldrb	r3, [r7, #23]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d105      	bne.n	8001dec <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001de0:	4b3b      	ldr	r3, [pc, #236]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de4:	4a3a      	ldr	r2, [pc, #232]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001de6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f000 80ad 	beq.w	8001f50 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001df6:	4b36      	ldr	r3, [pc, #216]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	f003 030c 	and.w	r3, r3, #12
 8001dfe:	2b08      	cmp	r3, #8
 8001e00:	d060      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d145      	bne.n	8001e96 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e0a:	4b33      	ldr	r3, [pc, #204]	@ (8001ed8 <HAL_RCC_OscConfig+0x4b4>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e10:	f7fe fff0 	bl	8000df4 <HAL_GetTick>
 8001e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e18:	f7fe ffec 	bl	8000df4 <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e093      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e2a:	4b29      	ldr	r3, [pc, #164]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1f0      	bne.n	8001e18 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69da      	ldr	r2, [r3, #28]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e44:	019b      	lsls	r3, r3, #6
 8001e46:	431a      	orrs	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e4c:	085b      	lsrs	r3, r3, #1
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	041b      	lsls	r3, r3, #16
 8001e52:	431a      	orrs	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e58:	061b      	lsls	r3, r3, #24
 8001e5a:	431a      	orrs	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e60:	071b      	lsls	r3, r3, #28
 8001e62:	491b      	ldr	r1, [pc, #108]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e68:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed8 <HAL_RCC_OscConfig+0x4b4>)
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e6e:	f7fe ffc1 	bl	8000df4 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e74:	e008      	b.n	8001e88 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e76:	f7fe ffbd 	bl	8000df4 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d901      	bls.n	8001e88 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e064      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e88:	4b11      	ldr	r3, [pc, #68]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d0f0      	beq.n	8001e76 <HAL_RCC_OscConfig+0x452>
 8001e94:	e05c      	b.n	8001f50 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e96:	4b10      	ldr	r3, [pc, #64]	@ (8001ed8 <HAL_RCC_OscConfig+0x4b4>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e9c:	f7fe ffaa 	bl	8000df4 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea4:	f7fe ffa6 	bl	8000df4 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e04d      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eb6:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <HAL_RCC_OscConfig+0x4ac>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1f0      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x480>
 8001ec2:	e045      	b.n	8001f50 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d107      	bne.n	8001edc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e040      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	40007000 	.word	0x40007000
 8001ed8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001edc:	4b1f      	ldr	r3, [pc, #124]	@ (8001f5c <HAL_RCC_OscConfig+0x538>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d030      	beq.n	8001f4c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d129      	bne.n	8001f4c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d122      	bne.n	8001f4c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001f12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d119      	bne.n	8001f4c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f22:	085b      	lsrs	r3, r3, #1
 8001f24:	3b01      	subs	r3, #1
 8001f26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d10f      	bne.n	8001f4c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d107      	bne.n	8001f4c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d001      	beq.n	8001f50 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e000      	b.n	8001f52 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3718      	adds	r7, #24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40023800 	.word	0x40023800

08001f60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e041      	b.n	8001ff6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d106      	bne.n	8001f8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f839 	bl	8001ffe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2202      	movs	r2, #2
 8001f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3304      	adds	r3, #4
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4610      	mov	r0, r2
 8001fa0:	f000 f9c0 	bl	8002324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002006:	bf00      	nop
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
	...

08002014 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b01      	cmp	r3, #1
 8002026:	d001      	beq.n	800202c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e04e      	b.n	80020ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2202      	movs	r2, #2
 8002030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68da      	ldr	r2, [r3, #12]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f042 0201 	orr.w	r2, r2, #1
 8002042:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a23      	ldr	r2, [pc, #140]	@ (80020d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d022      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0x80>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002056:	d01d      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0x80>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a1f      	ldr	r2, [pc, #124]	@ (80020dc <HAL_TIM_Base_Start_IT+0xc8>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d018      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0x80>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a1e      	ldr	r2, [pc, #120]	@ (80020e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d013      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0x80>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a1c      	ldr	r2, [pc, #112]	@ (80020e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d00e      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0x80>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a1b      	ldr	r2, [pc, #108]	@ (80020e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d009      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0x80>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a19      	ldr	r2, [pc, #100]	@ (80020ec <HAL_TIM_Base_Start_IT+0xd8>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d004      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0x80>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a18      	ldr	r2, [pc, #96]	@ (80020f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d111      	bne.n	80020b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 0307 	and.w	r3, r3, #7
 800209e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2b06      	cmp	r3, #6
 80020a4:	d010      	beq.n	80020c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f042 0201 	orr.w	r2, r2, #1
 80020b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020b6:	e007      	b.n	80020c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f042 0201 	orr.w	r2, r2, #1
 80020c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	40010000 	.word	0x40010000
 80020dc:	40000400 	.word	0x40000400
 80020e0:	40000800 	.word	0x40000800
 80020e4:	40000c00 	.word	0x40000c00
 80020e8:	40010400 	.word	0x40010400
 80020ec:	40014000 	.word	0x40014000
 80020f0:	40001800 	.word	0x40001800

080020f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d020      	beq.n	8002158 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d01b      	beq.n	8002158 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f06f 0202 	mvn.w	r2, #2
 8002128:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f8d2 	bl	80022e8 <HAL_TIM_IC_CaptureCallback>
 8002144:	e005      	b.n	8002152 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f000 f8c4 	bl	80022d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f000 f8d5 	bl	80022fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	f003 0304 	and.w	r3, r3, #4
 800215e:	2b00      	cmp	r3, #0
 8002160:	d020      	beq.n	80021a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f003 0304 	and.w	r3, r3, #4
 8002168:	2b00      	cmp	r3, #0
 800216a:	d01b      	beq.n	80021a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f06f 0204 	mvn.w	r2, #4
 8002174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2202      	movs	r2, #2
 800217a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002186:	2b00      	cmp	r3, #0
 8002188:	d003      	beq.n	8002192 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f8ac 	bl	80022e8 <HAL_TIM_IC_CaptureCallback>
 8002190:	e005      	b.n	800219e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f000 f89e 	bl	80022d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f000 f8af 	bl	80022fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d020      	beq.n	80021f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f003 0308 	and.w	r3, r3, #8
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d01b      	beq.n	80021f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f06f 0208 	mvn.w	r2, #8
 80021c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2204      	movs	r2, #4
 80021c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	f003 0303 	and.w	r3, r3, #3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d003      	beq.n	80021de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f000 f886 	bl	80022e8 <HAL_TIM_IC_CaptureCallback>
 80021dc:	e005      	b.n	80021ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f000 f878 	bl	80022d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f000 f889 	bl	80022fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	f003 0310 	and.w	r3, r3, #16
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d020      	beq.n	800223c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f003 0310 	and.w	r3, r3, #16
 8002200:	2b00      	cmp	r3, #0
 8002202:	d01b      	beq.n	800223c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f06f 0210 	mvn.w	r2, #16
 800220c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2208      	movs	r2, #8
 8002212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 f860 	bl	80022e8 <HAL_TIM_IC_CaptureCallback>
 8002228:	e005      	b.n	8002236 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f852 	bl	80022d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f000 f863 	bl	80022fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00c      	beq.n	8002260 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f003 0301 	and.w	r3, r3, #1
 800224c:	2b00      	cmp	r3, #0
 800224e:	d007      	beq.n	8002260 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f06f 0201 	mvn.w	r2, #1
 8002258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7fe fb90 	bl	8000980 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002266:	2b00      	cmp	r3, #0
 8002268:	d00c      	beq.n	8002284 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002270:	2b00      	cmp	r3, #0
 8002272:	d007      	beq.n	8002284 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800227c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f900 	bl	8002484 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800228a:	2b00      	cmp	r3, #0
 800228c:	d00c      	beq.n	80022a8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002294:	2b00      	cmp	r3, #0
 8002296:	d007      	beq.n	80022a8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80022a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f834 	bl	8002310 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	f003 0320 	and.w	r3, r3, #32
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d00c      	beq.n	80022cc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f003 0320 	and.w	r3, r3, #32
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d007      	beq.n	80022cc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f06f 0220 	mvn.w	r2, #32
 80022c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f000 f8d2 	bl	8002470 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022cc:	bf00      	nop
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a43      	ldr	r2, [pc, #268]	@ (8002444 <TIM_Base_SetConfig+0x120>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d013      	beq.n	8002364 <TIM_Base_SetConfig+0x40>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002342:	d00f      	beq.n	8002364 <TIM_Base_SetConfig+0x40>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a40      	ldr	r2, [pc, #256]	@ (8002448 <TIM_Base_SetConfig+0x124>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d00b      	beq.n	8002364 <TIM_Base_SetConfig+0x40>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a3f      	ldr	r2, [pc, #252]	@ (800244c <TIM_Base_SetConfig+0x128>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d007      	beq.n	8002364 <TIM_Base_SetConfig+0x40>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a3e      	ldr	r2, [pc, #248]	@ (8002450 <TIM_Base_SetConfig+0x12c>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d003      	beq.n	8002364 <TIM_Base_SetConfig+0x40>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a3d      	ldr	r2, [pc, #244]	@ (8002454 <TIM_Base_SetConfig+0x130>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d108      	bne.n	8002376 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800236a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	4313      	orrs	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a32      	ldr	r2, [pc, #200]	@ (8002444 <TIM_Base_SetConfig+0x120>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d02b      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002384:	d027      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a2f      	ldr	r2, [pc, #188]	@ (8002448 <TIM_Base_SetConfig+0x124>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d023      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a2e      	ldr	r2, [pc, #184]	@ (800244c <TIM_Base_SetConfig+0x128>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d01f      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a2d      	ldr	r2, [pc, #180]	@ (8002450 <TIM_Base_SetConfig+0x12c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d01b      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a2c      	ldr	r2, [pc, #176]	@ (8002454 <TIM_Base_SetConfig+0x130>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d017      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a2b      	ldr	r2, [pc, #172]	@ (8002458 <TIM_Base_SetConfig+0x134>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d013      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a2a      	ldr	r2, [pc, #168]	@ (800245c <TIM_Base_SetConfig+0x138>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d00f      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a29      	ldr	r2, [pc, #164]	@ (8002460 <TIM_Base_SetConfig+0x13c>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d00b      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a28      	ldr	r2, [pc, #160]	@ (8002464 <TIM_Base_SetConfig+0x140>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d007      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a27      	ldr	r2, [pc, #156]	@ (8002468 <TIM_Base_SetConfig+0x144>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d003      	beq.n	80023d6 <TIM_Base_SetConfig+0xb2>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a26      	ldr	r2, [pc, #152]	@ (800246c <TIM_Base_SetConfig+0x148>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d108      	bne.n	80023e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a0e      	ldr	r2, [pc, #56]	@ (8002444 <TIM_Base_SetConfig+0x120>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d003      	beq.n	8002416 <TIM_Base_SetConfig+0xf2>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a10      	ldr	r2, [pc, #64]	@ (8002454 <TIM_Base_SetConfig+0x130>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d103      	bne.n	800241e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	691a      	ldr	r2, [r3, #16]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f043 0204 	orr.w	r2, r3, #4
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	601a      	str	r2, [r3, #0]
}
 8002436:	bf00      	nop
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	40010000 	.word	0x40010000
 8002448:	40000400 	.word	0x40000400
 800244c:	40000800 	.word	0x40000800
 8002450:	40000c00 	.word	0x40000c00
 8002454:	40010400 	.word	0x40010400
 8002458:	40014000 	.word	0x40014000
 800245c:	40014400 	.word	0x40014400
 8002460:	40014800 	.word	0x40014800
 8002464:	40001800 	.word	0x40001800
 8002468:	40001c00 	.word	0x40001c00
 800246c:	40002000 	.word	0x40002000

08002470 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e042      	b.n	8002530 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d106      	bne.n	80024c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f7fe faa2 	bl	8000a08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2224      	movs	r2, #36	@ 0x24
 80024c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	68da      	ldr	r2, [r3, #12]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80024da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f000 f82b 	bl	8002538 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80024f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	695a      	ldr	r2, [r3, #20]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002500:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002510:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2220      	movs	r2, #32
 800251c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2220      	movs	r2, #32
 8002524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002538:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800253c:	b0c0      	sub	sp, #256	@ 0x100
 800253e:	af00      	add	r7, sp, #0
 8002540:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002554:	68d9      	ldr	r1, [r3, #12]
 8002556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	ea40 0301 	orr.w	r3, r0, r1
 8002560:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	431a      	orrs	r2, r3
 8002570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002574:	695b      	ldr	r3, [r3, #20]
 8002576:	431a      	orrs	r2, r3
 8002578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	4313      	orrs	r3, r2
 8002580:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002590:	f021 010c 	bic.w	r1, r1, #12
 8002594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800259e:	430b      	orrs	r3, r1
 80025a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80025ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025b2:	6999      	ldr	r1, [r3, #24]
 80025b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	ea40 0301 	orr.w	r3, r0, r1
 80025be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80025c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	4b8f      	ldr	r3, [pc, #572]	@ (8002804 <UART_SetConfig+0x2cc>)
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d005      	beq.n	80025d8 <UART_SetConfig+0xa0>
 80025cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	4b8d      	ldr	r3, [pc, #564]	@ (8002808 <UART_SetConfig+0x2d0>)
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d104      	bne.n	80025e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80025d8:	f7fe ffae 	bl	8001538 <HAL_RCC_GetPCLK2Freq>
 80025dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80025e0:	e003      	b.n	80025ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80025e2:	f7fe ff95 	bl	8001510 <HAL_RCC_GetPCLK1Freq>
 80025e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025ee:	69db      	ldr	r3, [r3, #28]
 80025f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025f4:	f040 810c 	bne.w	8002810 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80025f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025fc:	2200      	movs	r2, #0
 80025fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002602:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002606:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800260a:	4622      	mov	r2, r4
 800260c:	462b      	mov	r3, r5
 800260e:	1891      	adds	r1, r2, r2
 8002610:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002612:	415b      	adcs	r3, r3
 8002614:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002616:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800261a:	4621      	mov	r1, r4
 800261c:	eb12 0801 	adds.w	r8, r2, r1
 8002620:	4629      	mov	r1, r5
 8002622:	eb43 0901 	adc.w	r9, r3, r1
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	f04f 0300 	mov.w	r3, #0
 800262e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002632:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002636:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800263a:	4690      	mov	r8, r2
 800263c:	4699      	mov	r9, r3
 800263e:	4623      	mov	r3, r4
 8002640:	eb18 0303 	adds.w	r3, r8, r3
 8002644:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002648:	462b      	mov	r3, r5
 800264a:	eb49 0303 	adc.w	r3, r9, r3
 800264e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800265e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002662:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002666:	460b      	mov	r3, r1
 8002668:	18db      	adds	r3, r3, r3
 800266a:	653b      	str	r3, [r7, #80]	@ 0x50
 800266c:	4613      	mov	r3, r2
 800266e:	eb42 0303 	adc.w	r3, r2, r3
 8002672:	657b      	str	r3, [r7, #84]	@ 0x54
 8002674:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002678:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800267c:	f7fd fe18 	bl	80002b0 <__aeabi_uldivmod>
 8002680:	4602      	mov	r2, r0
 8002682:	460b      	mov	r3, r1
 8002684:	4b61      	ldr	r3, [pc, #388]	@ (800280c <UART_SetConfig+0x2d4>)
 8002686:	fba3 2302 	umull	r2, r3, r3, r2
 800268a:	095b      	lsrs	r3, r3, #5
 800268c:	011c      	lsls	r4, r3, #4
 800268e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002692:	2200      	movs	r2, #0
 8002694:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002698:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800269c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80026a0:	4642      	mov	r2, r8
 80026a2:	464b      	mov	r3, r9
 80026a4:	1891      	adds	r1, r2, r2
 80026a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80026a8:	415b      	adcs	r3, r3
 80026aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80026b0:	4641      	mov	r1, r8
 80026b2:	eb12 0a01 	adds.w	sl, r2, r1
 80026b6:	4649      	mov	r1, r9
 80026b8:	eb43 0b01 	adc.w	fp, r3, r1
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80026c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80026cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026d0:	4692      	mov	sl, r2
 80026d2:	469b      	mov	fp, r3
 80026d4:	4643      	mov	r3, r8
 80026d6:	eb1a 0303 	adds.w	r3, sl, r3
 80026da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80026de:	464b      	mov	r3, r9
 80026e0:	eb4b 0303 	adc.w	r3, fp, r3
 80026e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80026e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80026f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80026f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80026fc:	460b      	mov	r3, r1
 80026fe:	18db      	adds	r3, r3, r3
 8002700:	643b      	str	r3, [r7, #64]	@ 0x40
 8002702:	4613      	mov	r3, r2
 8002704:	eb42 0303 	adc.w	r3, r2, r3
 8002708:	647b      	str	r3, [r7, #68]	@ 0x44
 800270a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800270e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002712:	f7fd fdcd 	bl	80002b0 <__aeabi_uldivmod>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4611      	mov	r1, r2
 800271c:	4b3b      	ldr	r3, [pc, #236]	@ (800280c <UART_SetConfig+0x2d4>)
 800271e:	fba3 2301 	umull	r2, r3, r3, r1
 8002722:	095b      	lsrs	r3, r3, #5
 8002724:	2264      	movs	r2, #100	@ 0x64
 8002726:	fb02 f303 	mul.w	r3, r2, r3
 800272a:	1acb      	subs	r3, r1, r3
 800272c:	00db      	lsls	r3, r3, #3
 800272e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002732:	4b36      	ldr	r3, [pc, #216]	@ (800280c <UART_SetConfig+0x2d4>)
 8002734:	fba3 2302 	umull	r2, r3, r3, r2
 8002738:	095b      	lsrs	r3, r3, #5
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002740:	441c      	add	r4, r3
 8002742:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002746:	2200      	movs	r2, #0
 8002748:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800274c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002750:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002754:	4642      	mov	r2, r8
 8002756:	464b      	mov	r3, r9
 8002758:	1891      	adds	r1, r2, r2
 800275a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800275c:	415b      	adcs	r3, r3
 800275e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002760:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002764:	4641      	mov	r1, r8
 8002766:	1851      	adds	r1, r2, r1
 8002768:	6339      	str	r1, [r7, #48]	@ 0x30
 800276a:	4649      	mov	r1, r9
 800276c:	414b      	adcs	r3, r1
 800276e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	f04f 0300 	mov.w	r3, #0
 8002778:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800277c:	4659      	mov	r1, fp
 800277e:	00cb      	lsls	r3, r1, #3
 8002780:	4651      	mov	r1, sl
 8002782:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002786:	4651      	mov	r1, sl
 8002788:	00ca      	lsls	r2, r1, #3
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	4603      	mov	r3, r0
 8002790:	4642      	mov	r2, r8
 8002792:	189b      	adds	r3, r3, r2
 8002794:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002798:	464b      	mov	r3, r9
 800279a:	460a      	mov	r2, r1
 800279c:	eb42 0303 	adc.w	r3, r2, r3
 80027a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80027a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80027b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80027b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80027b8:	460b      	mov	r3, r1
 80027ba:	18db      	adds	r3, r3, r3
 80027bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027be:	4613      	mov	r3, r2
 80027c0:	eb42 0303 	adc.w	r3, r2, r3
 80027c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80027ce:	f7fd fd6f 	bl	80002b0 <__aeabi_uldivmod>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	4b0d      	ldr	r3, [pc, #52]	@ (800280c <UART_SetConfig+0x2d4>)
 80027d8:	fba3 1302 	umull	r1, r3, r3, r2
 80027dc:	095b      	lsrs	r3, r3, #5
 80027de:	2164      	movs	r1, #100	@ 0x64
 80027e0:	fb01 f303 	mul.w	r3, r1, r3
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	3332      	adds	r3, #50	@ 0x32
 80027ea:	4a08      	ldr	r2, [pc, #32]	@ (800280c <UART_SetConfig+0x2d4>)
 80027ec:	fba2 2303 	umull	r2, r3, r2, r3
 80027f0:	095b      	lsrs	r3, r3, #5
 80027f2:	f003 0207 	and.w	r2, r3, #7
 80027f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4422      	add	r2, r4
 80027fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002800:	e106      	b.n	8002a10 <UART_SetConfig+0x4d8>
 8002802:	bf00      	nop
 8002804:	40011000 	.word	0x40011000
 8002808:	40011400 	.word	0x40011400
 800280c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002810:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002814:	2200      	movs	r2, #0
 8002816:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800281a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800281e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002822:	4642      	mov	r2, r8
 8002824:	464b      	mov	r3, r9
 8002826:	1891      	adds	r1, r2, r2
 8002828:	6239      	str	r1, [r7, #32]
 800282a:	415b      	adcs	r3, r3
 800282c:	627b      	str	r3, [r7, #36]	@ 0x24
 800282e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002832:	4641      	mov	r1, r8
 8002834:	1854      	adds	r4, r2, r1
 8002836:	4649      	mov	r1, r9
 8002838:	eb43 0501 	adc.w	r5, r3, r1
 800283c:	f04f 0200 	mov.w	r2, #0
 8002840:	f04f 0300 	mov.w	r3, #0
 8002844:	00eb      	lsls	r3, r5, #3
 8002846:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800284a:	00e2      	lsls	r2, r4, #3
 800284c:	4614      	mov	r4, r2
 800284e:	461d      	mov	r5, r3
 8002850:	4643      	mov	r3, r8
 8002852:	18e3      	adds	r3, r4, r3
 8002854:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002858:	464b      	mov	r3, r9
 800285a:	eb45 0303 	adc.w	r3, r5, r3
 800285e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800286e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002872:	f04f 0200 	mov.w	r2, #0
 8002876:	f04f 0300 	mov.w	r3, #0
 800287a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800287e:	4629      	mov	r1, r5
 8002880:	008b      	lsls	r3, r1, #2
 8002882:	4621      	mov	r1, r4
 8002884:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002888:	4621      	mov	r1, r4
 800288a:	008a      	lsls	r2, r1, #2
 800288c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002890:	f7fd fd0e 	bl	80002b0 <__aeabi_uldivmod>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	4b60      	ldr	r3, [pc, #384]	@ (8002a1c <UART_SetConfig+0x4e4>)
 800289a:	fba3 2302 	umull	r2, r3, r3, r2
 800289e:	095b      	lsrs	r3, r3, #5
 80028a0:	011c      	lsls	r4, r3, #4
 80028a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028a6:	2200      	movs	r2, #0
 80028a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80028ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80028b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80028b4:	4642      	mov	r2, r8
 80028b6:	464b      	mov	r3, r9
 80028b8:	1891      	adds	r1, r2, r2
 80028ba:	61b9      	str	r1, [r7, #24]
 80028bc:	415b      	adcs	r3, r3
 80028be:	61fb      	str	r3, [r7, #28]
 80028c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028c4:	4641      	mov	r1, r8
 80028c6:	1851      	adds	r1, r2, r1
 80028c8:	6139      	str	r1, [r7, #16]
 80028ca:	4649      	mov	r1, r9
 80028cc:	414b      	adcs	r3, r1
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	f04f 0200 	mov.w	r2, #0
 80028d4:	f04f 0300 	mov.w	r3, #0
 80028d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028dc:	4659      	mov	r1, fp
 80028de:	00cb      	lsls	r3, r1, #3
 80028e0:	4651      	mov	r1, sl
 80028e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028e6:	4651      	mov	r1, sl
 80028e8:	00ca      	lsls	r2, r1, #3
 80028ea:	4610      	mov	r0, r2
 80028ec:	4619      	mov	r1, r3
 80028ee:	4603      	mov	r3, r0
 80028f0:	4642      	mov	r2, r8
 80028f2:	189b      	adds	r3, r3, r2
 80028f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028f8:	464b      	mov	r3, r9
 80028fa:	460a      	mov	r2, r1
 80028fc:	eb42 0303 	adc.w	r3, r2, r3
 8002900:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800290e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800291c:	4649      	mov	r1, r9
 800291e:	008b      	lsls	r3, r1, #2
 8002920:	4641      	mov	r1, r8
 8002922:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002926:	4641      	mov	r1, r8
 8002928:	008a      	lsls	r2, r1, #2
 800292a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800292e:	f7fd fcbf 	bl	80002b0 <__aeabi_uldivmod>
 8002932:	4602      	mov	r2, r0
 8002934:	460b      	mov	r3, r1
 8002936:	4611      	mov	r1, r2
 8002938:	4b38      	ldr	r3, [pc, #224]	@ (8002a1c <UART_SetConfig+0x4e4>)
 800293a:	fba3 2301 	umull	r2, r3, r3, r1
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	2264      	movs	r2, #100	@ 0x64
 8002942:	fb02 f303 	mul.w	r3, r2, r3
 8002946:	1acb      	subs	r3, r1, r3
 8002948:	011b      	lsls	r3, r3, #4
 800294a:	3332      	adds	r3, #50	@ 0x32
 800294c:	4a33      	ldr	r2, [pc, #204]	@ (8002a1c <UART_SetConfig+0x4e4>)
 800294e:	fba2 2303 	umull	r2, r3, r2, r3
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002958:	441c      	add	r4, r3
 800295a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800295e:	2200      	movs	r2, #0
 8002960:	673b      	str	r3, [r7, #112]	@ 0x70
 8002962:	677a      	str	r2, [r7, #116]	@ 0x74
 8002964:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002968:	4642      	mov	r2, r8
 800296a:	464b      	mov	r3, r9
 800296c:	1891      	adds	r1, r2, r2
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	415b      	adcs	r3, r3
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002978:	4641      	mov	r1, r8
 800297a:	1851      	adds	r1, r2, r1
 800297c:	6039      	str	r1, [r7, #0]
 800297e:	4649      	mov	r1, r9
 8002980:	414b      	adcs	r3, r1
 8002982:	607b      	str	r3, [r7, #4]
 8002984:	f04f 0200 	mov.w	r2, #0
 8002988:	f04f 0300 	mov.w	r3, #0
 800298c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002990:	4659      	mov	r1, fp
 8002992:	00cb      	lsls	r3, r1, #3
 8002994:	4651      	mov	r1, sl
 8002996:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800299a:	4651      	mov	r1, sl
 800299c:	00ca      	lsls	r2, r1, #3
 800299e:	4610      	mov	r0, r2
 80029a0:	4619      	mov	r1, r3
 80029a2:	4603      	mov	r3, r0
 80029a4:	4642      	mov	r2, r8
 80029a6:	189b      	adds	r3, r3, r2
 80029a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80029aa:	464b      	mov	r3, r9
 80029ac:	460a      	mov	r2, r1
 80029ae:	eb42 0303 	adc.w	r3, r2, r3
 80029b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80029b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80029be:	667a      	str	r2, [r7, #100]	@ 0x64
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	f04f 0300 	mov.w	r3, #0
 80029c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80029cc:	4649      	mov	r1, r9
 80029ce:	008b      	lsls	r3, r1, #2
 80029d0:	4641      	mov	r1, r8
 80029d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029d6:	4641      	mov	r1, r8
 80029d8:	008a      	lsls	r2, r1, #2
 80029da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80029de:	f7fd fc67 	bl	80002b0 <__aeabi_uldivmod>
 80029e2:	4602      	mov	r2, r0
 80029e4:	460b      	mov	r3, r1
 80029e6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a1c <UART_SetConfig+0x4e4>)
 80029e8:	fba3 1302 	umull	r1, r3, r3, r2
 80029ec:	095b      	lsrs	r3, r3, #5
 80029ee:	2164      	movs	r1, #100	@ 0x64
 80029f0:	fb01 f303 	mul.w	r3, r1, r3
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	011b      	lsls	r3, r3, #4
 80029f8:	3332      	adds	r3, #50	@ 0x32
 80029fa:	4a08      	ldr	r2, [pc, #32]	@ (8002a1c <UART_SetConfig+0x4e4>)
 80029fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002a00:	095b      	lsrs	r3, r3, #5
 8002a02:	f003 020f 	and.w	r2, r3, #15
 8002a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4422      	add	r2, r4
 8002a0e:	609a      	str	r2, [r3, #8]
}
 8002a10:	bf00      	nop
 8002a12:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002a16:	46bd      	mov	sp, r7
 8002a18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a1c:	51eb851f 	.word	0x51eb851f

08002a20 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002a24:	4b05      	ldr	r3, [pc, #20]	@ (8002a3c <SysTick_Handler+0x1c>)
 8002a26:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002a28:	f001 fd12 	bl	8004450 <xTaskGetSchedulerState>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d001      	beq.n	8002a36 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002a32:	f002 fb09 	bl	8005048 <xPortSysTickHandler>
  }
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	e000e010 	.word	0xe000e010

08002a40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4a07      	ldr	r2, [pc, #28]	@ (8002a6c <vApplicationGetIdleTaskMemory+0x2c>)
 8002a50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	4a06      	ldr	r2, [pc, #24]	@ (8002a70 <vApplicationGetIdleTaskMemory+0x30>)
 8002a56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2280      	movs	r2, #128	@ 0x80
 8002a5c:	601a      	str	r2, [r3, #0]
}
 8002a5e:	bf00      	nop
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	2000012c 	.word	0x2000012c
 8002a70:	20000188 	.word	0x20000188

08002a74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4a07      	ldr	r2, [pc, #28]	@ (8002aa0 <vApplicationGetTimerTaskMemory+0x2c>)
 8002a84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	4a06      	ldr	r2, [pc, #24]	@ (8002aa4 <vApplicationGetTimerTaskMemory+0x30>)
 8002a8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a92:	601a      	str	r2, [r3, #0]
}
 8002a94:	bf00      	nop
 8002a96:	3714      	adds	r7, #20
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	20000388 	.word	0x20000388
 8002aa4:	200003e4 	.word	0x200003e4

08002aa8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f103 0208 	add.w	r2, r3, #8
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ac0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f103 0208 	add.w	r2, r3, #8
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f103 0208 	add.w	r2, r3, #8
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b02:	b480      	push	{r7}
 8002b04:	b085      	sub	sp, #20
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
 8002b0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	601a      	str	r2, [r3, #0]
}
 8002b3e:	bf00      	nop
 8002b40:	3714      	adds	r7, #20
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b085      	sub	sp, #20
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
 8002b52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b60:	d103      	bne.n	8002b6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	60fb      	str	r3, [r7, #12]
 8002b68:	e00c      	b.n	8002b84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	3308      	adds	r3, #8
 8002b6e:	60fb      	str	r3, [r7, #12]
 8002b70:	e002      	b.n	8002b78 <vListInsert+0x2e>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68ba      	ldr	r2, [r7, #8]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d2f6      	bcs.n	8002b72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	1c5a      	adds	r2, r3, #1
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	601a      	str	r2, [r3, #0]
}
 8002bb0:	bf00      	nop
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6892      	ldr	r2, [r2, #8]
 8002bd2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	6852      	ldr	r2, [r2, #4]
 8002bdc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d103      	bne.n	8002bf0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	1e5a      	subs	r2, r3, #1
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10b      	bne.n	8002c3c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c28:	f383 8811 	msr	BASEPRI, r3
 8002c2c:	f3bf 8f6f 	isb	sy
 8002c30:	f3bf 8f4f 	dsb	sy
 8002c34:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002c36:	bf00      	nop
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002c3c:	f002 f974 	bl	8004f28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c48:	68f9      	ldr	r1, [r7, #12]
 8002c4a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002c4c:	fb01 f303 	mul.w	r3, r1, r3
 8002c50:	441a      	add	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	68f9      	ldr	r1, [r7, #12]
 8002c70:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002c72:	fb01 f303 	mul.w	r3, r1, r3
 8002c76:	441a      	add	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	22ff      	movs	r2, #255	@ 0xff
 8002c80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	22ff      	movs	r2, #255	@ 0xff
 8002c88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d114      	bne.n	8002cbc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d01a      	beq.n	8002cd0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	3310      	adds	r3, #16
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f001 fa16 	bl	80040d0 <xTaskRemoveFromEventList>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d012      	beq.n	8002cd0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002caa:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce0 <xQueueGenericReset+0xd0>)
 8002cac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002cb0:	601a      	str	r2, [r3, #0]
 8002cb2:	f3bf 8f4f 	dsb	sy
 8002cb6:	f3bf 8f6f 	isb	sy
 8002cba:	e009      	b.n	8002cd0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	3310      	adds	r3, #16
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff fef1 	bl	8002aa8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	3324      	adds	r3, #36	@ 0x24
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff feec 	bl	8002aa8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002cd0:	f002 f95c 	bl	8004f8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002cd4:	2301      	movs	r3, #1
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	e000ed04 	.word	0xe000ed04

08002ce4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08e      	sub	sp, #56	@ 0x38
 8002ce8:	af02      	add	r7, sp, #8
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	607a      	str	r2, [r7, #4]
 8002cf0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10b      	bne.n	8002d10 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cfc:	f383 8811 	msr	BASEPRI, r3
 8002d00:	f3bf 8f6f 	isb	sy
 8002d04:	f3bf 8f4f 	dsb	sy
 8002d08:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002d0a:	bf00      	nop
 8002d0c:	bf00      	nop
 8002d0e:	e7fd      	b.n	8002d0c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d10b      	bne.n	8002d2e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d1a:	f383 8811 	msr	BASEPRI, r3
 8002d1e:	f3bf 8f6f 	isb	sy
 8002d22:	f3bf 8f4f 	dsb	sy
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002d28:	bf00      	nop
 8002d2a:	bf00      	nop
 8002d2c:	e7fd      	b.n	8002d2a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d002      	beq.n	8002d3a <xQueueGenericCreateStatic+0x56>
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <xQueueGenericCreateStatic+0x5a>
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e000      	b.n	8002d40 <xQueueGenericCreateStatic+0x5c>
 8002d3e:	2300      	movs	r3, #0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10b      	bne.n	8002d5c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d48:	f383 8811 	msr	BASEPRI, r3
 8002d4c:	f3bf 8f6f 	isb	sy
 8002d50:	f3bf 8f4f 	dsb	sy
 8002d54:	623b      	str	r3, [r7, #32]
}
 8002d56:	bf00      	nop
 8002d58:	bf00      	nop
 8002d5a:	e7fd      	b.n	8002d58 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d102      	bne.n	8002d68 <xQueueGenericCreateStatic+0x84>
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <xQueueGenericCreateStatic+0x88>
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e000      	b.n	8002d6e <xQueueGenericCreateStatic+0x8a>
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10b      	bne.n	8002d8a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d76:	f383 8811 	msr	BASEPRI, r3
 8002d7a:	f3bf 8f6f 	isb	sy
 8002d7e:	f3bf 8f4f 	dsb	sy
 8002d82:	61fb      	str	r3, [r7, #28]
}
 8002d84:	bf00      	nop
 8002d86:	bf00      	nop
 8002d88:	e7fd      	b.n	8002d86 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d8a:	2354      	movs	r3, #84	@ 0x54
 8002d8c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	2b54      	cmp	r3, #84	@ 0x54
 8002d92:	d00b      	beq.n	8002dac <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d98:	f383 8811 	msr	BASEPRI, r3
 8002d9c:	f3bf 8f6f 	isb	sy
 8002da0:	f3bf 8f4f 	dsb	sy
 8002da4:	61bb      	str	r3, [r7, #24]
}
 8002da6:	bf00      	nop
 8002da8:	bf00      	nop
 8002daa:	e7fd      	b.n	8002da8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002dac:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00d      	beq.n	8002dd4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002dc0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	68b9      	ldr	r1, [r7, #8]
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f000 f840 	bl	8002e54 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3730      	adds	r7, #48	@ 0x30
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b08a      	sub	sp, #40	@ 0x28
 8002de2:	af02      	add	r7, sp, #8
 8002de4:	60f8      	str	r0, [r7, #12]
 8002de6:	60b9      	str	r1, [r7, #8]
 8002de8:	4613      	mov	r3, r2
 8002dea:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d10b      	bne.n	8002e0a <xQueueGenericCreate+0x2c>
	__asm volatile
 8002df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002df6:	f383 8811 	msr	BASEPRI, r3
 8002dfa:	f3bf 8f6f 	isb	sy
 8002dfe:	f3bf 8f4f 	dsb	sy
 8002e02:	613b      	str	r3, [r7, #16]
}
 8002e04:	bf00      	nop
 8002e06:	bf00      	nop
 8002e08:	e7fd      	b.n	8002e06 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	68ba      	ldr	r2, [r7, #8]
 8002e0e:	fb02 f303 	mul.w	r3, r2, r3
 8002e12:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	3354      	adds	r3, #84	@ 0x54
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f002 f9a7 	bl	800516c <pvPortMalloc>
 8002e1e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d011      	beq.n	8002e4a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	3354      	adds	r3, #84	@ 0x54
 8002e2e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002e38:	79fa      	ldrb	r2, [r7, #7]
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	9300      	str	r3, [sp, #0]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	697a      	ldr	r2, [r7, #20]
 8002e42:	68b9      	ldr	r1, [r7, #8]
 8002e44:	68f8      	ldr	r0, [r7, #12]
 8002e46:	f000 f805 	bl	8002e54 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002e4a:	69bb      	ldr	r3, [r7, #24]
	}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3720      	adds	r7, #32
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
 8002e60:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d103      	bne.n	8002e70 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	e002      	b.n	8002e76 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002e82:	2101      	movs	r1, #1
 8002e84:	69b8      	ldr	r0, [r7, #24]
 8002e86:	f7ff fec3 	bl	8002c10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	78fa      	ldrb	r2, [r7, #3]
 8002e8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	2200      	movs	r2, #0
 8002e96:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002e98:	bf00      	nop
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b08e      	sub	sp, #56	@ 0x38
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
 8002eac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10b      	bne.n	8002ed4 <xQueueGenericSend+0x34>
	__asm volatile
 8002ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ec0:	f383 8811 	msr	BASEPRI, r3
 8002ec4:	f3bf 8f6f 	isb	sy
 8002ec8:	f3bf 8f4f 	dsb	sy
 8002ecc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002ece:	bf00      	nop
 8002ed0:	bf00      	nop
 8002ed2:	e7fd      	b.n	8002ed0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d103      	bne.n	8002ee2 <xQueueGenericSend+0x42>
 8002eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <xQueueGenericSend+0x46>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e000      	b.n	8002ee8 <xQueueGenericSend+0x48>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d10b      	bne.n	8002f04 <xQueueGenericSend+0x64>
	__asm volatile
 8002eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ef0:	f383 8811 	msr	BASEPRI, r3
 8002ef4:	f3bf 8f6f 	isb	sy
 8002ef8:	f3bf 8f4f 	dsb	sy
 8002efc:	623b      	str	r3, [r7, #32]
}
 8002efe:	bf00      	nop
 8002f00:	bf00      	nop
 8002f02:	e7fd      	b.n	8002f00 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d103      	bne.n	8002f12 <xQueueGenericSend+0x72>
 8002f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d101      	bne.n	8002f16 <xQueueGenericSend+0x76>
 8002f12:	2301      	movs	r3, #1
 8002f14:	e000      	b.n	8002f18 <xQueueGenericSend+0x78>
 8002f16:	2300      	movs	r3, #0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d10b      	bne.n	8002f34 <xQueueGenericSend+0x94>
	__asm volatile
 8002f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f20:	f383 8811 	msr	BASEPRI, r3
 8002f24:	f3bf 8f6f 	isb	sy
 8002f28:	f3bf 8f4f 	dsb	sy
 8002f2c:	61fb      	str	r3, [r7, #28]
}
 8002f2e:	bf00      	nop
 8002f30:	bf00      	nop
 8002f32:	e7fd      	b.n	8002f30 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002f34:	f001 fa8c 	bl	8004450 <xTaskGetSchedulerState>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d102      	bne.n	8002f44 <xQueueGenericSend+0xa4>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <xQueueGenericSend+0xa8>
 8002f44:	2301      	movs	r3, #1
 8002f46:	e000      	b.n	8002f4a <xQueueGenericSend+0xaa>
 8002f48:	2300      	movs	r3, #0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10b      	bne.n	8002f66 <xQueueGenericSend+0xc6>
	__asm volatile
 8002f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f52:	f383 8811 	msr	BASEPRI, r3
 8002f56:	f3bf 8f6f 	isb	sy
 8002f5a:	f3bf 8f4f 	dsb	sy
 8002f5e:	61bb      	str	r3, [r7, #24]
}
 8002f60:	bf00      	nop
 8002f62:	bf00      	nop
 8002f64:	e7fd      	b.n	8002f62 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f66:	f001 ffdf 	bl	8004f28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d302      	bcc.n	8002f7c <xQueueGenericSend+0xdc>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d145      	bne.n	8003008 <xQueueGenericSend+0x168>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f80:	62fb      	str	r3, [r7, #44]	@ 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	68b9      	ldr	r1, [r7, #8]
 8002f86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f88:	f000 fa40 	bl	800340c <prvCopyDataToQueue>
 8002f8c:	62b8      	str	r0, [r7, #40]	@ 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 8002f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d014      	beq.n	8002fc0 <xQueueGenericSend+0x120>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d102      	bne.n	8002fa2 <xQueueGenericSend+0x102>
 8002f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d12e      	bne.n	8003000 <xQueueGenericSend+0x160>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8002fa2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002fa4:	f000 fbd0 	bl	8003748 <prvNotifyQueueSetContainer>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d028      	beq.n	8003000 <xQueueGenericSend+0x160>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8002fae:	4b4a      	ldr	r3, [pc, #296]	@ (80030d8 <xQueueGenericSend+0x238>)
 8002fb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	f3bf 8f4f 	dsb	sy
 8002fba:	f3bf 8f6f 	isb	sy
 8002fbe:	e01f      	b.n	8003000 <xQueueGenericSend+0x160>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d010      	beq.n	8002fea <xQueueGenericSend+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fca:	3324      	adds	r3, #36	@ 0x24
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f001 f87f 	bl	80040d0 <xTaskRemoveFromEventList>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d013      	beq.n	8003000 <xQueueGenericSend+0x160>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8002fd8:	4b3f      	ldr	r3, [pc, #252]	@ (80030d8 <xQueueGenericSend+0x238>)
 8002fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	f3bf 8f6f 	isb	sy
 8002fe8:	e00a      	b.n	8003000 <xQueueGenericSend+0x160>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8002fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d007      	beq.n	8003000 <xQueueGenericSend+0x160>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8002ff0:	4b39      	ldr	r3, [pc, #228]	@ (80030d8 <xQueueGenericSend+0x238>)
 8002ff2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	f3bf 8f4f 	dsb	sy
 8002ffc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003000:	f001 ffc4 	bl	8004f8c <vPortExitCritical>
				return pdPASS;
 8003004:	2301      	movs	r3, #1
 8003006:	e063      	b.n	80030d0 <xQueueGenericSend+0x230>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d103      	bne.n	8003016 <xQueueGenericSend+0x176>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800300e:	f001 ffbd 	bl	8004f8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003012:	2300      	movs	r3, #0
 8003014:	e05c      	b.n	80030d0 <xQueueGenericSend+0x230>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003018:	2b00      	cmp	r3, #0
 800301a:	d106      	bne.n	800302a <xQueueGenericSend+0x18a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800301c:	f107 0310 	add.w	r3, r7, #16
 8003020:	4618      	mov	r0, r3
 8003022:	f001 f8b9 	bl	8004198 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003026:	2301      	movs	r3, #1
 8003028:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800302a:	f001 ffaf 	bl	8004f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800302e:	f000 fe29 	bl	8003c84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003032:	f001 ff79 	bl	8004f28 <vPortEnterCritical>
 8003036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003038:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800303c:	b25b      	sxtb	r3, r3
 800303e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003042:	d103      	bne.n	800304c <xQueueGenericSend+0x1ac>
 8003044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800304c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003052:	b25b      	sxtb	r3, r3
 8003054:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003058:	d103      	bne.n	8003062 <xQueueGenericSend+0x1c2>
 800305a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003062:	f001 ff93 	bl	8004f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003066:	1d3a      	adds	r2, r7, #4
 8003068:	f107 0310 	add.w	r3, r7, #16
 800306c:	4611      	mov	r1, r2
 800306e:	4618      	mov	r0, r3
 8003070:	f001 f8a8 	bl	80041c4 <xTaskCheckForTimeOut>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d124      	bne.n	80030c4 <xQueueGenericSend+0x224>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800307a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800307c:	f000 facb 	bl	8003616 <prvIsQueueFull>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d018      	beq.n	80030b8 <xQueueGenericSend+0x218>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003088:	3310      	adds	r3, #16
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	4611      	mov	r1, r2
 800308e:	4618      	mov	r0, r3
 8003090:	f000 ffcc 	bl	800402c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003094:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003096:	f000 fa49 	bl	800352c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800309a:	f000 fe01 	bl	8003ca0 <xTaskResumeAll>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f47f af60 	bne.w	8002f66 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80030a6:	4b0c      	ldr	r3, [pc, #48]	@ (80030d8 <xQueueGenericSend+0x238>)
 80030a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	f3bf 8f4f 	dsb	sy
 80030b2:	f3bf 8f6f 	isb	sy
 80030b6:	e756      	b.n	8002f66 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80030b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80030ba:	f000 fa37 	bl	800352c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80030be:	f000 fdef 	bl	8003ca0 <xTaskResumeAll>
 80030c2:	e750      	b.n	8002f66 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80030c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80030c6:	f000 fa31 	bl	800352c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80030ca:	f000 fde9 	bl	8003ca0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80030ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3738      	adds	r7, #56	@ 0x38
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	e000ed04 	.word	0xe000ed04

080030dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b090      	sub	sp, #64	@ 0x40
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]
 80030e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80030ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d10b      	bne.n	800310c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80030f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030f8:	f383 8811 	msr	BASEPRI, r3
 80030fc:	f3bf 8f6f 	isb	sy
 8003100:	f3bf 8f4f 	dsb	sy
 8003104:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003106:	bf00      	nop
 8003108:	bf00      	nop
 800310a:	e7fd      	b.n	8003108 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d103      	bne.n	800311a <xQueueGenericSendFromISR+0x3e>
 8003112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	2b00      	cmp	r3, #0
 8003118:	d101      	bne.n	800311e <xQueueGenericSendFromISR+0x42>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <xQueueGenericSendFromISR+0x44>
 800311e:	2300      	movs	r3, #0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d10b      	bne.n	800313c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003128:	f383 8811 	msr	BASEPRI, r3
 800312c:	f3bf 8f6f 	isb	sy
 8003130:	f3bf 8f4f 	dsb	sy
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003136:	bf00      	nop
 8003138:	bf00      	nop
 800313a:	e7fd      	b.n	8003138 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	2b02      	cmp	r3, #2
 8003140:	d103      	bne.n	800314a <xQueueGenericSendFromISR+0x6e>
 8003142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003146:	2b01      	cmp	r3, #1
 8003148:	d101      	bne.n	800314e <xQueueGenericSendFromISR+0x72>
 800314a:	2301      	movs	r3, #1
 800314c:	e000      	b.n	8003150 <xQueueGenericSendFromISR+0x74>
 800314e:	2300      	movs	r3, #0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d10b      	bne.n	800316c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003158:	f383 8811 	msr	BASEPRI, r3
 800315c:	f3bf 8f6f 	isb	sy
 8003160:	f3bf 8f4f 	dsb	sy
 8003164:	623b      	str	r3, [r7, #32]
}
 8003166:	bf00      	nop
 8003168:	bf00      	nop
 800316a:	e7fd      	b.n	8003168 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800316c:	f001 ffbc 	bl	80050e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003170:	f3ef 8211 	mrs	r2, BASEPRI
 8003174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003178:	f383 8811 	msr	BASEPRI, r3
 800317c:	f3bf 8f6f 	isb	sy
 8003180:	f3bf 8f4f 	dsb	sy
 8003184:	61fa      	str	r2, [r7, #28]
 8003186:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003188:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800318a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800318c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800318e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003194:	429a      	cmp	r2, r3
 8003196:	d302      	bcc.n	800319e <xQueueGenericSendFromISR+0xc2>
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	2b02      	cmp	r3, #2
 800319c:	d146      	bne.n	800322c <xQueueGenericSendFromISR+0x150>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800319e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	68b9      	ldr	r1, [r7, #8]
 80031b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80031b4:	f000 f92a 	bl	800340c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80031b8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80031bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031c0:	d129      	bne.n	8003216 <xQueueGenericSendFromISR+0x13a>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 80031c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d012      	beq.n	80031f0 <xQueueGenericSendFromISR+0x114>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d102      	bne.n	80031d6 <xQueueGenericSendFromISR+0xfa>
 80031d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d127      	bne.n	8003226 <xQueueGenericSendFromISR+0x14a>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 80031d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80031d8:	f000 fab6 	bl	8003748 <prvNotifyQueueSetContainer>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d021      	beq.n	8003226 <xQueueGenericSendFromISR+0x14a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d01e      	beq.n	8003226 <xQueueGenericSendFromISR+0x14a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	601a      	str	r2, [r3, #0]
 80031ee:	e01a      	b.n	8003226 <xQueueGenericSendFromISR+0x14a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d016      	beq.n	8003226 <xQueueGenericSendFromISR+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031fa:	3324      	adds	r3, #36	@ 0x24
 80031fc:	4618      	mov	r0, r3
 80031fe:	f000 ff67 	bl	80040d0 <xTaskRemoveFromEventList>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00e      	beq.n	8003226 <xQueueGenericSendFromISR+0x14a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00b      	beq.n	8003226 <xQueueGenericSendFromISR+0x14a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	e007      	b.n	8003226 <xQueueGenericSendFromISR+0x14a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003216:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800321a:	3301      	adds	r3, #1
 800321c:	b2db      	uxtb	r3, r3
 800321e:	b25a      	sxtb	r2, r3
 8003220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003222:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003226:	2301      	movs	r3, #1
 8003228:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800322a:	e001      	b.n	8003230 <xQueueGenericSendFromISR+0x154>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800322c:	2300      	movs	r3, #0
 800322e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003232:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800323a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800323c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800323e:	4618      	mov	r0, r3
 8003240:	3740      	adds	r7, #64	@ 0x40
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
	...

08003248 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08c      	sub	sp, #48	@ 0x30
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003254:	2300      	movs	r3, #0
 8003256:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800325c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800325e:	2b00      	cmp	r3, #0
 8003260:	d10b      	bne.n	800327a <xQueueReceive+0x32>
	__asm volatile
 8003262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003266:	f383 8811 	msr	BASEPRI, r3
 800326a:	f3bf 8f6f 	isb	sy
 800326e:	f3bf 8f4f 	dsb	sy
 8003272:	623b      	str	r3, [r7, #32]
}
 8003274:	bf00      	nop
 8003276:	bf00      	nop
 8003278:	e7fd      	b.n	8003276 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d103      	bne.n	8003288 <xQueueReceive+0x40>
 8003280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <xQueueReceive+0x44>
 8003288:	2301      	movs	r3, #1
 800328a:	e000      	b.n	800328e <xQueueReceive+0x46>
 800328c:	2300      	movs	r3, #0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d10b      	bne.n	80032aa <xQueueReceive+0x62>
	__asm volatile
 8003292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003296:	f383 8811 	msr	BASEPRI, r3
 800329a:	f3bf 8f6f 	isb	sy
 800329e:	f3bf 8f4f 	dsb	sy
 80032a2:	61fb      	str	r3, [r7, #28]
}
 80032a4:	bf00      	nop
 80032a6:	bf00      	nop
 80032a8:	e7fd      	b.n	80032a6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032aa:	f001 f8d1 	bl	8004450 <xTaskGetSchedulerState>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d102      	bne.n	80032ba <xQueueReceive+0x72>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <xQueueReceive+0x76>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <xQueueReceive+0x78>
 80032be:	2300      	movs	r3, #0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d10b      	bne.n	80032dc <xQueueReceive+0x94>
	__asm volatile
 80032c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032c8:	f383 8811 	msr	BASEPRI, r3
 80032cc:	f3bf 8f6f 	isb	sy
 80032d0:	f3bf 8f4f 	dsb	sy
 80032d4:	61bb      	str	r3, [r7, #24]
}
 80032d6:	bf00      	nop
 80032d8:	bf00      	nop
 80032da:	e7fd      	b.n	80032d8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80032dc:	f001 fe24 	bl	8004f28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80032e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d01f      	beq.n	800332c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80032ec:	68b9      	ldr	r1, [r7, #8]
 80032ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032f0:	f000 f8f6 	bl	80034e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80032f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f6:	1e5a      	subs	r2, r3, #1
 80032f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032fa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032fe:	691b      	ldr	r3, [r3, #16]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00f      	beq.n	8003324 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003306:	3310      	adds	r3, #16
 8003308:	4618      	mov	r0, r3
 800330a:	f000 fee1 	bl	80040d0 <xTaskRemoveFromEventList>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d007      	beq.n	8003324 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003314:	4b3c      	ldr	r3, [pc, #240]	@ (8003408 <xQueueReceive+0x1c0>)
 8003316:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	f3bf 8f4f 	dsb	sy
 8003320:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003324:	f001 fe32 	bl	8004f8c <vPortExitCritical>
				return pdPASS;
 8003328:	2301      	movs	r3, #1
 800332a:	e069      	b.n	8003400 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d103      	bne.n	800333a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003332:	f001 fe2b 	bl	8004f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003336:	2300      	movs	r3, #0
 8003338:	e062      	b.n	8003400 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800333a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800333c:	2b00      	cmp	r3, #0
 800333e:	d106      	bne.n	800334e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003340:	f107 0310 	add.w	r3, r7, #16
 8003344:	4618      	mov	r0, r3
 8003346:	f000 ff27 	bl	8004198 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800334a:	2301      	movs	r3, #1
 800334c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800334e:	f001 fe1d 	bl	8004f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003352:	f000 fc97 	bl	8003c84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003356:	f001 fde7 	bl	8004f28 <vPortEnterCritical>
 800335a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800335c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003360:	b25b      	sxtb	r3, r3
 8003362:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003366:	d103      	bne.n	8003370 <xQueueReceive+0x128>
 8003368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003372:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003376:	b25b      	sxtb	r3, r3
 8003378:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800337c:	d103      	bne.n	8003386 <xQueueReceive+0x13e>
 800337e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003386:	f001 fe01 	bl	8004f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800338a:	1d3a      	adds	r2, r7, #4
 800338c:	f107 0310 	add.w	r3, r7, #16
 8003390:	4611      	mov	r1, r2
 8003392:	4618      	mov	r0, r3
 8003394:	f000 ff16 	bl	80041c4 <xTaskCheckForTimeOut>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d123      	bne.n	80033e6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800339e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033a0:	f000 f923 	bl	80035ea <prvIsQueueEmpty>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d017      	beq.n	80033da <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80033aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ac:	3324      	adds	r3, #36	@ 0x24
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	4611      	mov	r1, r2
 80033b2:	4618      	mov	r0, r3
 80033b4:	f000 fe3a 	bl	800402c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80033b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033ba:	f000 f8b7 	bl	800352c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80033be:	f000 fc6f 	bl	8003ca0 <xTaskResumeAll>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d189      	bne.n	80032dc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80033c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003408 <xQueueReceive+0x1c0>)
 80033ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	f3bf 8f4f 	dsb	sy
 80033d4:	f3bf 8f6f 	isb	sy
 80033d8:	e780      	b.n	80032dc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80033da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033dc:	f000 f8a6 	bl	800352c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80033e0:	f000 fc5e 	bl	8003ca0 <xTaskResumeAll>
 80033e4:	e77a      	b.n	80032dc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80033e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033e8:	f000 f8a0 	bl	800352c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80033ec:	f000 fc58 	bl	8003ca0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033f2:	f000 f8fa 	bl	80035ea <prvIsQueueEmpty>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f43f af6f 	beq.w	80032dc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80033fe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003400:	4618      	mov	r0, r3
 8003402:	3730      	adds	r7, #48	@ 0x30
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	e000ed04 	.word	0xe000ed04

0800340c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003418:	2300      	movs	r3, #0
 800341a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003420:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10d      	bne.n	8003446 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d14d      	bne.n	80034ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	4618      	mov	r0, r3
 8003438:	f001 f828 	bl	800448c <xTaskPriorityDisinherit>
 800343c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	e043      	b.n	80034ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d119      	bne.n	8003480 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6858      	ldr	r0, [r3, #4]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003454:	461a      	mov	r2, r3
 8003456:	68b9      	ldr	r1, [r7, #8]
 8003458:	f002 f97f 	bl	800575a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003464:	441a      	add	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	429a      	cmp	r2, r3
 8003474:	d32b      	bcc.n	80034ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	e026      	b.n	80034ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	68d8      	ldr	r0, [r3, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003488:	461a      	mov	r2, r3
 800348a:	68b9      	ldr	r1, [r7, #8]
 800348c:	f002 f965 	bl	800575a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	68da      	ldr	r2, [r3, #12]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003498:	425b      	negs	r3, r3
 800349a:	441a      	add	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	68da      	ldr	r2, [r3, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d207      	bcs.n	80034bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b4:	425b      	negs	r3, r3
 80034b6:	441a      	add	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d105      	bne.n	80034ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d002      	beq.n	80034ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1c5a      	adds	r2, r3, #1
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80034d6:	697b      	ldr	r3, [r7, #20]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d018      	beq.n	8003524 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fa:	441a      	add	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68da      	ldr	r2, [r3, #12]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	429a      	cmp	r2, r3
 800350a:	d303      	bcc.n	8003514 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68d9      	ldr	r1, [r3, #12]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351c:	461a      	mov	r2, r3
 800351e:	6838      	ldr	r0, [r7, #0]
 8003520:	f002 f91b 	bl	800575a <memcpy>
	}
}
 8003524:	bf00      	nop
 8003526:	3708      	adds	r7, #8
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003534:	f001 fcf8 	bl	8004f28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800353e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003540:	e01e      	b.n	8003580 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003546:	2b00      	cmp	r3, #0
 8003548:	d008      	beq.n	800355c <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f8fc 	bl	8003748 <prvNotifyQueueSetContainer>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d010      	beq.n	8003578 <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8003556:	f000 fe99 	bl	800428c <vTaskMissedYield>
 800355a:	e00d      	b.n	8003578 <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003560:	2b00      	cmp	r3, #0
 8003562:	d012      	beq.n	800358a <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	3324      	adds	r3, #36	@ 0x24
 8003568:	4618      	mov	r0, r3
 800356a:	f000 fdb1 	bl	80040d0 <xTaskRemoveFromEventList>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8003574:	f000 fe8a 	bl	800428c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003578:	7bfb      	ldrb	r3, [r7, #15]
 800357a:	3b01      	subs	r3, #1
 800357c:	b2db      	uxtb	r3, r3
 800357e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003580:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003584:	2b00      	cmp	r3, #0
 8003586:	dcdc      	bgt.n	8003542 <prvUnlockQueue+0x16>
 8003588:	e000      	b.n	800358c <prvUnlockQueue+0x60>
						break;
 800358a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	22ff      	movs	r2, #255	@ 0xff
 8003590:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003594:	f001 fcfa 	bl	8004f8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003598:	f001 fcc6 	bl	8004f28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80035a2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035a4:	e011      	b.n	80035ca <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d012      	beq.n	80035d4 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3310      	adds	r3, #16
 80035b2:	4618      	mov	r0, r3
 80035b4:	f000 fd8c 	bl	80040d0 <xTaskRemoveFromEventList>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 80035be:	f000 fe65 	bl	800428c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80035c2:	7bbb      	ldrb	r3, [r7, #14]
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	dce9      	bgt.n	80035a6 <prvUnlockQueue+0x7a>
 80035d2:	e000      	b.n	80035d6 <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 80035d4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	22ff      	movs	r2, #255	@ 0xff
 80035da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80035de:	f001 fcd5 	bl	8004f8c <vPortExitCritical>
}
 80035e2:	bf00      	nop
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b084      	sub	sp, #16
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80035f2:	f001 fc99 	bl	8004f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d102      	bne.n	8003604 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80035fe:	2301      	movs	r3, #1
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	e001      	b.n	8003608 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003604:	2300      	movs	r3, #0
 8003606:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003608:	f001 fcc0 	bl	8004f8c <vPortExitCritical>

	return xReturn;
 800360c:	68fb      	ldr	r3, [r7, #12]
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b084      	sub	sp, #16
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800361e:	f001 fc83 	bl	8004f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362a:	429a      	cmp	r2, r3
 800362c:	d102      	bne.n	8003634 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800362e:	2301      	movs	r3, #1
 8003630:	60fb      	str	r3, [r7, #12]
 8003632:	e001      	b.n	8003638 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003634:	2300      	movs	r3, #0
 8003636:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003638:	f001 fca8 	bl	8004f8c <vPortExitCritical>

	return xReturn;
 800363c:	68fb      	ldr	r3, [r7, #12]
}
 800363e:	4618      	mov	r0, r3
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
	...

08003648 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003652:	2300      	movs	r3, #0
 8003654:	60fb      	str	r3, [r7, #12]
 8003656:	e014      	b.n	8003682 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003658:	4a0f      	ldr	r2, [pc, #60]	@ (8003698 <vQueueAddToRegistry+0x50>)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10b      	bne.n	800367c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003664:	490c      	ldr	r1, [pc, #48]	@ (8003698 <vQueueAddToRegistry+0x50>)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800366e:	4a0a      	ldr	r2, [pc, #40]	@ (8003698 <vQueueAddToRegistry+0x50>)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	4413      	add	r3, r2
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800367a:	e006      	b.n	800368a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	3301      	adds	r3, #1
 8003680:	60fb      	str	r3, [r7, #12]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2b07      	cmp	r3, #7
 8003686:	d9e7      	bls.n	8003658 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003688:	bf00      	nop
 800368a:	bf00      	nop
 800368c:	3714      	adds	r7, #20
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	200007e4 	.word	0x200007e4

0800369c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80036ac:	f001 fc3c 	bl	8004f28 <vPortEnterCritical>
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80036b6:	b25b      	sxtb	r3, r3
 80036b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036bc:	d103      	bne.n	80036c6 <vQueueWaitForMessageRestricted+0x2a>
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036cc:	b25b      	sxtb	r3, r3
 80036ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036d2:	d103      	bne.n	80036dc <vQueueWaitForMessageRestricted+0x40>
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80036dc:	f001 fc56 	bl	8004f8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d106      	bne.n	80036f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	3324      	adds	r3, #36	@ 0x24
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	68b9      	ldr	r1, [r7, #8]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 fcc1 	bl	8004078 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80036f6:	6978      	ldr	r0, [r7, #20]
 80036f8:	f7ff ff18 	bl	800352c <prvUnlockQueue>
	}
 80036fc:	bf00      	nop
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 800370c:	2200      	movs	r2, #0
 800370e:	2104      	movs	r1, #4
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f7ff fb64 	bl	8002dde <xQueueGenericCreate>
 8003716:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 8003718:	68fb      	ldr	r3, [r7, #12]
	}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 8003722:	b580      	push	{r7, lr}
 8003724:	b084      	sub	sp, #16
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 800372c:	2300      	movs	r3, #0
 800372e:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 8003730:	f107 030c 	add.w	r3, r7, #12
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	4619      	mov	r1, r3
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f7ff fd85 	bl	8003248 <xQueueReceive>
		return xReturn;
 800373e:	68fb      	ldr	r3, [r7, #12]
	}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 8003748:	b580      	push	{r7, lr}
 800374a:	b088      	sub	sp, #32
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003754:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 8003756:	2300      	movs	r3, #0
 8003758:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10b      	bne.n	8003778 <prvNotifyQueueSetContainer+0x30>
	__asm volatile
 8003760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003764:	f383 8811 	msr	BASEPRI, r3
 8003768:	f3bf 8f6f 	isb	sy
 800376c:	f3bf 8f4f 	dsb	sy
 8003770:	613b      	str	r3, [r7, #16]
}
 8003772:	bf00      	nop
 8003774:	bf00      	nop
 8003776:	e7fd      	b.n	8003774 <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003780:	429a      	cmp	r2, r3
 8003782:	d30b      	bcc.n	800379c <prvNotifyQueueSetContainer+0x54>
	__asm volatile
 8003784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003788:	f383 8811 	msr	BASEPRI, r3
 800378c:	f3bf 8f6f 	isb	sy
 8003790:	f3bf 8f4f 	dsb	sy
 8003794:	60fb      	str	r3, [r7, #12]
}
 8003796:	bf00      	nop
 8003798:	bf00      	nop
 800379a:	e7fd      	b.n	8003798 <prvNotifyQueueSetContainer+0x50>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d225      	bcs.n	80037f4 <prvNotifyQueueSetContainer+0xac>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80037ae:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 80037b0:	1d3b      	adds	r3, r7, #4
 80037b2:	2200      	movs	r2, #0
 80037b4:	4619      	mov	r1, r3
 80037b6:	69b8      	ldr	r0, [r7, #24]
 80037b8:	f7ff fe28 	bl	800340c <prvCopyDataToQueue>
 80037bc:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 80037be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80037c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037c6:	d10e      	bne.n	80037e6 <prvNotifyQueueSetContainer+0x9e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d011      	beq.n	80037f4 <prvNotifyQueueSetContainer+0xac>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	3324      	adds	r3, #36	@ 0x24
 80037d4:	4618      	mov	r0, r3
 80037d6:	f000 fc7b 	bl	80040d0 <xTaskRemoveFromEventList>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d009      	beq.n	80037f4 <prvNotifyQueueSetContainer+0xac>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 80037e0:	2301      	movs	r3, #1
 80037e2:	61fb      	str	r3, [r7, #28]
 80037e4:	e006      	b.n	80037f4 <prvNotifyQueueSetContainer+0xac>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80037e6:	7dfb      	ldrb	r3, [r7, #23]
 80037e8:	3301      	adds	r3, #1
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	b25a      	sxtb	r2, r3
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80037f4:	69fb      	ldr	r3, [r7, #28]
	}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b08e      	sub	sp, #56	@ 0x38
 8003802:	af04      	add	r7, sp, #16
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	607a      	str	r2, [r7, #4]
 800380a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800380c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800380e:	2b00      	cmp	r3, #0
 8003810:	d10b      	bne.n	800382a <xTaskCreateStatic+0x2c>
	__asm volatile
 8003812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003816:	f383 8811 	msr	BASEPRI, r3
 800381a:	f3bf 8f6f 	isb	sy
 800381e:	f3bf 8f4f 	dsb	sy
 8003822:	623b      	str	r3, [r7, #32]
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	e7fd      	b.n	8003826 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800382a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800382c:	2b00      	cmp	r3, #0
 800382e:	d10b      	bne.n	8003848 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003834:	f383 8811 	msr	BASEPRI, r3
 8003838:	f3bf 8f6f 	isb	sy
 800383c:	f3bf 8f4f 	dsb	sy
 8003840:	61fb      	str	r3, [r7, #28]
}
 8003842:	bf00      	nop
 8003844:	bf00      	nop
 8003846:	e7fd      	b.n	8003844 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003848:	235c      	movs	r3, #92	@ 0x5c
 800384a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	2b5c      	cmp	r3, #92	@ 0x5c
 8003850:	d00b      	beq.n	800386a <xTaskCreateStatic+0x6c>
	__asm volatile
 8003852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003856:	f383 8811 	msr	BASEPRI, r3
 800385a:	f3bf 8f6f 	isb	sy
 800385e:	f3bf 8f4f 	dsb	sy
 8003862:	61bb      	str	r3, [r7, #24]
}
 8003864:	bf00      	nop
 8003866:	bf00      	nop
 8003868:	e7fd      	b.n	8003866 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800386a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800386c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800386e:	2b00      	cmp	r3, #0
 8003870:	d01e      	beq.n	80038b0 <xTaskCreateStatic+0xb2>
 8003872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01b      	beq.n	80038b0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800387c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003880:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003884:	2202      	movs	r2, #2
 8003886:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800388a:	2300      	movs	r3, #0
 800388c:	9303      	str	r3, [sp, #12]
 800388e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003890:	9302      	str	r3, [sp, #8]
 8003892:	f107 0314 	add.w	r3, r7, #20
 8003896:	9301      	str	r3, [sp, #4]
 8003898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	68b9      	ldr	r1, [r7, #8]
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 f850 	bl	8003948 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80038a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80038aa:	f000 f8dd 	bl	8003a68 <prvAddNewTaskToReadyList>
 80038ae:	e001      	b.n	80038b4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80038b0:	2300      	movs	r3, #0
 80038b2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80038b4:	697b      	ldr	r3, [r7, #20]
	}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3728      	adds	r7, #40	@ 0x28
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b08c      	sub	sp, #48	@ 0x30
 80038c2:	af04      	add	r7, sp, #16
 80038c4:	60f8      	str	r0, [r7, #12]
 80038c6:	60b9      	str	r1, [r7, #8]
 80038c8:	603b      	str	r3, [r7, #0]
 80038ca:	4613      	mov	r3, r2
 80038cc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80038ce:	88fb      	ldrh	r3, [r7, #6]
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4618      	mov	r0, r3
 80038d4:	f001 fc4a 	bl	800516c <pvPortMalloc>
 80038d8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d00e      	beq.n	80038fe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80038e0:	205c      	movs	r0, #92	@ 0x5c
 80038e2:	f001 fc43 	bl	800516c <pvPortMalloc>
 80038e6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d003      	beq.n	80038f6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80038f4:	e005      	b.n	8003902 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80038f6:	6978      	ldr	r0, [r7, #20]
 80038f8:	f001 fd06 	bl	8005308 <vPortFree>
 80038fc:	e001      	b.n	8003902 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80038fe:	2300      	movs	r3, #0
 8003900:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d017      	beq.n	8003938 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003910:	88fa      	ldrh	r2, [r7, #6]
 8003912:	2300      	movs	r3, #0
 8003914:	9303      	str	r3, [sp, #12]
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	9302      	str	r3, [sp, #8]
 800391a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800391c:	9301      	str	r3, [sp, #4]
 800391e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	68b9      	ldr	r1, [r7, #8]
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f000 f80e 	bl	8003948 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800392c:	69f8      	ldr	r0, [r7, #28]
 800392e:	f000 f89b 	bl	8003a68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003932:	2301      	movs	r3, #1
 8003934:	61bb      	str	r3, [r7, #24]
 8003936:	e002      	b.n	800393e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003938:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800393c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800393e:	69bb      	ldr	r3, [r7, #24]
	}
 8003940:	4618      	mov	r0, r3
 8003942:	3720      	adds	r7, #32
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
 8003954:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003958:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	461a      	mov	r2, r3
 8003960:	21a5      	movs	r1, #165	@ 0xa5
 8003962:	f001 fec5 	bl	80056f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003968:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003970:	3b01      	subs	r3, #1
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	4413      	add	r3, r2
 8003976:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	f023 0307 	bic.w	r3, r3, #7
 800397e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	f003 0307 	and.w	r3, r3, #7
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00b      	beq.n	80039a2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800398a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800398e:	f383 8811 	msr	BASEPRI, r3
 8003992:	f3bf 8f6f 	isb	sy
 8003996:	f3bf 8f4f 	dsb	sy
 800399a:	617b      	str	r3, [r7, #20]
}
 800399c:	bf00      	nop
 800399e:	bf00      	nop
 80039a0:	e7fd      	b.n	800399e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d01f      	beq.n	80039e8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80039a8:	2300      	movs	r3, #0
 80039aa:	61fb      	str	r3, [r7, #28]
 80039ac:	e012      	b.n	80039d4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	4413      	add	r3, r2
 80039b4:	7819      	ldrb	r1, [r3, #0]
 80039b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	4413      	add	r3, r2
 80039bc:	3334      	adds	r3, #52	@ 0x34
 80039be:	460a      	mov	r2, r1
 80039c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	4413      	add	r3, r2
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d006      	beq.n	80039dc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	3301      	adds	r3, #1
 80039d2:	61fb      	str	r3, [r7, #28]
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	2b0f      	cmp	r3, #15
 80039d8:	d9e9      	bls.n	80039ae <prvInitialiseNewTask+0x66>
 80039da:	e000      	b.n	80039de <prvInitialiseNewTask+0x96>
			{
				break;
 80039dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80039de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039e6:	e003      	b.n	80039f0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80039e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80039f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f2:	2b37      	cmp	r3, #55	@ 0x37
 80039f4:	d901      	bls.n	80039fa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80039f6:	2337      	movs	r3, #55	@ 0x37
 80039f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80039fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a04:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a08:	2200      	movs	r2, #0
 8003a0a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a0e:	3304      	adds	r3, #4
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff f869 	bl	8002ae8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a18:	3318      	adds	r3, #24
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff f864 	bl	8002ae8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a24:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a28:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a2e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a34:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a38:	2200      	movs	r2, #0
 8003a3a:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003a44:	683a      	ldr	r2, [r7, #0]
 8003a46:	68f9      	ldr	r1, [r7, #12]
 8003a48:	69b8      	ldr	r0, [r7, #24]
 8003a4a:	f001 f93d 	bl	8004cc8 <pxPortInitialiseStack>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a52:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d002      	beq.n	8003a60 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a5e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a60:	bf00      	nop
 8003a62:	3720      	adds	r7, #32
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a70:	f001 fa5a 	bl	8004f28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a74:	4b2d      	ldr	r3, [pc, #180]	@ (8003b2c <prvAddNewTaskToReadyList+0xc4>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	4a2c      	ldr	r2, [pc, #176]	@ (8003b2c <prvAddNewTaskToReadyList+0xc4>)
 8003a7c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003a7e:	4b2c      	ldr	r3, [pc, #176]	@ (8003b30 <prvAddNewTaskToReadyList+0xc8>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d109      	bne.n	8003a9a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003a86:	4a2a      	ldr	r2, [pc, #168]	@ (8003b30 <prvAddNewTaskToReadyList+0xc8>)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003a8c:	4b27      	ldr	r3, [pc, #156]	@ (8003b2c <prvAddNewTaskToReadyList+0xc4>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d110      	bne.n	8003ab6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003a94:	f000 fc1e 	bl	80042d4 <prvInitialiseTaskLists>
 8003a98:	e00d      	b.n	8003ab6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003a9a:	4b26      	ldr	r3, [pc, #152]	@ (8003b34 <prvAddNewTaskToReadyList+0xcc>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d109      	bne.n	8003ab6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003aa2:	4b23      	ldr	r3, [pc, #140]	@ (8003b30 <prvAddNewTaskToReadyList+0xc8>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d802      	bhi.n	8003ab6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8003b30 <prvAddNewTaskToReadyList+0xc8>)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003ab6:	4b20      	ldr	r3, [pc, #128]	@ (8003b38 <prvAddNewTaskToReadyList+0xd0>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	3301      	adds	r3, #1
 8003abc:	4a1e      	ldr	r2, [pc, #120]	@ (8003b38 <prvAddNewTaskToReadyList+0xd0>)
 8003abe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8003b38 <prvAddNewTaskToReadyList+0xd0>)
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003acc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b3c <prvAddNewTaskToReadyList+0xd4>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d903      	bls.n	8003adc <prvAddNewTaskToReadyList+0x74>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad8:	4a18      	ldr	r2, [pc, #96]	@ (8003b3c <prvAddNewTaskToReadyList+0xd4>)
 8003ada:	6013      	str	r3, [r2, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4413      	add	r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	4a15      	ldr	r2, [pc, #84]	@ (8003b40 <prvAddNewTaskToReadyList+0xd8>)
 8003aea:	441a      	add	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	3304      	adds	r3, #4
 8003af0:	4619      	mov	r1, r3
 8003af2:	4610      	mov	r0, r2
 8003af4:	f7ff f805 	bl	8002b02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003af8:	f001 fa48 	bl	8004f8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003afc:	4b0d      	ldr	r3, [pc, #52]	@ (8003b34 <prvAddNewTaskToReadyList+0xcc>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00e      	beq.n	8003b22 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b04:	4b0a      	ldr	r3, [pc, #40]	@ (8003b30 <prvAddNewTaskToReadyList+0xc8>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d207      	bcs.n	8003b22 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003b12:	4b0c      	ldr	r3, [pc, #48]	@ (8003b44 <prvAddNewTaskToReadyList+0xdc>)
 8003b14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b18:	601a      	str	r2, [r3, #0]
 8003b1a:	f3bf 8f4f 	dsb	sy
 8003b1e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b22:	bf00      	nop
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20000cf8 	.word	0x20000cf8
 8003b30:	20000824 	.word	0x20000824
 8003b34:	20000d04 	.word	0x20000d04
 8003b38:	20000d14 	.word	0x20000d14
 8003b3c:	20000d00 	.word	0x20000d00
 8003b40:	20000828 	.word	0x20000828
 8003b44:	e000ed04 	.word	0xe000ed04

08003b48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003b50:	2300      	movs	r3, #0
 8003b52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d018      	beq.n	8003b8c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003b5a:	4b14      	ldr	r3, [pc, #80]	@ (8003bac <vTaskDelay+0x64>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00b      	beq.n	8003b7a <vTaskDelay+0x32>
	__asm volatile
 8003b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b66:	f383 8811 	msr	BASEPRI, r3
 8003b6a:	f3bf 8f6f 	isb	sy
 8003b6e:	f3bf 8f4f 	dsb	sy
 8003b72:	60bb      	str	r3, [r7, #8]
}
 8003b74:	bf00      	nop
 8003b76:	bf00      	nop
 8003b78:	e7fd      	b.n	8003b76 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003b7a:	f000 f883 	bl	8003c84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003b7e:	2100      	movs	r1, #0
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 fcf3 	bl	800456c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003b86:	f000 f88b 	bl	8003ca0 <xTaskResumeAll>
 8003b8a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d107      	bne.n	8003ba2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003b92:	4b07      	ldr	r3, [pc, #28]	@ (8003bb0 <vTaskDelay+0x68>)
 8003b94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	f3bf 8f4f 	dsb	sy
 8003b9e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003ba2:	bf00      	nop
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	20000d20 	.word	0x20000d20
 8003bb0:	e000ed04 	.word	0xe000ed04

08003bb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b08a      	sub	sp, #40	@ 0x28
 8003bb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003bc2:	463a      	mov	r2, r7
 8003bc4:	1d39      	adds	r1, r7, #4
 8003bc6:	f107 0308 	add.w	r3, r7, #8
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fe ff38 	bl	8002a40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003bd0:	6839      	ldr	r1, [r7, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	68ba      	ldr	r2, [r7, #8]
 8003bd6:	9202      	str	r2, [sp, #8]
 8003bd8:	9301      	str	r3, [sp, #4]
 8003bda:	2300      	movs	r3, #0
 8003bdc:	9300      	str	r3, [sp, #0]
 8003bde:	2300      	movs	r3, #0
 8003be0:	460a      	mov	r2, r1
 8003be2:	4922      	ldr	r1, [pc, #136]	@ (8003c6c <vTaskStartScheduler+0xb8>)
 8003be4:	4822      	ldr	r0, [pc, #136]	@ (8003c70 <vTaskStartScheduler+0xbc>)
 8003be6:	f7ff fe0a 	bl	80037fe <xTaskCreateStatic>
 8003bea:	4603      	mov	r3, r0
 8003bec:	4a21      	ldr	r2, [pc, #132]	@ (8003c74 <vTaskStartScheduler+0xc0>)
 8003bee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003bf0:	4b20      	ldr	r3, [pc, #128]	@ (8003c74 <vTaskStartScheduler+0xc0>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d002      	beq.n	8003bfe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	617b      	str	r3, [r7, #20]
 8003bfc:	e001      	b.n	8003c02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d102      	bne.n	8003c0e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003c08:	f000 fd04 	bl	8004614 <xTimerCreateTimerTask>
 8003c0c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d116      	bne.n	8003c42 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c18:	f383 8811 	msr	BASEPRI, r3
 8003c1c:	f3bf 8f6f 	isb	sy
 8003c20:	f3bf 8f4f 	dsb	sy
 8003c24:	613b      	str	r3, [r7, #16]
}
 8003c26:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003c28:	4b13      	ldr	r3, [pc, #76]	@ (8003c78 <vTaskStartScheduler+0xc4>)
 8003c2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003c2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003c30:	4b12      	ldr	r3, [pc, #72]	@ (8003c7c <vTaskStartScheduler+0xc8>)
 8003c32:	2201      	movs	r2, #1
 8003c34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003c36:	4b12      	ldr	r3, [pc, #72]	@ (8003c80 <vTaskStartScheduler+0xcc>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003c3c:	f001 f8d0 	bl	8004de0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003c40:	e00f      	b.n	8003c62 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c48:	d10b      	bne.n	8003c62 <vTaskStartScheduler+0xae>
	__asm volatile
 8003c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c4e:	f383 8811 	msr	BASEPRI, r3
 8003c52:	f3bf 8f6f 	isb	sy
 8003c56:	f3bf 8f4f 	dsb	sy
 8003c5a:	60fb      	str	r3, [r7, #12]
}
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
 8003c60:	e7fd      	b.n	8003c5e <vTaskStartScheduler+0xaa>
}
 8003c62:	bf00      	nop
 8003c64:	3718      	adds	r7, #24
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	0800642c 	.word	0x0800642c
 8003c70:	080042a5 	.word	0x080042a5
 8003c74:	20000d1c 	.word	0x20000d1c
 8003c78:	20000d18 	.word	0x20000d18
 8003c7c:	20000d04 	.word	0x20000d04
 8003c80:	20000cfc 	.word	0x20000cfc

08003c84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003c88:	4b04      	ldr	r3, [pc, #16]	@ (8003c9c <vTaskSuspendAll+0x18>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	4a03      	ldr	r2, [pc, #12]	@ (8003c9c <vTaskSuspendAll+0x18>)
 8003c90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003c92:	bf00      	nop
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	20000d20 	.word	0x20000d20

08003ca0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003caa:	2300      	movs	r3, #0
 8003cac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003cae:	4b42      	ldr	r3, [pc, #264]	@ (8003db8 <xTaskResumeAll+0x118>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10b      	bne.n	8003cce <xTaskResumeAll+0x2e>
	__asm volatile
 8003cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cba:	f383 8811 	msr	BASEPRI, r3
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f3bf 8f4f 	dsb	sy
 8003cc6:	603b      	str	r3, [r7, #0]
}
 8003cc8:	bf00      	nop
 8003cca:	bf00      	nop
 8003ccc:	e7fd      	b.n	8003cca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003cce:	f001 f92b 	bl	8004f28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003cd2:	4b39      	ldr	r3, [pc, #228]	@ (8003db8 <xTaskResumeAll+0x118>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	4a37      	ldr	r2, [pc, #220]	@ (8003db8 <xTaskResumeAll+0x118>)
 8003cda:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cdc:	4b36      	ldr	r3, [pc, #216]	@ (8003db8 <xTaskResumeAll+0x118>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d162      	bne.n	8003daa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003ce4:	4b35      	ldr	r3, [pc, #212]	@ (8003dbc <xTaskResumeAll+0x11c>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d05e      	beq.n	8003daa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003cec:	e02f      	b.n	8003d4e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cee:	4b34      	ldr	r3, [pc, #208]	@ (8003dc0 <xTaskResumeAll+0x120>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	3318      	adds	r3, #24
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fe ff5e 	bl	8002bbc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	3304      	adds	r3, #4
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7fe ff59 	bl	8002bbc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8003dc4 <xTaskResumeAll+0x124>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d903      	bls.n	8003d1e <xTaskResumeAll+0x7e>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8003dc4 <xTaskResumeAll+0x124>)
 8003d1c:	6013      	str	r3, [r2, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d22:	4613      	mov	r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	4413      	add	r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4a27      	ldr	r2, [pc, #156]	@ (8003dc8 <xTaskResumeAll+0x128>)
 8003d2c:	441a      	add	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	3304      	adds	r3, #4
 8003d32:	4619      	mov	r1, r3
 8003d34:	4610      	mov	r0, r2
 8003d36:	f7fe fee4 	bl	8002b02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d3e:	4b23      	ldr	r3, [pc, #140]	@ (8003dcc <xTaskResumeAll+0x12c>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d302      	bcc.n	8003d4e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003d48:	4b21      	ldr	r3, [pc, #132]	@ (8003dd0 <xTaskResumeAll+0x130>)
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8003dc0 <xTaskResumeAll+0x120>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1cb      	bne.n	8003cee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003d5c:	f000 fb58 	bl	8004410 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003d60:	4b1c      	ldr	r3, [pc, #112]	@ (8003dd4 <xTaskResumeAll+0x134>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d010      	beq.n	8003d8e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003d6c:	f000 f846 	bl	8003dfc <xTaskIncrementTick>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d002      	beq.n	8003d7c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003d76:	4b16      	ldr	r3, [pc, #88]	@ (8003dd0 <xTaskResumeAll+0x130>)
 8003d78:	2201      	movs	r2, #1
 8003d7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d1f1      	bne.n	8003d6c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003d88:	4b12      	ldr	r3, [pc, #72]	@ (8003dd4 <xTaskResumeAll+0x134>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003d8e:	4b10      	ldr	r3, [pc, #64]	@ (8003dd0 <xTaskResumeAll+0x130>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d009      	beq.n	8003daa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003d96:	2301      	movs	r3, #1
 8003d98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8003dd8 <xTaskResumeAll+0x138>)
 8003d9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	f3bf 8f4f 	dsb	sy
 8003da6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003daa:	f001 f8ef 	bl	8004f8c <vPortExitCritical>

	return xAlreadyYielded;
 8003dae:	68bb      	ldr	r3, [r7, #8]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	20000d20 	.word	0x20000d20
 8003dbc:	20000cf8 	.word	0x20000cf8
 8003dc0:	20000cb8 	.word	0x20000cb8
 8003dc4:	20000d00 	.word	0x20000d00
 8003dc8:	20000828 	.word	0x20000828
 8003dcc:	20000824 	.word	0x20000824
 8003dd0:	20000d0c 	.word	0x20000d0c
 8003dd4:	20000d08 	.word	0x20000d08
 8003dd8:	e000ed04 	.word	0xe000ed04

08003ddc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003de2:	4b05      	ldr	r3, [pc, #20]	@ (8003df8 <xTaskGetTickCount+0x1c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003de8:	687b      	ldr	r3, [r7, #4]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	20000cfc 	.word	0x20000cfc

08003dfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e02:	2300      	movs	r3, #0
 8003e04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e06:	4b4f      	ldr	r3, [pc, #316]	@ (8003f44 <xTaskIncrementTick+0x148>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f040 8090 	bne.w	8003f30 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003e10:	4b4d      	ldr	r3, [pc, #308]	@ (8003f48 <xTaskIncrementTick+0x14c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	3301      	adds	r3, #1
 8003e16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003e18:	4a4b      	ldr	r2, [pc, #300]	@ (8003f48 <xTaskIncrementTick+0x14c>)
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d121      	bne.n	8003e68 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003e24:	4b49      	ldr	r3, [pc, #292]	@ (8003f4c <xTaskIncrementTick+0x150>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00b      	beq.n	8003e46 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e32:	f383 8811 	msr	BASEPRI, r3
 8003e36:	f3bf 8f6f 	isb	sy
 8003e3a:	f3bf 8f4f 	dsb	sy
 8003e3e:	603b      	str	r3, [r7, #0]
}
 8003e40:	bf00      	nop
 8003e42:	bf00      	nop
 8003e44:	e7fd      	b.n	8003e42 <xTaskIncrementTick+0x46>
 8003e46:	4b41      	ldr	r3, [pc, #260]	@ (8003f4c <xTaskIncrementTick+0x150>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	60fb      	str	r3, [r7, #12]
 8003e4c:	4b40      	ldr	r3, [pc, #256]	@ (8003f50 <xTaskIncrementTick+0x154>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a3e      	ldr	r2, [pc, #248]	@ (8003f4c <xTaskIncrementTick+0x150>)
 8003e52:	6013      	str	r3, [r2, #0]
 8003e54:	4a3e      	ldr	r2, [pc, #248]	@ (8003f50 <xTaskIncrementTick+0x154>)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f54 <xTaskIncrementTick+0x158>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	3301      	adds	r3, #1
 8003e60:	4a3c      	ldr	r2, [pc, #240]	@ (8003f54 <xTaskIncrementTick+0x158>)
 8003e62:	6013      	str	r3, [r2, #0]
 8003e64:	f000 fad4 	bl	8004410 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003e68:	4b3b      	ldr	r3, [pc, #236]	@ (8003f58 <xTaskIncrementTick+0x15c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d349      	bcc.n	8003f06 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e72:	4b36      	ldr	r3, [pc, #216]	@ (8003f4c <xTaskIncrementTick+0x150>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d104      	bne.n	8003e86 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e7c:	4b36      	ldr	r3, [pc, #216]	@ (8003f58 <xTaskIncrementTick+0x15c>)
 8003e7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e82:	601a      	str	r2, [r3, #0]
					break;
 8003e84:	e03f      	b.n	8003f06 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e86:	4b31      	ldr	r3, [pc, #196]	@ (8003f4c <xTaskIncrementTick+0x150>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d203      	bcs.n	8003ea6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003e9e:	4a2e      	ldr	r2, [pc, #184]	@ (8003f58 <xTaskIncrementTick+0x15c>)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003ea4:	e02f      	b.n	8003f06 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	3304      	adds	r3, #4
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fe fe86 	bl	8002bbc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d004      	beq.n	8003ec2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	3318      	adds	r3, #24
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7fe fe7d 	bl	8002bbc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec6:	4b25      	ldr	r3, [pc, #148]	@ (8003f5c <xTaskIncrementTick+0x160>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d903      	bls.n	8003ed6 <xTaskIncrementTick+0xda>
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed2:	4a22      	ldr	r2, [pc, #136]	@ (8003f5c <xTaskIncrementTick+0x160>)
 8003ed4:	6013      	str	r3, [r2, #0]
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eda:	4613      	mov	r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4413      	add	r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	4a1f      	ldr	r2, [pc, #124]	@ (8003f60 <xTaskIncrementTick+0x164>)
 8003ee4:	441a      	add	r2, r3
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	3304      	adds	r3, #4
 8003eea:	4619      	mov	r1, r3
 8003eec:	4610      	mov	r0, r2
 8003eee:	f7fe fe08 	bl	8002b02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8003f64 <xTaskIncrementTick+0x168>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d3b8      	bcc.n	8003e72 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003f00:	2301      	movs	r3, #1
 8003f02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f04:	e7b5      	b.n	8003e72 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f06:	4b17      	ldr	r3, [pc, #92]	@ (8003f64 <xTaskIncrementTick+0x168>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f0c:	4914      	ldr	r1, [pc, #80]	@ (8003f60 <xTaskIncrementTick+0x164>)
 8003f0e:	4613      	mov	r3, r2
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	4413      	add	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	440b      	add	r3, r1
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d901      	bls.n	8003f22 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003f22:	4b11      	ldr	r3, [pc, #68]	@ (8003f68 <xTaskIncrementTick+0x16c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d007      	beq.n	8003f3a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	e004      	b.n	8003f3a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003f30:	4b0e      	ldr	r3, [pc, #56]	@ (8003f6c <xTaskIncrementTick+0x170>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	3301      	adds	r3, #1
 8003f36:	4a0d      	ldr	r2, [pc, #52]	@ (8003f6c <xTaskIncrementTick+0x170>)
 8003f38:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003f3a:	697b      	ldr	r3, [r7, #20]
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3718      	adds	r7, #24
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20000d20 	.word	0x20000d20
 8003f48:	20000cfc 	.word	0x20000cfc
 8003f4c:	20000cb0 	.word	0x20000cb0
 8003f50:	20000cb4 	.word	0x20000cb4
 8003f54:	20000d10 	.word	0x20000d10
 8003f58:	20000d18 	.word	0x20000d18
 8003f5c:	20000d00 	.word	0x20000d00
 8003f60:	20000828 	.word	0x20000828
 8003f64:	20000824 	.word	0x20000824
 8003f68:	20000d0c 	.word	0x20000d0c
 8003f6c:	20000d08 	.word	0x20000d08

08003f70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f70:	b480      	push	{r7}
 8003f72:	b085      	sub	sp, #20
 8003f74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f76:	4b28      	ldr	r3, [pc, #160]	@ (8004018 <vTaskSwitchContext+0xa8>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d003      	beq.n	8003f86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003f7e:	4b27      	ldr	r3, [pc, #156]	@ (800401c <vTaskSwitchContext+0xac>)
 8003f80:	2201      	movs	r2, #1
 8003f82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003f84:	e042      	b.n	800400c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003f86:	4b25      	ldr	r3, [pc, #148]	@ (800401c <vTaskSwitchContext+0xac>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f8c:	4b24      	ldr	r3, [pc, #144]	@ (8004020 <vTaskSwitchContext+0xb0>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	e011      	b.n	8003fb8 <vTaskSwitchContext+0x48>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10b      	bne.n	8003fb2 <vTaskSwitchContext+0x42>
	__asm volatile
 8003f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f9e:	f383 8811 	msr	BASEPRI, r3
 8003fa2:	f3bf 8f6f 	isb	sy
 8003fa6:	f3bf 8f4f 	dsb	sy
 8003faa:	607b      	str	r3, [r7, #4]
}
 8003fac:	bf00      	nop
 8003fae:	bf00      	nop
 8003fb0:	e7fd      	b.n	8003fae <vTaskSwitchContext+0x3e>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	491a      	ldr	r1, [pc, #104]	@ (8004024 <vTaskSwitchContext+0xb4>)
 8003fba:	68fa      	ldr	r2, [r7, #12]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0e3      	beq.n	8003f94 <vTaskSwitchContext+0x24>
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	4413      	add	r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	4a13      	ldr	r2, [pc, #76]	@ (8004024 <vTaskSwitchContext+0xb4>)
 8003fd8:	4413      	add	r3, r2
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	605a      	str	r2, [r3, #4]
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	685a      	ldr	r2, [r3, #4]
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	3308      	adds	r3, #8
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d104      	bne.n	8003ffc <vTaskSwitchContext+0x8c>
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	605a      	str	r2, [r3, #4]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	4a09      	ldr	r2, [pc, #36]	@ (8004028 <vTaskSwitchContext+0xb8>)
 8004004:	6013      	str	r3, [r2, #0]
 8004006:	4a06      	ldr	r2, [pc, #24]	@ (8004020 <vTaskSwitchContext+0xb0>)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6013      	str	r3, [r2, #0]
}
 800400c:	bf00      	nop
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	20000d20 	.word	0x20000d20
 800401c:	20000d0c 	.word	0x20000d0c
 8004020:	20000d00 	.word	0x20000d00
 8004024:	20000828 	.word	0x20000828
 8004028:	20000824 	.word	0x20000824

0800402c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10b      	bne.n	8004054 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800403c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004040:	f383 8811 	msr	BASEPRI, r3
 8004044:	f3bf 8f6f 	isb	sy
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	60fb      	str	r3, [r7, #12]
}
 800404e:	bf00      	nop
 8004050:	bf00      	nop
 8004052:	e7fd      	b.n	8004050 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004054:	4b07      	ldr	r3, [pc, #28]	@ (8004074 <vTaskPlaceOnEventList+0x48>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	3318      	adds	r3, #24
 800405a:	4619      	mov	r1, r3
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7fe fd74 	bl	8002b4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004062:	2101      	movs	r1, #1
 8004064:	6838      	ldr	r0, [r7, #0]
 8004066:	f000 fa81 	bl	800456c <prvAddCurrentTaskToDelayedList>
}
 800406a:	bf00      	nop
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	20000824 	.word	0x20000824

08004078 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d10b      	bne.n	80040a2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800408a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800408e:	f383 8811 	msr	BASEPRI, r3
 8004092:	f3bf 8f6f 	isb	sy
 8004096:	f3bf 8f4f 	dsb	sy
 800409a:	617b      	str	r3, [r7, #20]
}
 800409c:	bf00      	nop
 800409e:	bf00      	nop
 80040a0:	e7fd      	b.n	800409e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80040a2:	4b0a      	ldr	r3, [pc, #40]	@ (80040cc <vTaskPlaceOnEventListRestricted+0x54>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3318      	adds	r3, #24
 80040a8:	4619      	mov	r1, r3
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f7fe fd29 	bl	8002b02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d002      	beq.n	80040bc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80040b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80040ba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80040bc:	6879      	ldr	r1, [r7, #4]
 80040be:	68b8      	ldr	r0, [r7, #8]
 80040c0:	f000 fa54 	bl	800456c <prvAddCurrentTaskToDelayedList>
	}
 80040c4:	bf00      	nop
 80040c6:	3718      	adds	r7, #24
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	20000824 	.word	0x20000824

080040d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10b      	bne.n	80040fe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80040e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ea:	f383 8811 	msr	BASEPRI, r3
 80040ee:	f3bf 8f6f 	isb	sy
 80040f2:	f3bf 8f4f 	dsb	sy
 80040f6:	60fb      	str	r3, [r7, #12]
}
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop
 80040fc:	e7fd      	b.n	80040fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	3318      	adds	r3, #24
 8004102:	4618      	mov	r0, r3
 8004104:	f7fe fd5a 	bl	8002bbc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004108:	4b1d      	ldr	r3, [pc, #116]	@ (8004180 <xTaskRemoveFromEventList+0xb0>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d11d      	bne.n	800414c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	3304      	adds	r3, #4
 8004114:	4618      	mov	r0, r3
 8004116:	f7fe fd51 	bl	8002bbc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800411e:	4b19      	ldr	r3, [pc, #100]	@ (8004184 <xTaskRemoveFromEventList+0xb4>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	429a      	cmp	r2, r3
 8004124:	d903      	bls.n	800412e <xTaskRemoveFromEventList+0x5e>
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412a:	4a16      	ldr	r2, [pc, #88]	@ (8004184 <xTaskRemoveFromEventList+0xb4>)
 800412c:	6013      	str	r3, [r2, #0]
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004132:	4613      	mov	r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	4413      	add	r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	4a13      	ldr	r2, [pc, #76]	@ (8004188 <xTaskRemoveFromEventList+0xb8>)
 800413c:	441a      	add	r2, r3
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	3304      	adds	r3, #4
 8004142:	4619      	mov	r1, r3
 8004144:	4610      	mov	r0, r2
 8004146:	f7fe fcdc 	bl	8002b02 <vListInsertEnd>
 800414a:	e005      	b.n	8004158 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	3318      	adds	r3, #24
 8004150:	4619      	mov	r1, r3
 8004152:	480e      	ldr	r0, [pc, #56]	@ (800418c <xTaskRemoveFromEventList+0xbc>)
 8004154:	f7fe fcd5 	bl	8002b02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800415c:	4b0c      	ldr	r3, [pc, #48]	@ (8004190 <xTaskRemoveFromEventList+0xc0>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004162:	429a      	cmp	r2, r3
 8004164:	d905      	bls.n	8004172 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004166:	2301      	movs	r3, #1
 8004168:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800416a:	4b0a      	ldr	r3, [pc, #40]	@ (8004194 <xTaskRemoveFromEventList+0xc4>)
 800416c:	2201      	movs	r2, #1
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	e001      	b.n	8004176 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004172:	2300      	movs	r3, #0
 8004174:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004176:	697b      	ldr	r3, [r7, #20]
}
 8004178:	4618      	mov	r0, r3
 800417a:	3718      	adds	r7, #24
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	20000d20 	.word	0x20000d20
 8004184:	20000d00 	.word	0x20000d00
 8004188:	20000828 	.word	0x20000828
 800418c:	20000cb8 	.word	0x20000cb8
 8004190:	20000824 	.word	0x20000824
 8004194:	20000d0c 	.word	0x20000d0c

08004198 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80041a0:	4b06      	ldr	r3, [pc, #24]	@ (80041bc <vTaskInternalSetTimeOutState+0x24>)
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80041a8:	4b05      	ldr	r3, [pc, #20]	@ (80041c0 <vTaskInternalSetTimeOutState+0x28>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	605a      	str	r2, [r3, #4]
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	20000d10 	.word	0x20000d10
 80041c0:	20000cfc 	.word	0x20000cfc

080041c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b088      	sub	sp, #32
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d10b      	bne.n	80041ec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80041d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041d8:	f383 8811 	msr	BASEPRI, r3
 80041dc:	f3bf 8f6f 	isb	sy
 80041e0:	f3bf 8f4f 	dsb	sy
 80041e4:	613b      	str	r3, [r7, #16]
}
 80041e6:	bf00      	nop
 80041e8:	bf00      	nop
 80041ea:	e7fd      	b.n	80041e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d10b      	bne.n	800420a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80041f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f6:	f383 8811 	msr	BASEPRI, r3
 80041fa:	f3bf 8f6f 	isb	sy
 80041fe:	f3bf 8f4f 	dsb	sy
 8004202:	60fb      	str	r3, [r7, #12]
}
 8004204:	bf00      	nop
 8004206:	bf00      	nop
 8004208:	e7fd      	b.n	8004206 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800420a:	f000 fe8d 	bl	8004f28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800420e:	4b1d      	ldr	r3, [pc, #116]	@ (8004284 <xTaskCheckForTimeOut+0xc0>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	69ba      	ldr	r2, [r7, #24]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004226:	d102      	bne.n	800422e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004228:	2300      	movs	r3, #0
 800422a:	61fb      	str	r3, [r7, #28]
 800422c:	e023      	b.n	8004276 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	4b15      	ldr	r3, [pc, #84]	@ (8004288 <xTaskCheckForTimeOut+0xc4>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	429a      	cmp	r2, r3
 8004238:	d007      	beq.n	800424a <xTaskCheckForTimeOut+0x86>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	429a      	cmp	r2, r3
 8004242:	d302      	bcc.n	800424a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004244:	2301      	movs	r3, #1
 8004246:	61fb      	str	r3, [r7, #28]
 8004248:	e015      	b.n	8004276 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	429a      	cmp	r2, r3
 8004252:	d20b      	bcs.n	800426c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	1ad2      	subs	r2, r2, r3
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7ff ff99 	bl	8004198 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004266:	2300      	movs	r3, #0
 8004268:	61fb      	str	r3, [r7, #28]
 800426a:	e004      	b.n	8004276 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004272:	2301      	movs	r3, #1
 8004274:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004276:	f000 fe89 	bl	8004f8c <vPortExitCritical>

	return xReturn;
 800427a:	69fb      	ldr	r3, [r7, #28]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3720      	adds	r7, #32
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	20000cfc 	.word	0x20000cfc
 8004288:	20000d10 	.word	0x20000d10

0800428c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004290:	4b03      	ldr	r3, [pc, #12]	@ (80042a0 <vTaskMissedYield+0x14>)
 8004292:	2201      	movs	r2, #1
 8004294:	601a      	str	r2, [r3, #0]
}
 8004296:	bf00      	nop
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	20000d0c 	.word	0x20000d0c

080042a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80042ac:	f000 f852 	bl	8004354 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80042b0:	4b06      	ldr	r3, [pc, #24]	@ (80042cc <prvIdleTask+0x28>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d9f9      	bls.n	80042ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80042b8:	4b05      	ldr	r3, [pc, #20]	@ (80042d0 <prvIdleTask+0x2c>)
 80042ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042be:	601a      	str	r2, [r3, #0]
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80042c8:	e7f0      	b.n	80042ac <prvIdleTask+0x8>
 80042ca:	bf00      	nop
 80042cc:	20000828 	.word	0x20000828
 80042d0:	e000ed04 	.word	0xe000ed04

080042d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042da:	2300      	movs	r3, #0
 80042dc:	607b      	str	r3, [r7, #4]
 80042de:	e00c      	b.n	80042fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4a12      	ldr	r2, [pc, #72]	@ (8004334 <prvInitialiseTaskLists+0x60>)
 80042ec:	4413      	add	r3, r2
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fe fbda 	bl	8002aa8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	3301      	adds	r3, #1
 80042f8:	607b      	str	r3, [r7, #4]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b37      	cmp	r3, #55	@ 0x37
 80042fe:	d9ef      	bls.n	80042e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004300:	480d      	ldr	r0, [pc, #52]	@ (8004338 <prvInitialiseTaskLists+0x64>)
 8004302:	f7fe fbd1 	bl	8002aa8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004306:	480d      	ldr	r0, [pc, #52]	@ (800433c <prvInitialiseTaskLists+0x68>)
 8004308:	f7fe fbce 	bl	8002aa8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800430c:	480c      	ldr	r0, [pc, #48]	@ (8004340 <prvInitialiseTaskLists+0x6c>)
 800430e:	f7fe fbcb 	bl	8002aa8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004312:	480c      	ldr	r0, [pc, #48]	@ (8004344 <prvInitialiseTaskLists+0x70>)
 8004314:	f7fe fbc8 	bl	8002aa8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004318:	480b      	ldr	r0, [pc, #44]	@ (8004348 <prvInitialiseTaskLists+0x74>)
 800431a:	f7fe fbc5 	bl	8002aa8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800431e:	4b0b      	ldr	r3, [pc, #44]	@ (800434c <prvInitialiseTaskLists+0x78>)
 8004320:	4a05      	ldr	r2, [pc, #20]	@ (8004338 <prvInitialiseTaskLists+0x64>)
 8004322:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004324:	4b0a      	ldr	r3, [pc, #40]	@ (8004350 <prvInitialiseTaskLists+0x7c>)
 8004326:	4a05      	ldr	r2, [pc, #20]	@ (800433c <prvInitialiseTaskLists+0x68>)
 8004328:	601a      	str	r2, [r3, #0]
}
 800432a:	bf00      	nop
 800432c:	3708      	adds	r7, #8
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	20000828 	.word	0x20000828
 8004338:	20000c88 	.word	0x20000c88
 800433c:	20000c9c 	.word	0x20000c9c
 8004340:	20000cb8 	.word	0x20000cb8
 8004344:	20000ccc 	.word	0x20000ccc
 8004348:	20000ce4 	.word	0x20000ce4
 800434c:	20000cb0 	.word	0x20000cb0
 8004350:	20000cb4 	.word	0x20000cb4

08004354 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800435a:	e019      	b.n	8004390 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800435c:	f000 fde4 	bl	8004f28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004360:	4b10      	ldr	r3, [pc, #64]	@ (80043a4 <prvCheckTasksWaitingTermination+0x50>)
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	3304      	adds	r3, #4
 800436c:	4618      	mov	r0, r3
 800436e:	f7fe fc25 	bl	8002bbc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004372:	4b0d      	ldr	r3, [pc, #52]	@ (80043a8 <prvCheckTasksWaitingTermination+0x54>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	3b01      	subs	r3, #1
 8004378:	4a0b      	ldr	r2, [pc, #44]	@ (80043a8 <prvCheckTasksWaitingTermination+0x54>)
 800437a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800437c:	4b0b      	ldr	r3, [pc, #44]	@ (80043ac <prvCheckTasksWaitingTermination+0x58>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	3b01      	subs	r3, #1
 8004382:	4a0a      	ldr	r2, [pc, #40]	@ (80043ac <prvCheckTasksWaitingTermination+0x58>)
 8004384:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004386:	f000 fe01 	bl	8004f8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f810 	bl	80043b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004390:	4b06      	ldr	r3, [pc, #24]	@ (80043ac <prvCheckTasksWaitingTermination+0x58>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1e1      	bne.n	800435c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004398:	bf00      	nop
 800439a:	bf00      	nop
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	20000ccc 	.word	0x20000ccc
 80043a8:	20000cf8 	.word	0x20000cf8
 80043ac:	20000ce0 	.word	0x20000ce0

080043b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d108      	bne.n	80043d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 ff9e 	bl	8005308 <vPortFree>
				vPortFree( pxTCB );
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 ff9b 	bl	8005308 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80043d2:	e019      	b.n	8004408 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d103      	bne.n	80043e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 ff92 	bl	8005308 <vPortFree>
	}
 80043e4:	e010      	b.n	8004408 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d00b      	beq.n	8004408 <prvDeleteTCB+0x58>
	__asm volatile
 80043f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f4:	f383 8811 	msr	BASEPRI, r3
 80043f8:	f3bf 8f6f 	isb	sy
 80043fc:	f3bf 8f4f 	dsb	sy
 8004400:	60fb      	str	r3, [r7, #12]
}
 8004402:	bf00      	nop
 8004404:	bf00      	nop
 8004406:	e7fd      	b.n	8004404 <prvDeleteTCB+0x54>
	}
 8004408:	bf00      	nop
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004416:	4b0c      	ldr	r3, [pc, #48]	@ (8004448 <prvResetNextTaskUnblockTime+0x38>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d104      	bne.n	800442a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004420:	4b0a      	ldr	r3, [pc, #40]	@ (800444c <prvResetNextTaskUnblockTime+0x3c>)
 8004422:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004426:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004428:	e008      	b.n	800443c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800442a:	4b07      	ldr	r3, [pc, #28]	@ (8004448 <prvResetNextTaskUnblockTime+0x38>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	4a04      	ldr	r2, [pc, #16]	@ (800444c <prvResetNextTaskUnblockTime+0x3c>)
 800443a:	6013      	str	r3, [r2, #0]
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr
 8004448:	20000cb0 	.word	0x20000cb0
 800444c:	20000d18 	.word	0x20000d18

08004450 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004456:	4b0b      	ldr	r3, [pc, #44]	@ (8004484 <xTaskGetSchedulerState+0x34>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d102      	bne.n	8004464 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800445e:	2301      	movs	r3, #1
 8004460:	607b      	str	r3, [r7, #4]
 8004462:	e008      	b.n	8004476 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004464:	4b08      	ldr	r3, [pc, #32]	@ (8004488 <xTaskGetSchedulerState+0x38>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d102      	bne.n	8004472 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800446c:	2302      	movs	r3, #2
 800446e:	607b      	str	r3, [r7, #4]
 8004470:	e001      	b.n	8004476 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004472:	2300      	movs	r3, #0
 8004474:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004476:	687b      	ldr	r3, [r7, #4]
	}
 8004478:	4618      	mov	r0, r3
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr
 8004484:	20000d04 	.word	0x20000d04
 8004488:	20000d20 	.word	0x20000d20

0800448c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004498:	2300      	movs	r3, #0
 800449a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d058      	beq.n	8004554 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80044a2:	4b2f      	ldr	r3, [pc, #188]	@ (8004560 <xTaskPriorityDisinherit+0xd4>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d00b      	beq.n	80044c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80044ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044b0:	f383 8811 	msr	BASEPRI, r3
 80044b4:	f3bf 8f6f 	isb	sy
 80044b8:	f3bf 8f4f 	dsb	sy
 80044bc:	60fb      	str	r3, [r7, #12]
}
 80044be:	bf00      	nop
 80044c0:	bf00      	nop
 80044c2:	e7fd      	b.n	80044c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d10b      	bne.n	80044e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80044cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d0:	f383 8811 	msr	BASEPRI, r3
 80044d4:	f3bf 8f6f 	isb	sy
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	60bb      	str	r3, [r7, #8]
}
 80044de:	bf00      	nop
 80044e0:	bf00      	nop
 80044e2:	e7fd      	b.n	80044e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e8:	1e5a      	subs	r2, r3, #1
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d02c      	beq.n	8004554 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d128      	bne.n	8004554 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	3304      	adds	r3, #4
 8004506:	4618      	mov	r0, r3
 8004508:	f7fe fb58 	bl	8002bbc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004518:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004524:	4b0f      	ldr	r3, [pc, #60]	@ (8004564 <xTaskPriorityDisinherit+0xd8>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	429a      	cmp	r2, r3
 800452a:	d903      	bls.n	8004534 <xTaskPriorityDisinherit+0xa8>
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004530:	4a0c      	ldr	r2, [pc, #48]	@ (8004564 <xTaskPriorityDisinherit+0xd8>)
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004538:	4613      	mov	r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	4413      	add	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	4a09      	ldr	r2, [pc, #36]	@ (8004568 <xTaskPriorityDisinherit+0xdc>)
 8004542:	441a      	add	r2, r3
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	3304      	adds	r3, #4
 8004548:	4619      	mov	r1, r3
 800454a:	4610      	mov	r0, r2
 800454c:	f7fe fad9 	bl	8002b02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004550:	2301      	movs	r3, #1
 8004552:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004554:	697b      	ldr	r3, [r7, #20]
	}
 8004556:	4618      	mov	r0, r3
 8004558:	3718      	adds	r7, #24
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20000824 	.word	0x20000824
 8004564:	20000d00 	.word	0x20000d00
 8004568:	20000828 	.word	0x20000828

0800456c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004576:	4b21      	ldr	r3, [pc, #132]	@ (80045fc <prvAddCurrentTaskToDelayedList+0x90>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800457c:	4b20      	ldr	r3, [pc, #128]	@ (8004600 <prvAddCurrentTaskToDelayedList+0x94>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3304      	adds	r3, #4
 8004582:	4618      	mov	r0, r3
 8004584:	f7fe fb1a 	bl	8002bbc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800458e:	d10a      	bne.n	80045a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d007      	beq.n	80045a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004596:	4b1a      	ldr	r3, [pc, #104]	@ (8004600 <prvAddCurrentTaskToDelayedList+0x94>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	3304      	adds	r3, #4
 800459c:	4619      	mov	r1, r3
 800459e:	4819      	ldr	r0, [pc, #100]	@ (8004604 <prvAddCurrentTaskToDelayedList+0x98>)
 80045a0:	f7fe faaf 	bl	8002b02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80045a4:	e026      	b.n	80045f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4413      	add	r3, r2
 80045ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80045ae:	4b14      	ldr	r3, [pc, #80]	@ (8004600 <prvAddCurrentTaskToDelayedList+0x94>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80045b6:	68ba      	ldr	r2, [r7, #8]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d209      	bcs.n	80045d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045be:	4b12      	ldr	r3, [pc, #72]	@ (8004608 <prvAddCurrentTaskToDelayedList+0x9c>)
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004600 <prvAddCurrentTaskToDelayedList+0x94>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	3304      	adds	r3, #4
 80045c8:	4619      	mov	r1, r3
 80045ca:	4610      	mov	r0, r2
 80045cc:	f7fe fabd 	bl	8002b4a <vListInsert>
}
 80045d0:	e010      	b.n	80045f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045d2:	4b0e      	ldr	r3, [pc, #56]	@ (800460c <prvAddCurrentTaskToDelayedList+0xa0>)
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004600 <prvAddCurrentTaskToDelayedList+0x94>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	3304      	adds	r3, #4
 80045dc:	4619      	mov	r1, r3
 80045de:	4610      	mov	r0, r2
 80045e0:	f7fe fab3 	bl	8002b4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80045e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004610 <prvAddCurrentTaskToDelayedList+0xa4>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d202      	bcs.n	80045f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80045ee:	4a08      	ldr	r2, [pc, #32]	@ (8004610 <prvAddCurrentTaskToDelayedList+0xa4>)
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	6013      	str	r3, [r2, #0]
}
 80045f4:	bf00      	nop
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	20000cfc 	.word	0x20000cfc
 8004600:	20000824 	.word	0x20000824
 8004604:	20000ce4 	.word	0x20000ce4
 8004608:	20000cb4 	.word	0x20000cb4
 800460c:	20000cb0 	.word	0x20000cb0
 8004610:	20000d18 	.word	0x20000d18

08004614 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08a      	sub	sp, #40	@ 0x28
 8004618:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800461a:	2300      	movs	r3, #0
 800461c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800461e:	f000 fb13 	bl	8004c48 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004622:	4b1d      	ldr	r3, [pc, #116]	@ (8004698 <xTimerCreateTimerTask+0x84>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d021      	beq.n	800466e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800462a:	2300      	movs	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800462e:	2300      	movs	r3, #0
 8004630:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004632:	1d3a      	adds	r2, r7, #4
 8004634:	f107 0108 	add.w	r1, r7, #8
 8004638:	f107 030c 	add.w	r3, r7, #12
 800463c:	4618      	mov	r0, r3
 800463e:	f7fe fa19 	bl	8002a74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004642:	6879      	ldr	r1, [r7, #4]
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	9202      	str	r2, [sp, #8]
 800464a:	9301      	str	r3, [sp, #4]
 800464c:	2302      	movs	r3, #2
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	2300      	movs	r3, #0
 8004652:	460a      	mov	r2, r1
 8004654:	4911      	ldr	r1, [pc, #68]	@ (800469c <xTimerCreateTimerTask+0x88>)
 8004656:	4812      	ldr	r0, [pc, #72]	@ (80046a0 <xTimerCreateTimerTask+0x8c>)
 8004658:	f7ff f8d1 	bl	80037fe <xTaskCreateStatic>
 800465c:	4603      	mov	r3, r0
 800465e:	4a11      	ldr	r2, [pc, #68]	@ (80046a4 <xTimerCreateTimerTask+0x90>)
 8004660:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004662:	4b10      	ldr	r3, [pc, #64]	@ (80046a4 <xTimerCreateTimerTask+0x90>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800466a:	2301      	movs	r3, #1
 800466c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d10b      	bne.n	800468c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004678:	f383 8811 	msr	BASEPRI, r3
 800467c:	f3bf 8f6f 	isb	sy
 8004680:	f3bf 8f4f 	dsb	sy
 8004684:	613b      	str	r3, [r7, #16]
}
 8004686:	bf00      	nop
 8004688:	bf00      	nop
 800468a:	e7fd      	b.n	8004688 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800468c:	697b      	ldr	r3, [r7, #20]
}
 800468e:	4618      	mov	r0, r3
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20000d54 	.word	0x20000d54
 800469c:	08006434 	.word	0x08006434
 80046a0:	080047e1 	.word	0x080047e1
 80046a4:	20000d58 	.word	0x20000d58

080046a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08a      	sub	sp, #40	@ 0x28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
 80046b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80046b6:	2300      	movs	r3, #0
 80046b8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d10b      	bne.n	80046d8 <xTimerGenericCommand+0x30>
	__asm volatile
 80046c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046c4:	f383 8811 	msr	BASEPRI, r3
 80046c8:	f3bf 8f6f 	isb	sy
 80046cc:	f3bf 8f4f 	dsb	sy
 80046d0:	623b      	str	r3, [r7, #32]
}
 80046d2:	bf00      	nop
 80046d4:	bf00      	nop
 80046d6:	e7fd      	b.n	80046d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80046d8:	4b19      	ldr	r3, [pc, #100]	@ (8004740 <xTimerGenericCommand+0x98>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d02a      	beq.n	8004736 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	2b05      	cmp	r3, #5
 80046f0:	dc18      	bgt.n	8004724 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80046f2:	f7ff fead 	bl	8004450 <xTaskGetSchedulerState>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d109      	bne.n	8004710 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80046fc:	4b10      	ldr	r3, [pc, #64]	@ (8004740 <xTimerGenericCommand+0x98>)
 80046fe:	6818      	ldr	r0, [r3, #0]
 8004700:	f107 0110 	add.w	r1, r7, #16
 8004704:	2300      	movs	r3, #0
 8004706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004708:	f7fe fbca 	bl	8002ea0 <xQueueGenericSend>
 800470c:	6278      	str	r0, [r7, #36]	@ 0x24
 800470e:	e012      	b.n	8004736 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004710:	4b0b      	ldr	r3, [pc, #44]	@ (8004740 <xTimerGenericCommand+0x98>)
 8004712:	6818      	ldr	r0, [r3, #0]
 8004714:	f107 0110 	add.w	r1, r7, #16
 8004718:	2300      	movs	r3, #0
 800471a:	2200      	movs	r2, #0
 800471c:	f7fe fbc0 	bl	8002ea0 <xQueueGenericSend>
 8004720:	6278      	str	r0, [r7, #36]	@ 0x24
 8004722:	e008      	b.n	8004736 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004724:	4b06      	ldr	r3, [pc, #24]	@ (8004740 <xTimerGenericCommand+0x98>)
 8004726:	6818      	ldr	r0, [r3, #0]
 8004728:	f107 0110 	add.w	r1, r7, #16
 800472c:	2300      	movs	r3, #0
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	f7fe fcd4 	bl	80030dc <xQueueGenericSendFromISR>
 8004734:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004738:	4618      	mov	r0, r3
 800473a:	3728      	adds	r7, #40	@ 0x28
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	20000d54 	.word	0x20000d54

08004744 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b088      	sub	sp, #32
 8004748:	af02      	add	r7, sp, #8
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800474e:	4b23      	ldr	r3, [pc, #140]	@ (80047dc <prvProcessExpiredTimer+0x98>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	3304      	adds	r3, #4
 800475c:	4618      	mov	r0, r3
 800475e:	f7fe fa2d 	bl	8002bbc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004768:	f003 0304 	and.w	r3, r3, #4
 800476c:	2b00      	cmp	r3, #0
 800476e:	d023      	beq.n	80047b8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	699a      	ldr	r2, [r3, #24]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	18d1      	adds	r1, r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	6978      	ldr	r0, [r7, #20]
 800477e:	f000 f8d5 	bl	800492c <prvInsertTimerInActiveList>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d020      	beq.n	80047ca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004788:	2300      	movs	r3, #0
 800478a:	9300      	str	r3, [sp, #0]
 800478c:	2300      	movs	r3, #0
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	2100      	movs	r1, #0
 8004792:	6978      	ldr	r0, [r7, #20]
 8004794:	f7ff ff88 	bl	80046a8 <xTimerGenericCommand>
 8004798:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d114      	bne.n	80047ca <prvProcessExpiredTimer+0x86>
	__asm volatile
 80047a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a4:	f383 8811 	msr	BASEPRI, r3
 80047a8:	f3bf 8f6f 	isb	sy
 80047ac:	f3bf 8f4f 	dsb	sy
 80047b0:	60fb      	str	r3, [r7, #12]
}
 80047b2:	bf00      	nop
 80047b4:	bf00      	nop
 80047b6:	e7fd      	b.n	80047b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047be:	f023 0301 	bic.w	r3, r3, #1
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	6978      	ldr	r0, [r7, #20]
 80047d0:	4798      	blx	r3
}
 80047d2:	bf00      	nop
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	20000d4c 	.word	0x20000d4c

080047e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047e8:	f107 0308 	add.w	r3, r7, #8
 80047ec:	4618      	mov	r0, r3
 80047ee:	f000 f859 	bl	80048a4 <prvGetNextExpireTime>
 80047f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	4619      	mov	r1, r3
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 f805 	bl	8004808 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80047fe:	f000 f8d7 	bl	80049b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004802:	bf00      	nop
 8004804:	e7f0      	b.n	80047e8 <prvTimerTask+0x8>
	...

08004808 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004812:	f7ff fa37 	bl	8003c84 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004816:	f107 0308 	add.w	r3, r7, #8
 800481a:	4618      	mov	r0, r3
 800481c:	f000 f866 	bl	80048ec <prvSampleTimeNow>
 8004820:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d130      	bne.n	800488a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10a      	bne.n	8004844 <prvProcessTimerOrBlockTask+0x3c>
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	429a      	cmp	r2, r3
 8004834:	d806      	bhi.n	8004844 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004836:	f7ff fa33 	bl	8003ca0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800483a:	68f9      	ldr	r1, [r7, #12]
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7ff ff81 	bl	8004744 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004842:	e024      	b.n	800488e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d008      	beq.n	800485c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800484a:	4b13      	ldr	r3, [pc, #76]	@ (8004898 <prvProcessTimerOrBlockTask+0x90>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <prvProcessTimerOrBlockTask+0x50>
 8004854:	2301      	movs	r3, #1
 8004856:	e000      	b.n	800485a <prvProcessTimerOrBlockTask+0x52>
 8004858:	2300      	movs	r3, #0
 800485a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800485c:	4b0f      	ldr	r3, [pc, #60]	@ (800489c <prvProcessTimerOrBlockTask+0x94>)
 800485e:	6818      	ldr	r0, [r3, #0]
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	4619      	mov	r1, r3
 800486a:	f7fe ff17 	bl	800369c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800486e:	f7ff fa17 	bl	8003ca0 <xTaskResumeAll>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10a      	bne.n	800488e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004878:	4b09      	ldr	r3, [pc, #36]	@ (80048a0 <prvProcessTimerOrBlockTask+0x98>)
 800487a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	f3bf 8f6f 	isb	sy
}
 8004888:	e001      	b.n	800488e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800488a:	f7ff fa09 	bl	8003ca0 <xTaskResumeAll>
}
 800488e:	bf00      	nop
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	20000d50 	.word	0x20000d50
 800489c:	20000d54 	.word	0x20000d54
 80048a0:	e000ed04 	.word	0xe000ed04

080048a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80048ac:	4b0e      	ldr	r3, [pc, #56]	@ (80048e8 <prvGetNextExpireTime+0x44>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <prvGetNextExpireTime+0x16>
 80048b6:	2201      	movs	r2, #1
 80048b8:	e000      	b.n	80048bc <prvGetNextExpireTime+0x18>
 80048ba:	2200      	movs	r2, #0
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d105      	bne.n	80048d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048c8:	4b07      	ldr	r3, [pc, #28]	@ (80048e8 <prvGetNextExpireTime+0x44>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	60fb      	str	r3, [r7, #12]
 80048d2:	e001      	b.n	80048d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80048d4:	2300      	movs	r3, #0
 80048d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80048d8:	68fb      	ldr	r3, [r7, #12]
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3714      	adds	r7, #20
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	20000d4c 	.word	0x20000d4c

080048ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80048f4:	f7ff fa72 	bl	8003ddc <xTaskGetTickCount>
 80048f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80048fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004928 <prvSampleTimeNow+0x3c>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	429a      	cmp	r2, r3
 8004902:	d205      	bcs.n	8004910 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004904:	f000 f93a 	bl	8004b7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	e002      	b.n	8004916 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004916:	4a04      	ldr	r2, [pc, #16]	@ (8004928 <prvSampleTimeNow+0x3c>)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800491c:	68fb      	ldr	r3, [r7, #12]
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	20000d5c 	.word	0x20000d5c

0800492c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
 8004938:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800493a:	2300      	movs	r3, #0
 800493c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	429a      	cmp	r2, r3
 8004950:	d812      	bhi.n	8004978 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	1ad2      	subs	r2, r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	699b      	ldr	r3, [r3, #24]
 800495c:	429a      	cmp	r2, r3
 800495e:	d302      	bcc.n	8004966 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004960:	2301      	movs	r3, #1
 8004962:	617b      	str	r3, [r7, #20]
 8004964:	e01b      	b.n	800499e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004966:	4b10      	ldr	r3, [pc, #64]	@ (80049a8 <prvInsertTimerInActiveList+0x7c>)
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	3304      	adds	r3, #4
 800496e:	4619      	mov	r1, r3
 8004970:	4610      	mov	r0, r2
 8004972:	f7fe f8ea 	bl	8002b4a <vListInsert>
 8004976:	e012      	b.n	800499e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	429a      	cmp	r2, r3
 800497e:	d206      	bcs.n	800498e <prvInsertTimerInActiveList+0x62>
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	429a      	cmp	r2, r3
 8004986:	d302      	bcc.n	800498e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004988:	2301      	movs	r3, #1
 800498a:	617b      	str	r3, [r7, #20]
 800498c:	e007      	b.n	800499e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800498e:	4b07      	ldr	r3, [pc, #28]	@ (80049ac <prvInsertTimerInActiveList+0x80>)
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	3304      	adds	r3, #4
 8004996:	4619      	mov	r1, r3
 8004998:	4610      	mov	r0, r2
 800499a:	f7fe f8d6 	bl	8002b4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800499e:	697b      	ldr	r3, [r7, #20]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3718      	adds	r7, #24
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	20000d50 	.word	0x20000d50
 80049ac:	20000d4c 	.word	0x20000d4c

080049b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b08e      	sub	sp, #56	@ 0x38
 80049b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80049b6:	e0ce      	b.n	8004b56 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	da19      	bge.n	80049f2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80049be:	1d3b      	adds	r3, r7, #4
 80049c0:	3304      	adds	r3, #4
 80049c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80049c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10b      	bne.n	80049e2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80049ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ce:	f383 8811 	msr	BASEPRI, r3
 80049d2:	f3bf 8f6f 	isb	sy
 80049d6:	f3bf 8f4f 	dsb	sy
 80049da:	61fb      	str	r3, [r7, #28]
}
 80049dc:	bf00      	nop
 80049de:	bf00      	nop
 80049e0:	e7fd      	b.n	80049de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80049e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049e8:	6850      	ldr	r0, [r2, #4]
 80049ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049ec:	6892      	ldr	r2, [r2, #8]
 80049ee:	4611      	mov	r1, r2
 80049f0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f2c0 80ae 	blt.w	8004b56 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80049fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d004      	beq.n	8004a10 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a08:	3304      	adds	r3, #4
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fe f8d6 	bl	8002bbc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a10:	463b      	mov	r3, r7
 8004a12:	4618      	mov	r0, r3
 8004a14:	f7ff ff6a 	bl	80048ec <prvSampleTimeNow>
 8004a18:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b09      	cmp	r3, #9
 8004a1e:	f200 8097 	bhi.w	8004b50 <prvProcessReceivedCommands+0x1a0>
 8004a22:	a201      	add	r2, pc, #4	@ (adr r2, 8004a28 <prvProcessReceivedCommands+0x78>)
 8004a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a28:	08004a51 	.word	0x08004a51
 8004a2c:	08004a51 	.word	0x08004a51
 8004a30:	08004a51 	.word	0x08004a51
 8004a34:	08004ac7 	.word	0x08004ac7
 8004a38:	08004adb 	.word	0x08004adb
 8004a3c:	08004b27 	.word	0x08004b27
 8004a40:	08004a51 	.word	0x08004a51
 8004a44:	08004a51 	.word	0x08004a51
 8004a48:	08004ac7 	.word	0x08004ac7
 8004a4c:	08004adb 	.word	0x08004adb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a56:	f043 0301 	orr.w	r3, r3, #1
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	18d1      	adds	r1, r2, r3
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a70:	f7ff ff5c 	bl	800492c <prvInsertTimerInActiveList>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d06c      	beq.n	8004b54 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a80:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d061      	beq.n	8004b54 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	441a      	add	r2, r3
 8004a98:	2300      	movs	r3, #0
 8004a9a:	9300      	str	r3, [sp, #0]
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004aa2:	f7ff fe01 	bl	80046a8 <xTimerGenericCommand>
 8004aa6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004aa8:	6a3b      	ldr	r3, [r7, #32]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d152      	bne.n	8004b54 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab2:	f383 8811 	msr	BASEPRI, r3
 8004ab6:	f3bf 8f6f 	isb	sy
 8004aba:	f3bf 8f4f 	dsb	sy
 8004abe:	61bb      	str	r3, [r7, #24]
}
 8004ac0:	bf00      	nop
 8004ac2:	bf00      	nop
 8004ac4:	e7fd      	b.n	8004ac2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004acc:	f023 0301 	bic.w	r3, r3, #1
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004ad8:	e03d      	b.n	8004b56 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004adc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ae0:	f043 0301 	orr.w	r3, r3, #1
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004aec:	68ba      	ldr	r2, [r7, #8]
 8004aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10b      	bne.n	8004b12 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	617b      	str	r3, [r7, #20]
}
 8004b0c:	bf00      	nop
 8004b0e:	bf00      	nop
 8004b10:	e7fd      	b.n	8004b0e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b14:	699a      	ldr	r2, [r3, #24]
 8004b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b18:	18d1      	adds	r1, r2, r3
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b20:	f7ff ff04 	bl	800492c <prvInsertTimerInActiveList>
					break;
 8004b24:	e017      	b.n	8004b56 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d103      	bne.n	8004b3c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004b34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b36:	f000 fbe7 	bl	8005308 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004b3a:	e00c      	b.n	8004b56 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b42:	f023 0301 	bic.w	r3, r3, #1
 8004b46:	b2da      	uxtb	r2, r3
 8004b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004b4e:	e002      	b.n	8004b56 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004b50:	bf00      	nop
 8004b52:	e000      	b.n	8004b56 <prvProcessReceivedCommands+0x1a6>
					break;
 8004b54:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b56:	4b08      	ldr	r3, [pc, #32]	@ (8004b78 <prvProcessReceivedCommands+0x1c8>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	1d39      	adds	r1, r7, #4
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7fe fb72 	bl	8003248 <xQueueReceive>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f47f af26 	bne.w	80049b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
 8004b70:	3730      	adds	r7, #48	@ 0x30
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	20000d54 	.word	0x20000d54

08004b7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b088      	sub	sp, #32
 8004b80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b82:	e049      	b.n	8004c18 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b84:	4b2e      	ldr	r3, [pc, #184]	@ (8004c40 <prvSwitchTimerLists+0xc4>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8004c40 <prvSwitchTimerLists+0xc4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	3304      	adds	r3, #4
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7fe f80d 	bl	8002bbc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d02f      	beq.n	8004c18 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d90e      	bls.n	8004be8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8004c40 <prvSwitchTimerLists+0xc4>)
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	3304      	adds	r3, #4
 8004bde:	4619      	mov	r1, r3
 8004be0:	4610      	mov	r0, r2
 8004be2:	f7fd ffb2 	bl	8002b4a <vListInsert>
 8004be6:	e017      	b.n	8004c18 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004be8:	2300      	movs	r3, #0
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	2300      	movs	r3, #0
 8004bee:	693a      	ldr	r2, [r7, #16]
 8004bf0:	2100      	movs	r1, #0
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f7ff fd58 	bl	80046a8 <xTimerGenericCommand>
 8004bf8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d10b      	bne.n	8004c18 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c04:	f383 8811 	msr	BASEPRI, r3
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	603b      	str	r3, [r7, #0]
}
 8004c12:	bf00      	nop
 8004c14:	bf00      	nop
 8004c16:	e7fd      	b.n	8004c14 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c18:	4b09      	ldr	r3, [pc, #36]	@ (8004c40 <prvSwitchTimerLists+0xc4>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1b0      	bne.n	8004b84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004c22:	4b07      	ldr	r3, [pc, #28]	@ (8004c40 <prvSwitchTimerLists+0xc4>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004c28:	4b06      	ldr	r3, [pc, #24]	@ (8004c44 <prvSwitchTimerLists+0xc8>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a04      	ldr	r2, [pc, #16]	@ (8004c40 <prvSwitchTimerLists+0xc4>)
 8004c2e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004c30:	4a04      	ldr	r2, [pc, #16]	@ (8004c44 <prvSwitchTimerLists+0xc8>)
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	6013      	str	r3, [r2, #0]
}
 8004c36:	bf00      	nop
 8004c38:	3718      	adds	r7, #24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	20000d4c 	.word	0x20000d4c
 8004c44:	20000d50 	.word	0x20000d50

08004c48 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004c4e:	f000 f96b 	bl	8004f28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004c52:	4b15      	ldr	r3, [pc, #84]	@ (8004ca8 <prvCheckForValidListAndQueue+0x60>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d120      	bne.n	8004c9c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004c5a:	4814      	ldr	r0, [pc, #80]	@ (8004cac <prvCheckForValidListAndQueue+0x64>)
 8004c5c:	f7fd ff24 	bl	8002aa8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004c60:	4813      	ldr	r0, [pc, #76]	@ (8004cb0 <prvCheckForValidListAndQueue+0x68>)
 8004c62:	f7fd ff21 	bl	8002aa8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004c66:	4b13      	ldr	r3, [pc, #76]	@ (8004cb4 <prvCheckForValidListAndQueue+0x6c>)
 8004c68:	4a10      	ldr	r2, [pc, #64]	@ (8004cac <prvCheckForValidListAndQueue+0x64>)
 8004c6a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004c6c:	4b12      	ldr	r3, [pc, #72]	@ (8004cb8 <prvCheckForValidListAndQueue+0x70>)
 8004c6e:	4a10      	ldr	r2, [pc, #64]	@ (8004cb0 <prvCheckForValidListAndQueue+0x68>)
 8004c70:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004c72:	2300      	movs	r3, #0
 8004c74:	9300      	str	r3, [sp, #0]
 8004c76:	4b11      	ldr	r3, [pc, #68]	@ (8004cbc <prvCheckForValidListAndQueue+0x74>)
 8004c78:	4a11      	ldr	r2, [pc, #68]	@ (8004cc0 <prvCheckForValidListAndQueue+0x78>)
 8004c7a:	2110      	movs	r1, #16
 8004c7c:	200a      	movs	r0, #10
 8004c7e:	f7fe f831 	bl	8002ce4 <xQueueGenericCreateStatic>
 8004c82:	4603      	mov	r3, r0
 8004c84:	4a08      	ldr	r2, [pc, #32]	@ (8004ca8 <prvCheckForValidListAndQueue+0x60>)
 8004c86:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004c88:	4b07      	ldr	r3, [pc, #28]	@ (8004ca8 <prvCheckForValidListAndQueue+0x60>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d005      	beq.n	8004c9c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004c90:	4b05      	ldr	r3, [pc, #20]	@ (8004ca8 <prvCheckForValidListAndQueue+0x60>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	490b      	ldr	r1, [pc, #44]	@ (8004cc4 <prvCheckForValidListAndQueue+0x7c>)
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fe fcd6 	bl	8003648 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c9c:	f000 f976 	bl	8004f8c <vPortExitCritical>
}
 8004ca0:	bf00      	nop
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	20000d54 	.word	0x20000d54
 8004cac:	20000d24 	.word	0x20000d24
 8004cb0:	20000d38 	.word	0x20000d38
 8004cb4:	20000d4c 	.word	0x20000d4c
 8004cb8:	20000d50 	.word	0x20000d50
 8004cbc:	20000e00 	.word	0x20000e00
 8004cc0:	20000d60 	.word	0x20000d60
 8004cc4:	0800643c 	.word	0x0800643c

08004cc8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	3b04      	subs	r3, #4
 8004cd8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004ce0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	3b04      	subs	r3, #4
 8004ce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	f023 0201 	bic.w	r2, r3, #1
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	3b04      	subs	r3, #4
 8004cf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004cf8:	4a0c      	ldr	r2, [pc, #48]	@ (8004d2c <pxPortInitialiseStack+0x64>)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3b14      	subs	r3, #20
 8004d02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	3b04      	subs	r3, #4
 8004d0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f06f 0202 	mvn.w	r2, #2
 8004d16:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	3b20      	subs	r3, #32
 8004d1c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3714      	adds	r7, #20
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr
 8004d2c:	08004d31 	.word	0x08004d31

08004d30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004d36:	2300      	movs	r3, #0
 8004d38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004d3a:	4b13      	ldr	r3, [pc, #76]	@ (8004d88 <prvTaskExitError+0x58>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d42:	d00b      	beq.n	8004d5c <prvTaskExitError+0x2c>
	__asm volatile
 8004d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d48:	f383 8811 	msr	BASEPRI, r3
 8004d4c:	f3bf 8f6f 	isb	sy
 8004d50:	f3bf 8f4f 	dsb	sy
 8004d54:	60fb      	str	r3, [r7, #12]
}
 8004d56:	bf00      	nop
 8004d58:	bf00      	nop
 8004d5a:	e7fd      	b.n	8004d58 <prvTaskExitError+0x28>
	__asm volatile
 8004d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d60:	f383 8811 	msr	BASEPRI, r3
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	f3bf 8f4f 	dsb	sy
 8004d6c:	60bb      	str	r3, [r7, #8]
}
 8004d6e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d70:	bf00      	nop
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d0fc      	beq.n	8004d72 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d78:	bf00      	nop
 8004d7a:	bf00      	nop
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	2000000c 	.word	0x2000000c
 8004d8c:	00000000 	.word	0x00000000

08004d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d90:	4b07      	ldr	r3, [pc, #28]	@ (8004db0 <pxCurrentTCBConst2>)
 8004d92:	6819      	ldr	r1, [r3, #0]
 8004d94:	6808      	ldr	r0, [r1, #0]
 8004d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d9a:	f380 8809 	msr	PSP, r0
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f04f 0000 	mov.w	r0, #0
 8004da6:	f380 8811 	msr	BASEPRI, r0
 8004daa:	4770      	bx	lr
 8004dac:	f3af 8000 	nop.w

08004db0 <pxCurrentTCBConst2>:
 8004db0:	20000824 	.word	0x20000824
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004db4:	bf00      	nop
 8004db6:	bf00      	nop

08004db8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004db8:	4808      	ldr	r0, [pc, #32]	@ (8004ddc <prvPortStartFirstTask+0x24>)
 8004dba:	6800      	ldr	r0, [r0, #0]
 8004dbc:	6800      	ldr	r0, [r0, #0]
 8004dbe:	f380 8808 	msr	MSP, r0
 8004dc2:	f04f 0000 	mov.w	r0, #0
 8004dc6:	f380 8814 	msr	CONTROL, r0
 8004dca:	b662      	cpsie	i
 8004dcc:	b661      	cpsie	f
 8004dce:	f3bf 8f4f 	dsb	sy
 8004dd2:	f3bf 8f6f 	isb	sy
 8004dd6:	df00      	svc	0
 8004dd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004dda:	bf00      	nop
 8004ddc:	e000ed08 	.word	0xe000ed08

08004de0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004de6:	4b47      	ldr	r3, [pc, #284]	@ (8004f04 <xPortStartScheduler+0x124>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a47      	ldr	r2, [pc, #284]	@ (8004f08 <xPortStartScheduler+0x128>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d10b      	bne.n	8004e08 <xPortStartScheduler+0x28>
	__asm volatile
 8004df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df4:	f383 8811 	msr	BASEPRI, r3
 8004df8:	f3bf 8f6f 	isb	sy
 8004dfc:	f3bf 8f4f 	dsb	sy
 8004e00:	60fb      	str	r3, [r7, #12]
}
 8004e02:	bf00      	nop
 8004e04:	bf00      	nop
 8004e06:	e7fd      	b.n	8004e04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e08:	4b3e      	ldr	r3, [pc, #248]	@ (8004f04 <xPortStartScheduler+0x124>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a3f      	ldr	r2, [pc, #252]	@ (8004f0c <xPortStartScheduler+0x12c>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d10b      	bne.n	8004e2a <xPortStartScheduler+0x4a>
	__asm volatile
 8004e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e16:	f383 8811 	msr	BASEPRI, r3
 8004e1a:	f3bf 8f6f 	isb	sy
 8004e1e:	f3bf 8f4f 	dsb	sy
 8004e22:	613b      	str	r3, [r7, #16]
}
 8004e24:	bf00      	nop
 8004e26:	bf00      	nop
 8004e28:	e7fd      	b.n	8004e26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004e2a:	4b39      	ldr	r3, [pc, #228]	@ (8004f10 <xPortStartScheduler+0x130>)
 8004e2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	22ff      	movs	r2, #255	@ 0xff
 8004e3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e44:	78fb      	ldrb	r3, [r7, #3]
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e4c:	b2da      	uxtb	r2, r3
 8004e4e:	4b31      	ldr	r3, [pc, #196]	@ (8004f14 <xPortStartScheduler+0x134>)
 8004e50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e52:	4b31      	ldr	r3, [pc, #196]	@ (8004f18 <xPortStartScheduler+0x138>)
 8004e54:	2207      	movs	r2, #7
 8004e56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e58:	e009      	b.n	8004e6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8004f18 <xPortStartScheduler+0x138>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	4a2d      	ldr	r2, [pc, #180]	@ (8004f18 <xPortStartScheduler+0x138>)
 8004e62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e64:	78fb      	ldrb	r3, [r7, #3]
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	005b      	lsls	r3, r3, #1
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e6e:	78fb      	ldrb	r3, [r7, #3]
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e76:	2b80      	cmp	r3, #128	@ 0x80
 8004e78:	d0ef      	beq.n	8004e5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e7a:	4b27      	ldr	r3, [pc, #156]	@ (8004f18 <xPortStartScheduler+0x138>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f1c3 0307 	rsb	r3, r3, #7
 8004e82:	2b04      	cmp	r3, #4
 8004e84:	d00b      	beq.n	8004e9e <xPortStartScheduler+0xbe>
	__asm volatile
 8004e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e8a:	f383 8811 	msr	BASEPRI, r3
 8004e8e:	f3bf 8f6f 	isb	sy
 8004e92:	f3bf 8f4f 	dsb	sy
 8004e96:	60bb      	str	r3, [r7, #8]
}
 8004e98:	bf00      	nop
 8004e9a:	bf00      	nop
 8004e9c:	e7fd      	b.n	8004e9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004f18 <xPortStartScheduler+0x138>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	021b      	lsls	r3, r3, #8
 8004ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8004f18 <xPortStartScheduler+0x138>)
 8004ea6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f18 <xPortStartScheduler+0x138>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004eb0:	4a19      	ldr	r2, [pc, #100]	@ (8004f18 <xPortStartScheduler+0x138>)
 8004eb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	b2da      	uxtb	r2, r3
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ebc:	4b17      	ldr	r3, [pc, #92]	@ (8004f1c <xPortStartScheduler+0x13c>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a16      	ldr	r2, [pc, #88]	@ (8004f1c <xPortStartScheduler+0x13c>)
 8004ec2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004ec6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004ec8:	4b14      	ldr	r3, [pc, #80]	@ (8004f1c <xPortStartScheduler+0x13c>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a13      	ldr	r2, [pc, #76]	@ (8004f1c <xPortStartScheduler+0x13c>)
 8004ece:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ed2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ed4:	f000 f8da 	bl	800508c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ed8:	4b11      	ldr	r3, [pc, #68]	@ (8004f20 <xPortStartScheduler+0x140>)
 8004eda:	2200      	movs	r2, #0
 8004edc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ede:	f000 f8f9 	bl	80050d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ee2:	4b10      	ldr	r3, [pc, #64]	@ (8004f24 <xPortStartScheduler+0x144>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8004f24 <xPortStartScheduler+0x144>)
 8004ee8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004eec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004eee:	f7ff ff63 	bl	8004db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ef2:	f7ff f83d 	bl	8003f70 <vTaskSwitchContext>
	prvTaskExitError();
 8004ef6:	f7ff ff1b 	bl	8004d30 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3718      	adds	r7, #24
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	e000ed00 	.word	0xe000ed00
 8004f08:	410fc271 	.word	0x410fc271
 8004f0c:	410fc270 	.word	0x410fc270
 8004f10:	e000e400 	.word	0xe000e400
 8004f14:	20000e54 	.word	0x20000e54
 8004f18:	20000e58 	.word	0x20000e58
 8004f1c:	e000ed20 	.word	0xe000ed20
 8004f20:	2000000c 	.word	0x2000000c
 8004f24:	e000ef34 	.word	0xe000ef34

08004f28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	607b      	str	r3, [r7, #4]
}
 8004f40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f42:	4b10      	ldr	r3, [pc, #64]	@ (8004f84 <vPortEnterCritical+0x5c>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	3301      	adds	r3, #1
 8004f48:	4a0e      	ldr	r2, [pc, #56]	@ (8004f84 <vPortEnterCritical+0x5c>)
 8004f4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f84 <vPortEnterCritical+0x5c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d110      	bne.n	8004f76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f54:	4b0c      	ldr	r3, [pc, #48]	@ (8004f88 <vPortEnterCritical+0x60>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00b      	beq.n	8004f76 <vPortEnterCritical+0x4e>
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	603b      	str	r3, [r7, #0]
}
 8004f70:	bf00      	nop
 8004f72:	bf00      	nop
 8004f74:	e7fd      	b.n	8004f72 <vPortEnterCritical+0x4a>
	}
}
 8004f76:	bf00      	nop
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	2000000c 	.word	0x2000000c
 8004f88:	e000ed04 	.word	0xe000ed04

08004f8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f92:	4b12      	ldr	r3, [pc, #72]	@ (8004fdc <vPortExitCritical+0x50>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d10b      	bne.n	8004fb2 <vPortExitCritical+0x26>
	__asm volatile
 8004f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f9e:	f383 8811 	msr	BASEPRI, r3
 8004fa2:	f3bf 8f6f 	isb	sy
 8004fa6:	f3bf 8f4f 	dsb	sy
 8004faa:	607b      	str	r3, [r7, #4]
}
 8004fac:	bf00      	nop
 8004fae:	bf00      	nop
 8004fb0:	e7fd      	b.n	8004fae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8004fdc <vPortExitCritical+0x50>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	4a08      	ldr	r2, [pc, #32]	@ (8004fdc <vPortExitCritical+0x50>)
 8004fba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004fbc:	4b07      	ldr	r3, [pc, #28]	@ (8004fdc <vPortExitCritical+0x50>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d105      	bne.n	8004fd0 <vPortExitCritical+0x44>
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	f383 8811 	msr	BASEPRI, r3
}
 8004fce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004fd0:	bf00      	nop
 8004fd2:	370c      	adds	r7, #12
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr
 8004fdc:	2000000c 	.word	0x2000000c

08004fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004fe0:	f3ef 8009 	mrs	r0, PSP
 8004fe4:	f3bf 8f6f 	isb	sy
 8004fe8:	4b15      	ldr	r3, [pc, #84]	@ (8005040 <pxCurrentTCBConst>)
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	f01e 0f10 	tst.w	lr, #16
 8004ff0:	bf08      	it	eq
 8004ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ffa:	6010      	str	r0, [r2, #0]
 8004ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005000:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005004:	f380 8811 	msr	BASEPRI, r0
 8005008:	f3bf 8f4f 	dsb	sy
 800500c:	f3bf 8f6f 	isb	sy
 8005010:	f7fe ffae 	bl	8003f70 <vTaskSwitchContext>
 8005014:	f04f 0000 	mov.w	r0, #0
 8005018:	f380 8811 	msr	BASEPRI, r0
 800501c:	bc09      	pop	{r0, r3}
 800501e:	6819      	ldr	r1, [r3, #0]
 8005020:	6808      	ldr	r0, [r1, #0]
 8005022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005026:	f01e 0f10 	tst.w	lr, #16
 800502a:	bf08      	it	eq
 800502c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005030:	f380 8809 	msr	PSP, r0
 8005034:	f3bf 8f6f 	isb	sy
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	f3af 8000 	nop.w

08005040 <pxCurrentTCBConst>:
 8005040:	20000824 	.word	0x20000824
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005044:	bf00      	nop
 8005046:	bf00      	nop

08005048 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	607b      	str	r3, [r7, #4]
}
 8005060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005062:	f7fe fecb 	bl	8003dfc <xTaskIncrementTick>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d003      	beq.n	8005074 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800506c:	4b06      	ldr	r3, [pc, #24]	@ (8005088 <xPortSysTickHandler+0x40>)
 800506e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005072:	601a      	str	r2, [r3, #0]
 8005074:	2300      	movs	r3, #0
 8005076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	f383 8811 	msr	BASEPRI, r3
}
 800507e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005080:	bf00      	nop
 8005082:	3708      	adds	r7, #8
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	e000ed04 	.word	0xe000ed04

0800508c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005090:	4b0b      	ldr	r3, [pc, #44]	@ (80050c0 <vPortSetupTimerInterrupt+0x34>)
 8005092:	2200      	movs	r2, #0
 8005094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005096:	4b0b      	ldr	r3, [pc, #44]	@ (80050c4 <vPortSetupTimerInterrupt+0x38>)
 8005098:	2200      	movs	r2, #0
 800509a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800509c:	4b0a      	ldr	r3, [pc, #40]	@ (80050c8 <vPortSetupTimerInterrupt+0x3c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a0a      	ldr	r2, [pc, #40]	@ (80050cc <vPortSetupTimerInterrupt+0x40>)
 80050a2:	fba2 2303 	umull	r2, r3, r2, r3
 80050a6:	099b      	lsrs	r3, r3, #6
 80050a8:	4a09      	ldr	r2, [pc, #36]	@ (80050d0 <vPortSetupTimerInterrupt+0x44>)
 80050aa:	3b01      	subs	r3, #1
 80050ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80050ae:	4b04      	ldr	r3, [pc, #16]	@ (80050c0 <vPortSetupTimerInterrupt+0x34>)
 80050b0:	2207      	movs	r2, #7
 80050b2:	601a      	str	r2, [r3, #0]
}
 80050b4:	bf00      	nop
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	e000e010 	.word	0xe000e010
 80050c4:	e000e018 	.word	0xe000e018
 80050c8:	20000000 	.word	0x20000000
 80050cc:	10624dd3 	.word	0x10624dd3
 80050d0:	e000e014 	.word	0xe000e014

080050d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80050d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80050e4 <vPortEnableVFP+0x10>
 80050d8:	6801      	ldr	r1, [r0, #0]
 80050da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80050de:	6001      	str	r1, [r0, #0]
 80050e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80050e2:	bf00      	nop
 80050e4:	e000ed88 	.word	0xe000ed88

080050e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80050e8:	b480      	push	{r7}
 80050ea:	b085      	sub	sp, #20
 80050ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80050ee:	f3ef 8305 	mrs	r3, IPSR
 80050f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2b0f      	cmp	r3, #15
 80050f8:	d915      	bls.n	8005126 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80050fa:	4a18      	ldr	r2, [pc, #96]	@ (800515c <vPortValidateInterruptPriority+0x74>)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4413      	add	r3, r2
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005104:	4b16      	ldr	r3, [pc, #88]	@ (8005160 <vPortValidateInterruptPriority+0x78>)
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	7afa      	ldrb	r2, [r7, #11]
 800510a:	429a      	cmp	r2, r3
 800510c:	d20b      	bcs.n	8005126 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800510e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005112:	f383 8811 	msr	BASEPRI, r3
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	607b      	str	r3, [r7, #4]
}
 8005120:	bf00      	nop
 8005122:	bf00      	nop
 8005124:	e7fd      	b.n	8005122 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005126:	4b0f      	ldr	r3, [pc, #60]	@ (8005164 <vPortValidateInterruptPriority+0x7c>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800512e:	4b0e      	ldr	r3, [pc, #56]	@ (8005168 <vPortValidateInterruptPriority+0x80>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	429a      	cmp	r2, r3
 8005134:	d90b      	bls.n	800514e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800513a:	f383 8811 	msr	BASEPRI, r3
 800513e:	f3bf 8f6f 	isb	sy
 8005142:	f3bf 8f4f 	dsb	sy
 8005146:	603b      	str	r3, [r7, #0]
}
 8005148:	bf00      	nop
 800514a:	bf00      	nop
 800514c:	e7fd      	b.n	800514a <vPortValidateInterruptPriority+0x62>
	}
 800514e:	bf00      	nop
 8005150:	3714      	adds	r7, #20
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	e000e3f0 	.word	0xe000e3f0
 8005160:	20000e54 	.word	0x20000e54
 8005164:	e000ed0c 	.word	0xe000ed0c
 8005168:	20000e58 	.word	0x20000e58

0800516c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b08a      	sub	sp, #40	@ 0x28
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005174:	2300      	movs	r3, #0
 8005176:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005178:	f7fe fd84 	bl	8003c84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800517c:	4b5c      	ldr	r3, [pc, #368]	@ (80052f0 <pvPortMalloc+0x184>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d101      	bne.n	8005188 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005184:	f000 f924 	bl	80053d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005188:	4b5a      	ldr	r3, [pc, #360]	@ (80052f4 <pvPortMalloc+0x188>)
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4013      	ands	r3, r2
 8005190:	2b00      	cmp	r3, #0
 8005192:	f040 8095 	bne.w	80052c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d01e      	beq.n	80051da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800519c:	2208      	movs	r2, #8
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4413      	add	r3, r2
 80051a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f003 0307 	and.w	r3, r3, #7
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d015      	beq.n	80051da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f023 0307 	bic.w	r3, r3, #7
 80051b4:	3308      	adds	r3, #8
 80051b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00b      	beq.n	80051da <pvPortMalloc+0x6e>
	__asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	617b      	str	r3, [r7, #20]
}
 80051d4:	bf00      	nop
 80051d6:	bf00      	nop
 80051d8:	e7fd      	b.n	80051d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d06f      	beq.n	80052c0 <pvPortMalloc+0x154>
 80051e0:	4b45      	ldr	r3, [pc, #276]	@ (80052f8 <pvPortMalloc+0x18c>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d86a      	bhi.n	80052c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80051ea:	4b44      	ldr	r3, [pc, #272]	@ (80052fc <pvPortMalloc+0x190>)
 80051ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80051ee:	4b43      	ldr	r3, [pc, #268]	@ (80052fc <pvPortMalloc+0x190>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051f4:	e004      	b.n	8005200 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80051fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	429a      	cmp	r2, r3
 8005208:	d903      	bls.n	8005212 <pvPortMalloc+0xa6>
 800520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1f1      	bne.n	80051f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005212:	4b37      	ldr	r3, [pc, #220]	@ (80052f0 <pvPortMalloc+0x184>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005218:	429a      	cmp	r2, r3
 800521a:	d051      	beq.n	80052c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2208      	movs	r2, #8
 8005222:	4413      	add	r3, r2
 8005224:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800522e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005230:	685a      	ldr	r2, [r3, #4]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	1ad2      	subs	r2, r2, r3
 8005236:	2308      	movs	r3, #8
 8005238:	005b      	lsls	r3, r3, #1
 800523a:	429a      	cmp	r2, r3
 800523c:	d920      	bls.n	8005280 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800523e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4413      	add	r3, r2
 8005244:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00b      	beq.n	8005268 <pvPortMalloc+0xfc>
	__asm volatile
 8005250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005254:	f383 8811 	msr	BASEPRI, r3
 8005258:	f3bf 8f6f 	isb	sy
 800525c:	f3bf 8f4f 	dsb	sy
 8005260:	613b      	str	r3, [r7, #16]
}
 8005262:	bf00      	nop
 8005264:	bf00      	nop
 8005266:	e7fd      	b.n	8005264 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	1ad2      	subs	r2, r2, r3
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800527a:	69b8      	ldr	r0, [r7, #24]
 800527c:	f000 f90a 	bl	8005494 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005280:	4b1d      	ldr	r3, [pc, #116]	@ (80052f8 <pvPortMalloc+0x18c>)
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	4a1b      	ldr	r2, [pc, #108]	@ (80052f8 <pvPortMalloc+0x18c>)
 800528c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800528e:	4b1a      	ldr	r3, [pc, #104]	@ (80052f8 <pvPortMalloc+0x18c>)
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	4b1b      	ldr	r3, [pc, #108]	@ (8005300 <pvPortMalloc+0x194>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	429a      	cmp	r2, r3
 8005298:	d203      	bcs.n	80052a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800529a:	4b17      	ldr	r3, [pc, #92]	@ (80052f8 <pvPortMalloc+0x18c>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a18      	ldr	r2, [pc, #96]	@ (8005300 <pvPortMalloc+0x194>)
 80052a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80052a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	4b13      	ldr	r3, [pc, #76]	@ (80052f4 <pvPortMalloc+0x188>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	431a      	orrs	r2, r3
 80052ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80052b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80052b6:	4b13      	ldr	r3, [pc, #76]	@ (8005304 <pvPortMalloc+0x198>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	3301      	adds	r3, #1
 80052bc:	4a11      	ldr	r2, [pc, #68]	@ (8005304 <pvPortMalloc+0x198>)
 80052be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80052c0:	f7fe fcee 	bl	8003ca0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	f003 0307 	and.w	r3, r3, #7
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00b      	beq.n	80052e6 <pvPortMalloc+0x17a>
	__asm volatile
 80052ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d2:	f383 8811 	msr	BASEPRI, r3
 80052d6:	f3bf 8f6f 	isb	sy
 80052da:	f3bf 8f4f 	dsb	sy
 80052de:	60fb      	str	r3, [r7, #12]
}
 80052e0:	bf00      	nop
 80052e2:	bf00      	nop
 80052e4:	e7fd      	b.n	80052e2 <pvPortMalloc+0x176>
	return pvReturn;
 80052e6:	69fb      	ldr	r3, [r7, #28]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3728      	adds	r7, #40	@ 0x28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	20004a64 	.word	0x20004a64
 80052f4:	20004a78 	.word	0x20004a78
 80052f8:	20004a68 	.word	0x20004a68
 80052fc:	20004a5c 	.word	0x20004a5c
 8005300:	20004a6c 	.word	0x20004a6c
 8005304:	20004a70 	.word	0x20004a70

08005308 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d04f      	beq.n	80053ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800531a:	2308      	movs	r3, #8
 800531c:	425b      	negs	r3, r3
 800531e:	697a      	ldr	r2, [r7, #20]
 8005320:	4413      	add	r3, r2
 8005322:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	685a      	ldr	r2, [r3, #4]
 800532c:	4b25      	ldr	r3, [pc, #148]	@ (80053c4 <vPortFree+0xbc>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4013      	ands	r3, r2
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10b      	bne.n	800534e <vPortFree+0x46>
	__asm volatile
 8005336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800533a:	f383 8811 	msr	BASEPRI, r3
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f3bf 8f4f 	dsb	sy
 8005346:	60fb      	str	r3, [r7, #12]
}
 8005348:	bf00      	nop
 800534a:	bf00      	nop
 800534c:	e7fd      	b.n	800534a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00b      	beq.n	800536e <vPortFree+0x66>
	__asm volatile
 8005356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535a:	f383 8811 	msr	BASEPRI, r3
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	f3bf 8f4f 	dsb	sy
 8005366:	60bb      	str	r3, [r7, #8]
}
 8005368:	bf00      	nop
 800536a:	bf00      	nop
 800536c:	e7fd      	b.n	800536a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	685a      	ldr	r2, [r3, #4]
 8005372:	4b14      	ldr	r3, [pc, #80]	@ (80053c4 <vPortFree+0xbc>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4013      	ands	r3, r2
 8005378:	2b00      	cmp	r3, #0
 800537a:	d01e      	beq.n	80053ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d11a      	bne.n	80053ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	4b0e      	ldr	r3, [pc, #56]	@ (80053c4 <vPortFree+0xbc>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	43db      	mvns	r3, r3
 800538e:	401a      	ands	r2, r3
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005394:	f7fe fc76 	bl	8003c84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	4b0a      	ldr	r3, [pc, #40]	@ (80053c8 <vPortFree+0xc0>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4413      	add	r3, r2
 80053a2:	4a09      	ldr	r2, [pc, #36]	@ (80053c8 <vPortFree+0xc0>)
 80053a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80053a6:	6938      	ldr	r0, [r7, #16]
 80053a8:	f000 f874 	bl	8005494 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80053ac:	4b07      	ldr	r3, [pc, #28]	@ (80053cc <vPortFree+0xc4>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	3301      	adds	r3, #1
 80053b2:	4a06      	ldr	r2, [pc, #24]	@ (80053cc <vPortFree+0xc4>)
 80053b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80053b6:	f7fe fc73 	bl	8003ca0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80053ba:	bf00      	nop
 80053bc:	3718      	adds	r7, #24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	20004a78 	.word	0x20004a78
 80053c8:	20004a68 	.word	0x20004a68
 80053cc:	20004a74 	.word	0x20004a74

080053d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80053d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80053da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80053dc:	4b27      	ldr	r3, [pc, #156]	@ (800547c <prvHeapInit+0xac>)
 80053de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f003 0307 	and.w	r3, r3, #7
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00c      	beq.n	8005404 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	3307      	adds	r3, #7
 80053ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f023 0307 	bic.w	r3, r3, #7
 80053f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80053f8:	68ba      	ldr	r2, [r7, #8]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	1ad3      	subs	r3, r2, r3
 80053fe:	4a1f      	ldr	r2, [pc, #124]	@ (800547c <prvHeapInit+0xac>)
 8005400:	4413      	add	r3, r2
 8005402:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005408:	4a1d      	ldr	r2, [pc, #116]	@ (8005480 <prvHeapInit+0xb0>)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800540e:	4b1c      	ldr	r3, [pc, #112]	@ (8005480 <prvHeapInit+0xb0>)
 8005410:	2200      	movs	r2, #0
 8005412:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	4413      	add	r3, r2
 800541a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800541c:	2208      	movs	r2, #8
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	1a9b      	subs	r3, r3, r2
 8005422:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f023 0307 	bic.w	r3, r3, #7
 800542a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	4a15      	ldr	r2, [pc, #84]	@ (8005484 <prvHeapInit+0xb4>)
 8005430:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005432:	4b14      	ldr	r3, [pc, #80]	@ (8005484 <prvHeapInit+0xb4>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2200      	movs	r2, #0
 8005438:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800543a:	4b12      	ldr	r3, [pc, #72]	@ (8005484 <prvHeapInit+0xb4>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2200      	movs	r2, #0
 8005440:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	1ad2      	subs	r2, r2, r3
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005450:	4b0c      	ldr	r3, [pc, #48]	@ (8005484 <prvHeapInit+0xb4>)
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	4a0a      	ldr	r2, [pc, #40]	@ (8005488 <prvHeapInit+0xb8>)
 800545e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	4a09      	ldr	r2, [pc, #36]	@ (800548c <prvHeapInit+0xbc>)
 8005466:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005468:	4b09      	ldr	r3, [pc, #36]	@ (8005490 <prvHeapInit+0xc0>)
 800546a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800546e:	601a      	str	r2, [r3, #0]
}
 8005470:	bf00      	nop
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr
 800547c:	20000e5c 	.word	0x20000e5c
 8005480:	20004a5c 	.word	0x20004a5c
 8005484:	20004a64 	.word	0x20004a64
 8005488:	20004a6c 	.word	0x20004a6c
 800548c:	20004a68 	.word	0x20004a68
 8005490:	20004a78 	.word	0x20004a78

08005494 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800549c:	4b28      	ldr	r3, [pc, #160]	@ (8005540 <prvInsertBlockIntoFreeList+0xac>)
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	e002      	b.n	80054a8 <prvInsertBlockIntoFreeList+0x14>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	60fb      	str	r3, [r7, #12]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d8f7      	bhi.n	80054a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	4413      	add	r3, r2
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d108      	bne.n	80054d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	441a      	add	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	441a      	add	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d118      	bne.n	800551c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	4b15      	ldr	r3, [pc, #84]	@ (8005544 <prvInsertBlockIntoFreeList+0xb0>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d00d      	beq.n	8005512 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	441a      	add	r2, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	601a      	str	r2, [r3, #0]
 8005510:	e008      	b.n	8005524 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005512:	4b0c      	ldr	r3, [pc, #48]	@ (8005544 <prvInsertBlockIntoFreeList+0xb0>)
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	601a      	str	r2, [r3, #0]
 800551a:	e003      	b.n	8005524 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005524:	68fa      	ldr	r2, [r7, #12]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	429a      	cmp	r2, r3
 800552a:	d002      	beq.n	8005532 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005532:	bf00      	nop
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	20004a5c 	.word	0x20004a5c
 8005544:	20004a64 	.word	0x20004a64

08005548 <std>:
 8005548:	2300      	movs	r3, #0
 800554a:	b510      	push	{r4, lr}
 800554c:	4604      	mov	r4, r0
 800554e:	e9c0 3300 	strd	r3, r3, [r0]
 8005552:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005556:	6083      	str	r3, [r0, #8]
 8005558:	8181      	strh	r1, [r0, #12]
 800555a:	6643      	str	r3, [r0, #100]	@ 0x64
 800555c:	81c2      	strh	r2, [r0, #14]
 800555e:	6183      	str	r3, [r0, #24]
 8005560:	4619      	mov	r1, r3
 8005562:	2208      	movs	r2, #8
 8005564:	305c      	adds	r0, #92	@ 0x5c
 8005566:	f000 f8c3 	bl	80056f0 <memset>
 800556a:	4b0d      	ldr	r3, [pc, #52]	@ (80055a0 <std+0x58>)
 800556c:	6263      	str	r3, [r4, #36]	@ 0x24
 800556e:	4b0d      	ldr	r3, [pc, #52]	@ (80055a4 <std+0x5c>)
 8005570:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005572:	4b0d      	ldr	r3, [pc, #52]	@ (80055a8 <std+0x60>)
 8005574:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005576:	4b0d      	ldr	r3, [pc, #52]	@ (80055ac <std+0x64>)
 8005578:	6323      	str	r3, [r4, #48]	@ 0x30
 800557a:	4b0d      	ldr	r3, [pc, #52]	@ (80055b0 <std+0x68>)
 800557c:	6224      	str	r4, [r4, #32]
 800557e:	429c      	cmp	r4, r3
 8005580:	d006      	beq.n	8005590 <std+0x48>
 8005582:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005586:	4294      	cmp	r4, r2
 8005588:	d002      	beq.n	8005590 <std+0x48>
 800558a:	33d0      	adds	r3, #208	@ 0xd0
 800558c:	429c      	cmp	r4, r3
 800558e:	d105      	bne.n	800559c <std+0x54>
 8005590:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005598:	f000 b8dc 	b.w	8005754 <__retarget_lock_init_recursive>
 800559c:	bd10      	pop	{r4, pc}
 800559e:	bf00      	nop
 80055a0:	08005fc5 	.word	0x08005fc5
 80055a4:	08005fe7 	.word	0x08005fe7
 80055a8:	0800601f 	.word	0x0800601f
 80055ac:	08006043 	.word	0x08006043
 80055b0:	20004a7c 	.word	0x20004a7c

080055b4 <stdio_exit_handler>:
 80055b4:	4a02      	ldr	r2, [pc, #8]	@ (80055c0 <stdio_exit_handler+0xc>)
 80055b6:	4903      	ldr	r1, [pc, #12]	@ (80055c4 <stdio_exit_handler+0x10>)
 80055b8:	4803      	ldr	r0, [pc, #12]	@ (80055c8 <stdio_exit_handler+0x14>)
 80055ba:	f000 b869 	b.w	8005690 <_fwalk_sglue>
 80055be:	bf00      	nop
 80055c0:	20000010 	.word	0x20000010
 80055c4:	08005f5d 	.word	0x08005f5d
 80055c8:	20000020 	.word	0x20000020

080055cc <cleanup_stdio>:
 80055cc:	6841      	ldr	r1, [r0, #4]
 80055ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005600 <cleanup_stdio+0x34>)
 80055d0:	4299      	cmp	r1, r3
 80055d2:	b510      	push	{r4, lr}
 80055d4:	4604      	mov	r4, r0
 80055d6:	d001      	beq.n	80055dc <cleanup_stdio+0x10>
 80055d8:	f000 fcc0 	bl	8005f5c <_fflush_r>
 80055dc:	68a1      	ldr	r1, [r4, #8]
 80055de:	4b09      	ldr	r3, [pc, #36]	@ (8005604 <cleanup_stdio+0x38>)
 80055e0:	4299      	cmp	r1, r3
 80055e2:	d002      	beq.n	80055ea <cleanup_stdio+0x1e>
 80055e4:	4620      	mov	r0, r4
 80055e6:	f000 fcb9 	bl	8005f5c <_fflush_r>
 80055ea:	68e1      	ldr	r1, [r4, #12]
 80055ec:	4b06      	ldr	r3, [pc, #24]	@ (8005608 <cleanup_stdio+0x3c>)
 80055ee:	4299      	cmp	r1, r3
 80055f0:	d004      	beq.n	80055fc <cleanup_stdio+0x30>
 80055f2:	4620      	mov	r0, r4
 80055f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055f8:	f000 bcb0 	b.w	8005f5c <_fflush_r>
 80055fc:	bd10      	pop	{r4, pc}
 80055fe:	bf00      	nop
 8005600:	20004a7c 	.word	0x20004a7c
 8005604:	20004ae4 	.word	0x20004ae4
 8005608:	20004b4c 	.word	0x20004b4c

0800560c <global_stdio_init.part.0>:
 800560c:	b510      	push	{r4, lr}
 800560e:	4b0b      	ldr	r3, [pc, #44]	@ (800563c <global_stdio_init.part.0+0x30>)
 8005610:	4c0b      	ldr	r4, [pc, #44]	@ (8005640 <global_stdio_init.part.0+0x34>)
 8005612:	4a0c      	ldr	r2, [pc, #48]	@ (8005644 <global_stdio_init.part.0+0x38>)
 8005614:	601a      	str	r2, [r3, #0]
 8005616:	4620      	mov	r0, r4
 8005618:	2200      	movs	r2, #0
 800561a:	2104      	movs	r1, #4
 800561c:	f7ff ff94 	bl	8005548 <std>
 8005620:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005624:	2201      	movs	r2, #1
 8005626:	2109      	movs	r1, #9
 8005628:	f7ff ff8e 	bl	8005548 <std>
 800562c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005630:	2202      	movs	r2, #2
 8005632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005636:	2112      	movs	r1, #18
 8005638:	f7ff bf86 	b.w	8005548 <std>
 800563c:	20004bb4 	.word	0x20004bb4
 8005640:	20004a7c 	.word	0x20004a7c
 8005644:	080055b5 	.word	0x080055b5

08005648 <__sfp_lock_acquire>:
 8005648:	4801      	ldr	r0, [pc, #4]	@ (8005650 <__sfp_lock_acquire+0x8>)
 800564a:	f000 b884 	b.w	8005756 <__retarget_lock_acquire_recursive>
 800564e:	bf00      	nop
 8005650:	20004bb9 	.word	0x20004bb9

08005654 <__sfp_lock_release>:
 8005654:	4801      	ldr	r0, [pc, #4]	@ (800565c <__sfp_lock_release+0x8>)
 8005656:	f000 b87f 	b.w	8005758 <__retarget_lock_release_recursive>
 800565a:	bf00      	nop
 800565c:	20004bb9 	.word	0x20004bb9

08005660 <__sinit>:
 8005660:	b510      	push	{r4, lr}
 8005662:	4604      	mov	r4, r0
 8005664:	f7ff fff0 	bl	8005648 <__sfp_lock_acquire>
 8005668:	6a23      	ldr	r3, [r4, #32]
 800566a:	b11b      	cbz	r3, 8005674 <__sinit+0x14>
 800566c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005670:	f7ff bff0 	b.w	8005654 <__sfp_lock_release>
 8005674:	4b04      	ldr	r3, [pc, #16]	@ (8005688 <__sinit+0x28>)
 8005676:	6223      	str	r3, [r4, #32]
 8005678:	4b04      	ldr	r3, [pc, #16]	@ (800568c <__sinit+0x2c>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1f5      	bne.n	800566c <__sinit+0xc>
 8005680:	f7ff ffc4 	bl	800560c <global_stdio_init.part.0>
 8005684:	e7f2      	b.n	800566c <__sinit+0xc>
 8005686:	bf00      	nop
 8005688:	080055cd 	.word	0x080055cd
 800568c:	20004bb4 	.word	0x20004bb4

08005690 <_fwalk_sglue>:
 8005690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005694:	4607      	mov	r7, r0
 8005696:	4688      	mov	r8, r1
 8005698:	4614      	mov	r4, r2
 800569a:	2600      	movs	r6, #0
 800569c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056a0:	f1b9 0901 	subs.w	r9, r9, #1
 80056a4:	d505      	bpl.n	80056b2 <_fwalk_sglue+0x22>
 80056a6:	6824      	ldr	r4, [r4, #0]
 80056a8:	2c00      	cmp	r4, #0
 80056aa:	d1f7      	bne.n	800569c <_fwalk_sglue+0xc>
 80056ac:	4630      	mov	r0, r6
 80056ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056b2:	89ab      	ldrh	r3, [r5, #12]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d907      	bls.n	80056c8 <_fwalk_sglue+0x38>
 80056b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056bc:	3301      	adds	r3, #1
 80056be:	d003      	beq.n	80056c8 <_fwalk_sglue+0x38>
 80056c0:	4629      	mov	r1, r5
 80056c2:	4638      	mov	r0, r7
 80056c4:	47c0      	blx	r8
 80056c6:	4306      	orrs	r6, r0
 80056c8:	3568      	adds	r5, #104	@ 0x68
 80056ca:	e7e9      	b.n	80056a0 <_fwalk_sglue+0x10>

080056cc <iprintf>:
 80056cc:	b40f      	push	{r0, r1, r2, r3}
 80056ce:	b507      	push	{r0, r1, r2, lr}
 80056d0:	4906      	ldr	r1, [pc, #24]	@ (80056ec <iprintf+0x20>)
 80056d2:	ab04      	add	r3, sp, #16
 80056d4:	6808      	ldr	r0, [r1, #0]
 80056d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80056da:	6881      	ldr	r1, [r0, #8]
 80056dc:	9301      	str	r3, [sp, #4]
 80056de:	f000 f873 	bl	80057c8 <_vfiprintf_r>
 80056e2:	b003      	add	sp, #12
 80056e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80056e8:	b004      	add	sp, #16
 80056ea:	4770      	bx	lr
 80056ec:	2000001c 	.word	0x2000001c

080056f0 <memset>:
 80056f0:	4402      	add	r2, r0
 80056f2:	4603      	mov	r3, r0
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d100      	bne.n	80056fa <memset+0xa>
 80056f8:	4770      	bx	lr
 80056fa:	f803 1b01 	strb.w	r1, [r3], #1
 80056fe:	e7f9      	b.n	80056f4 <memset+0x4>

08005700 <__errno>:
 8005700:	4b01      	ldr	r3, [pc, #4]	@ (8005708 <__errno+0x8>)
 8005702:	6818      	ldr	r0, [r3, #0]
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	2000001c 	.word	0x2000001c

0800570c <__libc_init_array>:
 800570c:	b570      	push	{r4, r5, r6, lr}
 800570e:	4d0d      	ldr	r5, [pc, #52]	@ (8005744 <__libc_init_array+0x38>)
 8005710:	4c0d      	ldr	r4, [pc, #52]	@ (8005748 <__libc_init_array+0x3c>)
 8005712:	1b64      	subs	r4, r4, r5
 8005714:	10a4      	asrs	r4, r4, #2
 8005716:	2600      	movs	r6, #0
 8005718:	42a6      	cmp	r6, r4
 800571a:	d109      	bne.n	8005730 <__libc_init_array+0x24>
 800571c:	4d0b      	ldr	r5, [pc, #44]	@ (800574c <__libc_init_array+0x40>)
 800571e:	4c0c      	ldr	r4, [pc, #48]	@ (8005750 <__libc_init_array+0x44>)
 8005720:	f000 fe4c 	bl	80063bc <_init>
 8005724:	1b64      	subs	r4, r4, r5
 8005726:	10a4      	asrs	r4, r4, #2
 8005728:	2600      	movs	r6, #0
 800572a:	42a6      	cmp	r6, r4
 800572c:	d105      	bne.n	800573a <__libc_init_array+0x2e>
 800572e:	bd70      	pop	{r4, r5, r6, pc}
 8005730:	f855 3b04 	ldr.w	r3, [r5], #4
 8005734:	4798      	blx	r3
 8005736:	3601      	adds	r6, #1
 8005738:	e7ee      	b.n	8005718 <__libc_init_array+0xc>
 800573a:	f855 3b04 	ldr.w	r3, [r5], #4
 800573e:	4798      	blx	r3
 8005740:	3601      	adds	r6, #1
 8005742:	e7f2      	b.n	800572a <__libc_init_array+0x1e>
 8005744:	08006498 	.word	0x08006498
 8005748:	08006498 	.word	0x08006498
 800574c:	08006498 	.word	0x08006498
 8005750:	0800649c 	.word	0x0800649c

08005754 <__retarget_lock_init_recursive>:
 8005754:	4770      	bx	lr

08005756 <__retarget_lock_acquire_recursive>:
 8005756:	4770      	bx	lr

08005758 <__retarget_lock_release_recursive>:
 8005758:	4770      	bx	lr

0800575a <memcpy>:
 800575a:	440a      	add	r2, r1
 800575c:	4291      	cmp	r1, r2
 800575e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005762:	d100      	bne.n	8005766 <memcpy+0xc>
 8005764:	4770      	bx	lr
 8005766:	b510      	push	{r4, lr}
 8005768:	f811 4b01 	ldrb.w	r4, [r1], #1
 800576c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005770:	4291      	cmp	r1, r2
 8005772:	d1f9      	bne.n	8005768 <memcpy+0xe>
 8005774:	bd10      	pop	{r4, pc}

08005776 <__sfputc_r>:
 8005776:	6893      	ldr	r3, [r2, #8]
 8005778:	3b01      	subs	r3, #1
 800577a:	2b00      	cmp	r3, #0
 800577c:	b410      	push	{r4}
 800577e:	6093      	str	r3, [r2, #8]
 8005780:	da08      	bge.n	8005794 <__sfputc_r+0x1e>
 8005782:	6994      	ldr	r4, [r2, #24]
 8005784:	42a3      	cmp	r3, r4
 8005786:	db01      	blt.n	800578c <__sfputc_r+0x16>
 8005788:	290a      	cmp	r1, #10
 800578a:	d103      	bne.n	8005794 <__sfputc_r+0x1e>
 800578c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005790:	f000 bc5b 	b.w	800604a <__swbuf_r>
 8005794:	6813      	ldr	r3, [r2, #0]
 8005796:	1c58      	adds	r0, r3, #1
 8005798:	6010      	str	r0, [r2, #0]
 800579a:	7019      	strb	r1, [r3, #0]
 800579c:	4608      	mov	r0, r1
 800579e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <__sfputs_r>:
 80057a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057a6:	4606      	mov	r6, r0
 80057a8:	460f      	mov	r7, r1
 80057aa:	4614      	mov	r4, r2
 80057ac:	18d5      	adds	r5, r2, r3
 80057ae:	42ac      	cmp	r4, r5
 80057b0:	d101      	bne.n	80057b6 <__sfputs_r+0x12>
 80057b2:	2000      	movs	r0, #0
 80057b4:	e007      	b.n	80057c6 <__sfputs_r+0x22>
 80057b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057ba:	463a      	mov	r2, r7
 80057bc:	4630      	mov	r0, r6
 80057be:	f7ff ffda 	bl	8005776 <__sfputc_r>
 80057c2:	1c43      	adds	r3, r0, #1
 80057c4:	d1f3      	bne.n	80057ae <__sfputs_r+0xa>
 80057c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080057c8 <_vfiprintf_r>:
 80057c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057cc:	460d      	mov	r5, r1
 80057ce:	b09d      	sub	sp, #116	@ 0x74
 80057d0:	4614      	mov	r4, r2
 80057d2:	4698      	mov	r8, r3
 80057d4:	4606      	mov	r6, r0
 80057d6:	b118      	cbz	r0, 80057e0 <_vfiprintf_r+0x18>
 80057d8:	6a03      	ldr	r3, [r0, #32]
 80057da:	b90b      	cbnz	r3, 80057e0 <_vfiprintf_r+0x18>
 80057dc:	f7ff ff40 	bl	8005660 <__sinit>
 80057e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057e2:	07d9      	lsls	r1, r3, #31
 80057e4:	d405      	bmi.n	80057f2 <_vfiprintf_r+0x2a>
 80057e6:	89ab      	ldrh	r3, [r5, #12]
 80057e8:	059a      	lsls	r2, r3, #22
 80057ea:	d402      	bmi.n	80057f2 <_vfiprintf_r+0x2a>
 80057ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057ee:	f7ff ffb2 	bl	8005756 <__retarget_lock_acquire_recursive>
 80057f2:	89ab      	ldrh	r3, [r5, #12]
 80057f4:	071b      	lsls	r3, r3, #28
 80057f6:	d501      	bpl.n	80057fc <_vfiprintf_r+0x34>
 80057f8:	692b      	ldr	r3, [r5, #16]
 80057fa:	b99b      	cbnz	r3, 8005824 <_vfiprintf_r+0x5c>
 80057fc:	4629      	mov	r1, r5
 80057fe:	4630      	mov	r0, r6
 8005800:	f000 fc62 	bl	80060c8 <__swsetup_r>
 8005804:	b170      	cbz	r0, 8005824 <_vfiprintf_r+0x5c>
 8005806:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005808:	07dc      	lsls	r4, r3, #31
 800580a:	d504      	bpl.n	8005816 <_vfiprintf_r+0x4e>
 800580c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005810:	b01d      	add	sp, #116	@ 0x74
 8005812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005816:	89ab      	ldrh	r3, [r5, #12]
 8005818:	0598      	lsls	r0, r3, #22
 800581a:	d4f7      	bmi.n	800580c <_vfiprintf_r+0x44>
 800581c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800581e:	f7ff ff9b 	bl	8005758 <__retarget_lock_release_recursive>
 8005822:	e7f3      	b.n	800580c <_vfiprintf_r+0x44>
 8005824:	2300      	movs	r3, #0
 8005826:	9309      	str	r3, [sp, #36]	@ 0x24
 8005828:	2320      	movs	r3, #32
 800582a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800582e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005832:	2330      	movs	r3, #48	@ 0x30
 8005834:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80059e4 <_vfiprintf_r+0x21c>
 8005838:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800583c:	f04f 0901 	mov.w	r9, #1
 8005840:	4623      	mov	r3, r4
 8005842:	469a      	mov	sl, r3
 8005844:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005848:	b10a      	cbz	r2, 800584e <_vfiprintf_r+0x86>
 800584a:	2a25      	cmp	r2, #37	@ 0x25
 800584c:	d1f9      	bne.n	8005842 <_vfiprintf_r+0x7a>
 800584e:	ebba 0b04 	subs.w	fp, sl, r4
 8005852:	d00b      	beq.n	800586c <_vfiprintf_r+0xa4>
 8005854:	465b      	mov	r3, fp
 8005856:	4622      	mov	r2, r4
 8005858:	4629      	mov	r1, r5
 800585a:	4630      	mov	r0, r6
 800585c:	f7ff ffa2 	bl	80057a4 <__sfputs_r>
 8005860:	3001      	adds	r0, #1
 8005862:	f000 80a7 	beq.w	80059b4 <_vfiprintf_r+0x1ec>
 8005866:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005868:	445a      	add	r2, fp
 800586a:	9209      	str	r2, [sp, #36]	@ 0x24
 800586c:	f89a 3000 	ldrb.w	r3, [sl]
 8005870:	2b00      	cmp	r3, #0
 8005872:	f000 809f 	beq.w	80059b4 <_vfiprintf_r+0x1ec>
 8005876:	2300      	movs	r3, #0
 8005878:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800587c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005880:	f10a 0a01 	add.w	sl, sl, #1
 8005884:	9304      	str	r3, [sp, #16]
 8005886:	9307      	str	r3, [sp, #28]
 8005888:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800588c:	931a      	str	r3, [sp, #104]	@ 0x68
 800588e:	4654      	mov	r4, sl
 8005890:	2205      	movs	r2, #5
 8005892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005896:	4853      	ldr	r0, [pc, #332]	@ (80059e4 <_vfiprintf_r+0x21c>)
 8005898:	f7fa fcba 	bl	8000210 <memchr>
 800589c:	9a04      	ldr	r2, [sp, #16]
 800589e:	b9d8      	cbnz	r0, 80058d8 <_vfiprintf_r+0x110>
 80058a0:	06d1      	lsls	r1, r2, #27
 80058a2:	bf44      	itt	mi
 80058a4:	2320      	movmi	r3, #32
 80058a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058aa:	0713      	lsls	r3, r2, #28
 80058ac:	bf44      	itt	mi
 80058ae:	232b      	movmi	r3, #43	@ 0x2b
 80058b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058b4:	f89a 3000 	ldrb.w	r3, [sl]
 80058b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80058ba:	d015      	beq.n	80058e8 <_vfiprintf_r+0x120>
 80058bc:	9a07      	ldr	r2, [sp, #28]
 80058be:	4654      	mov	r4, sl
 80058c0:	2000      	movs	r0, #0
 80058c2:	f04f 0c0a 	mov.w	ip, #10
 80058c6:	4621      	mov	r1, r4
 80058c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058cc:	3b30      	subs	r3, #48	@ 0x30
 80058ce:	2b09      	cmp	r3, #9
 80058d0:	d94b      	bls.n	800596a <_vfiprintf_r+0x1a2>
 80058d2:	b1b0      	cbz	r0, 8005902 <_vfiprintf_r+0x13a>
 80058d4:	9207      	str	r2, [sp, #28]
 80058d6:	e014      	b.n	8005902 <_vfiprintf_r+0x13a>
 80058d8:	eba0 0308 	sub.w	r3, r0, r8
 80058dc:	fa09 f303 	lsl.w	r3, r9, r3
 80058e0:	4313      	orrs	r3, r2
 80058e2:	9304      	str	r3, [sp, #16]
 80058e4:	46a2      	mov	sl, r4
 80058e6:	e7d2      	b.n	800588e <_vfiprintf_r+0xc6>
 80058e8:	9b03      	ldr	r3, [sp, #12]
 80058ea:	1d19      	adds	r1, r3, #4
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	9103      	str	r1, [sp, #12]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	bfbb      	ittet	lt
 80058f4:	425b      	neglt	r3, r3
 80058f6:	f042 0202 	orrlt.w	r2, r2, #2
 80058fa:	9307      	strge	r3, [sp, #28]
 80058fc:	9307      	strlt	r3, [sp, #28]
 80058fe:	bfb8      	it	lt
 8005900:	9204      	strlt	r2, [sp, #16]
 8005902:	7823      	ldrb	r3, [r4, #0]
 8005904:	2b2e      	cmp	r3, #46	@ 0x2e
 8005906:	d10a      	bne.n	800591e <_vfiprintf_r+0x156>
 8005908:	7863      	ldrb	r3, [r4, #1]
 800590a:	2b2a      	cmp	r3, #42	@ 0x2a
 800590c:	d132      	bne.n	8005974 <_vfiprintf_r+0x1ac>
 800590e:	9b03      	ldr	r3, [sp, #12]
 8005910:	1d1a      	adds	r2, r3, #4
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	9203      	str	r2, [sp, #12]
 8005916:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800591a:	3402      	adds	r4, #2
 800591c:	9305      	str	r3, [sp, #20]
 800591e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80059f4 <_vfiprintf_r+0x22c>
 8005922:	7821      	ldrb	r1, [r4, #0]
 8005924:	2203      	movs	r2, #3
 8005926:	4650      	mov	r0, sl
 8005928:	f7fa fc72 	bl	8000210 <memchr>
 800592c:	b138      	cbz	r0, 800593e <_vfiprintf_r+0x176>
 800592e:	9b04      	ldr	r3, [sp, #16]
 8005930:	eba0 000a 	sub.w	r0, r0, sl
 8005934:	2240      	movs	r2, #64	@ 0x40
 8005936:	4082      	lsls	r2, r0
 8005938:	4313      	orrs	r3, r2
 800593a:	3401      	adds	r4, #1
 800593c:	9304      	str	r3, [sp, #16]
 800593e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005942:	4829      	ldr	r0, [pc, #164]	@ (80059e8 <_vfiprintf_r+0x220>)
 8005944:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005948:	2206      	movs	r2, #6
 800594a:	f7fa fc61 	bl	8000210 <memchr>
 800594e:	2800      	cmp	r0, #0
 8005950:	d03f      	beq.n	80059d2 <_vfiprintf_r+0x20a>
 8005952:	4b26      	ldr	r3, [pc, #152]	@ (80059ec <_vfiprintf_r+0x224>)
 8005954:	bb1b      	cbnz	r3, 800599e <_vfiprintf_r+0x1d6>
 8005956:	9b03      	ldr	r3, [sp, #12]
 8005958:	3307      	adds	r3, #7
 800595a:	f023 0307 	bic.w	r3, r3, #7
 800595e:	3308      	adds	r3, #8
 8005960:	9303      	str	r3, [sp, #12]
 8005962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005964:	443b      	add	r3, r7
 8005966:	9309      	str	r3, [sp, #36]	@ 0x24
 8005968:	e76a      	b.n	8005840 <_vfiprintf_r+0x78>
 800596a:	fb0c 3202 	mla	r2, ip, r2, r3
 800596e:	460c      	mov	r4, r1
 8005970:	2001      	movs	r0, #1
 8005972:	e7a8      	b.n	80058c6 <_vfiprintf_r+0xfe>
 8005974:	2300      	movs	r3, #0
 8005976:	3401      	adds	r4, #1
 8005978:	9305      	str	r3, [sp, #20]
 800597a:	4619      	mov	r1, r3
 800597c:	f04f 0c0a 	mov.w	ip, #10
 8005980:	4620      	mov	r0, r4
 8005982:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005986:	3a30      	subs	r2, #48	@ 0x30
 8005988:	2a09      	cmp	r2, #9
 800598a:	d903      	bls.n	8005994 <_vfiprintf_r+0x1cc>
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0c6      	beq.n	800591e <_vfiprintf_r+0x156>
 8005990:	9105      	str	r1, [sp, #20]
 8005992:	e7c4      	b.n	800591e <_vfiprintf_r+0x156>
 8005994:	fb0c 2101 	mla	r1, ip, r1, r2
 8005998:	4604      	mov	r4, r0
 800599a:	2301      	movs	r3, #1
 800599c:	e7f0      	b.n	8005980 <_vfiprintf_r+0x1b8>
 800599e:	ab03      	add	r3, sp, #12
 80059a0:	9300      	str	r3, [sp, #0]
 80059a2:	462a      	mov	r2, r5
 80059a4:	4b12      	ldr	r3, [pc, #72]	@ (80059f0 <_vfiprintf_r+0x228>)
 80059a6:	a904      	add	r1, sp, #16
 80059a8:	4630      	mov	r0, r6
 80059aa:	f3af 8000 	nop.w
 80059ae:	4607      	mov	r7, r0
 80059b0:	1c78      	adds	r0, r7, #1
 80059b2:	d1d6      	bne.n	8005962 <_vfiprintf_r+0x19a>
 80059b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80059b6:	07d9      	lsls	r1, r3, #31
 80059b8:	d405      	bmi.n	80059c6 <_vfiprintf_r+0x1fe>
 80059ba:	89ab      	ldrh	r3, [r5, #12]
 80059bc:	059a      	lsls	r2, r3, #22
 80059be:	d402      	bmi.n	80059c6 <_vfiprintf_r+0x1fe>
 80059c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80059c2:	f7ff fec9 	bl	8005758 <__retarget_lock_release_recursive>
 80059c6:	89ab      	ldrh	r3, [r5, #12]
 80059c8:	065b      	lsls	r3, r3, #25
 80059ca:	f53f af1f 	bmi.w	800580c <_vfiprintf_r+0x44>
 80059ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059d0:	e71e      	b.n	8005810 <_vfiprintf_r+0x48>
 80059d2:	ab03      	add	r3, sp, #12
 80059d4:	9300      	str	r3, [sp, #0]
 80059d6:	462a      	mov	r2, r5
 80059d8:	4b05      	ldr	r3, [pc, #20]	@ (80059f0 <_vfiprintf_r+0x228>)
 80059da:	a904      	add	r1, sp, #16
 80059dc:	4630      	mov	r0, r6
 80059de:	f000 f91b 	bl	8005c18 <_printf_i>
 80059e2:	e7e4      	b.n	80059ae <_vfiprintf_r+0x1e6>
 80059e4:	0800645c 	.word	0x0800645c
 80059e8:	08006466 	.word	0x08006466
 80059ec:	00000000 	.word	0x00000000
 80059f0:	080057a5 	.word	0x080057a5
 80059f4:	08006462 	.word	0x08006462

080059f8 <sbrk_aligned>:
 80059f8:	b570      	push	{r4, r5, r6, lr}
 80059fa:	4e0f      	ldr	r6, [pc, #60]	@ (8005a38 <sbrk_aligned+0x40>)
 80059fc:	460c      	mov	r4, r1
 80059fe:	6831      	ldr	r1, [r6, #0]
 8005a00:	4605      	mov	r5, r0
 8005a02:	b911      	cbnz	r1, 8005a0a <sbrk_aligned+0x12>
 8005a04:	f000 fc4c 	bl	80062a0 <_sbrk_r>
 8005a08:	6030      	str	r0, [r6, #0]
 8005a0a:	4621      	mov	r1, r4
 8005a0c:	4628      	mov	r0, r5
 8005a0e:	f000 fc47 	bl	80062a0 <_sbrk_r>
 8005a12:	1c43      	adds	r3, r0, #1
 8005a14:	d103      	bne.n	8005a1e <sbrk_aligned+0x26>
 8005a16:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	bd70      	pop	{r4, r5, r6, pc}
 8005a1e:	1cc4      	adds	r4, r0, #3
 8005a20:	f024 0403 	bic.w	r4, r4, #3
 8005a24:	42a0      	cmp	r0, r4
 8005a26:	d0f8      	beq.n	8005a1a <sbrk_aligned+0x22>
 8005a28:	1a21      	subs	r1, r4, r0
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	f000 fc38 	bl	80062a0 <_sbrk_r>
 8005a30:	3001      	adds	r0, #1
 8005a32:	d1f2      	bne.n	8005a1a <sbrk_aligned+0x22>
 8005a34:	e7ef      	b.n	8005a16 <sbrk_aligned+0x1e>
 8005a36:	bf00      	nop
 8005a38:	20004bbc 	.word	0x20004bbc

08005a3c <_malloc_r>:
 8005a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a40:	1ccd      	adds	r5, r1, #3
 8005a42:	f025 0503 	bic.w	r5, r5, #3
 8005a46:	3508      	adds	r5, #8
 8005a48:	2d0c      	cmp	r5, #12
 8005a4a:	bf38      	it	cc
 8005a4c:	250c      	movcc	r5, #12
 8005a4e:	2d00      	cmp	r5, #0
 8005a50:	4606      	mov	r6, r0
 8005a52:	db01      	blt.n	8005a58 <_malloc_r+0x1c>
 8005a54:	42a9      	cmp	r1, r5
 8005a56:	d904      	bls.n	8005a62 <_malloc_r+0x26>
 8005a58:	230c      	movs	r3, #12
 8005a5a:	6033      	str	r3, [r6, #0]
 8005a5c:	2000      	movs	r0, #0
 8005a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005b38 <_malloc_r+0xfc>
 8005a66:	f000 faa1 	bl	8005fac <__malloc_lock>
 8005a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8005a6e:	461c      	mov	r4, r3
 8005a70:	bb44      	cbnz	r4, 8005ac4 <_malloc_r+0x88>
 8005a72:	4629      	mov	r1, r5
 8005a74:	4630      	mov	r0, r6
 8005a76:	f7ff ffbf 	bl	80059f8 <sbrk_aligned>
 8005a7a:	1c43      	adds	r3, r0, #1
 8005a7c:	4604      	mov	r4, r0
 8005a7e:	d158      	bne.n	8005b32 <_malloc_r+0xf6>
 8005a80:	f8d8 4000 	ldr.w	r4, [r8]
 8005a84:	4627      	mov	r7, r4
 8005a86:	2f00      	cmp	r7, #0
 8005a88:	d143      	bne.n	8005b12 <_malloc_r+0xd6>
 8005a8a:	2c00      	cmp	r4, #0
 8005a8c:	d04b      	beq.n	8005b26 <_malloc_r+0xea>
 8005a8e:	6823      	ldr	r3, [r4, #0]
 8005a90:	4639      	mov	r1, r7
 8005a92:	4630      	mov	r0, r6
 8005a94:	eb04 0903 	add.w	r9, r4, r3
 8005a98:	f000 fc02 	bl	80062a0 <_sbrk_r>
 8005a9c:	4581      	cmp	r9, r0
 8005a9e:	d142      	bne.n	8005b26 <_malloc_r+0xea>
 8005aa0:	6821      	ldr	r1, [r4, #0]
 8005aa2:	1a6d      	subs	r5, r5, r1
 8005aa4:	4629      	mov	r1, r5
 8005aa6:	4630      	mov	r0, r6
 8005aa8:	f7ff ffa6 	bl	80059f8 <sbrk_aligned>
 8005aac:	3001      	adds	r0, #1
 8005aae:	d03a      	beq.n	8005b26 <_malloc_r+0xea>
 8005ab0:	6823      	ldr	r3, [r4, #0]
 8005ab2:	442b      	add	r3, r5
 8005ab4:	6023      	str	r3, [r4, #0]
 8005ab6:	f8d8 3000 	ldr.w	r3, [r8]
 8005aba:	685a      	ldr	r2, [r3, #4]
 8005abc:	bb62      	cbnz	r2, 8005b18 <_malloc_r+0xdc>
 8005abe:	f8c8 7000 	str.w	r7, [r8]
 8005ac2:	e00f      	b.n	8005ae4 <_malloc_r+0xa8>
 8005ac4:	6822      	ldr	r2, [r4, #0]
 8005ac6:	1b52      	subs	r2, r2, r5
 8005ac8:	d420      	bmi.n	8005b0c <_malloc_r+0xd0>
 8005aca:	2a0b      	cmp	r2, #11
 8005acc:	d917      	bls.n	8005afe <_malloc_r+0xc2>
 8005ace:	1961      	adds	r1, r4, r5
 8005ad0:	42a3      	cmp	r3, r4
 8005ad2:	6025      	str	r5, [r4, #0]
 8005ad4:	bf18      	it	ne
 8005ad6:	6059      	strne	r1, [r3, #4]
 8005ad8:	6863      	ldr	r3, [r4, #4]
 8005ada:	bf08      	it	eq
 8005adc:	f8c8 1000 	streq.w	r1, [r8]
 8005ae0:	5162      	str	r2, [r4, r5]
 8005ae2:	604b      	str	r3, [r1, #4]
 8005ae4:	4630      	mov	r0, r6
 8005ae6:	f000 fa67 	bl	8005fb8 <__malloc_unlock>
 8005aea:	f104 000b 	add.w	r0, r4, #11
 8005aee:	1d23      	adds	r3, r4, #4
 8005af0:	f020 0007 	bic.w	r0, r0, #7
 8005af4:	1ac2      	subs	r2, r0, r3
 8005af6:	bf1c      	itt	ne
 8005af8:	1a1b      	subne	r3, r3, r0
 8005afa:	50a3      	strne	r3, [r4, r2]
 8005afc:	e7af      	b.n	8005a5e <_malloc_r+0x22>
 8005afe:	6862      	ldr	r2, [r4, #4]
 8005b00:	42a3      	cmp	r3, r4
 8005b02:	bf0c      	ite	eq
 8005b04:	f8c8 2000 	streq.w	r2, [r8]
 8005b08:	605a      	strne	r2, [r3, #4]
 8005b0a:	e7eb      	b.n	8005ae4 <_malloc_r+0xa8>
 8005b0c:	4623      	mov	r3, r4
 8005b0e:	6864      	ldr	r4, [r4, #4]
 8005b10:	e7ae      	b.n	8005a70 <_malloc_r+0x34>
 8005b12:	463c      	mov	r4, r7
 8005b14:	687f      	ldr	r7, [r7, #4]
 8005b16:	e7b6      	b.n	8005a86 <_malloc_r+0x4a>
 8005b18:	461a      	mov	r2, r3
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	42a3      	cmp	r3, r4
 8005b1e:	d1fb      	bne.n	8005b18 <_malloc_r+0xdc>
 8005b20:	2300      	movs	r3, #0
 8005b22:	6053      	str	r3, [r2, #4]
 8005b24:	e7de      	b.n	8005ae4 <_malloc_r+0xa8>
 8005b26:	230c      	movs	r3, #12
 8005b28:	6033      	str	r3, [r6, #0]
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f000 fa44 	bl	8005fb8 <__malloc_unlock>
 8005b30:	e794      	b.n	8005a5c <_malloc_r+0x20>
 8005b32:	6005      	str	r5, [r0, #0]
 8005b34:	e7d6      	b.n	8005ae4 <_malloc_r+0xa8>
 8005b36:	bf00      	nop
 8005b38:	20004bc0 	.word	0x20004bc0

08005b3c <_printf_common>:
 8005b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b40:	4616      	mov	r6, r2
 8005b42:	4698      	mov	r8, r3
 8005b44:	688a      	ldr	r2, [r1, #8]
 8005b46:	690b      	ldr	r3, [r1, #16]
 8005b48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	bfb8      	it	lt
 8005b50:	4613      	movlt	r3, r2
 8005b52:	6033      	str	r3, [r6, #0]
 8005b54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b58:	4607      	mov	r7, r0
 8005b5a:	460c      	mov	r4, r1
 8005b5c:	b10a      	cbz	r2, 8005b62 <_printf_common+0x26>
 8005b5e:	3301      	adds	r3, #1
 8005b60:	6033      	str	r3, [r6, #0]
 8005b62:	6823      	ldr	r3, [r4, #0]
 8005b64:	0699      	lsls	r1, r3, #26
 8005b66:	bf42      	ittt	mi
 8005b68:	6833      	ldrmi	r3, [r6, #0]
 8005b6a:	3302      	addmi	r3, #2
 8005b6c:	6033      	strmi	r3, [r6, #0]
 8005b6e:	6825      	ldr	r5, [r4, #0]
 8005b70:	f015 0506 	ands.w	r5, r5, #6
 8005b74:	d106      	bne.n	8005b84 <_printf_common+0x48>
 8005b76:	f104 0a19 	add.w	sl, r4, #25
 8005b7a:	68e3      	ldr	r3, [r4, #12]
 8005b7c:	6832      	ldr	r2, [r6, #0]
 8005b7e:	1a9b      	subs	r3, r3, r2
 8005b80:	42ab      	cmp	r3, r5
 8005b82:	dc26      	bgt.n	8005bd2 <_printf_common+0x96>
 8005b84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b88:	6822      	ldr	r2, [r4, #0]
 8005b8a:	3b00      	subs	r3, #0
 8005b8c:	bf18      	it	ne
 8005b8e:	2301      	movne	r3, #1
 8005b90:	0692      	lsls	r2, r2, #26
 8005b92:	d42b      	bmi.n	8005bec <_printf_common+0xb0>
 8005b94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b98:	4641      	mov	r1, r8
 8005b9a:	4638      	mov	r0, r7
 8005b9c:	47c8      	blx	r9
 8005b9e:	3001      	adds	r0, #1
 8005ba0:	d01e      	beq.n	8005be0 <_printf_common+0xa4>
 8005ba2:	6823      	ldr	r3, [r4, #0]
 8005ba4:	6922      	ldr	r2, [r4, #16]
 8005ba6:	f003 0306 	and.w	r3, r3, #6
 8005baa:	2b04      	cmp	r3, #4
 8005bac:	bf02      	ittt	eq
 8005bae:	68e5      	ldreq	r5, [r4, #12]
 8005bb0:	6833      	ldreq	r3, [r6, #0]
 8005bb2:	1aed      	subeq	r5, r5, r3
 8005bb4:	68a3      	ldr	r3, [r4, #8]
 8005bb6:	bf0c      	ite	eq
 8005bb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bbc:	2500      	movne	r5, #0
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	bfc4      	itt	gt
 8005bc2:	1a9b      	subgt	r3, r3, r2
 8005bc4:	18ed      	addgt	r5, r5, r3
 8005bc6:	2600      	movs	r6, #0
 8005bc8:	341a      	adds	r4, #26
 8005bca:	42b5      	cmp	r5, r6
 8005bcc:	d11a      	bne.n	8005c04 <_printf_common+0xc8>
 8005bce:	2000      	movs	r0, #0
 8005bd0:	e008      	b.n	8005be4 <_printf_common+0xa8>
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	4652      	mov	r2, sl
 8005bd6:	4641      	mov	r1, r8
 8005bd8:	4638      	mov	r0, r7
 8005bda:	47c8      	blx	r9
 8005bdc:	3001      	adds	r0, #1
 8005bde:	d103      	bne.n	8005be8 <_printf_common+0xac>
 8005be0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005be8:	3501      	adds	r5, #1
 8005bea:	e7c6      	b.n	8005b7a <_printf_common+0x3e>
 8005bec:	18e1      	adds	r1, r4, r3
 8005bee:	1c5a      	adds	r2, r3, #1
 8005bf0:	2030      	movs	r0, #48	@ 0x30
 8005bf2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005bf6:	4422      	add	r2, r4
 8005bf8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005bfc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c00:	3302      	adds	r3, #2
 8005c02:	e7c7      	b.n	8005b94 <_printf_common+0x58>
 8005c04:	2301      	movs	r3, #1
 8005c06:	4622      	mov	r2, r4
 8005c08:	4641      	mov	r1, r8
 8005c0a:	4638      	mov	r0, r7
 8005c0c:	47c8      	blx	r9
 8005c0e:	3001      	adds	r0, #1
 8005c10:	d0e6      	beq.n	8005be0 <_printf_common+0xa4>
 8005c12:	3601      	adds	r6, #1
 8005c14:	e7d9      	b.n	8005bca <_printf_common+0x8e>
	...

08005c18 <_printf_i>:
 8005c18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c1c:	7e0f      	ldrb	r7, [r1, #24]
 8005c1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c20:	2f78      	cmp	r7, #120	@ 0x78
 8005c22:	4691      	mov	r9, r2
 8005c24:	4680      	mov	r8, r0
 8005c26:	460c      	mov	r4, r1
 8005c28:	469a      	mov	sl, r3
 8005c2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c2e:	d807      	bhi.n	8005c40 <_printf_i+0x28>
 8005c30:	2f62      	cmp	r7, #98	@ 0x62
 8005c32:	d80a      	bhi.n	8005c4a <_printf_i+0x32>
 8005c34:	2f00      	cmp	r7, #0
 8005c36:	f000 80d1 	beq.w	8005ddc <_printf_i+0x1c4>
 8005c3a:	2f58      	cmp	r7, #88	@ 0x58
 8005c3c:	f000 80b8 	beq.w	8005db0 <_printf_i+0x198>
 8005c40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c48:	e03a      	b.n	8005cc0 <_printf_i+0xa8>
 8005c4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c4e:	2b15      	cmp	r3, #21
 8005c50:	d8f6      	bhi.n	8005c40 <_printf_i+0x28>
 8005c52:	a101      	add	r1, pc, #4	@ (adr r1, 8005c58 <_printf_i+0x40>)
 8005c54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c58:	08005cb1 	.word	0x08005cb1
 8005c5c:	08005cc5 	.word	0x08005cc5
 8005c60:	08005c41 	.word	0x08005c41
 8005c64:	08005c41 	.word	0x08005c41
 8005c68:	08005c41 	.word	0x08005c41
 8005c6c:	08005c41 	.word	0x08005c41
 8005c70:	08005cc5 	.word	0x08005cc5
 8005c74:	08005c41 	.word	0x08005c41
 8005c78:	08005c41 	.word	0x08005c41
 8005c7c:	08005c41 	.word	0x08005c41
 8005c80:	08005c41 	.word	0x08005c41
 8005c84:	08005dc3 	.word	0x08005dc3
 8005c88:	08005cef 	.word	0x08005cef
 8005c8c:	08005d7d 	.word	0x08005d7d
 8005c90:	08005c41 	.word	0x08005c41
 8005c94:	08005c41 	.word	0x08005c41
 8005c98:	08005de5 	.word	0x08005de5
 8005c9c:	08005c41 	.word	0x08005c41
 8005ca0:	08005cef 	.word	0x08005cef
 8005ca4:	08005c41 	.word	0x08005c41
 8005ca8:	08005c41 	.word	0x08005c41
 8005cac:	08005d85 	.word	0x08005d85
 8005cb0:	6833      	ldr	r3, [r6, #0]
 8005cb2:	1d1a      	adds	r2, r3, #4
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	6032      	str	r2, [r6, #0]
 8005cb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e09c      	b.n	8005dfe <_printf_i+0x1e6>
 8005cc4:	6833      	ldr	r3, [r6, #0]
 8005cc6:	6820      	ldr	r0, [r4, #0]
 8005cc8:	1d19      	adds	r1, r3, #4
 8005cca:	6031      	str	r1, [r6, #0]
 8005ccc:	0606      	lsls	r6, r0, #24
 8005cce:	d501      	bpl.n	8005cd4 <_printf_i+0xbc>
 8005cd0:	681d      	ldr	r5, [r3, #0]
 8005cd2:	e003      	b.n	8005cdc <_printf_i+0xc4>
 8005cd4:	0645      	lsls	r5, r0, #25
 8005cd6:	d5fb      	bpl.n	8005cd0 <_printf_i+0xb8>
 8005cd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005cdc:	2d00      	cmp	r5, #0
 8005cde:	da03      	bge.n	8005ce8 <_printf_i+0xd0>
 8005ce0:	232d      	movs	r3, #45	@ 0x2d
 8005ce2:	426d      	negs	r5, r5
 8005ce4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ce8:	4858      	ldr	r0, [pc, #352]	@ (8005e4c <_printf_i+0x234>)
 8005cea:	230a      	movs	r3, #10
 8005cec:	e011      	b.n	8005d12 <_printf_i+0xfa>
 8005cee:	6821      	ldr	r1, [r4, #0]
 8005cf0:	6833      	ldr	r3, [r6, #0]
 8005cf2:	0608      	lsls	r0, r1, #24
 8005cf4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005cf8:	d402      	bmi.n	8005d00 <_printf_i+0xe8>
 8005cfa:	0649      	lsls	r1, r1, #25
 8005cfc:	bf48      	it	mi
 8005cfe:	b2ad      	uxthmi	r5, r5
 8005d00:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d02:	4852      	ldr	r0, [pc, #328]	@ (8005e4c <_printf_i+0x234>)
 8005d04:	6033      	str	r3, [r6, #0]
 8005d06:	bf14      	ite	ne
 8005d08:	230a      	movne	r3, #10
 8005d0a:	2308      	moveq	r3, #8
 8005d0c:	2100      	movs	r1, #0
 8005d0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d12:	6866      	ldr	r6, [r4, #4]
 8005d14:	60a6      	str	r6, [r4, #8]
 8005d16:	2e00      	cmp	r6, #0
 8005d18:	db05      	blt.n	8005d26 <_printf_i+0x10e>
 8005d1a:	6821      	ldr	r1, [r4, #0]
 8005d1c:	432e      	orrs	r6, r5
 8005d1e:	f021 0104 	bic.w	r1, r1, #4
 8005d22:	6021      	str	r1, [r4, #0]
 8005d24:	d04b      	beq.n	8005dbe <_printf_i+0x1a6>
 8005d26:	4616      	mov	r6, r2
 8005d28:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d2c:	fb03 5711 	mls	r7, r3, r1, r5
 8005d30:	5dc7      	ldrb	r7, [r0, r7]
 8005d32:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d36:	462f      	mov	r7, r5
 8005d38:	42bb      	cmp	r3, r7
 8005d3a:	460d      	mov	r5, r1
 8005d3c:	d9f4      	bls.n	8005d28 <_printf_i+0x110>
 8005d3e:	2b08      	cmp	r3, #8
 8005d40:	d10b      	bne.n	8005d5a <_printf_i+0x142>
 8005d42:	6823      	ldr	r3, [r4, #0]
 8005d44:	07df      	lsls	r7, r3, #31
 8005d46:	d508      	bpl.n	8005d5a <_printf_i+0x142>
 8005d48:	6923      	ldr	r3, [r4, #16]
 8005d4a:	6861      	ldr	r1, [r4, #4]
 8005d4c:	4299      	cmp	r1, r3
 8005d4e:	bfde      	ittt	le
 8005d50:	2330      	movle	r3, #48	@ 0x30
 8005d52:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d56:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005d5a:	1b92      	subs	r2, r2, r6
 8005d5c:	6122      	str	r2, [r4, #16]
 8005d5e:	f8cd a000 	str.w	sl, [sp]
 8005d62:	464b      	mov	r3, r9
 8005d64:	aa03      	add	r2, sp, #12
 8005d66:	4621      	mov	r1, r4
 8005d68:	4640      	mov	r0, r8
 8005d6a:	f7ff fee7 	bl	8005b3c <_printf_common>
 8005d6e:	3001      	adds	r0, #1
 8005d70:	d14a      	bne.n	8005e08 <_printf_i+0x1f0>
 8005d72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d76:	b004      	add	sp, #16
 8005d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d7c:	6823      	ldr	r3, [r4, #0]
 8005d7e:	f043 0320 	orr.w	r3, r3, #32
 8005d82:	6023      	str	r3, [r4, #0]
 8005d84:	4832      	ldr	r0, [pc, #200]	@ (8005e50 <_printf_i+0x238>)
 8005d86:	2778      	movs	r7, #120	@ 0x78
 8005d88:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d8c:	6823      	ldr	r3, [r4, #0]
 8005d8e:	6831      	ldr	r1, [r6, #0]
 8005d90:	061f      	lsls	r7, r3, #24
 8005d92:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d96:	d402      	bmi.n	8005d9e <_printf_i+0x186>
 8005d98:	065f      	lsls	r7, r3, #25
 8005d9a:	bf48      	it	mi
 8005d9c:	b2ad      	uxthmi	r5, r5
 8005d9e:	6031      	str	r1, [r6, #0]
 8005da0:	07d9      	lsls	r1, r3, #31
 8005da2:	bf44      	itt	mi
 8005da4:	f043 0320 	orrmi.w	r3, r3, #32
 8005da8:	6023      	strmi	r3, [r4, #0]
 8005daa:	b11d      	cbz	r5, 8005db4 <_printf_i+0x19c>
 8005dac:	2310      	movs	r3, #16
 8005dae:	e7ad      	b.n	8005d0c <_printf_i+0xf4>
 8005db0:	4826      	ldr	r0, [pc, #152]	@ (8005e4c <_printf_i+0x234>)
 8005db2:	e7e9      	b.n	8005d88 <_printf_i+0x170>
 8005db4:	6823      	ldr	r3, [r4, #0]
 8005db6:	f023 0320 	bic.w	r3, r3, #32
 8005dba:	6023      	str	r3, [r4, #0]
 8005dbc:	e7f6      	b.n	8005dac <_printf_i+0x194>
 8005dbe:	4616      	mov	r6, r2
 8005dc0:	e7bd      	b.n	8005d3e <_printf_i+0x126>
 8005dc2:	6833      	ldr	r3, [r6, #0]
 8005dc4:	6825      	ldr	r5, [r4, #0]
 8005dc6:	6961      	ldr	r1, [r4, #20]
 8005dc8:	1d18      	adds	r0, r3, #4
 8005dca:	6030      	str	r0, [r6, #0]
 8005dcc:	062e      	lsls	r6, r5, #24
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	d501      	bpl.n	8005dd6 <_printf_i+0x1be>
 8005dd2:	6019      	str	r1, [r3, #0]
 8005dd4:	e002      	b.n	8005ddc <_printf_i+0x1c4>
 8005dd6:	0668      	lsls	r0, r5, #25
 8005dd8:	d5fb      	bpl.n	8005dd2 <_printf_i+0x1ba>
 8005dda:	8019      	strh	r1, [r3, #0]
 8005ddc:	2300      	movs	r3, #0
 8005dde:	6123      	str	r3, [r4, #16]
 8005de0:	4616      	mov	r6, r2
 8005de2:	e7bc      	b.n	8005d5e <_printf_i+0x146>
 8005de4:	6833      	ldr	r3, [r6, #0]
 8005de6:	1d1a      	adds	r2, r3, #4
 8005de8:	6032      	str	r2, [r6, #0]
 8005dea:	681e      	ldr	r6, [r3, #0]
 8005dec:	6862      	ldr	r2, [r4, #4]
 8005dee:	2100      	movs	r1, #0
 8005df0:	4630      	mov	r0, r6
 8005df2:	f7fa fa0d 	bl	8000210 <memchr>
 8005df6:	b108      	cbz	r0, 8005dfc <_printf_i+0x1e4>
 8005df8:	1b80      	subs	r0, r0, r6
 8005dfa:	6060      	str	r0, [r4, #4]
 8005dfc:	6863      	ldr	r3, [r4, #4]
 8005dfe:	6123      	str	r3, [r4, #16]
 8005e00:	2300      	movs	r3, #0
 8005e02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e06:	e7aa      	b.n	8005d5e <_printf_i+0x146>
 8005e08:	6923      	ldr	r3, [r4, #16]
 8005e0a:	4632      	mov	r2, r6
 8005e0c:	4649      	mov	r1, r9
 8005e0e:	4640      	mov	r0, r8
 8005e10:	47d0      	blx	sl
 8005e12:	3001      	adds	r0, #1
 8005e14:	d0ad      	beq.n	8005d72 <_printf_i+0x15a>
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	079b      	lsls	r3, r3, #30
 8005e1a:	d413      	bmi.n	8005e44 <_printf_i+0x22c>
 8005e1c:	68e0      	ldr	r0, [r4, #12]
 8005e1e:	9b03      	ldr	r3, [sp, #12]
 8005e20:	4298      	cmp	r0, r3
 8005e22:	bfb8      	it	lt
 8005e24:	4618      	movlt	r0, r3
 8005e26:	e7a6      	b.n	8005d76 <_printf_i+0x15e>
 8005e28:	2301      	movs	r3, #1
 8005e2a:	4632      	mov	r2, r6
 8005e2c:	4649      	mov	r1, r9
 8005e2e:	4640      	mov	r0, r8
 8005e30:	47d0      	blx	sl
 8005e32:	3001      	adds	r0, #1
 8005e34:	d09d      	beq.n	8005d72 <_printf_i+0x15a>
 8005e36:	3501      	adds	r5, #1
 8005e38:	68e3      	ldr	r3, [r4, #12]
 8005e3a:	9903      	ldr	r1, [sp, #12]
 8005e3c:	1a5b      	subs	r3, r3, r1
 8005e3e:	42ab      	cmp	r3, r5
 8005e40:	dcf2      	bgt.n	8005e28 <_printf_i+0x210>
 8005e42:	e7eb      	b.n	8005e1c <_printf_i+0x204>
 8005e44:	2500      	movs	r5, #0
 8005e46:	f104 0619 	add.w	r6, r4, #25
 8005e4a:	e7f5      	b.n	8005e38 <_printf_i+0x220>
 8005e4c:	0800646d 	.word	0x0800646d
 8005e50:	0800647e 	.word	0x0800647e

08005e54 <__sflush_r>:
 8005e54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e5c:	0716      	lsls	r6, r2, #28
 8005e5e:	4605      	mov	r5, r0
 8005e60:	460c      	mov	r4, r1
 8005e62:	d454      	bmi.n	8005f0e <__sflush_r+0xba>
 8005e64:	684b      	ldr	r3, [r1, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	dc02      	bgt.n	8005e70 <__sflush_r+0x1c>
 8005e6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	dd48      	ble.n	8005f02 <__sflush_r+0xae>
 8005e70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e72:	2e00      	cmp	r6, #0
 8005e74:	d045      	beq.n	8005f02 <__sflush_r+0xae>
 8005e76:	2300      	movs	r3, #0
 8005e78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005e7c:	682f      	ldr	r7, [r5, #0]
 8005e7e:	6a21      	ldr	r1, [r4, #32]
 8005e80:	602b      	str	r3, [r5, #0]
 8005e82:	d030      	beq.n	8005ee6 <__sflush_r+0x92>
 8005e84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005e86:	89a3      	ldrh	r3, [r4, #12]
 8005e88:	0759      	lsls	r1, r3, #29
 8005e8a:	d505      	bpl.n	8005e98 <__sflush_r+0x44>
 8005e8c:	6863      	ldr	r3, [r4, #4]
 8005e8e:	1ad2      	subs	r2, r2, r3
 8005e90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005e92:	b10b      	cbz	r3, 8005e98 <__sflush_r+0x44>
 8005e94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e96:	1ad2      	subs	r2, r2, r3
 8005e98:	2300      	movs	r3, #0
 8005e9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e9c:	6a21      	ldr	r1, [r4, #32]
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	47b0      	blx	r6
 8005ea2:	1c43      	adds	r3, r0, #1
 8005ea4:	89a3      	ldrh	r3, [r4, #12]
 8005ea6:	d106      	bne.n	8005eb6 <__sflush_r+0x62>
 8005ea8:	6829      	ldr	r1, [r5, #0]
 8005eaa:	291d      	cmp	r1, #29
 8005eac:	d82b      	bhi.n	8005f06 <__sflush_r+0xb2>
 8005eae:	4a2a      	ldr	r2, [pc, #168]	@ (8005f58 <__sflush_r+0x104>)
 8005eb0:	40ca      	lsrs	r2, r1
 8005eb2:	07d6      	lsls	r6, r2, #31
 8005eb4:	d527      	bpl.n	8005f06 <__sflush_r+0xb2>
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	6062      	str	r2, [r4, #4]
 8005eba:	04d9      	lsls	r1, r3, #19
 8005ebc:	6922      	ldr	r2, [r4, #16]
 8005ebe:	6022      	str	r2, [r4, #0]
 8005ec0:	d504      	bpl.n	8005ecc <__sflush_r+0x78>
 8005ec2:	1c42      	adds	r2, r0, #1
 8005ec4:	d101      	bne.n	8005eca <__sflush_r+0x76>
 8005ec6:	682b      	ldr	r3, [r5, #0]
 8005ec8:	b903      	cbnz	r3, 8005ecc <__sflush_r+0x78>
 8005eca:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ecc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ece:	602f      	str	r7, [r5, #0]
 8005ed0:	b1b9      	cbz	r1, 8005f02 <__sflush_r+0xae>
 8005ed2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ed6:	4299      	cmp	r1, r3
 8005ed8:	d002      	beq.n	8005ee0 <__sflush_r+0x8c>
 8005eda:	4628      	mov	r0, r5
 8005edc:	f000 fa24 	bl	8006328 <_free_r>
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ee4:	e00d      	b.n	8005f02 <__sflush_r+0xae>
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	4628      	mov	r0, r5
 8005eea:	47b0      	blx	r6
 8005eec:	4602      	mov	r2, r0
 8005eee:	1c50      	adds	r0, r2, #1
 8005ef0:	d1c9      	bne.n	8005e86 <__sflush_r+0x32>
 8005ef2:	682b      	ldr	r3, [r5, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d0c6      	beq.n	8005e86 <__sflush_r+0x32>
 8005ef8:	2b1d      	cmp	r3, #29
 8005efa:	d001      	beq.n	8005f00 <__sflush_r+0xac>
 8005efc:	2b16      	cmp	r3, #22
 8005efe:	d11e      	bne.n	8005f3e <__sflush_r+0xea>
 8005f00:	602f      	str	r7, [r5, #0]
 8005f02:	2000      	movs	r0, #0
 8005f04:	e022      	b.n	8005f4c <__sflush_r+0xf8>
 8005f06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f0a:	b21b      	sxth	r3, r3
 8005f0c:	e01b      	b.n	8005f46 <__sflush_r+0xf2>
 8005f0e:	690f      	ldr	r7, [r1, #16]
 8005f10:	2f00      	cmp	r7, #0
 8005f12:	d0f6      	beq.n	8005f02 <__sflush_r+0xae>
 8005f14:	0793      	lsls	r3, r2, #30
 8005f16:	680e      	ldr	r6, [r1, #0]
 8005f18:	bf08      	it	eq
 8005f1a:	694b      	ldreq	r3, [r1, #20]
 8005f1c:	600f      	str	r7, [r1, #0]
 8005f1e:	bf18      	it	ne
 8005f20:	2300      	movne	r3, #0
 8005f22:	eba6 0807 	sub.w	r8, r6, r7
 8005f26:	608b      	str	r3, [r1, #8]
 8005f28:	f1b8 0f00 	cmp.w	r8, #0
 8005f2c:	dde9      	ble.n	8005f02 <__sflush_r+0xae>
 8005f2e:	6a21      	ldr	r1, [r4, #32]
 8005f30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005f32:	4643      	mov	r3, r8
 8005f34:	463a      	mov	r2, r7
 8005f36:	4628      	mov	r0, r5
 8005f38:	47b0      	blx	r6
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	dc08      	bgt.n	8005f50 <__sflush_r+0xfc>
 8005f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f46:	81a3      	strh	r3, [r4, #12]
 8005f48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f50:	4407      	add	r7, r0
 8005f52:	eba8 0800 	sub.w	r8, r8, r0
 8005f56:	e7e7      	b.n	8005f28 <__sflush_r+0xd4>
 8005f58:	20400001 	.word	0x20400001

08005f5c <_fflush_r>:
 8005f5c:	b538      	push	{r3, r4, r5, lr}
 8005f5e:	690b      	ldr	r3, [r1, #16]
 8005f60:	4605      	mov	r5, r0
 8005f62:	460c      	mov	r4, r1
 8005f64:	b913      	cbnz	r3, 8005f6c <_fflush_r+0x10>
 8005f66:	2500      	movs	r5, #0
 8005f68:	4628      	mov	r0, r5
 8005f6a:	bd38      	pop	{r3, r4, r5, pc}
 8005f6c:	b118      	cbz	r0, 8005f76 <_fflush_r+0x1a>
 8005f6e:	6a03      	ldr	r3, [r0, #32]
 8005f70:	b90b      	cbnz	r3, 8005f76 <_fflush_r+0x1a>
 8005f72:	f7ff fb75 	bl	8005660 <__sinit>
 8005f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d0f3      	beq.n	8005f66 <_fflush_r+0xa>
 8005f7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f80:	07d0      	lsls	r0, r2, #31
 8005f82:	d404      	bmi.n	8005f8e <_fflush_r+0x32>
 8005f84:	0599      	lsls	r1, r3, #22
 8005f86:	d402      	bmi.n	8005f8e <_fflush_r+0x32>
 8005f88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f8a:	f7ff fbe4 	bl	8005756 <__retarget_lock_acquire_recursive>
 8005f8e:	4628      	mov	r0, r5
 8005f90:	4621      	mov	r1, r4
 8005f92:	f7ff ff5f 	bl	8005e54 <__sflush_r>
 8005f96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f98:	07da      	lsls	r2, r3, #31
 8005f9a:	4605      	mov	r5, r0
 8005f9c:	d4e4      	bmi.n	8005f68 <_fflush_r+0xc>
 8005f9e:	89a3      	ldrh	r3, [r4, #12]
 8005fa0:	059b      	lsls	r3, r3, #22
 8005fa2:	d4e1      	bmi.n	8005f68 <_fflush_r+0xc>
 8005fa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fa6:	f7ff fbd7 	bl	8005758 <__retarget_lock_release_recursive>
 8005faa:	e7dd      	b.n	8005f68 <_fflush_r+0xc>

08005fac <__malloc_lock>:
 8005fac:	4801      	ldr	r0, [pc, #4]	@ (8005fb4 <__malloc_lock+0x8>)
 8005fae:	f7ff bbd2 	b.w	8005756 <__retarget_lock_acquire_recursive>
 8005fb2:	bf00      	nop
 8005fb4:	20004bb8 	.word	0x20004bb8

08005fb8 <__malloc_unlock>:
 8005fb8:	4801      	ldr	r0, [pc, #4]	@ (8005fc0 <__malloc_unlock+0x8>)
 8005fba:	f7ff bbcd 	b.w	8005758 <__retarget_lock_release_recursive>
 8005fbe:	bf00      	nop
 8005fc0:	20004bb8 	.word	0x20004bb8

08005fc4 <__sread>:
 8005fc4:	b510      	push	{r4, lr}
 8005fc6:	460c      	mov	r4, r1
 8005fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fcc:	f000 f956 	bl	800627c <_read_r>
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	bfab      	itete	ge
 8005fd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005fd6:	89a3      	ldrhlt	r3, [r4, #12]
 8005fd8:	181b      	addge	r3, r3, r0
 8005fda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005fde:	bfac      	ite	ge
 8005fe0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005fe2:	81a3      	strhlt	r3, [r4, #12]
 8005fe4:	bd10      	pop	{r4, pc}

08005fe6 <__swrite>:
 8005fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fea:	461f      	mov	r7, r3
 8005fec:	898b      	ldrh	r3, [r1, #12]
 8005fee:	05db      	lsls	r3, r3, #23
 8005ff0:	4605      	mov	r5, r0
 8005ff2:	460c      	mov	r4, r1
 8005ff4:	4616      	mov	r6, r2
 8005ff6:	d505      	bpl.n	8006004 <__swrite+0x1e>
 8005ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ffc:	2302      	movs	r3, #2
 8005ffe:	2200      	movs	r2, #0
 8006000:	f000 f92a 	bl	8006258 <_lseek_r>
 8006004:	89a3      	ldrh	r3, [r4, #12]
 8006006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800600a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800600e:	81a3      	strh	r3, [r4, #12]
 8006010:	4632      	mov	r2, r6
 8006012:	463b      	mov	r3, r7
 8006014:	4628      	mov	r0, r5
 8006016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800601a:	f000 b951 	b.w	80062c0 <_write_r>

0800601e <__sseek>:
 800601e:	b510      	push	{r4, lr}
 8006020:	460c      	mov	r4, r1
 8006022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006026:	f000 f917 	bl	8006258 <_lseek_r>
 800602a:	1c43      	adds	r3, r0, #1
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	bf15      	itete	ne
 8006030:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006032:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006036:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800603a:	81a3      	strheq	r3, [r4, #12]
 800603c:	bf18      	it	ne
 800603e:	81a3      	strhne	r3, [r4, #12]
 8006040:	bd10      	pop	{r4, pc}

08006042 <__sclose>:
 8006042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006046:	f000 b94d 	b.w	80062e4 <_close_r>

0800604a <__swbuf_r>:
 800604a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800604c:	460e      	mov	r6, r1
 800604e:	4614      	mov	r4, r2
 8006050:	4605      	mov	r5, r0
 8006052:	b118      	cbz	r0, 800605c <__swbuf_r+0x12>
 8006054:	6a03      	ldr	r3, [r0, #32]
 8006056:	b90b      	cbnz	r3, 800605c <__swbuf_r+0x12>
 8006058:	f7ff fb02 	bl	8005660 <__sinit>
 800605c:	69a3      	ldr	r3, [r4, #24]
 800605e:	60a3      	str	r3, [r4, #8]
 8006060:	89a3      	ldrh	r3, [r4, #12]
 8006062:	071a      	lsls	r2, r3, #28
 8006064:	d501      	bpl.n	800606a <__swbuf_r+0x20>
 8006066:	6923      	ldr	r3, [r4, #16]
 8006068:	b943      	cbnz	r3, 800607c <__swbuf_r+0x32>
 800606a:	4621      	mov	r1, r4
 800606c:	4628      	mov	r0, r5
 800606e:	f000 f82b 	bl	80060c8 <__swsetup_r>
 8006072:	b118      	cbz	r0, 800607c <__swbuf_r+0x32>
 8006074:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006078:	4638      	mov	r0, r7
 800607a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	6922      	ldr	r2, [r4, #16]
 8006080:	1a98      	subs	r0, r3, r2
 8006082:	6963      	ldr	r3, [r4, #20]
 8006084:	b2f6      	uxtb	r6, r6
 8006086:	4283      	cmp	r3, r0
 8006088:	4637      	mov	r7, r6
 800608a:	dc05      	bgt.n	8006098 <__swbuf_r+0x4e>
 800608c:	4621      	mov	r1, r4
 800608e:	4628      	mov	r0, r5
 8006090:	f7ff ff64 	bl	8005f5c <_fflush_r>
 8006094:	2800      	cmp	r0, #0
 8006096:	d1ed      	bne.n	8006074 <__swbuf_r+0x2a>
 8006098:	68a3      	ldr	r3, [r4, #8]
 800609a:	3b01      	subs	r3, #1
 800609c:	60a3      	str	r3, [r4, #8]
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	1c5a      	adds	r2, r3, #1
 80060a2:	6022      	str	r2, [r4, #0]
 80060a4:	701e      	strb	r6, [r3, #0]
 80060a6:	6962      	ldr	r2, [r4, #20]
 80060a8:	1c43      	adds	r3, r0, #1
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d004      	beq.n	80060b8 <__swbuf_r+0x6e>
 80060ae:	89a3      	ldrh	r3, [r4, #12]
 80060b0:	07db      	lsls	r3, r3, #31
 80060b2:	d5e1      	bpl.n	8006078 <__swbuf_r+0x2e>
 80060b4:	2e0a      	cmp	r6, #10
 80060b6:	d1df      	bne.n	8006078 <__swbuf_r+0x2e>
 80060b8:	4621      	mov	r1, r4
 80060ba:	4628      	mov	r0, r5
 80060bc:	f7ff ff4e 	bl	8005f5c <_fflush_r>
 80060c0:	2800      	cmp	r0, #0
 80060c2:	d0d9      	beq.n	8006078 <__swbuf_r+0x2e>
 80060c4:	e7d6      	b.n	8006074 <__swbuf_r+0x2a>
	...

080060c8 <__swsetup_r>:
 80060c8:	b538      	push	{r3, r4, r5, lr}
 80060ca:	4b29      	ldr	r3, [pc, #164]	@ (8006170 <__swsetup_r+0xa8>)
 80060cc:	4605      	mov	r5, r0
 80060ce:	6818      	ldr	r0, [r3, #0]
 80060d0:	460c      	mov	r4, r1
 80060d2:	b118      	cbz	r0, 80060dc <__swsetup_r+0x14>
 80060d4:	6a03      	ldr	r3, [r0, #32]
 80060d6:	b90b      	cbnz	r3, 80060dc <__swsetup_r+0x14>
 80060d8:	f7ff fac2 	bl	8005660 <__sinit>
 80060dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060e0:	0719      	lsls	r1, r3, #28
 80060e2:	d422      	bmi.n	800612a <__swsetup_r+0x62>
 80060e4:	06da      	lsls	r2, r3, #27
 80060e6:	d407      	bmi.n	80060f8 <__swsetup_r+0x30>
 80060e8:	2209      	movs	r2, #9
 80060ea:	602a      	str	r2, [r5, #0]
 80060ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060f0:	81a3      	strh	r3, [r4, #12]
 80060f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060f6:	e033      	b.n	8006160 <__swsetup_r+0x98>
 80060f8:	0758      	lsls	r0, r3, #29
 80060fa:	d512      	bpl.n	8006122 <__swsetup_r+0x5a>
 80060fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80060fe:	b141      	cbz	r1, 8006112 <__swsetup_r+0x4a>
 8006100:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006104:	4299      	cmp	r1, r3
 8006106:	d002      	beq.n	800610e <__swsetup_r+0x46>
 8006108:	4628      	mov	r0, r5
 800610a:	f000 f90d 	bl	8006328 <_free_r>
 800610e:	2300      	movs	r3, #0
 8006110:	6363      	str	r3, [r4, #52]	@ 0x34
 8006112:	89a3      	ldrh	r3, [r4, #12]
 8006114:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006118:	81a3      	strh	r3, [r4, #12]
 800611a:	2300      	movs	r3, #0
 800611c:	6063      	str	r3, [r4, #4]
 800611e:	6923      	ldr	r3, [r4, #16]
 8006120:	6023      	str	r3, [r4, #0]
 8006122:	89a3      	ldrh	r3, [r4, #12]
 8006124:	f043 0308 	orr.w	r3, r3, #8
 8006128:	81a3      	strh	r3, [r4, #12]
 800612a:	6923      	ldr	r3, [r4, #16]
 800612c:	b94b      	cbnz	r3, 8006142 <__swsetup_r+0x7a>
 800612e:	89a3      	ldrh	r3, [r4, #12]
 8006130:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006138:	d003      	beq.n	8006142 <__swsetup_r+0x7a>
 800613a:	4621      	mov	r1, r4
 800613c:	4628      	mov	r0, r5
 800613e:	f000 f83f 	bl	80061c0 <__smakebuf_r>
 8006142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006146:	f013 0201 	ands.w	r2, r3, #1
 800614a:	d00a      	beq.n	8006162 <__swsetup_r+0x9a>
 800614c:	2200      	movs	r2, #0
 800614e:	60a2      	str	r2, [r4, #8]
 8006150:	6962      	ldr	r2, [r4, #20]
 8006152:	4252      	negs	r2, r2
 8006154:	61a2      	str	r2, [r4, #24]
 8006156:	6922      	ldr	r2, [r4, #16]
 8006158:	b942      	cbnz	r2, 800616c <__swsetup_r+0xa4>
 800615a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800615e:	d1c5      	bne.n	80060ec <__swsetup_r+0x24>
 8006160:	bd38      	pop	{r3, r4, r5, pc}
 8006162:	0799      	lsls	r1, r3, #30
 8006164:	bf58      	it	pl
 8006166:	6962      	ldrpl	r2, [r4, #20]
 8006168:	60a2      	str	r2, [r4, #8]
 800616a:	e7f4      	b.n	8006156 <__swsetup_r+0x8e>
 800616c:	2000      	movs	r0, #0
 800616e:	e7f7      	b.n	8006160 <__swsetup_r+0x98>
 8006170:	2000001c 	.word	0x2000001c

08006174 <__swhatbuf_r>:
 8006174:	b570      	push	{r4, r5, r6, lr}
 8006176:	460c      	mov	r4, r1
 8006178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800617c:	2900      	cmp	r1, #0
 800617e:	b096      	sub	sp, #88	@ 0x58
 8006180:	4615      	mov	r5, r2
 8006182:	461e      	mov	r6, r3
 8006184:	da0d      	bge.n	80061a2 <__swhatbuf_r+0x2e>
 8006186:	89a3      	ldrh	r3, [r4, #12]
 8006188:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800618c:	f04f 0100 	mov.w	r1, #0
 8006190:	bf14      	ite	ne
 8006192:	2340      	movne	r3, #64	@ 0x40
 8006194:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006198:	2000      	movs	r0, #0
 800619a:	6031      	str	r1, [r6, #0]
 800619c:	602b      	str	r3, [r5, #0]
 800619e:	b016      	add	sp, #88	@ 0x58
 80061a0:	bd70      	pop	{r4, r5, r6, pc}
 80061a2:	466a      	mov	r2, sp
 80061a4:	f000 f8ae 	bl	8006304 <_fstat_r>
 80061a8:	2800      	cmp	r0, #0
 80061aa:	dbec      	blt.n	8006186 <__swhatbuf_r+0x12>
 80061ac:	9901      	ldr	r1, [sp, #4]
 80061ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80061b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80061b6:	4259      	negs	r1, r3
 80061b8:	4159      	adcs	r1, r3
 80061ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80061be:	e7eb      	b.n	8006198 <__swhatbuf_r+0x24>

080061c0 <__smakebuf_r>:
 80061c0:	898b      	ldrh	r3, [r1, #12]
 80061c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061c4:	079d      	lsls	r5, r3, #30
 80061c6:	4606      	mov	r6, r0
 80061c8:	460c      	mov	r4, r1
 80061ca:	d507      	bpl.n	80061dc <__smakebuf_r+0x1c>
 80061cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80061d0:	6023      	str	r3, [r4, #0]
 80061d2:	6123      	str	r3, [r4, #16]
 80061d4:	2301      	movs	r3, #1
 80061d6:	6163      	str	r3, [r4, #20]
 80061d8:	b003      	add	sp, #12
 80061da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061dc:	ab01      	add	r3, sp, #4
 80061de:	466a      	mov	r2, sp
 80061e0:	f7ff ffc8 	bl	8006174 <__swhatbuf_r>
 80061e4:	9f00      	ldr	r7, [sp, #0]
 80061e6:	4605      	mov	r5, r0
 80061e8:	4639      	mov	r1, r7
 80061ea:	4630      	mov	r0, r6
 80061ec:	f7ff fc26 	bl	8005a3c <_malloc_r>
 80061f0:	b948      	cbnz	r0, 8006206 <__smakebuf_r+0x46>
 80061f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061f6:	059a      	lsls	r2, r3, #22
 80061f8:	d4ee      	bmi.n	80061d8 <__smakebuf_r+0x18>
 80061fa:	f023 0303 	bic.w	r3, r3, #3
 80061fe:	f043 0302 	orr.w	r3, r3, #2
 8006202:	81a3      	strh	r3, [r4, #12]
 8006204:	e7e2      	b.n	80061cc <__smakebuf_r+0xc>
 8006206:	89a3      	ldrh	r3, [r4, #12]
 8006208:	6020      	str	r0, [r4, #0]
 800620a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800620e:	81a3      	strh	r3, [r4, #12]
 8006210:	9b01      	ldr	r3, [sp, #4]
 8006212:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006216:	b15b      	cbz	r3, 8006230 <__smakebuf_r+0x70>
 8006218:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800621c:	4630      	mov	r0, r6
 800621e:	f000 f80b 	bl	8006238 <_isatty_r>
 8006222:	b128      	cbz	r0, 8006230 <__smakebuf_r+0x70>
 8006224:	89a3      	ldrh	r3, [r4, #12]
 8006226:	f023 0303 	bic.w	r3, r3, #3
 800622a:	f043 0301 	orr.w	r3, r3, #1
 800622e:	81a3      	strh	r3, [r4, #12]
 8006230:	89a3      	ldrh	r3, [r4, #12]
 8006232:	431d      	orrs	r5, r3
 8006234:	81a5      	strh	r5, [r4, #12]
 8006236:	e7cf      	b.n	80061d8 <__smakebuf_r+0x18>

08006238 <_isatty_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	4d06      	ldr	r5, [pc, #24]	@ (8006254 <_isatty_r+0x1c>)
 800623c:	2300      	movs	r3, #0
 800623e:	4604      	mov	r4, r0
 8006240:	4608      	mov	r0, r1
 8006242:	602b      	str	r3, [r5, #0]
 8006244:	f7fa fd15 	bl	8000c72 <_isatty>
 8006248:	1c43      	adds	r3, r0, #1
 800624a:	d102      	bne.n	8006252 <_isatty_r+0x1a>
 800624c:	682b      	ldr	r3, [r5, #0]
 800624e:	b103      	cbz	r3, 8006252 <_isatty_r+0x1a>
 8006250:	6023      	str	r3, [r4, #0]
 8006252:	bd38      	pop	{r3, r4, r5, pc}
 8006254:	20004bc4 	.word	0x20004bc4

08006258 <_lseek_r>:
 8006258:	b538      	push	{r3, r4, r5, lr}
 800625a:	4d07      	ldr	r5, [pc, #28]	@ (8006278 <_lseek_r+0x20>)
 800625c:	4604      	mov	r4, r0
 800625e:	4608      	mov	r0, r1
 8006260:	4611      	mov	r1, r2
 8006262:	2200      	movs	r2, #0
 8006264:	602a      	str	r2, [r5, #0]
 8006266:	461a      	mov	r2, r3
 8006268:	f7fa fd0e 	bl	8000c88 <_lseek>
 800626c:	1c43      	adds	r3, r0, #1
 800626e:	d102      	bne.n	8006276 <_lseek_r+0x1e>
 8006270:	682b      	ldr	r3, [r5, #0]
 8006272:	b103      	cbz	r3, 8006276 <_lseek_r+0x1e>
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	bd38      	pop	{r3, r4, r5, pc}
 8006278:	20004bc4 	.word	0x20004bc4

0800627c <_read_r>:
 800627c:	b538      	push	{r3, r4, r5, lr}
 800627e:	4d07      	ldr	r5, [pc, #28]	@ (800629c <_read_r+0x20>)
 8006280:	4604      	mov	r4, r0
 8006282:	4608      	mov	r0, r1
 8006284:	4611      	mov	r1, r2
 8006286:	2200      	movs	r2, #0
 8006288:	602a      	str	r2, [r5, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	f7fa fc9c 	bl	8000bc8 <_read>
 8006290:	1c43      	adds	r3, r0, #1
 8006292:	d102      	bne.n	800629a <_read_r+0x1e>
 8006294:	682b      	ldr	r3, [r5, #0]
 8006296:	b103      	cbz	r3, 800629a <_read_r+0x1e>
 8006298:	6023      	str	r3, [r4, #0]
 800629a:	bd38      	pop	{r3, r4, r5, pc}
 800629c:	20004bc4 	.word	0x20004bc4

080062a0 <_sbrk_r>:
 80062a0:	b538      	push	{r3, r4, r5, lr}
 80062a2:	4d06      	ldr	r5, [pc, #24]	@ (80062bc <_sbrk_r+0x1c>)
 80062a4:	2300      	movs	r3, #0
 80062a6:	4604      	mov	r4, r0
 80062a8:	4608      	mov	r0, r1
 80062aa:	602b      	str	r3, [r5, #0]
 80062ac:	f7fa fcfa 	bl	8000ca4 <_sbrk>
 80062b0:	1c43      	adds	r3, r0, #1
 80062b2:	d102      	bne.n	80062ba <_sbrk_r+0x1a>
 80062b4:	682b      	ldr	r3, [r5, #0]
 80062b6:	b103      	cbz	r3, 80062ba <_sbrk_r+0x1a>
 80062b8:	6023      	str	r3, [r4, #0]
 80062ba:	bd38      	pop	{r3, r4, r5, pc}
 80062bc:	20004bc4 	.word	0x20004bc4

080062c0 <_write_r>:
 80062c0:	b538      	push	{r3, r4, r5, lr}
 80062c2:	4d07      	ldr	r5, [pc, #28]	@ (80062e0 <_write_r+0x20>)
 80062c4:	4604      	mov	r4, r0
 80062c6:	4608      	mov	r0, r1
 80062c8:	4611      	mov	r1, r2
 80062ca:	2200      	movs	r2, #0
 80062cc:	602a      	str	r2, [r5, #0]
 80062ce:	461a      	mov	r2, r3
 80062d0:	f7fa fc97 	bl	8000c02 <_write>
 80062d4:	1c43      	adds	r3, r0, #1
 80062d6:	d102      	bne.n	80062de <_write_r+0x1e>
 80062d8:	682b      	ldr	r3, [r5, #0]
 80062da:	b103      	cbz	r3, 80062de <_write_r+0x1e>
 80062dc:	6023      	str	r3, [r4, #0]
 80062de:	bd38      	pop	{r3, r4, r5, pc}
 80062e0:	20004bc4 	.word	0x20004bc4

080062e4 <_close_r>:
 80062e4:	b538      	push	{r3, r4, r5, lr}
 80062e6:	4d06      	ldr	r5, [pc, #24]	@ (8006300 <_close_r+0x1c>)
 80062e8:	2300      	movs	r3, #0
 80062ea:	4604      	mov	r4, r0
 80062ec:	4608      	mov	r0, r1
 80062ee:	602b      	str	r3, [r5, #0]
 80062f0:	f7fa fca3 	bl	8000c3a <_close>
 80062f4:	1c43      	adds	r3, r0, #1
 80062f6:	d102      	bne.n	80062fe <_close_r+0x1a>
 80062f8:	682b      	ldr	r3, [r5, #0]
 80062fa:	b103      	cbz	r3, 80062fe <_close_r+0x1a>
 80062fc:	6023      	str	r3, [r4, #0]
 80062fe:	bd38      	pop	{r3, r4, r5, pc}
 8006300:	20004bc4 	.word	0x20004bc4

08006304 <_fstat_r>:
 8006304:	b538      	push	{r3, r4, r5, lr}
 8006306:	4d07      	ldr	r5, [pc, #28]	@ (8006324 <_fstat_r+0x20>)
 8006308:	2300      	movs	r3, #0
 800630a:	4604      	mov	r4, r0
 800630c:	4608      	mov	r0, r1
 800630e:	4611      	mov	r1, r2
 8006310:	602b      	str	r3, [r5, #0]
 8006312:	f7fa fc9e 	bl	8000c52 <_fstat>
 8006316:	1c43      	adds	r3, r0, #1
 8006318:	d102      	bne.n	8006320 <_fstat_r+0x1c>
 800631a:	682b      	ldr	r3, [r5, #0]
 800631c:	b103      	cbz	r3, 8006320 <_fstat_r+0x1c>
 800631e:	6023      	str	r3, [r4, #0]
 8006320:	bd38      	pop	{r3, r4, r5, pc}
 8006322:	bf00      	nop
 8006324:	20004bc4 	.word	0x20004bc4

08006328 <_free_r>:
 8006328:	b538      	push	{r3, r4, r5, lr}
 800632a:	4605      	mov	r5, r0
 800632c:	2900      	cmp	r1, #0
 800632e:	d041      	beq.n	80063b4 <_free_r+0x8c>
 8006330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006334:	1f0c      	subs	r4, r1, #4
 8006336:	2b00      	cmp	r3, #0
 8006338:	bfb8      	it	lt
 800633a:	18e4      	addlt	r4, r4, r3
 800633c:	f7ff fe36 	bl	8005fac <__malloc_lock>
 8006340:	4a1d      	ldr	r2, [pc, #116]	@ (80063b8 <_free_r+0x90>)
 8006342:	6813      	ldr	r3, [r2, #0]
 8006344:	b933      	cbnz	r3, 8006354 <_free_r+0x2c>
 8006346:	6063      	str	r3, [r4, #4]
 8006348:	6014      	str	r4, [r2, #0]
 800634a:	4628      	mov	r0, r5
 800634c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006350:	f7ff be32 	b.w	8005fb8 <__malloc_unlock>
 8006354:	42a3      	cmp	r3, r4
 8006356:	d908      	bls.n	800636a <_free_r+0x42>
 8006358:	6820      	ldr	r0, [r4, #0]
 800635a:	1821      	adds	r1, r4, r0
 800635c:	428b      	cmp	r3, r1
 800635e:	bf01      	itttt	eq
 8006360:	6819      	ldreq	r1, [r3, #0]
 8006362:	685b      	ldreq	r3, [r3, #4]
 8006364:	1809      	addeq	r1, r1, r0
 8006366:	6021      	streq	r1, [r4, #0]
 8006368:	e7ed      	b.n	8006346 <_free_r+0x1e>
 800636a:	461a      	mov	r2, r3
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	b10b      	cbz	r3, 8006374 <_free_r+0x4c>
 8006370:	42a3      	cmp	r3, r4
 8006372:	d9fa      	bls.n	800636a <_free_r+0x42>
 8006374:	6811      	ldr	r1, [r2, #0]
 8006376:	1850      	adds	r0, r2, r1
 8006378:	42a0      	cmp	r0, r4
 800637a:	d10b      	bne.n	8006394 <_free_r+0x6c>
 800637c:	6820      	ldr	r0, [r4, #0]
 800637e:	4401      	add	r1, r0
 8006380:	1850      	adds	r0, r2, r1
 8006382:	4283      	cmp	r3, r0
 8006384:	6011      	str	r1, [r2, #0]
 8006386:	d1e0      	bne.n	800634a <_free_r+0x22>
 8006388:	6818      	ldr	r0, [r3, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	6053      	str	r3, [r2, #4]
 800638e:	4408      	add	r0, r1
 8006390:	6010      	str	r0, [r2, #0]
 8006392:	e7da      	b.n	800634a <_free_r+0x22>
 8006394:	d902      	bls.n	800639c <_free_r+0x74>
 8006396:	230c      	movs	r3, #12
 8006398:	602b      	str	r3, [r5, #0]
 800639a:	e7d6      	b.n	800634a <_free_r+0x22>
 800639c:	6820      	ldr	r0, [r4, #0]
 800639e:	1821      	adds	r1, r4, r0
 80063a0:	428b      	cmp	r3, r1
 80063a2:	bf04      	itt	eq
 80063a4:	6819      	ldreq	r1, [r3, #0]
 80063a6:	685b      	ldreq	r3, [r3, #4]
 80063a8:	6063      	str	r3, [r4, #4]
 80063aa:	bf04      	itt	eq
 80063ac:	1809      	addeq	r1, r1, r0
 80063ae:	6021      	streq	r1, [r4, #0]
 80063b0:	6054      	str	r4, [r2, #4]
 80063b2:	e7ca      	b.n	800634a <_free_r+0x22>
 80063b4:	bd38      	pop	{r3, r4, r5, pc}
 80063b6:	bf00      	nop
 80063b8:	20004bc0 	.word	0x20004bc0

080063bc <_init>:
 80063bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063be:	bf00      	nop
 80063c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063c2:	bc08      	pop	{r3}
 80063c4:	469e      	mov	lr, r3
 80063c6:	4770      	bx	lr

080063c8 <_fini>:
 80063c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ca:	bf00      	nop
 80063cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ce:	bc08      	pop	{r3}
 80063d0:	469e      	mov	lr, r3
 80063d2:	4770      	bx	lr
