 
****************************************
Report : area
Design : Cgra_Hw
Version: P-2019.03
Date   : Mon Mar 25 04:48:10 2019
****************************************

Library(s) Used:

    um28nphhlogl30hsh140f_ffgbc0p99vn40c (File: /home/sihao/Synopsys/UMC_28nm/UltraHighDensity/LogicLibrary/30nm/HPC_plus/HVT/liberty/ccs/um28nphhlogl30hsh140f_ffgbc0p99vn40c.db)

Number of ports:                        21059
Number of nets:                        189117
Number of cells:                       168591
Number of combinational cells:         123310
Number of sequential cells:             22562
Number of macros/black boxes:               0
Number of buf/inv:                      38242
Number of references:                      30

Combinational area:             111088.991181
Buf/Inv area:                    14169.623826
Noncombinational area:           72227.902017
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                183316.893198
Total area:                 undefined
1
