module demux1x2(in,out1,out2,sel);
input [15:0] in;
output reg [15:0] out1,out2;
input sel;

always @(*) begin
if(sel==1'b1) out1=in;
else out2=in;
end
endmodule 