<?xml version="1.0" encoding="UTF-8"?>
<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="https://raw.githubusercontent.com/ARM-software/CMSIS_5/develop/CMSIS/Utilities/CMSIS-SVD.xsd">
  <vendor>Allwinner</vendor>
  <name>D1H</name>
  <version>1.0</version>
  <description>Allwinner's D1-H chip unofficial SVD file maintained by community</description>
  <addressUnitBits>8</addressUnitBits>
  <width>64</width>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
    <peripheral>
      <name>CCU</name>
      <description>Clock Controller Unit</description>
      <groupName>System</groupName>
      <baseAddress>0x02001000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>pll_cpu_ctrl</name>
          <description>PLL_CPU Control Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>pll_en</name>
              <description>PLL Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ldo_en</name>
              <description>LDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock_enable</name>
              <description>Lock Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock</name>
              <description>PLL Lock Status</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_output_gate</name>
              <description>PLL Output Gating Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock_time</name>
              <description>PLL Lock Time</description>
              <bitRange>[26:24]</bitRange>
            </field>
            <field>
              <name>pll_n</name>
              <description>PLL N</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>pll_unlock_mdsel</name>
              <description>PLL Unlock Level</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_21_29</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_22_28</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_20_30</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock_mdsel</name>
              <description>PLL Lock Level</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_24_26</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_23_27</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_m</name>
              <description>PLL M</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ddr_ctrl</name>
          <description>PLL_DDR Control Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>pll_en</name>
              <description>PLL Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ldo_en</name>
              <description>LDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock_enable</name>
              <description>Lock Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock</name>
              <description>PLL Lock Status</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_output_gate</name>
              <description>PLL Output Gating Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_sdm_en</name>
              <description>PLL SDM Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_n</name>
              <description>PLL N</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>pll_unlock_mdsel</name>
              <description>PLL Unlock Level</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_21_29</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_22_28</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_20_30</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock_mdsel</name>
              <description>PLL Lock Level</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_24_26</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_23_27</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_input_div2</name>
              <description>PLL Input Div M1</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>pll_output_div2</name>
              <description>PLL Output Div M0</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_peri_ctrl</name>
          <description>PLL_PERI Control Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>pll_en</name>
              <description>PLL Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ldo_en</name>
              <description>LDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock_enable</name>
              <description>Lock Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock</name>
              <description>PLL Lock Status</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_output_gate</name>
              <description>PLL Output Gating Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_sdm_en</name>
              <description>PLL SDM Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_p1</name>
              <description>PLL Output Div P1</description>
              <bitRange>[22:20]</bitRange>
            </field>
            <field>
              <name>pll_p0</name>
              <description>PLL Output Div P0</description>
              <bitRange>[18:16]</bitRange>
            </field>
            <field>
              <name>pll_n</name>
              <description>PLL N</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>pll_unlock_mdsel</name>
              <description>PLL Unlock Level</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_21_29</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_22_28</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_20_30</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock_mdsel</name>
              <description>PLL Lock Level</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_24_26</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_23_27</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_input_div2</name>
              <description>PLL Input Div M</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_video0_ctrl</name>
          <description>PLL_VIDEO0 Control Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>pll_en</name>
              <description>PLL Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ldo_en</name>
              <description>LDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock_enable</name>
              <description>Lock Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock</name>
              <description>PLL Lock Status</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_output_gate</name>
              <description>PLL Output Gating Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_sdm_en</name>
              <description>PLL SDM Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_n</name>
              <description>PLL N</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>pll_unlock_mdsel</name>
              <description>PLL Unlock Level</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_21_29</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_22_28</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_20_30</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock_mdsel</name>
              <description>PLL Lock Level</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_24_26</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_23_27</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_input_div2</name>
              <description>PLL Input Div M</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>pll_output_div2</name>
              <description>PLL Output Div D</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_video1_ctrl</name>
          <description>PLL_VIDEO1 Control Register</description>
          <addressOffset>0x48</addressOffset>
          <fields>
            <field>
              <name>pll_en</name>
              <description>PLL Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ldo_en</name>
              <description>LDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock_enable</name>
              <description>Lock Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock</name>
              <description>PLL Lock Status</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_output_gate</name>
              <description>PLL Output Gating Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_sdm_en</name>
              <description>PLL SDM Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_n</name>
              <description>PLL N</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>pll_unlock_mdsel</name>
              <description>PLL Unlock Level</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_21_29</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_22_28</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_20_30</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock_mdsel</name>
              <description>PLL Lock Level</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_24_26</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_23_27</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_input_div2</name>
              <description>PLL Input Div M</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>pll_output_div2</name>
              <description>PLL Output Div D</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ve_ctrl</name>
          <description>PLL_VE Control Register</description>
          <addressOffset>0x58</addressOffset>
          <fields>
            <field>
              <name>pll_en</name>
              <description>PLL Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ldo_en</name>
              <description>LDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock_enable</name>
              <description>Lock Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock</name>
              <description>PLL Lock Status</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_output_gate</name>
              <description>PLL Output Gating Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_sdm_en</name>
              <description>PLL SDM Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_n</name>
              <description>PLL N</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>pll_unlock_mdsel</name>
              <description>PLL Unlock Level</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_21_29</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_22_28</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_20_30</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock_mdsel</name>
              <description>PLL Lock Level</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_24_26</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_23_27</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_input_div2</name>
              <description>PLL Input Div M1</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>pll_output_div2</name>
              <description>PLL Output Div M0</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_audio0_ctrl</name>
          <description>PLL_AUDIO0 Control Register</description>
          <addressOffset>0x78</addressOffset>
          <fields>
            <field>
              <name>pll_en</name>
              <description>PLL Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ldo_en</name>
              <description>LDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock_enable</name>
              <description>Lock Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock</name>
              <description>PLL Lock Status</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_output_gate</name>
              <description>PLL Output Gating Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_sdm_en</name>
              <description>PLL SDM Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_p</name>
              <description>PLL Post-div P</description>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>pll_n</name>
              <description>PLL N</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>pll_unlock_mdsel</name>
              <description>PLL Unlock Level</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_21_29</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_22_28</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_20_30</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock_mdsel</name>
              <description>PLL Lock Level</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_24_26</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_23_27</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_input_div2</name>
              <description>PLL Input Div M1</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>pll_output_div2</name>
              <description>PLL Output Div M0</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_audio1_ctrl</name>
          <description>PLL_AUDIO1 Control Register</description>
          <addressOffset>0x80</addressOffset>
          <fields>
            <field>
              <name>pll_en</name>
              <description>PLL Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ldo_en</name>
              <description>LDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock_enable</name>
              <description>Lock Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lock</name>
              <description>PLL Lock Status</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_output_gate</name>
              <description>PLL Output Gating Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_sdm_en</name>
              <description>PLL SDM Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_p1</name>
              <description>PLL Output Div P1</description>
              <bitRange>[22:20]</bitRange>
            </field>
            <field>
              <name>pll_p0</name>
              <description>PLL Output Div P0</description>
              <bitRange>[18:16]</bitRange>
            </field>
            <field>
              <name>pll_n</name>
              <description>PLL N</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>pll_unlock_mdsel</name>
              <description>PLL Unlock Level</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_21_29</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_22_28</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_20_30</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock_mdsel</name>
              <description>PLL Lock Level</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_24_26</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_23_27</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_input_div2</name>
              <description>PLL Input Div M</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ddr_pat0_ctrl</name>
          <description>PLL_DDR Pattern0 Control Register</description>
          <addressOffset>0x110</addressOffset>
          <fields>
            <field>
              <name>sig_delt_pat_en</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>spr_freq_mode</name>
              <description>Spread Frequency Mode</description>
              <bitRange>[30:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_N</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_step</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
            </field>
            <field>
              <name>sdm_clk_sel</name>
              <description>SDM Clock Select</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_24_M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_12_M</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>freq</name>
              <description>Frequency</description>
              <bitRange>[18:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_31_5_K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_5_K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_33_K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_bot</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ddr_pat1_ctrl</name>
          <description>PLL_DDR Pattern1 Control Register</description>
          <addressOffset>0x114</addressOffset>
          <fields>
            <field>
              <name>dither_en</name>
              <description>Dither Enable</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>frac_en</name>
              <description>Fraction Enable</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>frac_in</name>
              <description>Fraction In</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_peri_pat0_ctrl</name>
          <description>PLL_PERI Pattern0 Control Register</description>
          <addressOffset>0x120</addressOffset>
          <fields>
            <field>
              <name>sig_delt_pat_en</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>spr_freq_mode</name>
              <description>Spread Frequency Mode</description>
              <bitRange>[30:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_N</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_step</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
            </field>
            <field>
              <name>sdm_clk_sel</name>
              <description>SDM Clock Select</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_24_M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_12_M</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>freq</name>
              <description>Frequency</description>
              <bitRange>[18:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_31_5_K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_5_K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_33_K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_bot</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_peri_pat1_ctrl</name>
          <description>PLL_PERI Pattern1 Control Register</description>
          <addressOffset>0x124</addressOffset>
          <fields>
            <field>
              <name>dither_en</name>
              <description>Dither Enable</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>frac_en</name>
              <description>Fraction Enable</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>frac_in</name>
              <description>Fraction In</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_video0_pat0_ctrl</name>
          <description>PLL_VIDEO0 Pattern0 Control Register</description>
          <addressOffset>0x140</addressOffset>
          <fields>
            <field>
              <name>sig_delt_pat_en</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>spr_freq_mode</name>
              <description>Spread Frequency Mode</description>
              <bitRange>[30:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_N</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_step</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
            </field>
            <field>
              <name>sdm_clk_sel</name>
              <description>SDM Clock Select</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_24_M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_12_M</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>freq</name>
              <description>Frequency</description>
              <bitRange>[18:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_31_5_K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_5_K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_33_K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_bot</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_video0_pat1_ctrl</name>
          <description>PLL_VIDEO0 Pattern1 Control Register</description>
          <addressOffset>0x144</addressOffset>
          <fields>
            <field>
              <name>dither_en</name>
              <description>Dither Enable</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>frac_en</name>
              <description>Fraction Enable</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>frac_in</name>
              <description>Fraction In</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_video1_pat0_ctrl</name>
          <description>PLL_VIDEO1 Pattern0 Control Register</description>
          <addressOffset>0x148</addressOffset>
          <fields>
            <field>
              <name>sig_delt_pat_en</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>spr_freq_mode</name>
              <description>Spread Frequency Mode</description>
              <bitRange>[30:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_N</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_step</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
            </field>
            <field>
              <name>sdm_clk_sel</name>
              <description>SDM Clock Select</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_24_M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_12_M</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>freq</name>
              <description>Frequency</description>
              <bitRange>[18:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_31_5_K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_5_K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_33_K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_bot</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_video1_pat1_ctrl</name>
          <description>PLL_VIDEO1 Pattern1 Control Register</description>
          <addressOffset>0x14C</addressOffset>
          <fields>
            <field>
              <name>dither_en</name>
              <description>Dither Enable</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>frac_en</name>
              <description>Fraction Enable</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>frac_in</name>
              <description>Fraction In</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ve_pat0_ctrl</name>
          <description>PLL_VE Pattern0 Control Register</description>
          <addressOffset>0x158</addressOffset>
          <fields>
            <field>
              <name>sig_delt_pat_en</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>spr_freq_mode</name>
              <description>Spread Frequency Mode</description>
              <bitRange>[30:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_N</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_step</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
            </field>
            <field>
              <name>sdm_clk_sel</name>
              <description>SDM Clock Select</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_24_M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_12_M</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>freq</name>
              <description>Frequency</description>
              <bitRange>[18:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_31_5_K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_5_K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_33_K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_bot</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ve_pat1_ctrl</name>
          <description>PLL_VE Pattern1 Control Register</description>
          <addressOffset>0x15C</addressOffset>
          <fields>
            <field>
              <name>dither_en</name>
              <description>Dither Enable</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>frac_en</name>
              <description>Fraction Enable</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>frac_in</name>
              <description>Fraction In</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_audio0_pat0_ctrl</name>
          <description>PLL_AUDIO0 Pattern0 Control Register</description>
          <addressOffset>0x178</addressOffset>
          <fields>
            <field>
              <name>sig_delt_pat_en</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>spr_freq_mode</name>
              <description>Spread Frequency Mode</description>
              <bitRange>[30:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_N</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_step</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
            </field>
            <field>
              <name>sdm_clk_sel</name>
              <description>SDM Clock Select</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_24_M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_12_M</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>freq</name>
              <description>Frequency</description>
              <bitRange>[18:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_31_5_K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_5_K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_33_K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_bot</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_audio0_pat1_ctrl</name>
          <description>PLL_AUDIO0 Pattern1 Control Register</description>
          <addressOffset>0x17C</addressOffset>
          <fields>
            <field>
              <name>dither_en</name>
              <description>Dither Enable</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>frac_en</name>
              <description>Fraction Enable</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>frac_in</name>
              <description>Fraction In</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_audio1_pat0_ctrl</name>
          <description>PLL_AUDIO1 Pattern0 Control Register</description>
          <addressOffset>0x180</addressOffset>
          <fields>
            <field>
              <name>sig_delt_pat_en</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>spr_freq_mode</name>
              <description>Spread Frequency Mode</description>
              <bitRange>[30:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIANGULAR_N</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_step</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
            </field>
            <field>
              <name>sdm_clk_sel</name>
              <description>SDM Clock Select</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_24_M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_12_M</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>freq</name>
              <description>Frequency</description>
              <bitRange>[18:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_31_5_K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_32_5_K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F_33_K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wave_bot</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_audio1_pat1_ctrl</name>
          <description>PLL_AUDIO1 Pattern1 Control Register</description>
          <addressOffset>0x184</addressOffset>
          <fields>
            <field>
              <name>dither_en</name>
              <description>Dither Enable</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>frac_en</name>
              <description>Fraction Enable</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>frac_in</name>
              <description>Fraction In</description>
              <bitRange>[16:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_cpu_bias</name>
          <description>PLL_CPU Bias Register</description>
          <addressOffset>0x300</addressOffset>
          <fields>
            <field>
              <name>pll_vco_rst_in</name>
              <description>VCO reset in</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>pll_cp</name>
              <description>PLL current bias control</description>
              <bitRange>[20:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ddr_bias</name>
          <description>PLL_DDR Bias Register</description>
          <addressOffset>0x310</addressOffset>
          <fields>
            <field>
              <name>pll_cp</name>
              <description>PLL current bias control</description>
              <bitRange>[20:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_peri_bias</name>
          <description>PLL_PERI Bias Register</description>
          <addressOffset>0x320</addressOffset>
          <fields>
            <field>
              <name>pll_cp</name>
              <description>PLL current bias control</description>
              <bitRange>[20:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_video0_bias</name>
          <description>PLL_VIDEO0 Bias Register</description>
          <addressOffset>0x340</addressOffset>
          <fields>
            <field>
              <name>pll_cp</name>
              <description>PLL current bias control</description>
              <bitRange>[20:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_video1_bias</name>
          <description>PLL_VIDEO1 Bias Register</description>
          <addressOffset>0x348</addressOffset>
          <fields>
            <field>
              <name>pll_cp</name>
              <description>PLL current bias control</description>
              <bitRange>[20:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ve_bias</name>
          <description>PLL_VE Bias Register</description>
          <addressOffset>0x358</addressOffset>
          <fields>
            <field>
              <name>pll_cp</name>
              <description>PLL current bias control</description>
              <bitRange>[20:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_audio0_bias</name>
          <description>PLL_AUDIO0 Bias Register</description>
          <addressOffset>0x378</addressOffset>
          <fields>
            <field>
              <name>pll_cp</name>
              <description>PLL current bias control</description>
              <bitRange>[20:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_audio1_bias</name>
          <description>PLL_AUDIO1 Bias Register</description>
          <addressOffset>0x380</addressOffset>
          <fields>
            <field>
              <name>pll_cp</name>
              <description>PLL current bias control</description>
              <bitRange>[20:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_cpu_tun</name>
          <description>PLL_CPU Tuning Register</description>
          <addressOffset>0x400</addressOffset>
          <fields>
            <field>
              <name>pll_vco</name>
              <description>VCO range control</description>
              <bitRange>[30:28]</bitRange>
            </field>
            <field>
              <name>pll_vco_gain</name>
              <description>KVCO gain control</description>
              <bitRange>[26:24]</bitRange>
            </field>
            <field>
              <name>pll_cnt_int</name>
              <description>Counter initial control</description>
              <bitRange>[22:16]</bitRange>
            </field>
            <field>
              <name>pll_reg_od</name>
              <description>PLL-REG-OD0 for verify</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>pll_b_in</name>
              <description>PLL-B-IN [6:0] for verify</description>
              <bitRange>[14:8]</bitRange>
            </field>
            <field>
              <name>pll_reg_od1</name>
              <description>PLL-REG-OD1 for verify</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>pll_b_out</name>
              <description>PLL-B-OUT [6:0] for verify</description>
              <bitRange>[6:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cpu_axi_cfg</name>
          <description>CPU_AXI Configuration Register</description>
          <addressOffset>0x500</addressOffset>
          <fields>
            <field>
              <name>cpu_clk_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M_RC</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_CPU_P</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_800M</name>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_cpu_out_ext_divp</name>
              <description>PLL Output External Divider P</description>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpu_div2</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
            </field>
            <field>
              <name>cpu_div1</name>
              <description>Factor M</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>cpu_gating</name>
          <description>CPU_GATING Configuration Register</description>
          <addressOffset>0x504</addressOffset>
          <fields>
            <field>
              <name>cpu_gating</name>
              <description>Gating Special Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpu_gating_field</name>
              <description>CPU Gating Field</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>psi_clk</name>
          <description>PSI Clock Register</description>
          <addressOffset>0x510</addressOffset>
          <fields>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M_RC</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>apb%s_clk</name>
          <description>APB Clock Register</description>
          <addressOffset>0x520</addressOffset>
          <fields>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PSI_CLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>mbus_clk</name>
          <description>MBUS Clock Register</description>
          <addressOffset>0x540</addressOffset>
          <fields>
            <field>
              <name>mbus_rst</name>
              <description>MBUS Reset</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>de_clk</name>
          <description>DE Clock Register</description>
          <addressOffset>0x600</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_4X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_4X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>de_bgr</name>
          <description>DE Bus Gating Reset Register</description>
          <addressOffset>0x60C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>di_clk</name>
          <description>DI Clock Register</description>
          <addressOffset>0x620</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_4X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_4X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>di_bgr</name>
          <description>DI Bus Gating Reset Register</description>
          <addressOffset>0x62C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>g2d_clk</name>
          <description>G2D Clock Register</description>
          <addressOffset>0x630</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_4X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_4X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>g2d_bgr</name>
          <description>G2D Bus Gating Reset Register</description>
          <addressOffset>0x63C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_clk</name>
          <description>CE Clock Register</description>
          <addressOffset>0x680</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_bgr</name>
          <description>CE Bus Gating Reset Register</description>
          <addressOffset>0x68C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ve_clk</name>
          <description>VE Clock Register</description>
          <addressOffset>0x690</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VEPLL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ve_bgr</name>
          <description>VE Bus Gating Reset Register</description>
          <addressOffset>0x69C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_bgr</name>
          <description>DMA Bus Gating Reset Register</description>
          <addressOffset>0x70C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>msgbox_bgr</name>
          <description>MSGBOX Bus Gating Reset Register</description>
          <addressOffset>0x71C</addressOffset>
          <fields>
            <field>
              <dim>3</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>msgbox%s_rst</name>
              <description>CPU, DSP, RISC-V MSGBOX Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>3</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>msgbox%s_gating</name>
              <description>Gating Clock for CPU, DSP, RISC-V MSGBOX</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spinlock_bgr</name>
          <description>SPINLOCK Bus Gating Reset Register</description>
          <addressOffset>0x72C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>hstimer_bgr</name>
          <description>HSTIMER Bus Gating Reset Register</description>
          <addressOffset>0x73C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>avs_clk</name>
          <description>AVS Clock Register</description>
          <addressOffset>0x740</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dbgsys_bgr</name>
          <description>DBGSYS Bus Gating Reset Register</description>
          <addressOffset>0x78C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pwm_bgr</name>
          <description>PWM Bus Gating Reset Register</description>
          <addressOffset>0x7AC</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_bgr</name>
          <description>IOMMU Bus Gating Reset Register</description>
          <addressOffset>0x7BC</addressOffset>
          <fields>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dram_clk</name>
          <description>DRAM Clock Register</description>
          <addressOffset>0x800</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdrclk_upd</name>
              <description>SDRCLK Configuration 0 Update</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INVALID</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VALID</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_DDR</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_800M</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dram_div2</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dram_div1</name>
              <description>Factor M</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>mbus_mat_clk_gating</name>
          <description>MBUS Master Clock Gating Register</description>
          <addressOffset>0x804</addressOffset>
          <fields>
            <field>
              <name>riscv_mclk_en</name>
              <description>Gating MBUS Clock</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>g2d_mclk_en</name>
              <description>Gating MBUS Clock</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>csi_mclk_en</name>
              <description>Gating MBUS Clock</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tvin_mclk_en</name>
              <description>Gating MBUS Clock</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ce_mclk_en</name>
              <description>Gating MBUS Clock</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ve_mclk_en</name>
              <description>Gating MBUS Clock</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_mclk_en</name>
              <description>Gating MBUS Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dram_bgr</name>
          <description>DRAM Bus Gating Reset Register</description>
          <addressOffset>0x80C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc0_clk</name>
          <description>SMHC0 Clock Register</description>
          <addressOffset>0x830</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc1_clk</name>
          <description>SMHC1 Clock Register</description>
          <addressOffset>0x834</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc2_clk</name>
          <description>SMHC2 Clock Register</description>
          <addressOffset>0x838</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_800M</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_bgr</name>
          <description>SMHC Bus Gating Reset Register</description>
          <addressOffset>0x84C</addressOffset>
          <fields>
            <field>
              <dim>3</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>smhc%s_rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>3</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>smhc%s_gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>uart_bgr</name>
          <description>UART Bus Gating Reset Register</description>
          <addressOffset>0x90C</addressOffset>
          <fields>
            <field>
              <dim>6</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>uart%s_rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>6</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>uart%s_gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_bgr</name>
          <description>TWI Bus Gating Reset Register</description>
          <addressOffset>0x91C</addressOffset>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>twi%s_rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>twi%s_gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spi0_clk</name>
          <description>SPI0 Clock Register</description>
          <addressOffset>0x940</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi1_clk</name>
          <description>SPI1 Clock Register</description>
          <addressOffset>0x944</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_bgr</name>
          <description>SPI Bus Gating Reset Register</description>
          <addressOffset>0x96C</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>spi%s_rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>spi%s_gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_25m_clk</name>
          <description>EMAC_25M Clock Register</description>
          <addressOffset>0x970</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Special Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_gating</name>
              <description>Gating the Source Clock of Special Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_bgr</name>
          <description>EMAC Bus Gating Reset Register</description>
          <addressOffset>0x97C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>irtx_clk</name>
          <description>IRTX Clock Register</description>
          <addressOffset>0x9C0</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>irtx_bgr</name>
          <description>IRTX Bus Gating Reset Register</description>
          <addressOffset>0x9CC</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_bgr</name>
          <description>GPADC Bus Gating Reset Register</description>
          <addressOffset>0x9EC</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_bgr</name>
          <description>THS Bus Gating Reset Register</description>
          <addressOffset>0x9FC</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>i2s%s_clk</name>
          <description>I2S Clock Register</description>
          <addressOffset>0xA10</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO0_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO0_4X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s2_asrc_clk</name>
          <description>I2S2_ASRC Clock Register</description>
          <addressOffset>0xA1C</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO0_4X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_bgr</name>
          <description>I2S Bus Gating Reset Register</description>
          <addressOffset>0xA20</addressOffset>
          <fields>
            <field>
              <dim>3</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>i2s%s_rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>3</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>i2s%s_gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>owa_tx_clk</name>
          <description>OWA_TX Clock Register</description>
          <addressOffset>0xA24</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO0_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO0_4X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>owa_rx_clk</name>
          <description>OWA_RX Clock Register</description>
          <addressOffset>0xA28</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>owa_bgr</name>
          <description>OWA Bus Gating Reset Register</description>
          <addressOffset>0xA2C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dmic_clk</name>
          <description>DMIC Clock Register</description>
          <addressOffset>0xA40</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dmic_bgr</name>
          <description>DMIC Bus Gating Reset Register</description>
          <addressOffset>0xA4C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_codec_dac_clk</name>
          <description>AUDIO_CODEC_DAC Clock Register</description>
          <addressOffset>0xA50</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO0_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_codec_adc_clk</name>
          <description>AUDIO_CODEC_ADC Clock Register</description>
          <addressOffset>0xA54</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO0_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_codec_bgr</name>
          <description>AUDIO_CODEC Bus Gating Reset Register</description>
          <addressOffset>0xA5C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>usb0_clk</name>
          <description>USB0 Clock Register</description>
          <addressOffset>0xA70</addressOffset>
          <fields>
            <field>
              <name>clken</name>
              <description>Gating Special Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rstn</name>
              <description>PHY Reset</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk12m_sel</name>
              <description>OHCI 12M Source Select</description>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIV_48M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_24M</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RTC_32K</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>usb1_clk</name>
          <description>USB1 Clock Register</description>
          <addressOffset>0xA74</addressOffset>
          <fields>
            <field>
              <name>clken</name>
              <description>Gating Special Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rstn</name>
              <description>PHY Reset</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk12m_sel</name>
              <description>OHCI 12M Source Select</description>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIV_48M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_24M</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RTC_32K</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>usb_bgr</name>
          <description>USB Bus Gating Reset Register</description>
          <addressOffset>0xA8C</addressOffset>
          <fields>
            <field>
              <name>usbotg0_rst</name>
              <description>USBOTG0 Reset</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>usbehci%s_rst</name>
              <description>USBEHCI Reset</description>
              <bitRange>[20:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>usbohci%s_rst</name>
              <description>USBOHCI Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>usbotg0_gating</name>
              <description>USBOTG0 Gating Clock</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>usbehci%s_gating</name>
              <description>USBEHCI Gating Clock</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>usbohci%s_gating</name>
              <description>USBOHCI Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lradc_bgr</name>
          <description>LRADC Bus Gating Reset Register</description>
          <addressOffset>0xA9C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dpss_top_bgr</name>
          <description>DPSS_TOP Bus Gating Reset Register</description>
          <addressOffset>0xABC</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dsi_clk</name>
          <description>DSI Clock Register</description>
          <addressOffset>0xB24</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_2X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_2X</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dsi_bgr</name>
          <description>DSI Bus Gating Reset Register</description>
          <addressOffset>0xB4C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tconlcd_clk</name>
          <description>TCONLCD Clock Register</description>
          <addressOffset>0xB60</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_4X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_1X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_4X</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tconlcd_bgr</name>
          <description>TCONLCD Bus Gating Reset Register</description>
          <addressOffset>0xB7C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tcontv_clk</name>
          <description>TCONTV Clock Register</description>
          <addressOffset>0xB80</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_4X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_1X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_4X</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tcontv_bgr</name>
          <description>TCONTV Bus Gating Reset Register</description>
          <addressOffset>0xB9C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lvds_bgr</name>
          <description>LVDS Bus Gating Reset Register</description>
          <addressOffset>0xBAC</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_clk</name>
          <description>TVE Clock Register</description>
          <addressOffset>0xBB0</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_4X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_1X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_4X</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_bgr</name>
          <description>TVE Bus Gating Reset Register</description>
          <addressOffset>0xBBC</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>top_rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>top_gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tvd_clk</name>
          <description>TVD Clock Register</description>
          <addressOffset>0xBC0</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_1X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tvd_bgr</name>
          <description>TVD Bus Gating Reset Register</description>
          <addressOffset>0xBDC</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>top_rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>top_gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ledc_clk</name>
          <description>LEDC Clock Register</description>
          <addressOffset>0xBF0</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_n</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ledc_bgr</name>
          <description>LEDC Bus Gating Reset Register</description>
          <addressOffset>0xBFC</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>csi_clk</name>
          <description>CSI Clock Register</description>
          <addressOffset>0xC04</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_2X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_2X</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>csi_master_clk</name>
          <description>CSI Master Clock Register</description>
          <addressOffset>0xC08</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_1X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_1X</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV5</name>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>csi_bgr</name>
          <description>CSI Bus Gating Reset Register</description>
          <addressOffset>0xC1C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tpadc_clk</name>
          <description>TPADC Clock Register</description>
          <addressOffset>0xC50</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO0_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tpadc_bgr</name>
          <description>TPADC Bus Gating Reset Register</description>
          <addressOffset>0xC5C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dsp_clk</name>
          <description>DSP Clock Register</description>
          <addressOffset>0xC70</addressOffset>
          <fields>
            <field>
              <name>clk_gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M_RC</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>factor_m</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dsp_bgr</name>
          <description>DSP Bus Gating Reset Register</description>
          <addressOffset>0xC7C</addressOffset>
          <fields>
            <field>
              <name>dbg_rst</name>
              <description>Reset</description>
              <bitRange>[18:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_rst</name>
              <description>Reset</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_gating</name>
              <description>Gating Clock</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>riscv_clk</name>
          <description>RISC-V Clock Register</description>
          <addressOffset>0xD00</addressOffset>
          <fields>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[26:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M_RC</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_800M</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_1X</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_CPU</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_DIV2</name>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>axi_div_cfg</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
            </field>
            <field>
              <name>div_cfg</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>riscv_gating</name>
          <description>RISC-V GATING Configuration Register</description>
          <addressOffset>0xD04</addressOffset>
          <fields>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating_field</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>riscv_cfg_bgr</name>
          <description>RISC-V_CFG Bus Gating Reset Register</description>
          <addressOffset>0xD0C</addressOffset>
          <fields>
            <field>
              <name>rst</name>
              <description>Reset</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gating</name>
              <description>Gating Clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_lock_dbg_ctrl</name>
          <description>PLL Lock Debug Control Register</description>
          <addressOffset>0xF04</addressOffset>
          <fields>
            <field>
              <name>pll_lock_flag_en</name>
              <description>Debug Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[22:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_CPUX</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_DDR</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_2X</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_4X</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_4X</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VE</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO0</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>fre_det_ctrl</name>
          <description>Frequency Detect Control Register</description>
          <addressOffset>0xF08</addressOffset>
          <fields>
            <field>
              <name>error_flag</name>
              <description>Error Flag</description>
              <bitRange>[31:31]</bitRange>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>W0C</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERROR</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>det_time</name>
              <description>Detect Time</description>
              <bitRange>[8:4]</bitRange>
            </field>
            <field>
              <name>fre_det_irq_en</name>
              <description>Frequence Detect IRQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fre_det_fun_en</name>
              <description>Frequence Detect Function Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>fre_up_lim</name>
          <description>Frequency Up Limit Register</description>
          <addressOffset>0xF0C</addressOffset>
        </register>
        <register>
          <name>fre_down_lim</name>
          <description>Frequency Down Limit Register</description>
          <addressOffset>0xF10</addressOffset>
        </register>
        <register>
          <name>ccu_fan_gate</name>
          <description>CCU FANOUT CLOCK GATE Register</description>
          <addressOffset>0xF30</addressOffset>
          <fields>
            <field>
              <name>clk32k_en</name>
              <description>Gating for CLK32K</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk25m_en</name>
              <description>Gating for CLK25M</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk16m_en</name>
              <description>Gating for CLK16M</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk12m_en</name>
              <description>Gating for CLK12M</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk24m_en</name>
              <description>Gating for CLK24M</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>clk27m_fan</name>
          <description>CLK27M FANOUT Register</description>
          <addressOffset>0xF34</addressOffset>
          <fields>
            <field>
              <name>gating</name>
              <description>Gating for CLK27M</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_src_sel</name>
              <description>Clock Source Select</description>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_1X</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_1X</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>div1</name>
              <description>Factor N</description>
              <bitRange>[9:8]</bitRange>
            </field>
            <field>
              <name>div0</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pclk_fan</name>
          <description>PCLK FANOUT Register</description>
          <addressOffset>0xF38</addressOffset>
          <fields>
            <field>
              <name>gating</name>
              <description>Gating for PCLK</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>div</name>
              <description>Factor M</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ccu_fan</name>
          <description>CCU FANOUT Register</description>
          <addressOffset>0xF3C</addressOffset>
          <fields>
            <field>
              <dim>3</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>clk_fanout%s_en</name>
              <description>Gating for CLK_FANOUT</description>
              <bitRange>[21:21]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>3</dim>
              <dimIncrement>0x3</dimIncrement>
              <name>clk_fanout%s_sel</name>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK12M</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK24M</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK25M</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK27M</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PCLK</name>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_CFG</name>
      <description>System Configuration</description>
      <groupName>System</groupName>
      <baseAddress>0x03000000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>dsp_boot_rammap</name>
          <description>DSP Boot SRAM Remap Control Register</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>dsp_boot_sram_remap_enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DSP_SYS</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYS_BOOT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ver</name>
          <description>Version Register</description>
          <addressOffset>0x24</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>boot_sel_pad_sta</name>
              <bitRange>[12:11]</bitRange>
            </field>
            <field>
              <name>fel_sel_pad_sta</name>
              <description>Fel Select Pin Status</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RUN_FEL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRY_MEDIA_BOOT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_ephy_clk0</name>
          <description>EMAC-EPHY Clock Register 0</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>bps_efuse</name>
              <bitRange>[31:28]</bitRange>
            </field>
            <field>
              <name>xmii_sel</name>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTERNAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EXTERNAL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ephy_mode</name>
              <bitRange>[26:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SIMULATION</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AFE_TEST</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>phy_addr</name>
              <bitRange>[24:20]</bitRange>
            </field>
            <field>
              <name>clk_sel</name>
              <bitRange>[18:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F25M</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F24M</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>led_pol</name>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>shutdown</name>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POWER_UP</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SHUT_DOWN</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>phy_select</name>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EXTERNAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INTERNAL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rmii_en</name>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etxdc</name>
              <bitRange>[12:10]</bitRange>
            </field>
            <field>
              <name>erxdc</name>
              <bitRange>[9:5]</bitRange>
            </field>
            <field>
              <name>erxie</name>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etxie</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>epit</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MII</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etcs</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MII</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EXTERNAL_GMII_RGMII</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INTERNAL_GMII_RGMII</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_ldo_ctrl</name>
          <description>System LDO Control Register</description>
          <addressOffset>0x150</addressOffset>
          <fields>
            <field>
              <name>spare</name>
              <bitRange>[31:24]</bitRange>
            </field>
            <field>
              <name>ldob_trim</name>
              <bitRange>[15:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>O1_167</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_18</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_193</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_207</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_22</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_233</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_247</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_260</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_273</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_287</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_3</name>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_313</name>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_327</name>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_340</name>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_353</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_367</name>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_38</name>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_393</name>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_407</name>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_42</name>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_433</name>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_447</name>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_46</name>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_473</name>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_487</name>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_5</name>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_513</name>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_527</name>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_54</name>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_553</name>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_567</name>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_58</name>
                  <value>0x1F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_593</name>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_607</name>
                  <value>0x21</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_627</name>
                  <value>0x22</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_64</name>
                  <value>0x23</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_653</name>
                  <value>0x24</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_667</name>
                  <value>0x25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_680</name>
                  <value>0x26</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_693</name>
                  <value>0x27</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_707</name>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_720</name>
                  <value>0x29</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_733</name>
                  <value>0x2A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_747</name>
                  <value>0x2B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_76</name>
                  <value>0x2C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_773</name>
                  <value>0x2D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_787</name>
                  <value>0x2E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_8</name>
                  <value>0x2F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_813</name>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_827</name>
                  <value>0x31</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_84</name>
                  <value>0x32</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_853</name>
                  <value>0x33</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_867</name>
                  <value>0x34</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_88</name>
                  <value>0x35</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_893</name>
                  <value>0x36</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_907</name>
                  <value>0x37</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_92</name>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_933</name>
                  <value>0x39</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_947</name>
                  <value>0x3A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_96</name>
                  <value>0x3B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_973</name>
                  <value>0x3C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_987</name>
                  <value>0x3D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O2</name>
                  <value>0x3E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O2_013</name>
                  <value>0x3F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ldoa_trim</name>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>O1_593</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_607</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_627</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_64</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_653</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_667</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_680</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_693</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_707</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_720</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_733</name>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_747</name>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_76</name>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_773</name>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_787</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_8</name>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_813</name>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_827</name>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_84</name>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_853</name>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_867</name>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_88</name>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_893</name>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_907</name>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_92</name>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_933</name>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_947</name>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_96</name>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_973</name>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O1_987</name>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O2</name>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O2_013</name>
                  <value>0x1F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>rescal_ctrl</name>
          <description>Resistor Calibration Control Register</description>
          <addressOffset>0x160</addressOffset>
          <fields>
            <field>
              <name>ddr_res240_trimming_sel</name>
              <description>240ohms Resistor Trimming Source Select</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESCAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RES240_TRIM</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rescal_mode</name>
              <description>RESCAL Calibration Mode Select</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AUTO_CALIBRATION</name>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cal_ana_en</name>
              <description>Calibration Circuits Analog Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cal_en</name>
              <description>Auto Calibration Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>res240_ctrl</name>
          <description>240ohms Resistor Manual Control Register</description>
          <addressOffset>0x168</addressOffset>
          <fields>
            <field>
              <name>ddr_res240_trim</name>
              <description>240ohms Resistor trimming bit</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rescal_status</name>
          <description>Resistor Calibration Status Register</description>
          <addressOffset>0x16C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cout</name>
              <description>Calibration Circuits Analog COmpare Output</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>res_cal_do</name>
              <description>RESCAL Calibration Results Output</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RISCV_CFG</name>
      <description>RISC-V System Configuration</description>
      <groupName>System</groupName>
      <baseAddress>0x06010000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>riscv_sta_add0</name>
          <description>RISCV Start Address0 Register</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>riscv_sta_add1</name>
          <description>RISCV Start Address1 Register</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>sta_add_h</name>
              <description>Start Address High 8-bit</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rf1p_cfg</name>
          <description>RF1P Configuration Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>rf1p_cfg</name>
              <description>RF1P Configuration</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rom_cfg</name>
          <description>ROM Configuration Register</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>rom_cfg</name>
              <description>ROM Configuration</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>wakeup_en</name>
          <description>Wakeup Enable Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>wp_en</name>
              <description>Wakeup Enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>5</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>wakeup_mask%s</name>
          <description>Wakeup Mask Register</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <name>ts_tmode_sel</name>
          <description>Timestamp Test Mode Select Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>ts_test_mode_en</name>
              <description>Timestamp Test Mode Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TEST</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>sram_addr_twist</name>
          <description>SRAM Address Twist Register</description>
          <addressOffset>0x44</addressOffset>
          <fields>
            <field>
              <name>sram_ts_kf</name>
              <description>SRAM Twist Keyfield</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>sram_addr_ts_fg</name>
              <description>SRAM Address Twist Flag</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>work_mode</name>
          <description>Work Mode Register</description>
          <addressOffset>0x48</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>wm_sta</name>
              <description>Work Mode Status</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_POWER</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEBUG</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>retite_pc0</name>
          <description>Retire PC0 Register</description>
          <addressOffset>0x50</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>retite_pc1</name>
          <description>Retire PC1 Register</description>
          <addressOffset>0x54</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rt_sig</name>
              <description>Retire Signal</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_HAVE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HAVE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rt_pc_h</name>
              <description>Retire PC[39:32]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>5</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>irq_mode%s</name>
          <description>IRQ Mode Register</description>
          <addressOffset>0x60</addressOffset>
        </register>
        <register>
          <name>riscv_axi_pmu_ctrl</name>
          <description>RISCV AXI PMU Control Register</description>
          <addressOffset>0x104</addressOffset>
          <fields>
            <field>
              <name>pmu_clr</name>
              <description>PMU Clear</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>clear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OPERATION</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEARED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pmu_en</name>
              <description>PMU Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>riscv_axi_pmu_prd</name>
          <description>RISCV AXI PMU Period Register</description>
          <addressOffset>0x108</addressOffset>
        </register>
        <register>
          <name>riscv_axi_pmu_lat_rd</name>
          <description>RISCV AXI PMU Read Latency Register</description>
          <addressOffset>0x10C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>riscv_axi_pmu_lat_wr</name>
          <description>RISCV AXI PMU Write Latency Register</description>
          <addressOffset>0x110</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>riscv_axi_pmu_req_rd</name>
          <description>RISCV AXI PMU Read Request Register</description>
          <addressOffset>0x114</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>riscv_axi_pmu_req_wr</name>
          <description>RISCV AXI PMU Write Request Register</description>
          <addressOffset>0x118</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>riscv_axi_pmu_bw_rd</name>
          <description>RISCV AXI PMU Read Bandwidth Register</description>
          <addressOffset>0x11C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>riscv_axi_pmu_bw_wr</name>
          <description>RISCV AXI PMU Write Bandwidth Register</description>
          <addressOffset>0x120</addressOffset>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CLINT</name>
      <description>Core-Local Interruptor</description>
      <groupName>System</groupName>
      <baseAddress>0x14000000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>msip</name>
          <description>MSIP Register for hart 0</description>
          <addressOffset>0x0</addressOffset>
          <writeConstraint>
            <range>
              <minimum>0</minimum>
              <maximum>1</maximum>
            </range>
          </writeConstraint>
        </register>
        <register>
          <name>mtimecmpl</name>
          <description>MTIMECMPL Register for hart 0</description>
          <addressOffset>0x4000</addressOffset>
        </register>
        <register>
          <name>mtimecmph</name>
          <description>MTIMECMPH Register for hart 0</description>
          <addressOffset>0x4004</addressOffset>
        </register>
        <register>
          <name>mtime</name>
          <description>MTIME\n\nREF: opensbi</description>
          <addressOffset>0xBFF8</addressOffset>
          <size>64</size>
          <access>read-only</access>
        </register>
        <register>
          <name>ssip</name>
          <description>SSIP Register for hart 0</description>
          <addressOffset>0xC000</addressOffset>
          <writeConstraint>
            <range>
              <minimum>0</minimum>
              <maximum>1</maximum>
            </range>
          </writeConstraint>
        </register>
        <register>
          <name>stimecmpl</name>
          <description>STIMECMPL Register for hart 0</description>
          <addressOffset>0xD000</addressOffset>
        </register>
        <register>
          <name>stimecmph</name>
          <description>STIMECMPH Register for hart 0</description>
          <addressOffset>0xD004</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER</name>
      <description>Timer Module, includes timer0, timer1, watchdog and audio video synchronization</description>
      <groupName>System</groupName>
      <baseAddress>0x02050000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER0</name>
        <value>75</value>
      </interrupt>
      <interrupt>
        <name>TIMER1</name>
        <value>76</value>
      </interrupt>
      <interrupt>
        <name>WATCHDOG</name>
        <value>79</value>
      </interrupt>
      <registers>
        <register>
          <name>tmr_irq_en</name>
          <description>Timer IRQ Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>tmr1_irq_en</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr0_irq_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tmr_irq_sta</name>
          <description>Timer Status Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>tmr1_irq_pend</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Indicates that the interval value of the timer 1 is reached. Write 1 to clear the pending status.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr0_irq_pend</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Indicates that the interval value of the timer 0 is reached. Write 1 to clear the pending status.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>tmr%s_ctrl</name>
          <description>Timer IRQ Enable Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>tmr_mode</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PERIODIC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SINGLE_COUNTING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr_clk_pres</name>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P8</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P16</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P32</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P64</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P128</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr_clk_src</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OSC24_M</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr_reload</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RELOAD</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP_PAUSE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>tmr%s_intv_value</name>
          <description>Timer Interval Value Register</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>tmr%s_cur_value</name>
          <description>Timer Current Value Register</description>
          <addressOffset>0x18</addressOffset>
        </register>
        <register>
          <name>wdog_irq_en</name>
          <description>Watchdog IRQ Enable Register</description>
          <addressOffset>0xA0</addressOffset>
          <fields>
            <field>
              <name>wdog_irq_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>wdog_irq_sta</name>
          <description>Watchdog Status Register</description>
          <addressOffset>0xA4</addressOffset>
          <fields>
            <field>
              <name>wdog_irq_pend</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Indicates that the interval value of the watchdog is reached.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>wdog_soft_rst</name>
          <description>Watchdog Software Reset Register</description>
          <addressOffset>0xA8</addressOffset>
          <fields>
            <field>
              <name>key_field</name>
              <description>Key Field</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>soft_rst_en</name>
              <description>Soft Reset Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>wdog_ctrl</name>
          <description>Watchdog Control Register</description>
          <addressOffset>0xB0</addressOffset>
          <fields>
            <field>
              <name>wdog_key_field</name>
              <description>Watchdog Key Field</description>
              <bitRange>[12:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>wdog_restart</name>
              <description>Watchdog Restart</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESTART</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>wdog_cfg</name>
          <description>Watchdog Configuration Register</description>
          <addressOffset>0xB4</addressOffset>
          <fields>
            <field>
              <name>key_field</name>
              <description>Key Field</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>wdog_clk_src</name>
              <description>Select the clock source for the watchdog.</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC_32K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOSC_32K</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wdog_mode</name>
              <description>Configure the operating mode for the watchdog</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WHOLD_SYSTEM</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONLY_INTERRUPT</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>wdog_mode</name>
          <description>Watchdog Mode Register</description>
          <addressOffset>0xB8</addressOffset>
          <fields>
            <field>
              <name>key_field</name>
              <description>Key Field</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>wdog_intv_value</name>
              <description>Watchdog Interval Value</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C16000</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C32000</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C64000</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C96000</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C128000</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C160000</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C192000</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C256000</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C320000</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C384000</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C448000</name>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C512000</name>
                  <value>0xB</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wdog_en</name>
              <description>Watchdog Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>wdog_output_cfg</name>
          <description>Watchdog Output Configuration Register</description>
          <addressOffset>0xBC</addressOffset>
          <fields>
            <field>
              <name>wdog_output_config</name>
              <description>Configure the valid time for the watchdog reset signal.</description>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>avs_cnt_ctl</name>
          <description>AVS Counter Control Register</description>
          <addressOffset>0xC0</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>avs_cnt%s_ps</name>
              <description>Audio Video Sync Counter Pause Control</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_PAUSE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PAUSE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>avs_cnt%s_en</name>
              <description>Audio Video Sync Counter Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>avs_cnt0</name>
          <description>AVS Counter 0 Register</description>
          <addressOffset>0xC4</addressOffset>
        </register>
        <register>
          <name>avs_cnt1</name>
          <description>AVS Counter 1 Register</description>
          <addressOffset>0xC8</addressOffset>
        </register>
        <register>
          <name>avs_cnt_div</name>
          <description>AVS Counter Divisor Register</description>
          <addressOffset>0xCC</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x10</dimIncrement>
              <name>avs_cnt%s_d</name>
              <description>The divisor factor of AVS</description>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>HS_TIMER</name>
      <description>High Speed Timer</description>
      <groupName>System</groupName>
      <baseAddress>0x03008000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>HSTIMER0</name>
        <value>71</value>
      </interrupt>
      <interrupt>
        <name>HSTIMER1</name>
        <value>72</value>
      </interrupt>
      <registers>
        <register>
          <name>hs_tmr_irq_en</name>
          <description>HS Timer IRQ Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>hs_tmr%s_int_en</name>
              <description>HSTimer Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>hs_tmr_irq_stas</name>
          <description>HS Timer Status Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>hs_tmr%s_irq_pend</name>
              <description>HSTimer IRQ Pending</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>hs_tmr%s_ctrl</name>
          <description>HS Timer Control Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>hs_tmr_test</name>
              <description>Select the operating mode for HSTimer</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TEST</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hs_tmr_mode</name>
              <description>Select the timing mode for HSTimer</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PERIODIC</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONE_SHOT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hs_tmr_clk</name>
              <description>Select the pre-scale for the HSTimer clock sources</description>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P8</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P16</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hs_tmr_reload</name>
              <description>HSTimer Reload</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RELOAD</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hs_tmr_en</name>
              <description>HSTimer Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP_PAUSE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>hs_tmr%s_intv_lo</name>
          <description>HS Timer Interval Value Low Register</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>hs_tmr%s_intv_hi</name>
          <description>HS Timer Interval Value High Register</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>hs_tmr_intv_value_hi</name>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>hs_tmr%s_curnt_lo</name>
          <description>HS Timer Current Value Low Register</description>
          <addressOffset>0x2C</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>hs_tmr%s_curnt_hi</name>
          <description>HS Timer Current Value High Register</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>hs_tmr_cur_value_hi</name>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PLIC</name>
      <description>Platform Level Interrupt Control</description>
      <groupName>System</groupName>
      <baseAddress>0x10000000</baseAddress>
      <registers>
        <register>
          <dim>256</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>prio[%s]</name>
          <description>Interrupt Priority Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>priority</name>
              <bitRange>[4:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Priority 0 (never interrupt)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Priority 1</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <description>Priority 2</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P3</name>
                  <description>Priority 3</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <description>Priority 4</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P5</name>
                  <description>Priority 5</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P6</name>
                  <description>Priority 6</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P7</name>
                  <description>Priority 7</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P8</name>
                  <description>Priority 8</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P9</name>
                  <description>Priority 9</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P10</name>
                  <description>Priority 10</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P11</name>
                  <description>Priority 11</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P12</name>
                  <description>Priority 12</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P13</name>
                  <description>Priority 13</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P14</name>
                  <description>Priority 14</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P15</name>
                  <description>Priority 15</description>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P16</name>
                  <description>Priority 16</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P17</name>
                  <description>Priority 17</description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P18</name>
                  <description>Priority 18</description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P19</name>
                  <description>Priority 19</description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P20</name>
                  <description>Priority 20</description>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P21</name>
                  <description>Priority 21</description>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P22</name>
                  <description>Priority 22</description>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P23</name>
                  <description>Priority 23</description>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P24</name>
                  <description>Priority 24</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P25</name>
                  <description>Priority 25</description>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P26</name>
                  <description>Priority 26</description>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P27</name>
                  <description>Priority 27</description>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P28</name>
                  <description>Priority 28</description>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P29</name>
                  <description>Priority 29</description>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P30</name>
                  <description>Priority 30</description>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P31</name>
                  <description>Priority 31</description>
                  <value>0x1F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>ip[%s]</name>
          <description>Interrupt Pending Register</description>
          <addressOffset>0x1000</addressOffset>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>mie[%s]</name>
          <description>Machine Mode Interrupt Enable Register</description>
          <addressOffset>0x2000</addressOffset>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>sie[%s]</name>
          <description>Supervisor Mode Interrupt Enable Register</description>
          <addressOffset>0x2080</addressOffset>
        </register>
        <register>
          <name>ctrl</name>
          <description>Control Register</description>
          <addressOffset>0x1FFFFC</addressOffset>
          <fields>
            <field>
              <name>ctrl</name>
              <description>PLIC Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M</name>
                  <description>Only the machine mode can access to all registers in PLIC. Supervisor mode can only access the interrupt threshold register and the interrupt response/completion register.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MS</name>
                  <description>The machine mode and the supervisor mode can access all registers. CTRL is accessible only in the machine mode.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>mth</name>
          <description>Machine Mode Priority Threshold Register</description>
          <addressOffset>0x200000</addressOffset>
          <fields>
            <field>
              <name>priority</name>
              <bitRange>[4:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Priority 0 (never interrupt)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Priority 1</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <description>Priority 2</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P3</name>
                  <description>Priority 3</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <description>Priority 4</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P5</name>
                  <description>Priority 5</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P6</name>
                  <description>Priority 6</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P7</name>
                  <description>Priority 7</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P8</name>
                  <description>Priority 8</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P9</name>
                  <description>Priority 9</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P10</name>
                  <description>Priority 10</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P11</name>
                  <description>Priority 11</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P12</name>
                  <description>Priority 12</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P13</name>
                  <description>Priority 13</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P14</name>
                  <description>Priority 14</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P15</name>
                  <description>Priority 15</description>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P16</name>
                  <description>Priority 16</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P17</name>
                  <description>Priority 17</description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P18</name>
                  <description>Priority 18</description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P19</name>
                  <description>Priority 19</description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P20</name>
                  <description>Priority 20</description>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P21</name>
                  <description>Priority 21</description>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P22</name>
                  <description>Priority 22</description>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P23</name>
                  <description>Priority 23</description>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P24</name>
                  <description>Priority 24</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P25</name>
                  <description>Priority 25</description>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P26</name>
                  <description>Priority 26</description>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P27</name>
                  <description>Priority 27</description>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P28</name>
                  <description>Priority 28</description>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P29</name>
                  <description>Priority 29</description>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P30</name>
                  <description>Priority 30</description>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P31</name>
                  <description>Priority 31</description>
                  <value>0x1F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>mclaim</name>
          <description>Machine Mode Claim/Complete Register</description>
          <addressOffset>0x200004</addressOffset>
          <fields>
            <field>
              <name>mclaim</name>
              <bitRange>[9:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>sth</name>
          <description>Supervisor Mode Priority Threshold Register</description>
          <addressOffset>0x201000</addressOffset>
          <fields>
            <field>
              <name>priority</name>
              <bitRange>[4:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Priority 0 (never interrupt)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Priority 1</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <description>Priority 2</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P3</name>
                  <description>Priority 3</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <description>Priority 4</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P5</name>
                  <description>Priority 5</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P6</name>
                  <description>Priority 6</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P7</name>
                  <description>Priority 7</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P8</name>
                  <description>Priority 8</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P9</name>
                  <description>Priority 9</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P10</name>
                  <description>Priority 10</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P11</name>
                  <description>Priority 11</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P12</name>
                  <description>Priority 12</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P13</name>
                  <description>Priority 13</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P14</name>
                  <description>Priority 14</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P15</name>
                  <description>Priority 15</description>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P16</name>
                  <description>Priority 16</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P17</name>
                  <description>Priority 17</description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P18</name>
                  <description>Priority 18</description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P19</name>
                  <description>Priority 19</description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P20</name>
                  <description>Priority 20</description>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P21</name>
                  <description>Priority 21</description>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P22</name>
                  <description>Priority 22</description>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P23</name>
                  <description>Priority 23</description>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P24</name>
                  <description>Priority 24</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P25</name>
                  <description>Priority 25</description>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P26</name>
                  <description>Priority 26</description>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P27</name>
                  <description>Priority 27</description>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P28</name>
                  <description>Priority 28</description>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P29</name>
                  <description>Priority 29</description>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P30</name>
                  <description>Priority 30</description>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P31</name>
                  <description>Priority 31</description>
                  <value>0x1F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>sclaim</name>
          <description>Supervisor Mode Claim/Complete Register</description>
          <addressOffset>0x201004</addressOffset>
          <fields>
            <field>
              <name>sclaim</name>
              <bitRange>[9:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMAC</name>
      <description>Direct Memory Access Controller</description>
      <groupName>System</groupName>
      <baseAddress>0x03002000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>DMAC_NS</name>
        <value>66</value>
      </interrupt>
      <registers>
        <register>
          <name>dmac_irq_en0</name>
          <description>DMAC IRQ Enable Register 0</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>dma%s_hlaf_irq_en</name>
              <description>Enable the half package interrupt of DMA</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>dma%s_pkg_irq_en</name>
              <description>Enable the package end interrupt of DMA</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>dma%s_queue_irq_en</name>
              <description>Enable the queue end interrupt of DMA</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dmac_irq_en1</name>
          <description>DMAC IRQ Enable Register 1</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>dma%s_hlaf_irq_en</name>
              <description>Enable the half package interrupt of DMA</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>dma%s_pkg_irq_en</name>
              <description>Enable the package end interrupt of DMA</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>dma%s_queue_irq_en</name>
              <description>Enable the queue end interrupt of DMA</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dmac_irq_pend0</name>
          <description>DMAC IRQ Pending Register 0</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>dma%s_hlaf_irq_pend</name>
              <description>The IRQ pending bit for the half package interrupt of DMA</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>dma%s_pkg_irq_pend</name>
              <description>The IRQ pending bit for the package end interrupt of DMA</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>dma%s_queue_irq_pend</name>
              <description>The IRQ pending bit for the queue end interrupt of DMA</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dmac_irq_pend1</name>
          <description>DMAC IRQ Pending Register 1</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>dma%s_hlaf_irq_pend</name>
              <description>The IRQ pending bit for the half package interrupt of DMA</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>dma%s_pkg_irq_pend</name>
              <description>The IRQ pending bit for the package end interrupt of DMA</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>dma%s_queue_irq_pend</name>
              <description>The IRQ pending bit for the queue end interrupt of DMA</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dmac_auto_gate</name>
          <description>DMAC Auto Gating Register</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>dma_mclk_circuit</name>
              <description>Auto gating bit of DMA MCLK interfact circuit</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_common_circuit</name>
              <description>Auto gating bit of DMA common circuit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_chan_circuit</name>
              <description>Auto gating bit of DMA channel circuit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dmac_sta</name>
          <description>DMAC Status Register</description>
          <addressOffset>0x30</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>mbus_fifo_status</name>
              <description>MBUS FIFO Status</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>16</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>dma_status%s</name>
              <description>DMA Channel[15:0] Status</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_en%s</name>
          <description>DMAC Channel Enable Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>dma_en</name>
              <description>DMA Channel Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_pau%s</name>
          <description>DMAC Channel Pause Register</description>
          <addressOffset>0x104</addressOffset>
          <fields>
            <field>
              <name>dma_pause</name>
              <description>Pause the DMA Channel Transfer Data</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESUME</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PAUSE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_desc_addr%s</name>
          <description>DMAC Channel Start Address Register</description>
          <addressOffset>0x108</addressOffset>
          <fields>
            <field>
              <name>dma_desc_addr</name>
              <description>Lower 30 bits of DMA channel descriptor address</description>
              <bitRange>[31:2]</bitRange>
            </field>
            <field>
              <name>dma_desc_high_addr</name>
              <description>Higher 2 bits of DMA channel descriptor high address\n\nDMA Channel Descriptor Address = {bit[1:0], bit[31:2], 2'b00}</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_cfg%s</name>
          <description>DMAC Channel Configuration Register</description>
          <addressOffset>0x10C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>bmode_sel</name>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BMODE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_dest_data_width</name>
              <description>DMA Destination Data Width</description>
              <bitRange>[26:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B8</name>
                  <description>8 bit</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <description>16 bit</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <description>32 bit</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <description>64 bit</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_addr_mode</name>
              <description>DMA Destination Address Mode</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LINEAR</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_dest_block_size</name>
              <description>DMA Destination Block Size</description>
              <bitRange>[23:22]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>S1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S4</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S8</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S16</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_dest_drq_type</name>
              <description>DMA Destination DRQ Type</description>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>dma_src_data_width</name>
              <description>DMA Source Data Width</description>
              <bitRange>[10:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B8</name>
                  <description>8 bit</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <description>16 bit</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <description>32 bit</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <description>64 bit</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_src_addr_mode</name>
              <description>DMA Source Address Mode</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LINEAR</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_src_block_size</name>
              <description>DMA Source Block Size</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>S1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S4</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S8</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S16</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_src_drq_type</name>
              <description>DMA Source DRQ Type</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_cur_src%s</name>
          <description>DMAC Channel Current Source Register</description>
          <addressOffset>0x110</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_cur_dest%s</name>
          <description>DMAC Channel Current Destination Register</description>
          <addressOffset>0x114</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_bcnt_left%s</name>
          <description>DMAC Channel Byte Counter Left Register</description>
          <addressOffset>0x118</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dma_bcnt_left</name>
              <description>DMA Channel Byte Counter Left</description>
              <bitRange>[24:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_para%s</name>
          <description>DMAC Channel Parameter Register</description>
          <addressOffset>0x11C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>wait_cyc</name>
              <description>Wait Clock Cycle</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_mode%s</name>
          <description>DMAC Mode Register</description>
          <addressOffset>0x128</addressOffset>
          <fields>
            <field>
              <name>dma_dst_mode</name>
              <description>Destination Communication Mode Select</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAITING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HANDSHAKE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_src_mode</name>
              <description>Source Communication Mode Select</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAITING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HANDSHAKE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_fdesc_addr%s</name>
          <description>DMAC Former Descriptor Address Register</description>
          <addressOffset>0x12C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>dmac_pkg_num%s</name>
          <description>DMAC Package Number Register</description>
          <addressOffset>0x130</addressOffset>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>THS</name>
      <description>Thermal Sensor Controller</description>
      <groupName>System</groupName>
      <baseAddress>0x02009400</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>THS</name>
        <value>74</value>
      </interrupt>
      <registers>
        <register>
          <name>ths_ctrl</name>
          <description>THS Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x01DF002F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>tacq</name>
              <description>ADC acquire time\n\nCLK_IN/(n + 1)\n\nThe default value is 2 us.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_en</name>
          <description>THS Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>ths_en</name>
              <description>Enable temperature measurement sensor</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_per</name>
          <description>THS Period Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0003A000</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>thermal_per</name>
              <description>Temperature measurement period\n\n4096*(n + 1)/CLK_IN\n\nThe default value is 10 ms.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_data_intc</name>
          <description>THS Data Interrupt Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>ths_data_irq_en</name>
              <description>Enable the interrupt of sensor_data update\n\nIf enabled, when the measured sensor_data is updated, it will generate an interrupt.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_shut_intc</name>
          <description>THS Shut Interrupt Control Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>shut_int_en</name>
              <description>Enable the shutdown interrupt for the sensor</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_alarm_intc</name>
          <description>THS Alarm Interrupt Control Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>alarm_int_en</name>
              <description>Enable the alarm interrupt for the sensor</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_data_ints</name>
          <description>THS Data Interrupt Status Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>ths_data_irq_sts</name>
              <description>Indicates the pending status of the sensor's data interrupt.\n\nWrite 1 to clear the pending status.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <description>No effect</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Pending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_shut_ints</name>
          <description>THS Shut Interrupt Status Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>shut_int_sts</name>
              <description>Indicates the pending status of the sensor's shutdown interrupt.\n\nWrite 1 to clear the pending status.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <description>No effect</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Pending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_alarmo_ints</name>
          <description>THS_ALARM0_INTS</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>alarm_off_sts</name>
              <description>Alarm interrupt off pending for sensor\n\nWrite 1 to clear the pending status.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <description>No effect</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Pending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_alarm_ints</name>
          <description>THS Alarm Interrupt Status Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>alarm_int_sts</name>
              <description>Alarm interrupt pending for sensor\n\nWrite 1 to clear the pending status.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <description>No effect</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Pending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_filter</name>
          <description>THS Median Filter Control Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x00000007</resetMask>
          <fields>
            <field>
              <name>filter_en</name>
              <description>Filter enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>filter_type</name>
              <description>Averaging filter type</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>T2</name>
                  <description>2</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T4</name>
                  <description>4</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T8</name>
                  <description>8</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T16</name>
                  <description>16</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_alarm_ctrl</name>
          <description>THS Alarm Threshold Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x05A00684</resetValue>
          <resetMask>0x0FFF0FFF</resetMask>
          <fields>
            <field>
              <name>alarm_t_hot</name>
              <description>Thermal sensor alarm threshold for hot temperature</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>alarm_t_hyst</name>
              <description>Thermal sensor alarm threshold for hysteresis temperature</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_shutdown_ctrl</name>
          <description>THS Shutdown Threshold Control Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x000004E9</resetValue>
          <resetMask>0x00000FFF</resetMask>
          <fields>
            <field>
              <name>shut_t_hot</name>
              <description>Thermal sensor shutdown threshold for hot temperature</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_cdata</name>
          <description>THS Calibration Data</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x00000800</resetValue>
          <resetMask>0x00000FFF</resetMask>
          <fields>
            <field>
              <name>ths_cdata</name>
              <description>Thermal sensor calibration data</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ths_data</name>
          <description>THS Data Register</description>
          <addressOffset>0xC0</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000FFF</resetMask>
          <fields>
            <field>
              <name>ths_data</name>
              <description>Temperature measurement data of sensor</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>IOMMU</name>
      <description>I/O Memory Management Unit</description>
      <groupName>System</groupName>
      <baseAddress>0x02010000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>IOMMU</name>
        <value>80</value>
      </interrupt>
      <registers>
        <register>
          <name>iommu_reset</name>
          <description>IOMMU Reset Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x8003007F</resetValue>
          <resetMask>0x8003007F</resetMask>
          <fields>
            <field>
              <name>iommu_reset</name>
              <description>IOMMU Software Reset Switchn\nBefore IOMMU software reset operation, ensure IOMMU never be opened; or all bus operations are completed; or DRAM and the peripherals have opened the corresponding switch, for shielding the effects of IOMMU reset.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <description>Set reset signal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_ELEASE</name>
                  <description>Release reset signal</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pc_rst</name>
              <description>PTW Cache Reset\n\nPTW Cache address convert lane software reset switch.\n\nWhen PTW Cache occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <description>Set reset signal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_ELEASE</name>
                  <description>Release reset signal</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mtlb_rst</name>
              <description>Macrotlb Reset\n\nMacro TLB address convert lane software reset switch.\n\nWhen PTW Cache occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <description>Set reset signal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_ELEASE</name>
                  <description>Release reset signal</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>m%s_rst</name>
              <description>Master[i] Reset\n\nMaster[i] address convert lane software reset switch.\n\nWhen Master[i] occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <description>Set reset signal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_ELEASE</name>
                  <description>Release reset signal</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_enable</name>
          <description>IOMMU Enable Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>enable</name>
              <description>IOMMU module enable switch\n\nBefore IOMMU address mapping function opens, configure the Translation Table Base register; or ensure all masters are in bypass status or no the status of sending bus demand(such as reset)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable IOMMU</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable IOMMU</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_bypass</name>
          <description>IOMMU Bypass Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0000007F</resetValue>
          <resetMask>0x0000007F</resetMask>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>m%s_bp</name>
              <description>Master[i] bypass switch\n\nAfter bypass function is opened, IOMMU can not map the address of Master6 sending, and directly output the virtual address to MBUS as physical address.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable bypass function</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable bypass function</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_auto_gating</name>
          <description>IOMMU Auto Gating Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>iommu_auto_gating</name>
              <description>IOMMU circuit auto gating control\n\nThe purpose is to decrease power consumption of the module.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable auto gating function</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable auto gating function</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_wbuf_ctrl</name>
          <description>IOMMU Write Buffer Control Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0000007F</resetValue>
          <resetMask>0x0000007F</resetMask>
        </register>
        <register>
          <name>iommu_ooo_ctrl</name>
          <description>IOMMU Out of Order Control Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0000007F</resetValue>
          <resetMask>0x0000007F</resetMask>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>m%s_ooo_ctrl</name>
              <description>Master[i] out-of-order control bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable out-of-order</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable out-of-order</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_4kb_bdy_prt_ctrl</name>
          <description>IOMMU 4KB Boundary Protect Control Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0000007F</resetValue>
          <resetMask>0x0000007F</resetMask>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>m%s_4kb_bdy_prt_ctrl</name>
              <description>Master[i] 4 KB boundary protect control bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable 4 KB boundary protect</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable 4 KB boundary protect</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_ttb</name>
          <description>IOMMU Translation Table Base Register</description>
          <addressOffset>0x50</addressOffset>
          <fields>
            <field>
              <name>ttb</name>
              <description>Translation Table Base\n\nLevel1 page table starting address, aligned to 16 KB.\n\nWhen operating the register, IOMMU address mapping function must be closed, namely IOMMU_ENABLE is 0; Or Bypass function of all main equipment is set to 1, or no the state of transfer bus commands (such as setting).</description>
              <bitRange>[31:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_tlb_enable</name>
          <description>IOMMU TLB Enable Register</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x0003007F</resetValue>
          <resetMask>0x0003007F</resetMask>
          <fields>
            <field>
              <name>ptw_cache_enable</name>
              <description>PTW Cache enable bit</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>macro_tlb_enable</name>
              <description>Macro TLB enable bit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>micro_tlb%s_enable</name>
              <description>Micro TLB[i] enable bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_tlb_prefetch</name>
          <description>IOMMU TLB Prefetch Register</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x00030000</resetValue>
          <resetMask>0x0003007F</resetMask>
          <fields>
            <field>
              <name>pf_vl_pt_to_pc</name>
              <description>Prefetch Value Pagetable to PTW Cache\n\nIf the function is enabled, the prefetch function will not update the invalid Level1 page table to PTW cache.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable If the function is enabled, the prefetch function will not update the invalid Level1 page table to PTW cache.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pf_vl_pt_to_mt</name>
              <description>Prefetch Value Pagetable to Macro TLB\n\nIf the function is enabled, the prefetch function will not update the invalid Level2 page table to Macro TLB.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable If the function is enabled, the prefetch function will not update the invalid Level2 page table to Macro TLB.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>mi_tlb%s_pf</name>
              <description>Micro TLB6 prefetch enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_tlb_flush_enable</name>
          <description>IOMMU TLB Flush Enable Register</description>
          <addressOffset>0x80</addressOffset>
          <fields>
            <field>
              <name>pc_fs</name>
              <description>PTW Cache Flush Clear PTW Cache\n\nAfter the Flush operation is completed, the bit can clear  automatically.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CLEAR_OR_COMPLETED</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable clear operation</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ma_tlb_fs</name>
              <description>Macro TLB Flush\n\nClear Macro TLB\n\nAfter the Flush operation is completed, the bit can clear automatically.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CLEAR_OR_COMPLETED</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable clear operation</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>mi_tlb%s_fs</name>
              <description>Micro TLB[i] Flush Clear Micro TLB6\n\nAfter the Flush operation is completed, the bit can clear automatically.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CLEAR_OR_COMPLETED</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable clear operation</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_tlb_ivld_mode_sel</name>
          <description>IOMMU TLB Invalidation Mode Select Register</description>
          <addressOffset>0x84</addressOffset>
          <fields>
            <field>
              <name>tlb_ivld_mode_sel</name>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ASK_MODE</name>
                  <description>Invalidate TLB by using the Mask mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S_TART_END_MODE</name>
                  <description>Invalidate TLB by using the Start and End mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_tlb_ivld_sta_addr</name>
          <description>IOMMU TLB Invalidation Start Address Register</description>
          <addressOffset>0x88</addressOffset>
          <fields>
            <field>
              <name>tlb_ivld_sta_addr</name>
              <description>TLB invalid start address, 4 KB aligned.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_tlb_ivld_end_addr</name>
          <description>IOMMU TLB Invalidation End Address Register</description>
          <addressOffset>0x8C</addressOffset>
          <fields>
            <field>
              <name>tlb_ivld_end_addr</name>
              <description>TLB invalid end address, 4 KB aligned.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_tlb_ivld_addr</name>
          <description>IOMMU TLB Invalidation Address Register</description>
          <addressOffset>0x90</addressOffset>
          <fields>
            <field>
              <name>tlb_ivld_addr</name>
              <description>TLB invalid address, 4 KB aligned</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_tlb_ivld_addr_mask</name>
          <description>IOMMU TLB Invalidation Address Mask Register</description>
          <addressOffset>0x94</addressOffset>
          <fields>
            <field>
              <name>tlb_ivld_addr_mask</name>
              <description>TLB invalid address mask register, 4 KB aligned</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_tlb_ivld_enable</name>
          <description>IOMMU TLB Invalidation Enable Register</description>
          <addressOffset>0x98</addressOffset>
          <fields>
            <field>
              <name>tlb_ivld_enable</name>
              <description>Enable TLB invalidation operation\n\nAfter invalidation operation is completed, the bit can clear  automatically.\n\nWhen operating invalidation operation, TLB/Cache operation has not affected.\n\nAfter or before invalidation operation starts, there is no absolute relationship between the same address switch operation and invalidation operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OPERATION_OR_COMPLETED</name>
                  <description>No operation or operation is completed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable invalidation operation</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_pc_ivld_mode_sel</name>
          <description>IOMMU PC Invalidation Mode Select Register</description>
          <addressOffset>0x9C</addressOffset>
          <fields>
            <field>
              <name>pc_ivld_mode_sel</name>
              <description>PTW Cache Invalid Mode Select</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ASK_MODE</name>
                  <description>Invalidate PTW by using the Mask mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S_TART_END_MODE</name>
                  <description>Invalidate PTW by using the Start and End mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_pc_ivld_addr</name>
          <description>IOMMU PC Invalidation Address Register</description>
          <addressOffset>0xA0</addressOffset>
          <fields>
            <field>
              <name>pc_ivld_addr</name>
              <description>PTW Cache invalid address, 1 MB aligned.</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_pc_ivld_sta_addr</name>
          <description>IOMMU PC Invalidation Start Address Register</description>
          <addressOffset>0xA4</addressOffset>
          <fields>
            <field>
              <name>pc_ivld_sa</name>
              <description>PTW Cache invalid start address, 1 MB aligned.</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_pc_ivld_enable</name>
          <description>IOMMU PC Invalidation Enable Register</description>
          <addressOffset>0xA8</addressOffset>
          <fields>
            <field>
              <name>pc_ivld_enable</name>
              <description>Enable PTW Cache invalidation operation\n\nAfter invalidation operation is completed, the bit can clear  automatically.\n\nAfter or before invalidation operation starts, there is no absolute relationship between the same address switch operation and invalidation operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OPERATION_OR_COMPLETED</name>
                  <description>No operation or operation is completed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable invalidation operation</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_pc_ivld_end_addr</name>
          <description>IOMMU PC Invalidation End Address Register</description>
          <addressOffset>0xAC</addressOffset>
          <fields>
            <field>
              <name>pc_ivld_ea</name>
              <description>PTW Cache invalid end address, 1 MB aligned.</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>iommu_dm_aut_ctrl%s</name>
          <description>IOMMU Domain Authority Control [i] Register\n\nSoftware can set 15 different permission control types in IOMMU_DM_AUT_CTRL0-7. A default access control type is DOMAIN0. The read/write operation of DOMAIN1-15 is unlimited by default.\n\nSoftware needs to set the index of the permission control domain corresponding to the page table item in the bit[7:4] of the Level2 page table, the default value is 0 (use domain 0), that is, the read/write operation is not controlled.\n\nSetting REG_ARD_OVWT can mask the Domain control defined by IOMMU_DM_AUT_CTRL0-7. All Level2 page table type are covered by the type of REG_ARD_OVWT. The read/write operation is permitted by default.</description>
          <addressOffset>0xB0</addressOffset>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>dm1_m%s_wt_aut_ctrl</name>
              <description>Domain [i + 1] write permission control for master [j]</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PERMITTED</name>
                  <description>The write-operation is permitted</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PROHIBITED</name>
                  <description>The write-operation is prohibited</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>dm1_m%s_rd_aut_ctrl</name>
              <description>Domain [i + 1] read permission control for master [j]</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PERMITTED</name>
                  <description>The read-operation is permitted</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PROHIBITED</name>
                  <description>The read-operation is prohibited</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>dm0_m%s_wt_aut_ctrl</name>
              <description>Domain [i] write permission control for master [j]</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PERMITTED</name>
                  <description>The write-operation is permitted</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PROHIBITED</name>
                  <description>The write-operation is prohibited</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>dm0_m%s_rd_aut_ctrl</name>
              <description>Domain [i] read permission control for master [j]</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PERMITTED</name>
                  <description>The read-operation is permitted</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PROHIBITED</name>
                  <description>The read-operation is prohibited</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_dm_aut_ovwt</name>
          <description>IOMMU Domain Authority Overwrite Register</description>
          <addressOffset>0xD0</addressOffset>
          <fields>
            <field>
              <name>dm_aut_ovwt_enable</name>
              <description>Domain write/read permission overwrite enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>m%s_wt_aut_ovwt_ctrl</name>
              <description>Master[i] write permission overwrite control</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PERMITTED</name>
                  <description>The write-operation is permitted</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PROHIBITED</name>
                  <description>The write-operation is prohibited</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>m%s_rd_aut_ovwt_ctrl</name>
              <description>Master[i] read permission overwrite control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PERMITTED</name>
                  <description>The read-operation is permitted</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PROHIBITED</name>
                  <description>The read-operation is prohibited</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_int_enable</name>
          <description>IOMMU Interrupt Enable Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>dbg_pf_l2_iv_pt_en</name>
              <description>Debug or Prefetch Invalid Page Table Enable</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ASK</name>
                  <description>Mask interrupt</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbg_pf_pc_iv_l1_pt_en</name>
              <description>Debug or Prefetch PTW Cache Invalid Level1 Page Table Enable</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ASK</name>
                  <description>Mask interrupt</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbg_pf_dram_iv_l1_pt_en</name>
              <description>Debug or Prefetch DRAM Invalid Level1 Page Table Enable</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ASK</name>
                  <description>Mask interrupt</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>l%s_page_table_invalid_en</name>
              <description>Level[i] page table invalid interrupt enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ASK</name>
                  <description>Mask interrupt</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>micro_tlb%s_invalid_en</name>
              <description>Micro TLB[i] permission invalid interrupt enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ASK</name>
                  <description>Mask interrupt</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_int_clr</name>
          <description>IOMMU Interrupt Clear Register</description>
          <addressOffset>0x104</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>l%s_page_table_invalid_clr</name>
              <description>Level[i] page table invalid interrupt clear bit</description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INVALID</name>
                  <description>Invalid operation</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEAR</name>
                  <description>Clear interrupt</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>micro_tlb%s_invalid_clr</name>
              <description>Micro TLB[i] permission invalid interrupt clear bit</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INVALID</name>
                  <description>Invalid operation</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEAR</name>
                  <description>Clear interrupt Note: The bit is not used.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_int_sta</name>
          <description>IOMMU Interrupt Status Register</description>
          <addressOffset>0x108</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>l%s_page_table_invalid_sta</name>
              <description>Level[i] page table invalid interrupt status bit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_HAPPEN_OR_CLEARED</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HAPPENS</name>
                  <description>Interrupt happens</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>micro_tlb%s_invalid_sta</name>
              <description>Micro TLB[i] permission invalid interrupt status bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_HAPPEN_OR_CLEARED</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HAPPENS</name>
                  <description>Interrupt happens</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>7</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>iommu_int_err_addr_tlb%s</name>
          <description>IOMMU Interrupt Error Address [i]</description>
          <addressOffset>0x110</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>int_err_addr</name>
              <description>Virtual address that caused Micro TLB[i] to interrupt</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>iommu_int_err_addr_l%s</name>
          <description>IOMMU Interrupt Error Address L[i]</description>
          <addressOffset>0x130</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>int_err_addr</name>
              <description>Virtual address that caused L[i] page table to interrupt</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>7</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>iommu_int_err_data_tlb%s</name>
          <description>IOMMU Interrupt Error Data [i] Register</description>
          <addressOffset>0x150</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>int_err_data</name>
              <description>Corresponding page table of virtual address that caused Micro TLB[i] to interrupt</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>iommu_int_err_data_l%s</name>
          <description>IOMMU Interrupt Error Data L[i] Register</description>
          <addressOffset>0x170</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>int_err_data</name>
              <description>Corresponding page table of virtual address that caused L[i] page table to interrupt</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>iommu_l%spg_int</name>
          <description>IOMMU L[i] Page Table Interrupt Register</description>
          <addressOffset>0x180</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dbg_mode_int</name>
              <description>Debug mode address switch causes L[i] page table to occur interrupt</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>master%s_int</name>
              <description>Master[j] address switch causes L[i] page table to occur interrupt</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_va</name>
          <description>IOMMU Virtual Address Register</description>
          <addressOffset>0x190</addressOffset>
          <fields>
            <field>
              <name>va</name>
              <description>Virtual address of read/write</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_va_data</name>
          <description>IOMMU Virtual Address Data Register</description>
          <addressOffset>0x194</addressOffset>
          <fields>
            <field>
              <name>va_data</name>
              <description>Data corresponding to read/write virtual address</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_va_config</name>
          <description>IOMMU Virtual Address Configuration Register</description>
          <addressOffset>0x198</addressOffset>
          <fields>
            <field>
              <name>mode_sel</name>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P_REFETCH</name>
                  <description>Prefetch</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_EBUG</name>
                  <description>Debug Mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>va_config</name>
              <description>Virtual Address Configuration</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>R_EAD</name>
                  <description>Read operation</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W_RITE</name>
                  <description>Write operation</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>va_config_start</name>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OPERATION_OR_COMPLETED</name>
                  <description>No operation or operation is completed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S_TART</name>
                  <description>Start</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_pmu_enable</name>
          <description>IOMMU PMU Enable Register</description>
          <addressOffset>0x200</addressOffset>
          <fields>
            <field>
              <name>pmu_enable</name>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable statistical function</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable statistical function</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iommu_pmu_clr</name>
          <description>IOMMU PMU Clear Register</description>
          <addressOffset>0x210</addressOffset>
          <fields>
            <field>
              <name>pmu_clr</name>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CLEAR_OR_COMPLETED</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEAR</name>
                  <description>Clear counter data</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>iommu_pmu_access_low%s</name>
          <description>IOMMU PMU Access Low [i] Register</description>
          <addressOffset>0x230</addressOffset>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>iommu_pmu_access_high%s</name>
          <description>IOMMU PMU Access High [i] Register</description>
          <addressOffset>0x234</addressOffset>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>iommu_pmu_hit_low%s</name>
          <description>IOMMU PMU Hit Low [i] Register</description>
          <addressOffset>0x238</addressOffset>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>iommu_pmu_hit_high%s</name>
          <description>IOMMU PMU Hit High [i] Register</description>
          <addressOffset>0x23C</addressOffset>
        </register>
        <register>
          <dim>7</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>iommu_pmu_tl_low%s</name>
          <description>IOMMU Total Latency Low [i] Register</description>
          <addressOffset>0x300</addressOffset>
        </register>
        <register>
          <dim>7</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>iommu_pmu_tl_high%s</name>
          <description>IOMMU Total Latency High [i] Register</description>
          <addressOffset>0x304</addressOffset>
        </register>
        <register>
          <dim>7</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>iommu_pmu_ml%s</name>
          <description>IOMMU Max Latency [i] Register</description>
          <addressOffset>0x308</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DSP_MSGBOX</name>
      <description>DSP Message Box</description>
      <groupName>System</groupName>
      <baseAddress>0x01701000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>DSP_MBOX_RV_W</name>
        <value>140</value>
      </interrupt>
      <registers>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x100</dimIncrement>
          <name>msgbox%s</name>
          <description>Communicate with CPU[N]</description>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>msgbox_rd_irq_en</name>
            <description>Message Box Read Interrupt Enable Register</description>
            <addressOffset>0x20</addressOffset>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>reception_mq%s_irq_en</name>
                <description>Reception Channel[i] Interrupt Enable</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>msgbox_rd_irq_status</name>
            <description>Message Box Read Interrupt Status Register</description>
            <addressOffset>0x24</addressOffset>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>reception_mq%s_irq_pend</name>
                <description>Reception Channel[i] Interrupt Pending</description>
                <bitRange>[0:0]</bitRange>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_EFFECT</name>
                    <description>No effect</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>PENDING</name>
                    <description>Pending</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>msgbox_wr_irq_en</name>
            <description>Message Box Write Interrupt Enable Register</description>
            <addressOffset>0x30</addressOffset>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>transmit_mq%s_irq_en</name>
                <description>Transmit Channel[i] Interrupt Enable</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>msgbox_wr_irq_status</name>
            <description>Message Box Write Interrupt Status Register</description>
            <addressOffset>0x34</addressOffset>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>transmit_mq%s_irq_pend</name>
                <description>Transmit Channel[i] Interrupt Pending</description>
                <bitRange>[0:0]</bitRange>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_EFFECT</name>
                    <description>No effect</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>PENDING</name>
                    <description>Pending</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>msgbox_debug</name>
            <description>Message Box Debug Register</description>
            <addressOffset>0x40</addressOffset>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x4</dimIncrement>
            <name>msgbox_fifo_status%s</name>
            <description>Message Box FIFO Status Register</description>
            <addressOffset>0x50</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>fifo_not_ava_flag</name>
                <description>FIFO Not Available Flag</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>AVAILABLE</name>
                    <description>The Message FIFO queue empty level reaches the configured threshold</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>NOT_AVAILABLE</name>
                    <description>The Message FIFO queue empty level does not reach the configured threshold</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x4</dimIncrement>
            <name>msgbox_msg_status%s</name>
            <description>Message Box Message Status Register</description>
            <addressOffset>0x60</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>msg_num</name>
                <description>Message Number\n\nNumber of unread messages in the message queue. Here, limit to eight messages per message queue.</description>
                <bitRange>[3:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x4</dimIncrement>
            <name>msgbox_msg%s</name>
            <description>Message Box Message Queue Register</description>
            <addressOffset>0x70</addressOffset>
            <fields>
              <field>
                <name>msg_que</name>
                <description>The message register stores the next to be read message of the message FIFO queue.</description>
                <bitRange>[31:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x4</dimIncrement>
            <name>msgbox_wr_int_threshold%s</name>
            <description>Message Box Write Interrupt Threshold Register</description>
            <addressOffset>0x80</addressOffset>
            <fields>
              <field>
                <name>msg_wr_int_threshold_cfg</name>
                <description>Configure the FIFO empty level to trigger the write interrupt for user1</description>
                <bitRange>[1:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>T1</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>T2</name>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>T4</name>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>T8</name>
                    <value>0x3</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
      </registers>
    </peripheral>
    <peripheral derivedFrom="DSP_MSGBOX">
      <name>RV_MSGBOX</name>
      <description>RISC-V Message Box</description>
      <groupName>System</groupName>
      <baseAddress>0x0601F000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>RV_MBOX_RV</name>
        <value>144</value>
      </interrupt>
      <interrupt>
        <name>RV_MBOX_DSP</name>
        <value>145</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>SPINLOCK</name>
      <description>Spinlock</description>
      <groupName>System</groupName>
      <baseAddress>0x03005000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPINLOCK</name>
        <value>70</value>
      </interrupt>
      <registers>
        <register>
          <name>spinlock_systatus</name>
          <description>Spinlock System Status Register</description>
          <addressOffset>0x0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>locks_num</name>
              <description>Number of lock registers implemented</description>
              <bitRange>[29:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N256</name>
                  <description>256 lock registers</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N32</name>
                  <description>32 lock registers</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N64</name>
                  <description>64 lock registers</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N128</name>
                  <description>128 lock registers</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iu0</name>
              <description>In-Use flag0</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ALL_NOT_TAKEN</name>
                  <description>All lock registers 0-31 are not taken</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AT_LEAST_ONE_TAKEN</name>
                  <description>At least one of the lock registers 0-31 is taken</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spinlock_status</name>
          <description>Spinlock Status Register</description>
          <addressOffset>0x10</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <dim>32</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>lock%s_status</name>
              <description>Lock[i] status</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FREE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TAKEN</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spinlock_irq_en</name>
          <description>Spinlock Interrupt Enable Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <dim>32</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>lock%s_irq_en</name>
              <description>Lock[i] Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spinlock_irq_sta</name>
          <description>Spinlock Interrupt Status Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <dim>32</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>lock%s_irq_status</name>
              <description>Lock[i] Interrupt Status</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>5</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>spinlock_lockid%s</name>
          <description>Spinlock Lockid Register</description>
          <addressOffset>0x80</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <dim>32</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>spinlock_lock%s</name>
          <description>Spinlock Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>taken</name>
              <description>Lock State</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FREE</name>
                  <description>Read 0x0: The lock was previously Not Taken (free). The requester is granted the lock.\n\nWrite 0x0: Set the lock to Not Taken (free).</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TAKEN</name>
                  <description>Read 0x1: The lock was previously Taken. The requester is not granted the lock and must retry.\n\nWrite 0x1: No update to the lock value.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RTC</name>
      <description>Real Time CLock</description>
      <groupName>System</groupName>
      <baseAddress>0x07090000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>losc_ctrl</name>
          <description>Low Oscillator Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x00004010</resetValue>
          <resetMask>0xFFFFC19F</resetMask>
          <fields>
            <field>
              <name>key_field</name>
              <description>Key Field\n\nThis field should be filled with 0x16AA, and then the bit0 and bit1 can be written with the new value.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>losc_auto_swt_function</name>
              <description>LOSC auto switch function disable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>losc_auto_swt_32k_sel_en</name>
              <description>LOSC auto switch 32K clk source select enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable. When the losc losts, the 32k clk source will not change to RC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable. When the losc losts, the 32k clk source will change to RC (LOSC_SRC_SEL will be changed from 1 to 0)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rtc_hhmmss_acce</name>
              <description>RTC Hour Minute Second access\n\nAfter writing the RTC HH-MM-SS Register, this bit is set and it will be cleared until the real writing operation is finished. After writing the RTC HH-MM-SS Register, the RTC HH-MM-SS Register will be refreshed for at most one second.\n\nNote: Make sure that the bit is 0 for time configuration.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rtc_day_acce</name>
              <description>RTC DAY access\n\nAfter writing the RTC DAY register, this bit is set and it will be cleared until the real writing operation is finished. After writing the RTC DAY register, the DAY register will be refreshed for at most one second.\n\nNote: Make sure that the bit is 0 for time configuration.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ext_losc_en</name>
              <description>External 32.768 kHz Crystal Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ext_losc_gsm</name>
              <description>External 32.768 kHz Crystal GSM\n\nWhen GSM is changed, the 32K oscillation circuit will arise transient instability. If the autoswitch function (bit 15) is enabled, 32K changes to RC16M with certain probability. The GSM can influence the time of 32K starting oscillation, the more the GSM, the shorter the time of starting oscillation. So modifying GSM is not recommended.\n\nIf you need to modify the GSM, firstly disable the auto switch function (bit 15), with a delay of 50 us, then change the GSM, the 32K clock source is changed to external clock.</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>Low</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>High</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rtc_src_sel</name>
              <description>RTC_TIMER Clock Source Select</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC_SRC</name>
                  <description>LOSC_SRC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>24MDIV32K</name>
                  <description>24MDIV32K\n\nBefore switching the bit, make sure that the 24MDIV32K function is enabled, that is, the bit16 of the 32K Fanout Control Register is 1.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>losc_src_sel</name>
              <description>LOSC Clock Source Select</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>Low frequency clock from 16M RC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EXTERNAL</name>
                  <description>External 32.768 kHz OSC</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>losc_auto_swt_sta</name>
          <description>LOSC Auto Switch Status Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>ext_losc_sta</name>
              <description>Work only when the auto switch function is enabled.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMALLY</name>
                  <description>External 32.768 kHz OSC work normally</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABNORMALLY</name>
                  <description>External 32.768 kHz OSC work abnormally</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>losc_auto_swt_pend</name>
              <description>LOSC auto switch pending</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <description>No effect</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO</name>
                  <description>Auto switch pending, it means LOSC_SRC_SEL is changed from 1 to 0.\n\nSetting 1 to this bit will clear it.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>losc_src_sel_sta</name>
              <description>Checking LOSC clock source status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>Low frequency clock from 16M RC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EXTERNAL</name>
                  <description>External 32.768 kHz OSC</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>intosc_clk_prescal</name>
          <description>Internal OSC Clock Pre-scalar Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0000000F</resetValue>
          <resetMask>0x0000001F</resetMask>
          <fields>
            <field>
              <name>intosc_32k_clk_prescal</name>
              <description>Internal OSC 32K Clock Prescalar value N.\n\nThe clock output = Internal RC/32/N.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>rtc_day</name>
          <description>RTC Year-Month-Day Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>day</name>
              <description>Set Day Range from 0 to 65535.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>rtc_hh_mm_ss</name>
          <description>RTC Hour-Minute-Second Register</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>hour</name>
              <description>Set hour Range from 0 to 23.</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>minute</name>
              <description>Set minute Range from 0 to 59.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>second</name>
              <description>Set second Range from 0 to 59.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>alarm0_day_set</name>
          <description>Alarm 0 Day Setting Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>alarm0_counter</name>
              <description>Alarm 0 Counter is based on Day.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>alarm0_cur_vlu</name>
          <description>Alarm 0 Counter Current Value Register</description>
          <addressOffset>0x24</addressOffset>
          <fields>
            <field>
              <name>hour</name>
              <description>Current hour Range from 0 to 23.</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>minute</name>
              <description>Current minute Range from 0 to 59.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>second</name>
              <description>Current second Range from 0 to 59.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>alarm0_enable</name>
          <description>Alarm 0 Enable Register</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>alm_0_en</name>
              <description>Alarm 0 Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>alarm0_irq_en</name>
          <description>Alarm 0 IRQ Enable Register</description>
          <addressOffset>0x2C</addressOffset>
          <fields>
            <field>
              <name>alarm0_irq_en</name>
              <description>Alarm 0 IRQ Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>alarm0_irq_sta</name>
          <description>Alarm 0 IRQ Status Register</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>alarm0_irq_pend</name>
              <description>Alarm 0 IRQ Pending bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <description>No effect</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Pending, alarm 0 counter value is reached\n\nIf alarm 0 irq enable is set to 1, the pending bit will be sent to the interrupt controller.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>alarm_config</name>
          <description>Alarm Configuration Register</description>
          <addressOffset>0x50</addressOffset>
          <fields>
            <field>
              <name>alarm_wakeup</name>
              <description>Configuration of alarm wake up output.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable alarm wake up output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable alarm wake up output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>fout_32k_ctrl_gating</name>
          <description>32K Fanout Control Gating Register</description>
          <addressOffset>0x60</addressOffset>
          <fields>
            <field>
              <name>hosc_to_32k_divider_enable</name>
              <description>HOSC to 32k divider enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable the hosc 24M to 32K divider circuit</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable the hosc 24M to 32K divider circuit</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>losc_out_src_sel</name>
              <description>LOSC output source select</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RTC_32K</name>
                  <description>RTC_32K (select by RC_CLK_SRC_SEL LOSC_SRC_SEL)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC divided 32K</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fanout_32k_gating</name>
              <description>LOSC out gating enable\n\nConfiguration of LOSC output, and there is no LOSC output by default.</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask LOSC output gating</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable LOSC output gating</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>gp_data%s</name>
          <description>General Purpose Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>gp_data</name>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>fboot_info%s</name>
          <description>Fast Boot Information Register [01]</description>
          <addressOffset>0x120</addressOffset>
          <fields>
            <field>
              <name>fboot_info</name>
              <description>Fast Boot Information [i], refer to BROM spec.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dcxo_ctrl</name>
          <description>DCXO Control Register</description>
          <addressOffset>0x160</addressOffset>
          <resetValue>0x883F10F7</resetValue>
          <resetMask>0x8F7F1FF7</resetMask>
          <fields>
            <field>
              <name>clk_req_enb</name>
              <description>Clock REQ enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable DCXO wake up function</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable DCXO wake up function</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dcxo_ictrl</name>
              <description>DCXO current control value</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>dcxo_trim</name>
              <description>DCXO cap array value\n\nThe capacity cell is 55 fF.</description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>dcxo_bg</name>
              <description>DCXO bandgap output voltage</description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>dcxo_ldo_inrushb</name>
              <description>DCXO LDO driving capacity signal, active high</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>xtal_mode</name>
              <description>Xtal mode enable signal, active high</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FOR_EXTERNAL</name>
                  <description>For external clk input mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FOR_NORMAL_MODE</name>
                  <description>For normal mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dcxo_rfclk_enhance</name>
              <description>DCXO rfclk enhance\n\nEnhance driving capacity of output OUT_RF_REFCLK, 0x0 for 5 pF, 0x1 for 10 pF, 0x2 for 15 pF, 0x3 for 20 pF.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rsto_dly_sel</name>
              <description>For Debug Use Only.\n\nIt cannot configure to 0 in normal state.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>dcxo_en</name>
              <description>DCXO enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk16m_rc_en</name>
              <description>The related register configuration is necessary to ensure the reset debounce circuit has a stable clock source. The first time SoC starts up, by default, the reset debounce circuit of SoC uses 32K divided by RC16M. In power-off, software reads the related bit to ensure whether EXT32K is working normally, if it is normal, first switch the clock source of debounce circuit to EXT32K, then close RC16M. Without EXT32K scenario or external RTC scenario, software confirms firstly whether EXT32K is working normally before switching, or software does not close RC16M.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>rtc_vio</name>
          <description>RTC_VIO Regulation Register</description>
          <addressOffset>0x190</addressOffset>
          <resetValue>0x00000004</resetValue>
          <resetMask>0x00000017</resetMask>
          <fields>
            <field>
              <name>v_sel</name>
              <description>VDD Select</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESISTANCE</name>
                  <description>Resistance divider</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BAND</name>
                  <description>Band gap</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rtc_viou</name>
              <description>RTC_VIO Voltage Select\n\nThe RTC-VIO is provided power for RTC digital part.\n\nThese bits are useful for regulating the RTC_VIO from 0.65 V to 1.3 V.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>V_1_0</name>
                  <description>1.0 V</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V_0_65</name>
                  <description>0.65 V (the configuration can cause RTC reset)</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V_0_7</name>
                  <description>0.7 V</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V_0_8</name>
                  <description>0.8 V</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V_0_9</name>
                  <description>0.9 V</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V_1_1</name>
                  <description>1.1 V</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V_1_2</name>
                  <description>1.2 V</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V_1_3</name>
                  <description>1.3 V</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ic_chara</name>
          <description>IC Characteristic Register</description>
          <addressOffset>0x1F0</addressOffset>
          <fields>
            <field>
              <name>key_field</name>
              <description>Key Field\n\nThe field should be written as 0x16AA. Writing any other value in this field aborts the write-operation.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>id_data</name>
              <description>Return 0x16AA only if the KEY_FIELD is set as 0x16AA when read those bits, otherwise return 0x0.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>vdd_off_gating_ctrl</name>
          <description>VDD Off Gating Control Register</description>
          <addressOffset>0x1F4</addressOffset>
          <resetValue>0x00000021</resetValue>
          <resetMask>0xFFFF8FF1</resetMask>
          <fields>
            <field>
              <name>key_field</name>
              <description>Key Field\n\nThis field should be filled with 0x16AA, and then the bit 15 can be configured.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>pwroff_gat_rtc_cfg</name>
              <description>Power off gating control signal\n\n(For Debug Use Only)\n\nWhen use vdd_sys to RTC isolation software control, write this bit to 1. It will only be cleared by resetb release.</description>
              <bitRange>[15:15]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>vccio_det_spare</name>
              <description>- Bit[7:5]: Reserved, default=0\n- Bit[4]: Bypass debounce circuit, defaule=0\n- Bit[3]: Enable control, defaule=0 \n - 0: Disable VCC-IO detection\n - 1: Force the detection output\n- Bit[2:0]: Gear adjustment\n - 000: Detection threshold is 2.5 V\n - 001: Detection threshold is 2.6 V\n - 010: Detection threshold is 2.7 V (default)\n - 011: Detection threshold is 2.8 V\n - 100: Detection threshold is 2.9 V\n - 101: Detection threshold is 3 V\n - 110: N/A\n - 111: N/A</description>
              <bitRange>[11:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>vccio_det_bypass_en</name>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_BYPASS</name>
                  <description>not bypass</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>bypass</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>efuse_hv_pwrswt_ctrl</name>
          <description>Efuse High Voltage Power Switch Control Register</description>
          <addressOffset>0x204</addressOffset>
          <fields>
            <field>
              <name>efuse_1_8v_power_switch_control</name>
              <description>1: Open power switch
0: Close power switch</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPEN</name>
                  <description>Open power switch</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLOSE</name>
                  <description>Close power switch</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>rtc_spi_clk_ctrl</name>
          <description>RTC SPI Clock Control Register</description>
          <addressOffset>0x310</addressOffset>
          <resetValue>0x00000009</resetValue>
          <resetMask>0x8000001F</resetMask>
          <fields>
            <field>
              <name>rtc_spi_clk_gating</name>
              <description>RTC Reg CFG SPI Clock Gating\n\nBefore configurating RTC register, the clock divider of SPI needs be configured firstly, then clock gating needs be enabled.\n\nNote: Frequency division and clock gating can not be set at the same time.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GATING</name>
                  <description>Gating</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_GATING</name>
                  <description>Not Gating</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rtc_spi_clk_div</name>
              <description>RTC Reg CFG SPI Clock Divider: M\n\nActual SPI Clock = AHBS1/(M+1), (0 to 15) The default frequency of AHBS1 is 200 MHz, and the default frequency of SPI Clock is 20 MHz.\n\nNote: The SPI clock can not exceed 50 MHz, or else the RTC register may be abnormal.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TCON_LCD0</name>
      <description>Timing COntroller LCD</description>
      <groupName>VideoOutputInterfaces</groupName>
      <baseAddress>0x05461000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>lcd_gctl</name>
          <description>LCD Global Control Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>lcd_en</name>
              <description>When it is disabled, the module will be reset to idle state.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_gamma_en</name>
              <description>Enable the Gamma correction function.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_gint0</name>
          <description>LCD Global Interrupt Register0</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>lcd_vb_int_en</name>
              <description>Enable the Vb interrupt</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_line_int_en</name>
              <description>Enable the line interrupt</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_tri_finish_int_en</name>
              <description>Enable the trigger finish interrupt</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_tri_counter_int_en</name>
              <description>Enable the trigger counter interrupt</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_vb_int_flag</name>
              <description>Asserted during vertical no-display period every frame\n\nWrite 0 to clear it.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>lcd_line_int_flag</name>
              <description>Trigger when SY0 match the current LCD scan line\n\nWrite 0 to clear it.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>lcd_tri_finish_int_flag</name>
              <description>Trigger when cpu trigger mode finished\n\nWrite 0 to clear it.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>lcd_tri_counter_int_flag</name>
              <description>Trigger when tri counter reaches this value\n\nWrite 0 to clear it.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>lcd_tri_underflow_flag</name>
              <description>Only used in dsi video mode, tri when sync by dsi but not finish\n\nWrite 0 to clear it.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>fsync_int_inv</name>
              <description>Enable the fsync interrupt to set signal inverse polarity.\n\nWhen FSYNC is positive, this bit must be 1.\n\nAnd vice versa.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>de_int_flag</name>
              <description>Asserted at the first valid line in every frame\n\nWrite 0 to clear it.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>fsync_int_flag</name>
              <description>Asserted at the fsync signal in every frame\n\nWrite 0 to clear it.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_gint1</name>
          <description>LCD Global Interrupt Register1</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>lcd_line_int_num</name>
              <description>Scan line for LCD line trigger (including inactive lines).\n\nSetting it for the specified line for trigger0.\n\nNote: SY0 is writable only when LINE_TRG0 is disabled.</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_frm_ctl</name>
          <description>LCD FRM Control Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>lcd_frm_en</name>
              <description>Enable the dither function</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_frm_mode_r</name>
              <description>The R component output bits in dither function</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_IT6</name>
                  <description>6-bit frm output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT5</name>
                  <description>5-bit frm output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_frm_mode_g</name>
              <description>The G component output bits in dither function</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_IT6</name>
                  <description>6-bit frm output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT5</name>
                  <description>5-bit frm output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_frm_mode_b</name>
              <description>The B component output bits in dither function</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_IT6</name>
                  <description>6-bit frm output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT5</name>
                  <description>5-bit frm output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_frm_test</name>
              <description>Set the test mode of dither function</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FRM</name>
                  <description>FRM</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HALF_BIT_56_FRM</name>
                  <description>Half 5/6-bit, half FRM</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HALF_BIT_8_FRM</name>
                  <description>Half 8-bit, half FRM</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HALF_BIT_8_56</name>
                  <description>Half 8-bit, half 5/6-bit</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>6</dim>
          <dimIncrement>0x4</dimIncrement>
          <dimArrayIndex>
            <enumeratedValue>
              <name>P_IXEL_S_EED_R</name>
              <description>Pixel_Seed_R</description>
              <value>0x0</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>P_IXEL_S_EED_G</name>
              <description>Pixel_Seed_G</description>
              <value>0x1</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>P_IXEL_S_EED_B</name>
              <description>Pixel_Seed_B</description>
              <value>0x2</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>L_INE_S_EED_R</name>
              <description>Line_Seed_R</description>
              <value>0x3</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>L_INE_S_EED_G</name>
              <description>Line_Seed_G</description>
              <value>0x4</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>L_INE_S_EED_B</name>
              <description>Line_Seed_B</description>
              <value>0x5</value>
            </enumeratedValue>
          </dimArrayIndex>
          <name>lcd_frm_seed%s</name>
          <description>LCD FRM Seed Register</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>seed_value</name>
              <description>Set the seed used in dither function\n\nNote: Avoid setting it to 0.</description>
              <bitRange>[24:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>lcd_frm_tab%s</name>
          <description>LCD FRM Table Register</description>
          <addressOffset>0x2C</addressOffset>
          <fields>
            <field>
              <name>frm_table_value</name>
              <description>Set the data used in dither function</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_3d_fifo</name>
          <description>LCD 3D FIFO Register</description>
          <addressOffset>0x3C</addressOffset>
          <fields>
            <field>
              <name>bist_en</name>
              <description>Enable the 3D fifo bist test function</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>half_line_size</name>
              <description>The number of data in half line=3D_FIFO_HALF_LINE_SIZE+1, only valid when 3D_FIFO_SETTING is set as 2.</description>
              <bitRange>[13:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>setting</name>
              <description>Set the work mode of 3D FIFO</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>Bypass</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Used as normal FIFO</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INTERLACE_3D</name>
                  <description>Used as 3D interlace FIFO</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_ctl</name>
          <description>LCD Control Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>lcd_en</name>
              <description>It executes at the beginning of the first blank line of LCD timing.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_if</name>
              <description>Set the interface type of LCD controller</description>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HV</name>
                  <description>HV (Sync + DE)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IF_8080</name>
                  <description>8080 I/F</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_rb_swap</name>
              <description>Enable the function to swap red data and blue data in fifo1.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D_EFAULT</name>
                  <description>Default</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S_WAP</name>
                  <description>Swap RED and BLUE data at FIFO1</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_fifo1_rst</name>
              <description>Writing 1 and then 0 to this bit will reset FIFO 1\n\nNote: 1 holding time must more than 1 DCLK</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>lcd_interlace_en</name>
              <description>This flag is valid only when LCD_EN == 1</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_start_dly</name>
              <description>The unit of delay is T_line.\n\nNote: Valid only when LCD_EN == 1</description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>lcd_src_sel</name>
              <description>LCD Source Select</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DE</name>
                  <description>DE</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COLOR_CHECK</name>
                  <description>Color Check</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRAYSCALE_CHECK</name>
                  <description>Grayscale Check</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BLACK_BY_WHITE_CHECK</name>
                  <description>Black by White Check</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TEST_DATA_ALL_0</name>
                  <description>Test Data all 0</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TEST_DATA_ALL_1</name>
                  <description>Test Data all 1</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REVERSED</name>
                  <description>Reversed</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRIDDING_CHECK</name>
                  <description>Gridding Check</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_dclk</name>
          <description>LCD Data Clock Register</description>
          <addressOffset>0x44</addressOffset>
          <fields>
            <field>
              <name>lcd_dclk_en</name>
              <description>LCD clock enable\n\n</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>lcd_dclk_div</name>
              <description>Tdclk = Tsclk/DCLKDIV\n\nNote:\n\n1.If dclk1 and dclk2 are used, DCLKDIV >=6\n\n2.If only dclk is used, DCLKDIV >=1</description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_basic0</name>
          <description>LCD Basic Timing Register0</description>
          <addressOffset>0x48</addressOffset>
          <fields>
            <field>
              <name>width_x</name>
              <description>Panel width is X+1</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>height_y</name>
              <description>Panel height is Y+1</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_basic1</name>
          <description>LCD Basic Timing Register1</description>
          <addressOffset>0x4C</addressOffset>
          <fields>
            <field>
              <name>ht</name>
              <description>Thcycle = (HT+1) * Tdclk\n\nComputation:\n\n1) parallel: HT = X + BLANK\n\nLimitation:\n\n1) parallel: HT >= (HBP +1) + (X+1) +2\n\n2) serial 1: HT >= (HBP +1) + (X+1) *3+2\n\n3) serial 2: HT >= (HBP +1) + (X+1) *3/2+2</description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>hbp</name>
              <description>Horizontal back porch (in dclk)\n\nThbp = (HBP +1) * Tdclk</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_basic2</name>
          <description>LCD Basic Timing Register2</description>
          <addressOffset>0x50</addressOffset>
          <fields>
            <field>
              <name>vt</name>
              <description>TVT = (VT)/2 * Thsync\n\nVT/2 >= (VBP+1 ) + (Y+1) +2</description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>vbp</name>
              <description>Tvbp = (VBP +1) * Thsync</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_basic3</name>
          <description>LCD Basic Timing Register3</description>
          <addressOffset>0x54</addressOffset>
          <fields>
            <field>
              <name>hspw</name>
              <description>Thspw = (HSPW+1) * Tdclk\n\nHT > (HSPW+1)</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>vspw</name>
              <description>Tvspw = (VSPW+1) * Thsync\n\nVT/2 > (VSPW+1)</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_hv_if</name>
          <description>LCD HV Panel Interface Register</description>
          <addressOffset>0x58</addressOffset>
          <fields>
            <field>
              <name>hv_mode</name>
              <description>Set the HV mode of LCD controller</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PARALLEL</name>
                  <description>24-bit/1-cycle parallel mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB888</name>
                  <description>8-bit/3-cycle RGB serial mode (RGB888)</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DRGB</name>
                  <description>8-bit/4-cycle Dummy RGB (DRGB)</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGBD</name>
                  <description>8-bit/4-cycle RGB Dummy (RGBD)</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCIR656</name>
                  <description>8-bit/2-cycle YUV serial mode (CCIR656)</description>
                  <value>0xC</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rgb888_odd_order</name>
              <description>Serial RGB888 mode Output sequence at odd lines of the panel (line 1, 3, 5, 7...).</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB</name>
                  <description>R -> G -> B</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BRG</name>
                  <description>B -> R -> G</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBR</name>
                  <description>G -> B -> R</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rgb888_even_order</name>
              <description>Serial RGB888 mode Output sequence at even lines of the panel (line 2, 4, 6, 8...).</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB</name>
                  <description>R -> G -> B</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BRG</name>
                  <description>B -> R -> G</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBR</name>
                  <description>G -> B -> R</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>yuv_sm</name>
              <description>Serial YUV mode Output sequence 2-pixel-pair of every scan line.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>YUYV</name>
                  <description>YUYV</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>YVYU</name>
                  <description>YVYU</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UYVY</name>
                  <description>UYVY</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VYUY</name>
                  <description>VYUY</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>yuv_eav_sav_f_line_dly</name>
              <description>Set the delay line mode.</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_TOGGLE</name>
                  <description>F toggle right after active video line</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCIR_PAL</name>
                  <description>delay 2 line (CCIR PAL)</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCIR_NTSC</name>
                  <description>delay 3 line (CCIR NTSC)</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ccir_csc_dis</name>
              <description>LCD convert source from RGB to YUV.\n\nOnly valid when HV mode is 1100.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_cpu_if</name>
          <description>LCD CPU Panel Interface Register</description>
          <addressOffset>0x60</addressOffset>
          <fields>
            <field>
              <name>cpu_mode</name>
              <description>Set the cpu interface work mode</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_IT18_256K_MODE</name>
                  <description>18-bit/256K mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT16_MODE0</name>
                  <description>16-bit mode0</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT16_MODE1</name>
                  <description>16-bit mode1</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT16_MODE2</name>
                  <description>16-bit mode2</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT16_MODE3</name>
                  <description>16-bit mode3</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT9_MODE</name>
                  <description>9-bit mode</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT8_256K_MODE</name>
                  <description>8-bit 256K mode</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT8_65K_MODE</name>
                  <description>8-bit 65K mode</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT24_FOR_DSI</name>
                  <description>24-bit for DSI</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>da</name>
              <description>Pin A1 value in 8080 mode auto/flash states</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ca</name>
              <description>Pin A1 value in 8080 mode WR/RD execute</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>wr_flag</name>
              <description>The status of write operation.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FINISHING</name>
                  <description>Write operation is finishing</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Write operation is pending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rd_flag</name>
              <description>The status of read operation.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FINISHING</name>
                  <description>Read operation is finishing</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Read operation is pending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>auto</name>
              <description>Auto transfer mode\n\nIf it is 1, all the valid data during this frame are written to panel.\n\nNote: This bit is sampled by Vsync.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>flush</name>
              <description>Direct transfer mode\n\nIf it is enabled, FIFO1 is regardless of the HV timing, the pixels data keep being transferred unless the input FIFO was empty.\n\nData output rate is controlled by DCLK.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>tri_fifo_bist_en</name>
              <description>Entry address is 0xFF8</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tri_fifo_en</name>
              <description>Enable the trigger FIFO</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tri_start</name>
              <description>Software must make sure that write '1' only when this flag is '0'.\n\nWriting '1' starts a frame flush and writing '0' has no effect.\n\nThis flag indicates the frame flush is running.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
            </field>
            <field>
              <name>tri_en</name>
              <description>Enable trigger mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Trigger mode disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Trigger mode enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_cpu_wr</name>
          <description>LCD CPU Panel Write Data Register</description>
          <addressOffset>0x64</addressOffset>
          <fields>
            <field>
              <name>data_wr</name>
              <description>Data write on 8080 bus, launch a write operation on 8080 bus.</description>
              <bitRange>[23:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>lcd_cpu_rd%s</name>
          <description>LCD CPU Panel Read Data Register[i]</description>
          <addressOffset>0x68</addressOffset>
          <fields>
            <field>
              <name>data_rd0</name>
              <description>Data read on 8080 bus, launch a new read operation on 8080 bus.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_lvds_if</name>
          <description>LCD LVDS Configure Register</description>
          <addressOffset>0x84</addressOffset>
          <fields>
            <field>
              <name>lcd_lvds_en</name>
              <description>Enable LVDS interface</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_link</name>
              <description>Select work in single link mode or dual link mode</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>S_INGLE</name>
                  <description>Single link</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_UAL</name>
                  <description>Dual link</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_even_odd_dir</name>
              <description>Set the order of even field and odd field</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REVERSE</name>
                  <description>reverse</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_dir</name>
              <description>Set the LVDS direction</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REVERSE</name>
                  <description>Reverse</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_mode</name>
              <description>Set the LVDS data mode</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NS_MODE</name>
                  <description>NS mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JEIDA_MODE</name>
                  <description>JEIDA mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_bitwidth</name>
              <description>Set the bit width of data</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>24_BIT</name>
                  <description>24-bit</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>18_BIT</name>
                  <description>18-bit</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_debug_en</name>
              <description>Enable LVDS debug function</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_debug_mode</name>
              <description>Set the output signal in debug mode</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ODE0</name>
                  <description>Mode0--Random data</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M_ODE1_O_UTPUT</name>
                  <description>Mode1--Output CLK period=7/2 LVDS CLK period</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_correct_mode</name>
              <description>Set the LVDS correct mode</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ODE0</name>
                  <description>Mode0</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M_ODE1</name>
                  <description>Mode1</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_clk_sel</name>
              <description>Select the clock source of LVDS</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LCD</name>
                  <description>LCD CLK</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_clk_pol</name>
              <description>Set the clock polarity of LVDS</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REVERSE</name>
                  <description>Reverse</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_lvds_data_pol</name>
              <description>Set the data polarity of LVDS</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REVERSE</name>
                  <description>Reverse</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_io_pol</name>
          <description>LCD IO Polarity Register</description>
          <addressOffset>0x88</addressOffset>
          <fields>
            <field>
              <name>io_output_sel</name>
              <description>When it is set as '1', the d[23:0], io0, io1, io3 are sync to dclk.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_EGISTER</name>
                  <description>Register output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dclk_sel</name>
              <description>Set the phase offset of clock and data in hv mode.</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DCLK0</name>
                  <description>Used DCLK0 (normal phase offset)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DCLK1</name>
                  <description>Used DCLK1 (1/3 phase offset)</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DCLK2</name>
                  <description>Used DCLK2 (2/3 phase offset)</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DCLK02_0</name>
                  <description>DCLK0/2 phase 0</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DCLK02_90</name>
                  <description>DCLK0/2 phase 90</description>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>io%s_inv</name>
              <description>Enable invert function of IO[i]</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INVERT</name>
                  <description>Not invert</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <description>Invert</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>data_inv</name>
              <description>LCD output port D[23:0] polarity control, with independent bit control.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_io_tri</name>
          <description>LCD IO Control Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x0FFFFFFF</resetValue>
          <resetMask>0x1FFFFFFF</resetMask>
          <fields>
            <field>
              <name>rgb_endian</name>
              <description>Set the endian of data bits</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_ITS_INVERT</name>
                  <description>Bits_invert</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>io%s_output_tri_en</name>
              <description>Enable the output of IO[i]</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>data_output_tri_en</name>
              <description>LCD output port D[23:0] output enable, with independent bit control.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_debug</name>
          <description>LCD Debug Register</description>
          <addressOffset>0xFC</addressOffset>
          <fields>
            <field>
              <name>lcd_fifo_underflow</name>
              <description>The flag shows whether the fifos in underflow status</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_UNDERFLOW</name>
                  <description>Not underflow</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>U_NDERFLOW</name>
                  <description>Underflow</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_field_pol</name>
              <description>The flag indicates the current field polarity</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SECOND</name>
                  <description>Second field</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIRST</name>
                  <description>First field</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_current_line</name>
              <description>The current scan line</description>
              <bitRange>[27:16]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_ceu_ctl</name>
          <description>LCD CEU Control Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>ceu_en</name>
              <description>Enable CEU function</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>Bypass</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bt656_f_mask</name>
              <description>BT656 F Mask</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bt656_f_mask_value</name>
              <description>BT656 F Mask Value</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>0x4</dimIncrement>
          <dimArrayIndex>
            <enumeratedValue>
              <name>R_R</name>
              <value>0x0</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>R_G</name>
              <value>0x1</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>R_B</name>
              <value>0x2</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>G_R</name>
              <value>0x4</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>G_G</name>
              <value>0x5</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>G_B</name>
              <value>0x6</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>B_R</name>
              <value>0x8</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>B_G</name>
              <value>0x9</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>B_B</name>
              <value>0xA</value>
            </enumeratedValue>
          </dimArrayIndex>
          <name>lcd_ceu_coef_mul%s</name>
          <description>LCD CEU Coefficient Register0</description>
          <addressOffset>0x110</addressOffset>
          <fields>
            <field>
              <name>ceu_coef_mul_value</name>
              <description>Signed 13-bit value, range of (-16,16).</description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>0x10</dimIncrement>
          <dimArrayIndex>
            <enumeratedValue>
              <name>R_C</name>
              <value>0x0</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>G_C</name>
              <value>0x1</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>B_C</name>
              <value>0x2</value>
            </enumeratedValue>
          </dimArrayIndex>
          <name>lcd_ceu_coef_add%s</name>
          <description>LCD CEU Coefficient Register1</description>
          <addressOffset>0x11C</addressOffset>
          <fields>
            <field>
              <name>ceu_coef_add_value</name>
              <description>Signed 19-bit value, range of (-16384, 16384).</description>
              <bitRange>[18:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>lcd_ceu_coef_rang%s</name>
          <description>LCD CEU Coefficient Register2</description>
          <addressOffset>0x140</addressOffset>
          <fields>
            <field>
              <name>ceu_coef_range_min</name>
              <description>Unsigned 8-bit value, range of [0, 255].</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ceu_coef_range_max</name>
              <description>Unsigned 8-bit value, range of [0, 255].</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_cpu_tri0</name>
          <description>LCD CPU Panel Trigger Register0</description>
          <addressOffset>0x160</addressOffset>
          <fields>
            <field>
              <name>block_space</name>
              <description>The spaces between data blocks. It should be set >20*pixel.</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>block_size</name>
              <description>The size of data block. It is usually set as X.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_cpu_tri1</name>
          <description>LCD CPU Panel Trigger Register1</description>
          <addressOffset>0x164</addressOffset>
          <fields>
            <field>
              <name>block_current_num</name>
              <description>Shows the current data block transmitting to panel.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>block_num</name>
              <description>The number of data blocks. It is usually set as Y.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_cpu_tri2</name>
          <description>LCD CPU Panel Trigger Register2</description>
          <addressOffset>0x168</addressOffset>
          <fields>
            <field>
              <name>start_dly</name>
              <description>T_dly = (Start_Delay +1) * be_clk*8.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>trans_start_mode</name>
              <description>Select the FIFOs used in CPU mode.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC_FIFO_TRI_FIFO</name>
                  <description>ECC_FIFO+TRI_FIFO</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRI_FIFO</name>
                  <description>TRI_FIFO</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sync_mode</name>
              <description>Set the sync mode in CPU interface.</description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>trans_start_set</name>
              <description>Usual set as the length of a line.</description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_cpu_tri3</name>
          <description>LCD CPU Panel Trigger Register3</description>
          <addressOffset>0x16C</addressOffset>
          <fields>
            <field>
              <name>tri_int_mode</name>
              <description>When set as 01, the Tri_Counter_Int occurs in cycle of (Count_N+1) * (Count_M+1) * 4 dclk.\n\nWhen set as 10 or 11, the io0 is map as TE input.</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_OUNTER</name>
                  <description>Counter mode</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TE_RISING</name>
                  <description>TE rising mode</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TE_FALLING</name>
                  <description>TE falling mode</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>counter_n</name>
              <description>The value of counter factor</description>
              <bitRange>[23:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>counter_m</name>
              <description>The value of counter factor</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_cpu_tri4</name>
          <description>LCD CPU Panel Trigger Register4</description>
          <addressOffset>0x170</addressOffset>
          <fields>
            <field>
              <name>plug_mode_en</name>
              <description>Enable the plug mode used in dsi command mode.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a1_first_valid</name>
              <description>Valid in first Block.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>d23_to_d0_first_valid</name>
              <description>Valid in first Block.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_cpu_tri5</name>
          <description>LCD CPU Panel Trigger Register5</description>
          <addressOffset>0x174</addressOffset>
          <fields>
            <field>
              <name>a1_non_first_valid</name>
              <description>Valid in Block except first.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>d23_to_d0_non_first_valid</name>
              <description>Valid in Block except first.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_cmap_ctl</name>
          <description>LCD Color Map Control Register</description>
          <addressOffset>0x180</addressOffset>
          <fields>
            <field>
              <name>color_map_en</name>
              <description>Enable the color map function. This module only works when X is divided by 4.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>Bypass</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>out_format</name>
              <description>Set the pixel output format in color map function.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P4</name>
                  <description>4 pixel output mode: Out0 -> Out1 -> Out2 -> Out3</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <description>2 pixel output mode: Out0 -> Out1</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>lcd_cmap_odd%s</name>
          <description>LCD Color Map Odd Line Register[i]</description>
          <addressOffset>0x190</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x10</dimIncrement>
              <name>out_odd%s</name>
              <description>OUT_ODD[2i + j]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Odd[23:16]\n\nbit07-04: Out_Odd0[15:8]\n\nbit03-00: Out_Odd0[7:0]</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>lcd_cmap_even%s</name>
          <description>LCD Color Map Even Line Register[i]</description>
          <addressOffset>0x198</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x10</dimIncrement>
              <name>out_even%s</name>
              <description>OUT_EVEN[2i + j]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Even[23:16]\n\nbit07-04: Out_Even0[15:8]\n\nbit03-00: Out_Even0[7:0]</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_safe_period</name>
          <description>LCD Safe Period Register</description>
          <addressOffset>0x1F0</addressOffset>
          <fields>
            <field>
              <name>safe_period_fifo_num</name>
              <description>When the data length in line buffer is more than SAFE_PERIOD_FIFO_NUM, the LCD controller will allow dram controller to stop working to change frequency.</description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>safe_period_line</name>
              <description>Set a fixed line and during the line time, the LCD controller allow dram controller to change frequency. The fixed line should be set in the blanking area.</description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>safe_period_mode</name>
              <description>Select the save mode</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNSAFE</name>
                  <description>unsafe</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAFE</name>
                  <description>safe</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAFE_FIFO_CURR_NUM_GT_SAFE_PERIOD_FIFO_NUM</name>
                  <description>safe at FIFO_CURR_NUM > SAFE_PERIOD_FIFO_NUM</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAFE_2_SYNC_ACTIVE</name>
                  <description>safe at 2 and safe at sync active</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAFE_LINE</name>
                  <description>safe at line</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>lcd_lvds_ana%s</name>
          <description>LCD LVDS Analog Register [i]</description>
          <addressOffset>0x220</addressOffset>
          <fields>
            <field>
              <name>lvds_en_mb</name>
              <description>Enable the bias circuit of the LVDS_Ana module.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_lvds</name>
              <description>Enable LVDS</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>en_24m</name>
              <description>Enable the 24M clock</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>lvds_hpren_drvc</name>
              <description>Enable clock channel drive</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lvds_hpren_drv</name>
              <description>Enable data channel[3:0] drive</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>lvds_c</name>
              <description>Adjust current flowing through Rload of Rx to change the differential signals amplitude.</description>
              <bitRange>[19:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>216MV</name>
                  <description>216 mV</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>252MV</name>
                  <description>252 mV</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>276MV</name>
                  <description>276 mV</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>312MV</name>
                  <description>312 mV</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>336MV</name>
                  <description>336 mV</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>372MV</name>
                  <description>372 mV</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>395MV</name>
                  <description>395 mV</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>432MV</name>
                  <description>432 mV</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lvds_denc</name>
              <description>Choose data output or PLL test clock output in LVDS_tx.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>lvds_den</name>
              <description>Choose data output or PLL test clock output in LVDS_tx.</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>lvds_r</name>
              <description>Adjust current flowing through R of R to change the common signals amplitude.</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0_925_V</name>
                  <description>0.925 V</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_950_V</name>
                  <description>0.950 V</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_975_V</name>
                  <description>0.975 V</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_000_V</name>
                  <description>1.000 V</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_025_V</name>
                  <description>1.025 V</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_050_V</name>
                  <description>1.050 V</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_075_V</name>
                  <description>1.075 V</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_100_V</name>
                  <description>1.100 V</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lvds_plrc</name>
              <description>LVDS clock channel direction.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REVERSE</name>
                  <description>Reverse</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lvds_plr</name>
              <description>LVDS data channel [3:0] direction.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>fsync_gen_ctrl</name>
          <description>FSYNC_GEN_CTRL</description>
          <addressOffset>0x228</addressOffset>
          <fields>
            <field>
              <name>sensor_dis_time</name>
              <description>Delay 0-2047 Hsync Period\n\nWhen hsync_pol_sel is 0, the actual delay is sensor_dis_time-1.\n\nWhen hsync_pol_sel is 1, the actual delay is sensor_dis_time.</description>
              <bitRange>[18:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sensor_act1_value</name>
              <description>Sensor Active1 Value</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUTPUT_0</name>
                  <description>Fsync active_1 period output 0</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT_1</name>
                  <description>Fsync active_1 period output 1</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sensor_act0_value</name>
              <description>Sensor Active0 Value</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUTPUT_0</name>
                  <description>Fsync active_0 period output 0</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT_1</name>
                  <description>Fsync active_0 period output 1</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sensor_dis_value</name>
              <description>Sensor Disable Value</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUTPUT_0</name>
                  <description>Fsync disable period output 0</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT_1</name>
                  <description>Fsync disable period output 1</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hsync_pol_sel</name>
              <description>Hsync Polarity Select</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O_PPOSITE</name>
                  <description>Opposite hsync to hysnc counter</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sel_vsync_en</name>
              <description>Select Vsync Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FALLING</name>
                  <description>Select vsync falling edge to start state machine</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISING</name>
                  <description>Select vsync rising edge to start state machine</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fsync_gen_en</name>
              <description>Fsync Generate Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>fsync_gen_dly</name>
          <description>FSYNC_GEN_DLY</description>
          <addressOffset>0x22C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0FFF0FFF</resetMask>
          <fields>
            <field>
              <name>sensor_act0_time</name>
              <description>Delay 0-4095 Pixel clk Period\n\nThe actual delay is sensor_act0_time+1.</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sensor_act1_time</name>
              <description>Delay 0-4095 Pixel clk Period\n\nThe actual delay is sensor_act1_time+1.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_sync_ctl</name>
          <description>LCD Sync Control Register</description>
          <addressOffset>0x230</addressOffset>
          <fields>
            <field>
              <name>lcd_ctrl_work_mode</name>
              <description>LCD Controller Work mode</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>S_INGLE</name>
                  <description>Single DSI mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_UAL</name>
                  <description>Dual DSI mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_cyrl_sync_master_slave</name>
              <description>LCD Controller Sync Master Slave\n\nNote: Only use in Single DSI mode.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_ASTER</name>
                  <description>Master</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S_LAVE</name>
                  <description>Slave</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lcd_ctrl_sync_mode</name>
              <description>LCD Controller Sync Mode\n\nNote: Only use in Single DSI mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>S_YNC_FIRST</name>
                  <description>Sync in the first time</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S_YNC_EVERY</name>
                  <description>Sync every frame</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_sync_pos</name>
          <description>LCD Sync Position Register</description>
          <addressOffset>0x234</addressOffset>
          <fields>
            <field>
              <name>lcd_sync_pixel_num</name>
              <description>Set the pixel number of master LCD controller which is used to trigger the slave LCD controller to start working.This value is the number of pixels between the trigger point and the end of the line.\n\nTri pos = Tline*LCD_Sync_Line_Num+Tpixel*(HT-LCD_Sync_Pixel_Num)\n\nNote: Only use in Single DSI mode.</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>lcd_sync_line_num</name>
              <description>Set the line number of master LCD controller which is used to trigger the slave LCD controller to start working.\n\nNote:It is only set in master LCD controller.It is not necessarily to set in slave LCD controller.\n\nTri pos = Tline*LCD_Sync_Line_Num+Tpixel*(HT-LCD_Sync_Pixel_Num)\n\nNote: Only use in Single DSI mode.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lcd_slave_stop_pos</name>
          <description>LCD Slave Stop Position Register</description>
          <addressOffset>0x238</addressOffset>
          <fields>
            <field>
              <name>stop_val</name>
              <description>Set the stop position of the slave LCD. This value is the number of pixels between the stop position and the end of the HFP. Stop_pos = HFP - Stop_val. 0&lt;Stop_pos&lt;HFP-2\n\nNote: Only use in Single DSI mode.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>256</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>lcd_gamma_table%s</name>
          <description>LCD Gamma Table Register</description>
          <addressOffset>0x400</addressOffset>
          <fields>
            <field>
              <name>red_comp</name>
              <description>Red Component</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>green_comp</name>
              <description>Green Component</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>blue_comp</name>
              <description>Blue Component</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TCON_TV0</name>
      <description>Timing COntroller TV</description>
      <groupName>VideoOutputInterfaces</groupName>
      <baseAddress>0x05470000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>tv_gctl</name>
          <description>TV Global Control Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>tv_en</name>
              <description>When it is disabled, the module will be reset to idle state.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cec_ddc_pad_sel</name>
              <description>CEC DDC PAD Select</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTERNAL_PAD</name>
                  <description>TCON_TV internal pad for cec scl sal</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_PAD</name>
                  <description>GPIO pad for cec scl sal</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_gint0</name>
          <description>TV Global Interrupt Register0</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>tv_vb_int_en</name>
              <description>TV Vb Interrupt Enable</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tv_line_int_en</name>
              <description>TV Line Interrupt Enable</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tv_vb_int_flag</name>
              <description>TV Vb Interrupt Flag\n\nAsserted during vertical no-display period every frame.\n\nWrite 0 to clear it.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>tv_line_int_flag</name>
              <description>TV Line Interrupt Flag\n\nTrigger when SY1 match the current TV scan line\n\nWrite 0 to clear it.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_gint1</name>
          <description>TV Global Interrupt Register1</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>tv_line_int_num</name>
              <description>Scan line for TV line trigger(including inactive lines)\n\nSetting it for the specified line for trigger 1.\n\nNote: SY1 is writable only when LINE_TRG1 is disabled.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_src_ctl</name>
          <description>TV Source Control Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>tv_src_sel</name>
              <description>TV Source Select</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DE</name>
                  <description>DE</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COLOR</name>
                  <description>Color Check</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRAYSCALE</name>
                  <description>Grayscale Check</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BLACK_BY_WHITE</name>
                  <description>Black by White Check</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRIDDING</name>
                  <description>Gridding Check</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_ctl</name>
          <description>TV Control Register</description>
          <addressOffset>0x90</addressOffset>
          <fields>
            <field>
              <name>tv_en</name>
              <description>When enable TCON_TV, this bit and the 0x0000[bit31] need to be enabled.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>start_delay</name>
              <description>This is for DE0 and DE1.</description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>tv_src_sel</name>
              <description>TV Source Select\n\nNote: The priority of this bit is higher than TV_SRC_SEL(bit[2:0]) in TV_SRC_CTL_REG.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BLUE_DATA</name>
                  <description>BLUE data</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_basic0</name>
          <description>TV Basic Timing Register0</description>
          <addressOffset>0x94</addressOffset>
          <fields>
            <field>
              <name>width_xi</name>
              <description>Source Width Is X+1</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>height_yi</name>
              <description>Source Height Is Y+1</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_basic1</name>
          <description>TV Basic Timing Register1</description>
          <addressOffset>0x98</addressOffset>
          <fields>
            <field>
              <name>ls_xo</name>
              <description>Width Is LS_XO+1</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ls_yo</name>
              <description>Width Is LS_YO+1\n\nNote: This version LS_YO = TV_YI</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_basic2</name>
          <description>TV Basic Timing Register2</description>
          <addressOffset>0x9C</addressOffset>
          <fields>
            <field>
              <name>tv_xo</name>
              <description>Width is TV_XO+1</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>tv_yo</name>
              <description>Height is TV_YO+1</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_basic3</name>
          <description>TV Basic Timing Register3</description>
          <addressOffset>0xA0</addressOffset>
          <fields>
            <field>
              <name>h_t</name>
              <description>Horizontal total time\n\nThcycle = (HT+1) * Thdclk</description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>h_bp</name>
              <description>Horizontal back porch\n\nThbp = (HBP +1) * Thdclk</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_basic4</name>
          <description>TV Basic Timing Register4</description>
          <addressOffset>0xA4</addressOffset>
          <fields>
            <field>
              <name>v_t</name>
              <description>horizontal total time (in HD line)\n\nTvt = VT/2 * Th</description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>v_bp</name>
              <description>horizontal back porch (in HD line)\n\nTvbp = (VBP +1) * Th</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_basic5</name>
          <description>TV Basic Timing Register5</description>
          <addressOffset>0xA8</addressOffset>
          <fields>
            <field>
              <name>h_spw</name>
              <description>Horizontal Sync Pulse Width (in dclk)\n\nThspw = (HSPW+1) * Tdclk\n\nNote: HT > (HSPW+1)</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>v_spw</name>
              <description>Vertical Sync Pulse Width (in lines)\n\nTvspw = (VSPW+1) * Th\n\nNote: VT/2 > (VSPW+1)</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_io_pol</name>
          <description>TV SYNC Signal Polarity Register</description>
          <addressOffset>0x88</addressOffset>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>io%s_inv</name>
              <description>IO[i] Invert</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INVERT</name>
                  <description>Not invert</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <description>Invert</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_io_tri</name>
          <description>TV SYNC Signal IO Control Register</description>
          <addressOffset>0x8C</addressOffset>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>io%s_output_tri_en</name>
              <description>IO[i] Output Trigger Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_debug</name>
          <description>TV Debug Register</description>
          <addressOffset>0xFC</addressOffset>
          <fields>
            <field>
              <name>tv_fifo_u</name>
              <description>TV FIFO Underflow</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>tv_field_pol</name>
              <description>TV Field Polarity</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SECOND</name>
                  <description>Second field</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIRST</name>
                  <description>First field</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>line_buf_bypass</name>
              <description>Line Buf fer Bypass</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>U_SED</name>
                  <description>Used</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>Bypass</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tv_current_line</name>
              <description>TV Current Line</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_ceu_ctl</name>
          <description>TV CEU Control Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>ceu_en</name>
              <description>CEU Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>Bypass</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>11</dim>
          <dimIncrement>0x4</dimIncrement>
          <dimArrayIndex>
            <enumeratedValue>
              <name>R_R</name>
              <value>0x0</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>R_G</name>
              <value>0x1</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>R_B</name>
              <value>0x2</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>G_R</name>
              <value>0x4</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>G_G</name>
              <value>0x5</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>G_B</name>
              <value>0x6</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>B_R</name>
              <value>0x8</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>B_G</name>
              <value>0x9</value>
            </enumeratedValue>
            <enumeratedValue>
              <name>B_B</name>
              <value>0xA</value>
            </enumeratedValue>
          </dimArrayIndex>
          <name>tv_ceu_coef_mul%s</name>
          <description>TV CEU Coefficient Register0</description>
          <addressOffset>0x110</addressOffset>
          <fields>
            <field>
              <name>ceu_coef_mul_value</name>
              <description>Note: CEU_Coef_Mul_Value only can be 0 or 1.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>tv_ceu_coef_rang%s</name>
          <description>TV CEU Coefficient Register2</description>
          <addressOffset>0x140</addressOffset>
          <fields>
            <field>
              <name>ceu_coef_range_min</name>
              <description>Unsigned 10-bit Value, range of [0, 1023]</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ceu_coef_range_max</name>
              <description>Unsigned 10-bit Value, range of [0, 1023]</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_safe_period</name>
          <description>TV Safe Period Register</description>
          <addressOffset>0x1F0</addressOffset>
          <fields>
            <field>
              <name>safe_period_fifo_num</name>
              <description>Safe Period FIFO Number</description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>safe_period_line</name>
              <description>Safe Period Line</description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>safe_period_mode</name>
              <description>Safe Period Mode</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNSAFE</name>
                  <description>unsafe</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAFE</name>
                  <description>safe</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAFE_LINE_BUF_CURR_NUM_GT_SAFE_PERIOD_FIFO_NUM</name>
                  <description>safe at LINE_BUF_CURR_NUM > SAFE_PERIOD_FIFO_NUM</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAFE_2_SYNC_ACTIVE</name>
                  <description>safe at 2 and safe at sync active</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAFE_LINE</name>
                  <description>safe at line</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_fill_ctl</name>
          <description>TV Fill Data Control Register</description>
          <addressOffset>0x300</addressOffset>
          <fields>
            <field>
              <name>tv_fill_en</name>
              <description>TV Fill Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>Bypass</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>0xC</dimIncrement>
          <name>tv_fill_begin%s</name>
          <description>TV Fill Data Begin Register</description>
          <addressOffset>0x304</addressOffset>
          <fields>
            <field>
              <name>fill_begin</name>
              <description>Fill Begin</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>0xC</dimIncrement>
          <name>tv_fill_end%s</name>
          <description>TV Fill Data End Register</description>
          <addressOffset>0x308</addressOffset>
          <fields>
            <field>
              <name>fill_end</name>
              <description>Fill End</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>0xC</dimIncrement>
          <name>tv_fill_data%s</name>
          <description>TV Fill Data Value Register</description>
          <addressOffset>0x30C</addressOffset>
          <fields>
            <field>
              <name>fill_value</name>
              <description>Fill Value</description>
              <bitRange>[29:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_data_io_pol0</name>
          <description>TCON Data IO Polarity Control0</description>
          <addressOffset>0x330</addressOffset>
          <fields>
            <field>
              <name>r_cb_ch_data_inv</name>
              <description>R CB Channel Data Inv</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal polarity</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <description>invert the specify output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>g_y_ch_data_inv</name>
              <description>G Y Channel Data Inv</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal polarity</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <description>invert the specify output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_data_io_pol1</name>
          <description>TCON Data IO Polarity Control1</description>
          <addressOffset>0x334</addressOffset>
          <fields>
            <field>
              <name>b_cr_ch_data_inv</name>
              <description>B CR CHANNE DATA INV</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal polarity</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <description>invert the specify output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_data_io_tri0</name>
          <description>TCON Data IO Enable Control0</description>
          <addressOffset>0x338</addressOffset>
          <fields>
            <field>
              <name>r_cb_ch_data_out_tri_en</name>
              <description>R CB Channel Data Output Trigger Enable</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>g_y_ch_data_out_tri_en</name>
              <description>G Y Channel Data Output Trigger Enable</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_data_io_tri1</name>
          <description>TCON Data IO Enable Control1</description>
          <addressOffset>0x33C</addressOffset>
          <fields>
            <field>
              <name>b_cr_ch_data_out_tri_en</name>
              <description>B CR Channel Data Output Trigger Enable</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tv_pixeldepth_mode</name>
          <description>TV Pixeldepth Mode Control Register</description>
          <addressOffset>0x340</addressOffset>
          <fields>
            <field>
              <name>colorbar_pd_mode</name>
              <description>Colorbar Pixeldepth mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_IT8</name>
                  <description>8 bit mode\n\nWhen data source is the embedded colorbar, the 8-bit colorbar pattern is transmitted.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IT10</name>
                  <description>10 bit mode\n\nWhen data source is the embedded colorbar, the 10-bit colorbar pattern is transmitted.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TVE_TOP</name>
      <description>TV Encoder TOP</description>
      <groupName>VideoOutputInterfaces</groupName>
      <baseAddress>0x05600000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x4000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>tve_dac_map</name>
          <description>TV Encoder DAC MAP Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>dac_map</name>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUT0</name>
                  <description>OUT0</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_sel</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TVE0</name>
                  <description>TVE0</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_dac_status</name>
          <description>TV Encoder DAC STAUTS Register</description>
          <addressOffset>0x24</addressOffset>
          <fields>
            <field>
              <name>dac_status</name>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>U_NCONNECTED</name>
                  <description>Unconnected</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_ONNECTED</name>
                  <description>Connected</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S_HORT</name>
                  <description>Short to ground</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_dac_cfg0</name>
          <description>TV Encoder DAC CFG0 Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x80004200</resetValue>
          <resetMask>0x83FFF311</resetMask>
          <fields>
            <field>
              <name>dac_clock_invert</name>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INVERT</name>
                  <description>Not invert</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <description>Invert</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cali_in</name>
              <bitRange>[25:16]</bitRange>
            </field>
            <field>
              <name>low_bias</name>
              <description>500 uA to 4 mA</description>
              <bitRange>[15:12]</bitRange>
            </field>
            <field>
              <name>bias_ext_sel</name>
              <description>(A_SEL_BIAS_ADDA)</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bias_int_sel</name>
              <description>(A_SEL_BIAS_RES)</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bias_ref_int_en</name>
              <description>(A_EN_RESREF)</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_dac_cfg1</name>
          <description>TV Encoder DAC CFG1 Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0000023A</resetValue>
          <resetMask>0x0000033F</resetMask>
          <fields>
            <field>
              <name>ref_ext_sel</name>
              <description>(A_SEL_DETREF_LDO)</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ref_int_sel</name>
              <description>(A_SEL_DETREF_RES)</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ref2_sel</name>
              <description>(a_refslct2[1:0])</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0_25_V</name>
                  <description>0.25 V</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_30_V</name>
                  <description>0.30 V</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_35_V</name>
                  <description>0.35 V</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_40_V</name>
                  <description>0.40 V</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ref1_sel</name>
              <description>(a_refslct1[3:0])\n\nThe reference voltage is used for hot plug detect function.</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0_50_V</name>
                  <description>0.50 V</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_55_V</name>
                  <description>0.55 V</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_60_V</name>
                  <description>0.60 V</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_65_V</name>
                  <description>0.65 V</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_70_V</name>
                  <description>0.70 V</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_75_V</name>
                  <description>0.75 V</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_80_V</name>
                  <description>0.80 V</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_85_V</name>
                  <description>0.85 V</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_90_V</name>
                  <description>0.90 V</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_95_V</name>
                  <description>0.95 V</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_00_V</name>
                  <description>1.00 V</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_05_V</name>
                  <description>1.05 V</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_10_V</name>
                  <description>1.10 V</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_15_V</name>
                  <description>1.15 V</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_20_V</name>
                  <description>1.20 V</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_25_V</name>
                  <description>1.25 V</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_dac_cfg2</name>
          <description>TV Encoder DAC CFG2 Register</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>ab</name>
              <description>(I config output current for different peak voltage)</description>
              <bitRange>[12:8]</bitRange>
            </field>
            <field>
              <name>s2s1</name>
              <bitRange>[7:6]</bitRange>
            </field>
            <field>
              <name>r_set</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_dac_cfg3</name>
          <description>TV Encoder DAC CFG2 Register</description>
          <addressOffset>0x34</addressOffset>
          <fields>
            <field>
              <name>force_data_set</name>
              <description>Force DAC input data</description>
              <bitRange>[25:16]</bitRange>
            </field>
            <field>
              <name>force_data_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TVE</name>
                  <description>DAC input data from TVE</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FORCE_DATA_SET</name>
                  <description>DAC input data from FORCE_DATA_SET</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_dac_test</name>
          <description>TV Encoder DAC TEST Register</description>
          <addressOffset>0xF0</addressOffset>
          <fields>
            <field>
              <name>dac_test_length</name>
              <description>DAC TEST DATA LENGTH</description>
              <bitRange>[25:16]</bitRange>
            </field>
            <field>
              <name>dac_test_sel</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC0</name>
                  <description>DAC0</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_test_enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>R_EPEAT</name>
                  <description>Repeat DAC data from DAC sram</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TVE</name>
      <description>TV Encoder</description>
      <groupName>VideoOutputInterfaces</groupName>
      <baseAddress>0x05604000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x4000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>tve_clock_gating</name>
          <description>TV Encoder Clock Gating Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>clock_gate_dis</name>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bist_en</name>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_IST</name>
                  <description>Bist mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>upsample_for_ypbpr</name>
              <bitRange>[22:22]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>X1</name>
                  <description>1x</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>X2</name>
                  <description>2x</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>upsample_for_cvbs</name>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F27M</name>
                  <description>27 MHz</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F54M</name>
                  <description>54 MHz</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F108M</name>
                  <description>108 MHz</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>F216M</name>
                  <description>216 MHz</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tve_en</name>
              <description>Video Encoder enable, default disable, write 1 to take it out of the reset state</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_configuration</name>
          <description>TV Encoder Configuration Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x00010000</resetValue>
          <resetMask>0x3F1F031F</resetMask>
          <fields>
            <field>
              <name>bypass_tv</name>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_src_sel</name>
              <bitRange>[28:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TVE</name>
                  <description>TV Encoder</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD_CONTROLLER</name>
                  <description>LCD controller, override all other TV encoder setting, the DAC clock can from LCD controller.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_TEST</name>
                  <description>DAC test mode, DAC using DAC clock</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_TEST_AHB</name>
                  <description>DAC test mode, DAC using AHB clock</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_control_logic_clock_sel</name>
              <bitRange>[26:26]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>27M_74_25M</name>
                  <description>Using 27 MHz clock or 74.25 MHz clock depend on CCU setting</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>54M_148_5M</name>
                  <description>Using 54 MHz clock or 148.5 MHz clock depend on CCU setting</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core_datapath_logic_clock_sel</name>
              <bitRange>[25:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>27M_74_25M</name>
                  <description>Using 27 MHz clock or 74.25 MHz clock depend on CCU setting</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>54M_148_5M</name>
                  <description>Using 54 MHz clock or 148.5 MHz clock depend on CCU setting</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core_control_logic_clock_sel</name>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>27M_74_25M</name>
                  <description>Using 27 MHz clock or 74.25 MHz clock depend on CCU setting</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>54M_148_5M</name>
                  <description>Using 54 MHz clock or 148.5 MHz clock depend on CCU setting</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cb_cr_seq_for_422_mode</name>
              <description>Cb_Cr_Seq_For_422_Mode</description>
              <bitRange>[20:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C_B</name>
                  <description>Cb first</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_R</name>
                  <description>Cr first</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>input_chroma_data_sampling_rate_sel</name>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>4_4_4</name>
                  <description>4:4:4</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>4_2_2</name>
                  <description>4:2:2</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>yuv_rgb_output_en</name>
              <bitRange>[18:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CVBS</name>
                  <description>CVBS</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>yc_en</name>
              <description>S-port Video enable Selection.\n\nThis bit selects whether the S-port(Y/C) video output is enabled or disabled.</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Y_C</name>
                  <description>Y/C is disable</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cvbs_en</name>
              <description>Composite video enables selection\n\nThis bit selects whether the composite video output (CVBS) is enabled or disabled.</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Composite video is disabled, Only Y/C is enabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Composite video is enabled., CVBS and Y/C are enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>color_bar_type</name>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>75</name>
                  <description>75/7.5/75/7.5 (NTSC), 100/0/75/0(PAL)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>100</name>
                  <description>100/7.5/100/7.5(NTSC), 100/0/100/0(PAL)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>color_bar_mode</name>
              <description>Standard Color bar input selection\n\nThis bit selects whether the Video Encoder video data input is replaced by an internal standard color bar generator or not.</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D_ISPLAY_E_NGINEER</name>
                  <description>The Video Encoder input is coming from the Display Engineer</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_NTERNAL_GENERATOR</name>
                  <description>The Video Encoder input is coming from an internal standard color bar generator.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode_1080i_1250line_sel</name>
              <description>Mode_1080i_1250Line_Sel</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1125</name>
                  <description>1125 Line mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1250</name>
                  <description>1250 Line mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tvmode_select</name>
              <description>TVMode_Select\n\nNote: Changing this register value will cause some relative register setting to relative value.</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NTSC</name>
                  <description>NTSC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PAL</name>
                  <description>PAL</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_dac1</name>
          <description>TV Encoder DAC Register1</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>dac0_src_sel</name>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C_OMPOSITE</name>
                  <description>Composite</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_notch_dac_delay</name>
          <description>TV Encoder Notch and DAC Delay Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x02014924</resetValue>
          <resetMask>0xCFFFFFFF</resetMask>
          <fields>
            <field>
              <name>chroma_filter_active_valid</name>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>luma_filter_lti_enable</name>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable Luma filter lti</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable Luma filter lti</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>y_delay_before_dither</name>
              <bitRange>[27:25]</bitRange>
            </field>
            <field>
              <name>hd_mode_cb_filter_bypass</name>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Bypass Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Bypass Disable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hd_mode_cr_filter_bypass</name>
              <bitRange>[23:23]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Bypass Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Bypass Disable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chroma_filter_1_444_en</name>
              <bitRange>[22:22]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Chroma Filter 1 444 Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Chroma Filter 1 444 Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chroma_hd_mode_filter_en</name>
              <bitRange>[21:21]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Chroma HD Filter Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Chroma HD Filter Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>3</dim>
              <dimIncrement>0x1</dimIncrement>
              <dimIndex>3,2,1</dimIndex>
              <name>chroma_filter_stage_%s_bypass</name>
              <bitRange>[18:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Chroma Filter Stage [i] Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>Chroma Filter Stage [i] bypass</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>luma_filter_bypass</name>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Luma Filter Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>Luma Filter bypass</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>notch_en</name>
              <description>Luma notch filter on/off selection\n\nNote: This bit selects if the luma notch filter is operating or bypassed.</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASSED</name>
                  <description>The luma notch filter is bypassed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPERATING</name>
                  <description>The luma notch filter is operating</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>c_delay_before_dither</name>
              <bitRange>[15:12]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_chroma_frequency</name>
          <description>TV Encoder Chroma Frequency Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x21F07C1F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>chroma_freq</name>
              <description>Specify the ratio between the color burst frequency. 32 bits unsigned fraction. The default value is h21f07c1f, which is compatible with NTSC spec.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_front_back_porch</name>
          <description>TV Encoder Front/Back Porch Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x00760020</resetValue>
          <resetMask>0x01FF0FFF</resetMask>
          <fields>
            <field>
              <name>back_porch</name>
              <description>Specify the width of the back porch in encoder clock cycles. Min value is (burst_width+breeze_way+17). 8 bits unsigned integer.\n\nThe default value is 118.\n\nFor 720p mode, the value is 260.\n\nFor 1080i/p mode, the value is 192.</description>
              <bitRange>[24:16]</bitRange>
            </field>
            <field>
              <name>front_porch</name>
              <description>Must be even\n\nSpecify the width of the front porch in encoder clock cycles. 6 bits unsigned even integer. Allowed range is form 10 to 62.\n\nThe default value is 32.\n\nFor 1080i mode, the value is 44.</description>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_hd_vsync</name>
          <description>TV Encoder HD Mode VSYNC Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x00000016</resetValue>
          <resetMask>0x0FFF0FFF</resetMask>
          <fields>
            <field>
              <name>broad_plus_cycle_number_in_hd_mode_vsync</name>
              <bitRange>[27:16]</bitRange>
            </field>
            <field>
              <name>front_porch_like_in_hd_mode_vsync</name>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_line_number</name>
          <description>TV Encoder Line Number Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0016020D</resetValue>
          <resetMask>0x00FF07FF</resetMask>
          <fields>
            <field>
              <name>first_video_line</name>
              <description>Specify the index of the first line in a field/frame to have active video. 8 bits unsigned integer.\n\nFor interlaced video: When VSync5=B'0', FirstVideoLine is restricted to be greater than 7. When VSync5=B'1', FirstVideoLine is restricted to be greater than 9.</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>num_lines</name>
              <description>Specify the total number of lines in a video frame. 11 bits unsigned integer. Allowed range is 0 to 2048. For interlaced video: When NTSC, and FirstVideoLine is greater than 20, then NumLines is restricted to be greater than 2*(FirstVideoLine+18).\n\nWhen NTSC, and FirstVideoLine is not greater than 20, then NumLines is restricted to be greater than 77. When PAL, and FirstVideoLine is greater than 22, then NumLines is restricted to be greater than 2*(FirstVideoLine+18). When PAL, and FirstVideoLine is not greater than 22, then NumLines is restricted to be greater than 81.\n\nIf NumLines is even, then it is restricted to be divisible by 4. If NumLines is odd, then it is restricted to be divisible by 4 with a remainder of 1.</description>
              <bitRange>[10:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_level</name>
          <description>TV Encoder Level Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x00F0011A</resetValue>
          <resetMask>0x03FF03FF</resetMask>
          <fields>
            <field>
              <name>blank_level</name>
              <description>Specify the blank level setting for active lines. This is 10 bits unsigned integer. Allowed range is from 0 to 1023.</description>
              <bitRange>[25:16]</bitRange>
            </field>
            <field>
              <name>black_level</name>
              <description>Specify the black level setting. This is 10 bits unsigned integer. Allowed range is from 240 to 1023.</description>
              <bitRange>[9:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_dac2</name>
          <description>TV Encoder DAC Register2</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <name>tve_auto_detection_enable</name>
          <description>TV Encoder Auto Detection Enable Register</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>dac_auto_detect_mode_sel</name>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>O_LD</name>
                  <description>Old Mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N_EW</name>
                  <description>New Mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac0_auto_detect_interrupt_en</name>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>dac0_auto_detect_enable</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_auto_detection_interrupt_status</name>
          <description>TV Encoder Auto Detection Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <fields>
            <field>
              <name>dac0_auto_detect_interrupt_active_flag</name>
              <description>Write 1 to inactive DAC0 auto detection interrupt</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_auto_detection_status</name>
          <description>TV Encoder Auto Detection Status Register</description>
          <addressOffset>0x38</addressOffset>
          <fields>
            <field>
              <name>dac0_status</name>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>U_NCONNECTED</name>
                  <description>Unconnected</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_ONNECTED</name>
                  <description>Connected</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S_HORT_TO_GROUND</name>
                  <description>Short to ground</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_auto_detection_debounce_setting</name>
          <description>TV Encoder Auto Detection De-bounce Setting Register</description>
          <addressOffset>0x3C</addressOffset>
          <fields>
            <field>
              <name>dac_test_register</name>
              <description>DAC test register.</description>
              <bitRange>[25:16]</bitRange>
            </field>
            <field>
              <name>dac0_de_bounce_times</name>
              <description>The de_bounce time for hot plug detect function.</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_auto_detect_cfg0</name>
          <description>TV Encoder Auto Detect Configuration Register0</description>
          <addressOffset>0xF8</addressOffset>
          <fields>
            <field>
              <name>detect_pulse_value</name>
              <description>Use for DAC data input at auto detect pluse. Set the pulse amplitude.</description>
              <bitRange>[9:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_auto_detect_cfg1</name>
          <description>TV Encoder Auto Detect Configuration Register1</description>
          <addressOffset>0xFC</addressOffset>
          <fields>
            <field>
              <name>detect_pulse_periods</name>
              <description>Use 32K clock</description>
              <bitRange>[30:16]</bitRange>
            </field>
            <field>
              <name>detect_pulse_start</name>
              <description>Detect signal start time</description>
              <bitRange>[14:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_color_burst_phase_reset_cfg</name>
          <description>TV Encoder Color Burst Phase Reset Configuration Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>color_phase_reset</name>
              <description>Color burst phase period selection\n\nThese bits select the number of fields or lines after which the color burst phase is reset to its initial value as specified by the ChromaPhase parameter, This parameter is application only for interlaced video.</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LINE8</name>
                  <description>8 field</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LINE4</name>
                  <description>4 field</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LINE2</name>
                  <description>2 lines</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONLY_ONCE</name>
                  <description>only once</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_vsync_number</name>
          <description>TV Encoder VSYNC Number Register</description>
          <addressOffset>0x104</addressOffset>
          <fields>
            <field>
              <name>vsync5</name>
              <description>VSync5 Number of equalization pulse selection\n\nThis bit selects whether the number of equalization pulses is 5 or 6. This parameter is applicable only for interlaced video.</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>5</name>
                  <description>5 equalization pulse(default)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>6</name>
                  <description>6 equalization pulses</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_notch_filter_frequency</name>
          <description>TV Encoder Notch Filter Frequency Register</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x00000002</resetValue>
          <resetMask>0x00000007</resetMask>
          <fields>
            <field>
              <name>notch_freq</name>
              <description>Luma notch filter center frequency selection\n\nThese bits select the luma notch filter (which is a band-reject filter) center frequency. In two of the selections, the filter width affects also the selection of the center frequency.</description>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1_1875</name>
                  <description>1.1875</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_1406</name>
                  <description>1.1406</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_0938</name>
                  <description>1.0938. When notch_wide value is B'1' (this selection is proper for CCIR-NTSC), or 1.0000 when notch_wide value is B'0'.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_9922</name>
                  <description>0.9922. This selection is proper for NTSC with square pixels.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_9531</name>
                  <description>0.9531. This selection is proper for PAL with square pixel.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_8359</name>
                  <description>0.8359 when notch_wide value is B'1' (this selection is proper for CCIR-PAL), or 0.7734 when notch_wide value is B'0'.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_7813</name>
                  <description>0.7813</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0_7188</name>
                  <description>0.7188</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_cbcr_level_gain</name>
          <description>TV Encoder Cb/Cr Level/Gain Register</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0000004F</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>cr_burst_level</name>
              <description>Specify the amplitude of the Cr burst. 8 bit 2's complement integer. Allowed range is from (-127) to 127.</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>cb_burst_level</name>
              <description>Specify the amplitude of the Cb burst. 8 bit 2's complement integer. Allowed range is from (-127) to 127.</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_tint_color_burst_phase</name>
          <description>TV Encoder Tint and Color Burst Phase Register</description>
          <addressOffset>0x110</addressOffset>
          <fields>
            <field>
              <name>tint</name>
              <description>Specify the tint adjustment of the chroma signal for CVBS and Y/C outputs. The adjustment is effected by setting the sub- carrier phase to the value of this parameter. 8.8 bit unsigned fraction. Units are cycles of the color burst frequency.</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>chroma_phase</name>
              <description>Specify the color burst initial phase (ChromaPhase). 8.8 bit unsigned fraction. Units are cycles of the color burst frequency.\n\nThe color burst is set to this phase at the first HSYNC and then reset to the same value at further HSYNCs as specified by the CPhaseRset bits of the EncConfig5 parameter (see above)</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_burst_width</name>
          <description>TV Encoder Burst Width Register</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0016447E</resetValue>
          <resetMask>0xFF7F7FFF</resetMask>
          <fields>
            <field>
              <name>back_porch</name>
              <description>Breezeway like in HD mode VSync\n\nFor 720p mode, the value is 220\n\nFor 2080i/p mode, the value is 88 (default)</description>
              <bitRange>[31:24]</bitRange>
            </field>
            <field>
              <name>breezeway</name>
              <description>Must be even\n\nSpecify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31.\n\nFor 1080i mode, the value is 44.\n\nFor 1080p mode, the value is 44.\n\nFor 720p mode, the value is 40.</description>
              <bitRange>[22:16]</bitRange>
            </field>
            <field>
              <name>burst_width</name>
              <description>Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored.</description>
              <bitRange>[14:8]</bitRange>
            </field>
            <field>
              <name>hsync_width</name>
              <description>Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.\n\nFor 720p mode, the value is 40.\n\nFor 1080i/p mode, the value is 44.</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_cbcr_gain</name>
          <description>TV Encoder Cb/Cr Gain Register</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0000A0A0</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>cr_gain</name>
              <description>Specify the Cr color gain. 8-bit unsigned fraction.</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>cb_gain</name>
              <description>Specify the Cb color gain. 8-bit unsigned fraction.</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_sync_vbi_level</name>
          <description>TV Encoder Sync and VBI Level Register</description>
          <addressOffset>0x11C</addressOffset>
          <resetValue>0x001000F0</resetValue>
          <resetMask>0x03FF03FF</resetMask>
          <fields>
            <field>
              <name>sync_level</name>
              <description>Specify the sync pulse level setting. 8-bit unsigned integer. Allowed range is from 0 to ABlankLevel-1 or VBlankLevel-1 (whichever is smaller).</description>
              <bitRange>[25:16]</bitRange>
            </field>
            <field>
              <name>vblank_level</name>
              <description>Specify the blank level setting for non active lines. 10-bit unsigned integer. Allow range is from 0 to 1023.</description>
              <bitRange>[9:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_white_level</name>
          <description>TV Encoder White Level Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x01E80320</resetValue>
          <resetMask>0x03FF03FF</resetMask>
          <fields>
            <field>
              <name>hd_sync_breezeway_level</name>
              <description>Specify the breezeway level setting. 10-bit unsigned integer. Allowed range is from 0 to 1023.</description>
              <bitRange>[25:16]</bitRange>
            </field>
            <field>
              <name>white_level</name>
              <description>Specify the white level setting. 10-bit unsigned integer. Allowed range is from black_level+1 or vbi_blank_level +1 (whichever is greater) to 1023.</description>
              <bitRange>[9:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_video_active_line</name>
          <description>TV Encoder Video Active Line Register</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x000005A0</resetValue>
          <resetMask>0x00000FFF</resetMask>
          <fields>
            <field>
              <name>active_line</name>
              <description>Specify the width of the video line in encoder clock cycles. 12- bit unsigned multiple of 4 integer. Allowed range is from 0 to 4092.</description>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_video_chroma_bw_comp_gain</name>
          <description>TV Encoder Video Chroma BW and CompGain Register</description>
          <addressOffset>0x128</addressOffset>
          <fields>
            <field>
              <name>chroma_bw</name>
              <description>Chroma filter bandwidth selection\n\nThis bit specifies whether the bandwidth of the chroma filter is:</description>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N_ARROW</name>
                  <description>Narrow width 0.6 MHz</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W_IDE</name>
                  <description>Wide width 1.2 MHz</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>E_XTRA</name>
                  <description>Extra width 1.8 MHz</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>U_LTRA</name>
                  <description>Ultra width 2.5 MHz</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>comp_ch_gain</name>
              <description>Chroma gain selection for the composite video signal.\n\nThese bits specify the gain of the chroma signal for composing with the luma signal to generate the composite video signal:</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>100</name>
                  <description>100%</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>25</name>
                  <description>25%</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>50</name>
                  <description>50%</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>75</name>
                  <description>75%</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_notch_width_comp_yuv_en</name>
          <description>TV Encoder Register</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x00000101</resetValue>
          <resetMask>0x00000101</resetMask>
          <fields>
            <field>
              <name>notch_width</name>
              <description>Luma notch filter width selection\n\nThis bit selects the luma notch filter (which is a band-reject filter) width.</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N_ARROW</name>
                  <description>Narrow</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W_IDE</name>
                  <description>Wide</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>comp_yuv_en</name>
              <description>This bit selects if the components video output are the RGB components or the YUV components.</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB</name>
                  <description>The three component outputs are the RGB components.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>YUV</name>
                  <description>The three component outputs are the YUV components, (i.e. the color conversion unit is bypassed)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_resync_parameters</name>
          <description>TV Encoder Re-sync Parameters Register</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x00100001</resetValue>
          <resetMask>0xC7FF07FF</resetMask>
          <fields>
            <field>
              <name>re_sync_field</name>
              <description>Re-sync field</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>re_sync_dis</name>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Re-Sync Enable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Re-Sync Disable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>re_sync_line_num</name>
              <description>Re-sync line number from TCON</description>
              <bitRange>[26:16]</bitRange>
            </field>
            <field>
              <name>re_sync_pixel_num</name>
              <description>Re-sync line pixel from TCON</description>
              <bitRange>[10:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_slave_parameter</name>
          <description>TV Encoder Slave Parameter Register</description>
          <addressOffset>0x134</addressOffset>
          <fields>
            <field>
              <name>slave_thresh</name>
              <description>Horizontal line adjustment threshold selection\n\nThis bit selects whether the number of lines after which the Video Encoder starts the horizontal line length adjustment is slave mode is 0 or 30.</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Number of lines is 0</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>30</name>
                  <description>Number of lines is 30</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>slave_mode</name>
              <description>Slave mode selection\n\nThis bit selects whether the Video Encoder is sync slave, partial slave or sync master. It should be set to B'0'.</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL_SYNC_SLAVE</name>
                  <description>The Video Encoder is not a full sync slave (i.e. it is a partial sync slave or a sync master)</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_configuration0</name>
          <description>TV Encoder Configuration Register0</description>
          <addressOffset>0x138</addressOffset>
          <fields>
            <field>
              <name>invert_top</name>
              <description>Field parity input signal (top_field) polarity selection.\n\nThis bit selects whether the top field is indicated by a high level of the field parity signal or by the low level. The bit is applicable both when the Video Encoder is the sync master and when the Video Encoder is the sync slave.</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>Top field is indicated by low level</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>Top field is indicated by high level</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>uv_order</name>
              <description>This bit selects if the sample order at the chroma input to the Video Encoder is Cb first (i.e. Cb 0 Cr 0 Cb 1 Cr 1) or Cr first (i.e. Cr 0 Cb 0 Cr 1 Cb 1).</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C_B</name>
                  <description>The chroma sample input order is Cb first</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_R</name>
                  <description>The chroma sample input order is Cr first</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_configuration1</name>
          <description>TV Encoder Configuration Register1</description>
          <addressOffset>0x13C</addressOffset>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x07010001</resetMask>
          <fields>
            <field>
              <name>rgb_sync</name>
              <description>R, G and B signals sync embedding selection.\n\nThese bits specify whether the sync signal is added to each of the R, G and B components (b'1') or not (b'0'). The bit[26] specify if the R signal has embedded syncs, the bit[25] specify if the G signal has embedded syncs and the bit[24] specify if the B signal has embedded syncs. When comp_yuv is equal to b'1', these bits are N.A. and should be set to b'000'. When the value is different from b'000', RGB_Setup should be set to b'1'.</description>
              <bitRange>[26:24]</bitRange>
            </field>
            <field>
              <name>rgb_setup</name>
              <description>"Set-up" enable for RGB outputs. This bit specifies if the "set-up" implied value (black_level - blank_level) specified for the CVBS signal is used also for the RGB signals.</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_USED</name>
                  <description>The "set-up" is not used, or i.e. comp_yuv is equal to b'1'.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USED</name>
                  <description>The implied "set-up" is used for the RGB signals</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bypass_yclamp</name>
              <description>Y input clamping selection\n\nThis bit selects whether the Video Encoder Y input is clamped to 64 to 940 or not. When not clamped the expected range is 0 to 1023. The U and V inputs are always clamped to the range 64 to 960.</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLAMPED</name>
                  <description>The Video Encoder Y input is clamped</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_CLAMPED</name>
                  <description>The Video Encoder Y input is not clamped</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_low_pass_control</name>
          <description>TV Encoder Low Pass Control Register</description>
          <addressOffset>0x380</addressOffset>
          <fields>
            <field>
              <name>user_deflicker_coef</name>
              <description>User_deflicker_coef\n\nup: coef/32\n\nCenter: 1-coef/16\n\nDown: coef/32</description>
              <bitRange>[13:10]</bitRange>
            </field>
            <field>
              <name>fix_coef_deflicker</name>
              <description>Fix_coef_deflicker</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>A_UTO</name>
                  <description>Auto deflicker</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>U_SER</name>
                  <description>User deflicker</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable_deflicker</name>
              <description>Enable_deflicker</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable deflicker</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable deflicker</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>LP function enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_low_pass_filter_control</name>
          <description>TV Encoder Low Pass Filter Control Register</description>
          <addressOffset>0x384</addressOffset>
          <fields>
            <field>
              <name>hp_ratio</name>
              <description>Default high-pass filter ratio\n\nIn two complement, the range is from -31 to 31.</description>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>bp0_ratio</name>
              <description>Default band-pass filter0 ratio\n\nIn two complement, the range is from -31 to 31.</description>
              <bitRange>[13:8]</bitRange>
            </field>
            <field>
              <name>bp1_ratio</name>
              <description>Default band-pass filter1 ratio\n\nIn two complement, the range is from -31 to 31.</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_low_pass_gain</name>
          <description>TV Encoder Low Pass Gain Register</description>
          <addressOffset>0x388</addressOffset>
          <fields>
            <field>
              <name>gain</name>
              <description>Peaking gain setting.</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_low_pass_gain_control</name>
          <description>TV Encoder Low Pass Gain Control Register</description>
          <addressOffset>0x38C</addressOffset>
          <fields>
            <field>
              <name>dif_up</name>
              <description>Gain control: limitation threshold.</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>beta</name>
              <description>Gain control: large gain limitation.</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_low_pass_shoot_control</name>
          <description>TV Encoder Low Pass Shoot Control Register</description>
          <addressOffset>0x390</addressOffset>
          <fields>
            <field>
              <name>neg_gain</name>
              <description>Undershoot gain control.</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_low_pass_coring</name>
          <description>TV Encoder Low Pass Coring Register</description>
          <addressOffset>0x394</addressOffset>
          <fields>
            <field>
              <name>corthr</name>
              <description>Coring threshold.</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tve_noise_reduction</name>
          <description>TV Encoder Noise Reduction Register</description>
          <addressOffset>0x3A0</addressOffset>
          <fields>
            <field>
              <name>t_value</name>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>en</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CSIC</name>
      <description>CMOS Sensor Interface Controller</description>
      <groupName>VideoInputInterfaces</groupName>
      <baseAddress>0x05800000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>CSI_DMA0</name>
        <value>111</value>
      </interrupt>
      <interrupt>
        <name>CSI_DMA1</name>
        <value>112</value>
      </interrupt>
      <interrupt>
        <name>CSI_TOP_PKT</name>
        <value>122</value>
      </interrupt>
      <registers>
        <cluster>
          <name>csic_ccu</name>
          <description>CSIC_CCU</description>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>ccu_clk_mode</name>
            <description>CCU Clock Mode Register</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <name>ccu_clk_gating_disable</name>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>EFFECT</name>
                    <description>CCU Clock Gating Registers(0x0004~0x0010) effect</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>NOT_EFFECT</name>
                    <description>CCU Clock Gating Registers(0x0004~0x0010) not effect</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>ccu_parser_clk_en</name>
            <description>CCU Parser Clock Enable Register</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <name>mcsi_parser0_clk_enable</name>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>CSI Parser0 clock disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>CSI Parser0 clock enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>ccu_post0_clk_en</name>
            <description>CCU Post0 Clock Enable Register</description>
            <addressOffset>0xC</addressOffset>
            <fields>
              <field>
                <name>mcsi_post0_clk_enable</name>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>POST0 clock disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>POST0 clock enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <dim>2</dim>
                <dimIncrement>0x1</dimIncrement>
                <name>mcsi_bk%s_clk_enable</name>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>BK[i] clock disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>BK[i] clock enable,when MCSI_POST0_CLK_ENABLE is 1</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>csic_top</name>
          <description>CSIC_TOP</description>
          <addressOffset>0x800</addressOffset>
          <register>
            <name>csic_top_en</name>
            <description>CSIC TOP Enable Register</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <name>bist_mode_en</name>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>C_LOSED</name>
                    <description>Closed</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>EN</name>
                    <description>EN BIST TEST</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>csic_top_en</name>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RESET_DISABLE</name>
                    <description>Reset and disable the CSIC module</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable the CSIC module</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_ptn_gen_en</name>
            <description>CSIC Pattern Generation Enable Register</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <name>ptn_cycle</name>
                <description>Pattern generating cycle counter.\n\nThe pattern in dram will be generated in cycles of PTN_CYCLE+1.</description>
                <bitRange>[23:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ptn_start</name>
                <description>CSIC Pattern Generating Start\n\nSoftware write this bit to "1" to start pattern generating from DRAM. When finished, the hardware will clear this bit to "0" automatically. Generating cycles depends on PTN_CYCLE.</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>F_INISH</name>
                    <description>Finish</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>S_TART</name>
                    <description>Start</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ptn_gen_en</name>
                <description>Pattern Generation Enable</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_ptn_ctrl</name>
            <description>CSIC Pattern Control Register</description>
            <addressOffset>0x8</addressOffset>
            <resetValue>0x0000000F</resetValue>
            <resetMask>0x033F03FF</resetMask>
            <fields>
              <field>
                <name>ptn_port_sel</name>
                <description>Pattern Generator output port selection</description>
                <bitRange>[25:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NSCIC0</name>
                    <value>0x2</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ptn_gen_data_width</name>
                <bitRange>[21:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>8BIT</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>10BIT</name>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>12BIT</name>
                    <value>0x2</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ptn_mode</name>
                <description>Pattern mode selection</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NCSIC_YUV_8BIT</name>
                    <value>0x4</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>NCSIC_YUV_16BIT</name>
                    <value>0x5</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BT656_8BIT</name>
                    <value>0x9</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BT656_16BIT</name>
                    <value>0xA</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BAYER_12BIT</name>
                    <value>0xD</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>UYVY422_12BIT</name>
                    <value>0xE</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>UYVY420_12BIT</name>
                    <value>0xF</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ptn_gen_clk_div</name>
                <description>Packet generator clock divider</description>
                <bitRange>[9:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ptn_gen_dly</name>
                <description>Clocks delayed before pattern generating start.</description>
                <bitRange>[7:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_ptn_len</name>
            <description>CSIC Pattern Generation Length Register</description>
            <addressOffset>0x20</addressOffset>
            <fields>
              <field>
                <name>ptn_len</name>
                <description>The pattern length in byte when generating pattern.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_ptn_addr</name>
            <description>CSIC Pattern Generation Address Register</description>
            <addressOffset>0x24</addressOffset>
            <fields>
              <field>
                <name>ptn_addr</name>
                <description>The pattern DRAM address when generating pattern.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_ptn_isp_size</name>
            <description>CSIC Pattern ISP Size Register</description>
            <addressOffset>0x28</addressOffset>
            <fields>
              <field>
                <name>height</name>
                <description>Height Vertical size, only valid for ISP mode pattern generation.</description>
                <bitRange>[28:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>width</name>
                <description>Width Horizontal size, only valid for ISP mode pattern generation.</description>
                <bitRange>[12:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <dim>2</dim>
            <dimIncrement>0x4</dimIncrement>
            <name>csic_dma%s_input_sel</name>
            <description>CSIC DMA[i] Input Select Register</description>
            <addressOffset>0xA0</addressOffset>
            <fields>
              <field>
                <name>input_sel</name>
                <description>Input selection for DMA[i]</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>ISP0_CH0</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ISP0_CH1</name>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ISP0_CH2</name>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ISP0_CH3</name>
                    <value>0x3</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_bist_cs</name>
            <description>CSIC BIST CS Register</description>
            <addressOffset>0xDC</addressOffset>
            <fields>
              <field>
                <name>bist_cs</name>
                <bitRange>[2:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>SET_BK0</name>
                    <description>Set when BK0 memory bist</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>SET_BK1</name>
                    <description>Set when BK1 memory bist</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_bist_control</name>
            <description>CSIC BIST Control Register</description>
            <addressOffset>0xE0</addressOffset>
            <resetValue>0x00000200</resetValue>
            <resetMask>0x0000FFFF</resetMask>
            <fields>
              <field>
                <name>bist_err_sta</name>
                <description>BIST error status</description>
                <bitRange>[15:15]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_EFFECT</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ERROR</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>bist_err_pat</name>
                <description>BIST error pattern</description>
                <bitRange>[14:12]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>bist_err_cyc</name>
                <description>BIST error cycle</description>
                <bitRange>[11:10]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>bist_stop</name>
                <description>BIST stop</description>
                <bitRange>[9:9]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RUNNING</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>STOP</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>bist_busy</name>
                <description>BIST busy</description>
                <bitRange>[8:8]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IDLE</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BUSY</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>bist_reg_sel</name>
                <description>BIST register select</description>
                <bitRange>[7:5]</bitRange>
              </field>
              <field>
                <name>bist_addr_mode_sel</name>
                <description>BIST address mode select</description>
                <bitRange>[4:4]</bitRange>
              </field>
              <field>
                <name>bist_wdata_pat</name>
                <description>BIST write data pattern</description>
                <bitRange>[3:1]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>0X00000000</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>0X55555555</name>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>0X33333333</name>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>0X0F0F0F0F</name>
                    <value>0x3</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>0X00FF00FF</name>
                    <value>0x4</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>0X0000FFFF</name>
                    <value>0x5</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>bist_en</name>
                <description>BIST enable\n\nA positive will trigger the BIST to start.</description>
                <bitRange>[0:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_bist_start_addr</name>
            <description>CSIC BIST Start Address Register</description>
            <addressOffset>0xE4</addressOffset>
            <fields>
              <field>
                <name>bist_start_addr</name>
                <description>BIST start address, 32-bit aligned</description>
                <bitRange>[31:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_bist_end_addr</name>
            <description>CSIC BIST End Address Register</description>
            <addressOffset>0xE8</addressOffset>
            <fields>
              <field>
                <name>bist_end_addr</name>
                <description>BIST end address, 32-bit aligned</description>
                <bitRange>[31:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_bist_data_mask</name>
            <description>CSIC BIST Data Mask Register</description>
            <addressOffset>0xEC</addressOffset>
            <fields>
              <field>
                <name>bist_data_mask</name>
                <description>BIST data mask</description>
                <bitRange>[31:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>UNMASK</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>MASK</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_mbus_req_max</name>
            <description>CSIC MBUS REQ MAX Register</description>
            <addressOffset>0xF0</addressOffset>
            <resetValue>0x0000000F</resetValue>
            <resetMask>0x0000001F</resetMask>
            <fields>
              <field>
                <name>mcsi_mem_req_max</name>
                <description>Maximum of request commands for the master granted in MCSI_MEM arbiter is N+1.</description>
                <bitRange>[4:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_mulf_mod</name>
            <description>CSIC Multi-Frame Mode Register</description>
            <addressOffset>0x100</addressOffset>
            <fields>
              <field>
                <name>mulf_status</name>
                <bitRange>[31:24]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>mulf_cs</name>
                <bitRange>[15:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>mulf_en</name>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_mulf_int</name>
            <description>CSIC Multi-Frame Interrupt Register</description>
            <addressOffset>0x104</addressOffset>
            <fields>
              <field>
                <name>mulf_err_pd</name>
                <bitRange>[17:17]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>mulf_done_pd</name>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>mulf_err_en</name>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>mulf_done_en</name>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>csic_parser0</name>
          <description>CSIC_PARSER0</description>
          <addressOffset>0x1000</addressOffset>
          <register>
            <name>prs_en</name>
            <description>Parser Enable Register</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <name>ncsic_en</name>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RESET_DISABLE</name>
                    <description>Reset and disable the NCSIC module</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable the NCSIC module</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>pclk_en</name>
                <bitRange>[15:15]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>G_ATE</name>
                    <description>Gate pclk input</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable pclk input</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>prs_ch_mode</name>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>CORRESPONDING</name>
                    <description>Parser output channel 0-3 corresponding from input channel 0-3</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ALL_FROM_0</name>
                    <description>Parser output channel 0-3 all from input channel 0 (MIPI SEHDR)</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>prs_mode</name>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>MCSI</name>
                    <description>MCSI</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>prs_en</name>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RESET_DISABLE</name>
                    <description>Reset and disable the parser module</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable the parser module</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>prs_ncsic_if_cfg</name>
            <description>Parser NCSIC Interface Configuration Register</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x01050080</resetValue>
            <fields>
              <field>
                <name>yuv420_line_order</name>
                <bitRange>[31:31]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Y_YC_Y_YC</name>
                    <description>YUV420 input in Y_YC_Y_YC line order</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>YC_Y_YC_Y</name>
                    <description>YUV420 input in YC_Y_YC_Y line order</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>field_dt_pclk_shift</name>
                <description>Only for vsync detected field mode, the odd field permitted pclk\n\nshift = 4 * FIELD_DT_PCLK_SHIFT</description>
                <bitRange>[27:24]</bitRange>
              </field>
              <field>
                <name>source_type</name>
                <description>Bit 20-23 corresponding to the SRC_TYPEs for channel 0-3</description>
                <bitRange>[23:20]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>P_ROGRESSED</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>INTERLACED</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>field</name>
                <description>Field polarity (For YUV HV timing) / Field sequence (For BT656 timing)</description>
                <bitRange>[19:19]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NEGATIVE_NORMAL_SEQ</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>POSITIVE_INVERSE_SEQ</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>vref_pol</name>
                <description>Vref polarity\n\nThis register is not applied to CCIR656 interface</description>
                <bitRange>[18:18]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NEGATIVE</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>POSITIVE</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>href_pol</name>
                <description>Href polarity\n\nThis register is not applied to CCIR656 interface</description>
                <bitRange>[17:17]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NEGATIVE</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>POSITIVE</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>clk_pol</name>
                <description>Data clock type</description>
                <bitRange>[16:16]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RISING</name>
                    <description>active in rising edge</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FALLING</name>
                    <description>active in falling edge</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>field_dt_mode</name>
                <description>only valid when CSI_IF is YUB and source type is interlaced</description>
                <bitRange>[15:14]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>BY_FIELD_VSYNC</name>
                    <description>by both field and vsync</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BY_FIELD</name>
                    <description>by field</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BY_VSYNC</name>
                    <description>by vsync</description>
                    <value>0x2</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ddr_sample_mode_en</name>
                <bitRange>[13:13]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>seq_8plus2</name>
                <description>When select IF_DATA_WIDTH to be 8+2bit, odd/even pixel byte at CSI-D[11:4] will be rearranged to D[11:2]+2'b0 at the actual CSI data bus according to these sequences</description>
                <bitRange>[12:11]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>PD98_D70</name>
                    <description>6'bx + D[9:8], D[7:0]</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>D92_PD10</name>
                    <description>D[9:2], 6'bx + D[1:0]</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>D70_D98P</name>
                    <description>D[7:0], D[9:8] + 6'bx</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>D70_PD98</name>
                    <description>D[7:0], 6'bx + D[9:8]</description>
                    <value>0x3</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>if_data_width</name>
                <bitRange>[10:8]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>8BIT</name>
                    <description>8 bit data bus</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>10BIT</name>
                    <description>10 bit data bus</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>12BIT</name>
                    <description>12 bit data bus</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>8P2BIT</name>
                    <description>8 + 2 bit data bus</description>
                    <value>0x3</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>2X8BIT</name>
                    <description>2 * 8 bit data bus</description>
                    <value>0x4</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>input_seq</name>
                <description>Input data sequence, only valid for YUV422 and YUV420 input format</description>
                <bitRange>[7:6]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>YUYV</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>YVYU</name>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>UYVY</name>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>VYUY</name>
                    <value>0x3</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>csi_if</name>
                <bitRange>[4:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RAW_YUV420_YUYV422</name>
                    <description>RAW or YUV420/YUYV422 (each cycle one component input)</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BT656_1CH</name>
                    <description>BT656 1 channel</description>
                    <value>0x4</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BT656_2CH</name>
                    <description>BT656 2 channel (All data interleaved in one data bus)</description>
                    <value>0xC</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BT656_4CH</name>
                    <description>BT656 4 channel (All data interleaved in one data bus)</description>
                    <value>0xE</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>prs_cap</name>
            <description>Parser Capture Register</description>
            <addressOffset>0xC</addressOffset>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x8</dimIncrement>
                <name>ch%s_fps_ds</name>
                <description>Fps down sample</description>
                <bitRange>[5:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_DOWN_SAMPLE</name>
                    <description>no down sample</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_3</name>
                    <description>1/3 fps, only receives the first frame every 3 frames</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_4</name>
                    <description>1/4 fps, only receives the first frame every 4 frames</description>
                    <value>0x3</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_5</name>
                    <description>1/5 fps, only receives the first frame every 5 frames</description>
                    <value>0x4</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_6</name>
                    <description>1/6 fps, only receives the first frame every 6 frames</description>
                    <value>0x5</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_7</name>
                    <description>1/7 fps, only receives the first frame every 7 frames</description>
                    <value>0x6</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_8</name>
                    <description>1/8 fps, only receives the first frame every 8 frames</description>
                    <value>0x7</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_9</name>
                    <description>1/9 fps, only receives the first frame every 9 frames</description>
                    <value>0x8</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_10</name>
                    <description>1/10 fps, only receives the first frame every 10 frames</description>
                    <value>0x9</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_11</name>
                    <description>1/11 fps, only receives the first frame every 11 frames</description>
                    <value>0xA</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_12</name>
                    <description>1/12 fps, only receives the first frame every 12 frames</description>
                    <value>0xB</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_13</name>
                    <description>1/13 fps, only receives the first frame every 13 frames</description>
                    <value>0xC</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_14</name>
                    <description>1/14 fps, only receives the first frame every 14 frames</description>
                    <value>0xD</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_15</name>
                    <description>1/15 fps, only receives the first frame every 15 frames</description>
                    <value>0xE</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_16</name>
                    <description>1/16 fps, only receives the first frame every 16 frames</description>
                    <value>0xF</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x8</dimIncrement>
                <name>ch%s_vcap_on</name>
                <description>Video capture control: Capture the video image data stream on channel [i].</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable video capture\n\nIf video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO.</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable video capture\n\nThe CSI starts capturing image data at the start of the next frame.</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x8</dimIncrement>
                <name>ch%s_scap_on</name>
                <description>Still capture control: Capture a single still image frame on channel [i].</description>
                <bitRange>[0:0]</bitRange>
                <access>read-only</access>
                <readAction>clear</readAction>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable still capture</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable still capture\n\nThe CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image data. This bit is self cleared and always reads as a 0.</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_prs_signal_sta</name>
            <description>CSIC Parser Signal Status Register</description>
            <addressOffset>0x10</addressOffset>
            <fields>
              <field>
                <name>pclk_sta</name>
                <description>Indicates the pclk status</description>
                <bitRange>[24:24]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>LOW</name>
                    <description>low</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>HIGH</name>
                    <description>high</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>data_sta</name>
                <description>Indicates the Dn status (n=0-23), MSB for D23, LSB for D0</description>
                <bitRange>[23:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_prs_ncsic_bt656_head_cfg</name>
            <description>CSIC Parser NCSIC BT656 Header Configuration Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x03020100</resetValue>
            <resetMask>0x0F0F0F0F</resetMask>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x8</dimIncrement>
                <name>ch%s_id</name>
                <description>The low 4-bit of BT656 header for channel [i]\n\nOnly valid in BT656 multi-channel mode</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s_infmt</name>
            <description>Parser Channel[i] Input Format Register</description>
            <addressOffset>0x24</addressOffset>
            <resetValue>0x00000003</resetValue>
            <resetMask>0x0000000F</resetMask>
            <fields>
              <field>
                <name>input_fmt</name>
                <description>input data format</description>
                <bitRange>[3:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RAW</name>
                    <description>RAW stream</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>YUV422</name>
                    <description>YUV422</description>
                    <value>0x3</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>YUV420</name>
                    <description>YUV420</description>
                    <value>0x4</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s_output_hsize</name>
            <description>Parser Channel[i] Output Horizontal Size Register</description>
            <addressOffset>0x28</addressOffset>
            <resetValue>0x05000000</resetValue>
            <resetMask>0x1FFF1FFF</resetMask>
            <fields>
              <field>
                <name>hor_len</name>
                <description>Horizontal pixel unit length. Valid pixel of a line.</description>
                <bitRange>[28:16]</bitRange>
              </field>
              <field>
                <name>hor_start</name>
                <description>Horizontal pixel unit start. Pixel is valid from this pixel.</description>
                <bitRange>[12:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s_output_vsize</name>
            <description>Parser Channel[i] Output Vertical Size Register</description>
            <addressOffset>0x2C</addressOffset>
            <resetValue>0x02D00000</resetValue>
            <resetMask>0x1FFF1FFF</resetMask>
            <fields>
              <field>
                <name>ver_len</name>
                <description>Valid line number of a frame.</description>
                <bitRange>[28:16]</bitRange>
              </field>
              <field>
                <name>ver_start</name>
                <description>Vertical line start. Data is valid from this line.</description>
                <bitRange>[12:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s_input_para0</name>
            <description>Parser Channel[i] Input Parameter0 Register</description>
            <addressOffset>0x30</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>input_src_type</name>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>PROGRESS</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>INTERLACE</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s_input_para1</name>
            <description>Parser Channel[i] Input Parameter1 Register</description>
            <addressOffset>0x34</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>input_vt</name>
                <description>INPUT_VT = INPUT_VB + INPUT_Y</description>
                <bitRange>[29:16]</bitRange>
              </field>
              <field>
                <name>input_ht</name>
                <description>INPUT_HT = INPUT_HB + INPUT_X</description>
                <bitRange>[13:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s_input_para2</name>
            <description>Parser Channel[i] Input Parameter2 Register</description>
            <addressOffset>0x38</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>input_vb</name>
                <bitRange>[29:16]</bitRange>
              </field>
              <field>
                <name>input_hb</name>
                <bitRange>[13:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s_input_para3</name>
            <description>Parser Channel[i] Input Parameter3 Register</description>
            <addressOffset>0x3C</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>input_y</name>
                <bitRange>[29:16]</bitRange>
              </field>
              <field>
                <name>input_x</name>
                <bitRange>[13:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s_int_en</name>
            <description>Parser Channel[i] Interrupt Enable Register</description>
            <addressOffset>0x40</addressOffset>
            <fields>
              <field>
                <name>mul_err_int_en</name>
                <description>Multi-channel writing error\n\nIndicates error has been detected for writing data to a wrong channel</description>
                <bitRange>[2:2]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <dim>2</dim>
                <dimIncrement>0x1</dimIncrement>
                <name>input_para%s_int_en</name>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s_int_sta</name>
            <description>Parser Channel[i] Interrupt Status Register</description>
            <addressOffset>0x44</addressOffset>
            <fields>
              <field>
                <name>mul_err_pd</name>
                <description>Multi-channel writing error pending</description>
                <bitRange>[2:2]</bitRange>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_PENDING</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>PENDING</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <dim>2</dim>
                <dimIncrement>0x1</dimIncrement>
                <name>input_src_pd%s</name>
                <bitRange>[0:0]</bitRange>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_PENDING</name>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>PENDING</name>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x100</dimIncrement>
            <name>prs_ch%s0_line_time</name>
            <description>Parser Channel[i] Line Time Register</description>
            <addressOffset>0x48</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>hblk_time</name>
                <description>Time of H Blanking when vsync is valid\n\nThe unit is csi_top_clk cycle</description>
                <bitRange>[31:16]</bitRange>
              </field>
              <field>
                <name>hsyn_time</name>
                <description>Time of H SYNC when vsync is valid\n\nThe unit is csi_top_clk cycle</description>
                <bitRange>[15:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_prs_ncsic_rx_signal0_dly_adj</name>
            <description>CSIC Parser NCSIC RX Signal0 Delay Adjust Register</description>
            <addressOffset>0x500</addressOffset>
            <fields>
              <field>
                <name>filed_dly</name>
                <description>Filed_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[28:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>vsync_dly</name>
                <description>Vsync_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[20:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>hsync_dly</name>
                <description>Hsync_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[12:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>pclk_dly</name>
                <description>Pclk_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[4:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_prs_ncsic_rx_signal5_dly_adj</name>
            <description>CSIC Parser NCSIC RX Signal5 Delay Adjust Register</description>
            <addressOffset>0x514</addressOffset>
            <fields>
              <field>
                <name>d7_dly</name>
                <description>D7_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[28:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>d6_dly</name>
                <description>D6_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[20:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>d5_dly</name>
                <description>D5_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[12:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>d4_dly</name>
                <description>D4_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[4:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_prs_ncsic_rx_signal6_dly_adj</name>
            <description>CSIC Parser NCSIC RX Signal6 Delay Adjust Register</description>
            <addressOffset>0x518</addressOffset>
            <fields>
              <field>
                <name>d3_dly</name>
                <description>D3_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[28:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>d2_dly</name>
                <description>D2_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[20:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>d1_dly</name>
                <description>D1_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[12:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>d0_dly</name>
                <description>D0_dly 32 Step for adjust, 1 step = 0.2 ns</description>
                <bitRange>[4:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x200</dimIncrement>
          <name>csic_dma%s</name>
          <description>CSIC_DMA</description>
          <addressOffset>0x9000</addressOffset>
          <register>
            <name>csic_dma_en</name>
            <description>CSIC DMA Enable Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x70000000</resetValue>
            <resetMask>0xF00000F7</resetMask>
            <fields>
              <field>
                <name>ver_en</name>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>vflip_buf_addr_cfg_mode</name>
                <description>Vflip buffer address set by software or calculated by hardware</description>
                <bitRange>[30:30]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>H_ARDWARE</name>
                    <description>Hardware</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>S_OFTWARE</name>
                    <description>Software</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>buf_length_cfg_mode</name>
                <description>Buffer length set by software or calculated by hardware</description>
                <bitRange>[29:29]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>H_ARDWARE</name>
                    <description>Hardware</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>S_OFTWARE</name>
                    <description>Software</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>flip_size_cfg_mode</name>
                <description>FLIP SIZE set by software or calculated by hardware</description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>H_ARDWARE</name>
                    <description>Hardware</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>S_OFTWARE</name>
                    <description>Software</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>buf_addr_mode</name>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>R_EGISTER</name>
                    <description>Buffer Address Register Mode</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FIFO</name>
                    <description>Buffer Address FIFO Mode</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>vi_to_cnt_en</name>
                <description>Enable Video Input Timeout counter, add 1 when there is no effective video input in a 12M clock, clear to 0 when detecting effective video input.</description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>frame_cnt_en</name>
                <description>When BK_TOP_EN is enabled, setting 1 to this bit indicates the Frame counter starts to add.</description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>dma_en</name>
                <description>When BK_TOP_EN is enabled, setting 1 to this bit indicates the module works in DMA mode.</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>clk_cnt_spl</name>
                <description>Sampling time for clk counter per frame</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>FRAME_DONE</name>
                    <description>Sampling clock counter every frame done</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>VSYNC</name>
                    <description>Sampling clock counter every vsync</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>clk_cnt_en</name>
                <description>clk count per frame enable</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>bk_top_en</name>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_cfg</name>
            <description>CSIC DMA Configuration Register</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <name>pad_val</name>
                <description>Padding value when OUTPUT_FMT is prgb888\n\n0x00-0xff</description>
                <bitRange>[31:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>yuv_10bit_cut_8bit</name>
                <description>10-bit input cut to 8-bit</description>
                <bitRange>[21:21]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>yuv_10bit_store_configuration</name>
                <description>10-bit store configuration</description>
                <bitRange>[20:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>LOW</name>
                    <description>YUV 10-bit stored in low 10-bit of a 16-bit word</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>HIGH</name>
                    <description>YUV 10-bit stored in high 10-bit of a 16-bit word</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>output_fmt</name>
                <description>Output data format\n\nWhen the input format is set to RAW stream\n\n0000: field-raw-8\n\n0001: field-raw-10\n\n0010: field-raw-12\n\n0011: reserved\n\n0100: field-rgb565\n\n0101: field-rgb888\n\n0110: field-prgb888\n\n0111: reserved\n\n1000: frame-raw-8\n\n1001: frame-raw-10\n\n1010: frame-raw-12\n\n1011: reserved\n\n1100: frame-rgb565\n\n1101: frame-rgb888\n\n1110: frame-prgb888\n\n1111: reserved\n\nWhen the input format is set to YUV422\n\n0000: field planar YCbCr 422\n\n0001: field planar YCbCr 420\n\n0010: frame planar YCbCr 420\n\n0011: frame planar YCbCr 422\n\n0100: field planar YCbCr 422 UV combined (UV sequence)\n\n0101: field planar YCbCr 420 UV combined (UV sequence)\n\n0110: frame planar YCbCr 420 UV combined (UV sequence)\n\n0111: frame planar YCbCr 422 UV combined (UV sequence)\n\n1000: filed planar YCbCr 422 UV combined (VU sequence)\n\n1001: field planar YCbCr 420 UV combined (VU sequence)\n\n1010: frame planar YCbCr 420 UV combined (VU sequence)\n\n1011: frame planar YCbCr 422 UV combined (VU sequence)\n\n1100: reserved\n\n1101: field YCbCr 400\n\n1110: reserved\n\n1111: frame YCbCr 400\n\nWhen the input format is set to YUV420\n\n0000: reserved\n\n0001: field planar YCbCr 420\n\n0010: frame planar YCbCr 420\n\n0011: reserved\n\n0100: reserved\n\n0101: field planar YCbCr 420 UV combined (UV sequence)\n\n0110: frame planar YCbCr 420 UV combined (UV sequence) 0111~1000: reserved\n\n1001: field planar YCbCr 420 UV combined (VU sequence)\n\n1010: frame planar YCbCr 420 UV combined (VU sequence) 1011~1100: reserved\n\n1101: field YCbCr 400\n\n1110: reserved\n\n1111: frame YCbCr 400</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>vflip_en</name>
                <description>Vertical flip enable\n\nWhen enabled, the received data will be arranged in vertical flip.</description>
                <bitRange>[13:13]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>hflip_en</name>
                <description>Horizontal flip enable\n\nWhen enabled, the received data will be arranged in horizontal flip.</description>
                <bitRange>[12:12]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>field_sel</name>
                <description>Field selection</description>
                <bitRange>[11:10]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>FIELD_0</name>
                    <description>Capturing with field 0</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FIELD_1</name>
                    <description>Capturing with field 1</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>EITHER_FIELD</name>
                    <description>Capturing with either field</description>
                    <value>0x2</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>fps_ds</name>
                <description>Fps down sample</description>
                <bitRange>[9:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_DOWN_SAMPLE</name>
                    <description>no down sample</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_3</name>
                    <description>1/3 fps, only receives the first frame every 3 frames</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_4</name>
                    <description>1/4 fps, only receives the first frame every 4 frames</description>
                    <value>0x3</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_5</name>
                    <description>1/5 fps, only receives the first frame every 5 frames</description>
                    <value>0x4</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_6</name>
                    <description>1/6 fps, only receives the first frame every 6 frames</description>
                    <value>0x5</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_7</name>
                    <description>1/7 fps, only receives the first frame every 7 frames</description>
                    <value>0x6</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_8</name>
                    <description>1/8 fps, only receives the first frame every 8 frames</description>
                    <value>0x7</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_9</name>
                    <description>1/9 fps, only receives the first frame every 9 frames</description>
                    <value>0x8</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_10</name>
                    <description>1/10 fps, only receives the first frame every 10 frames</description>
                    <value>0x9</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_11</name>
                    <description>1/11 fps, only receives the first frame every 11 frames</description>
                    <value>0xA</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_12</name>
                    <description>1/12 fps, only receives the first frame every 12 frames</description>
                    <value>0xB</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_13</name>
                    <description>1/13 fps, only receives the first frame every 13 frames</description>
                    <value>0xC</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_14</name>
                    <description>1/14 fps, only receives the first frame every 14 frames</description>
                    <value>0xD</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_15</name>
                    <description>1/15 fps, only receives the first frame every 15 frames</description>
                    <value>0xE</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1_16</name>
                    <description>1/16 fps, only receives the first frame every 16 frames</description>
                    <value>0xF</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>min_sdr_wr_size</name>
                <description>Minimum size of SDRAM block write</description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>256</name>
                    <description>256 bytes (if hflip is enabled, always select 256 bytes)</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>512</name>
                    <description>512 bytes</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1K</name>
                    <description>1K bytes</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>2K</name>
                    <description>2K bytes</description>
                    <value>0x3</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_hsize</name>
            <description>CSIC DMA Horizontal Size Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x05000000</resetValue>
            <resetMask>0x1FFF1FFF</resetMask>
            <fields>
              <field>
                <name>hor_len</name>
                <description>When BK_TOP_EN is enabled, DMA_EN is enabled, these bits indicate Horizontal pixel unit length. Valid pixel of a line in DMA mode.</description>
                <bitRange>[28:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>hor_start</name>
                <description>Horizontal pixel unit start.\n\nPixel is valid from this pixel.</description>
                <bitRange>[12:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_vsize</name>
            <description>CSIC DMA Vertical Size Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x02D00000</resetValue>
            <resetMask>0x1FFF1FFF</resetMask>
            <fields>
              <field>
                <name>ver_len</name>
                <description>When BK_TOP_EN is enabled, DMA_EN is enabled, these bits indicate Valid line number of a frame in DMA mode.</description>
                <bitRange>[28:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ver_start</name>
                <description>Vertical line start\n\nData is valid from this line.</description>
                <bitRange>[12:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_f0_bufa</name>
            <description>CSIC DMA FIFO 0 Output Buffer-A Address Register</description>
            <addressOffset>0x20</addressOffset>
            <fields>
              <field>
                <name>f0_bufa</name>
                <description>When BK_TOP_EN is enabled, FBC_EN is enabled, DMA_EN is disabled, these bits indicate output address of overhead data in FBC mode.\n\nWhen BK_TOP_EN is enabled, FBC_EN is disabled, DMA_EN is enabled, LBC_EN is disabled, these bits indicate FIFO 0 output buffer-A address in DMA mode.\n\nWhen BK_TOP_EN is enabled, FBC_EN is disabled, DMA_EN is enabled, LBC_EN is enabled, these bits indicate the output buffer address in LBC mode.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_f0_bufa_result</name>
            <description>CSIC DMA FIFO 0 Output Buffer-A Address Result Register</description>
            <addressOffset>0x24</addressOffset>
            <fields>
              <field>
                <name>f0_bufa_result</name>
                <description>Indicate the final F0_BUFA address used for DMA or FBC after software configuration or hardware calculation from Buffer-A address register or buffer address fifo. Only used for debug.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_f1_bufa</name>
            <description>CSIC DMA FIFO 1 Output Buffer-A Address Register</description>
            <addressOffset>0x28</addressOffset>
            <fields>
              <field>
                <name>f1_bufa</name>
                <description>When BK_TOP_EN is enabled, FBC_EN is enabled, DMA_EN is disabled, these bits indicate the output address of compressed data in FBC mode.\n\nWhen BK_TOP_EN is enabled, FBC_EN is disabled, DMA_EN is enabled, these bits indicate the FIFO 1 output buffer-A address in DMA mode.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_f1_bufa_result</name>
            <description>CSIC DMA FIFO 1 Output Buffer-A Address Result Register</description>
            <addressOffset>0x2C</addressOffset>
            <fields>
              <field>
                <name>f1_bufa_result</name>
                <description>Indicate the final F1_BUFA address used for DMA or FBC after software configuration or hardware calculation from Buffer-A address register or buffer address fifo. Only used for debug.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_f2_bufa</name>
            <description>CSIC DMA FIFO 2 Output Buffer-A Address Register</description>
            <addressOffset>0x30</addressOffset>
            <fields>
              <field>
                <name>f2_bufa</name>
                <description>FIFO 2 output buffer-A address.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_f2_bufa_result</name>
            <description>CSIC DMA FIFO 2 Output Buffer-A Address Result Register</description>
            <addressOffset>0x34</addressOffset>
            <fields>
              <field>
                <name>f2_bufa_result</name>
                <description>Indicate the final F2_BUFA address used for DMA or FBC after software configuration or hardware calculation from Buffer-A address register or buffer address fifo. Only used for debug.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_buf_len</name>
            <description>CSIC DMA Buffer Length Register</description>
            <addressOffset>0x38</addressOffset>
            <resetValue>0x02800500</resetValue>
            <resetMask>0x3FFF3FFF</resetMask>
            <fields>
              <field>
                <name>buf_len_c</name>
                <description>DMA_MODE: Buffer length of chroma C in a line. Unit is byte.\n\nLBC_MODE: Buffer length Stride of luminance Y in ONLY Y line. Unit is byte.\n\nOnly Readable when BUF_LENGTH_CFG_MODE is set 0.</description>
                <bitRange>[29:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>buf_len</name>
                <description>DMA_MODE:Buffer length of luminance Y in a line. Unit is byte.\n\nLBC_MODE: Buffer length Stride of luminance Y and chroma C in YC line. Unit is byte.\n\nOnly Readable when BUF_LENGTH_CFG_MODE is set 0.</description>
                <bitRange>[13:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_flip_size</name>
            <description>CSIC DMA Flip Size Register</description>
            <addressOffset>0x3C</addressOffset>
            <resetValue>0x02D00500</resetValue>
            <resetMask>0x1FFF3FFF</resetMask>
            <fields>
              <field>
                <name>ver_len</name>
                <description>Vertical line number when in VFLIP mode. Unit is line.\n\nOnly Readable when FLIP_SIZE_CFG_MODE is set to 0.</description>
                <bitRange>[28:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>valid_len</name>
                <description>Valid components of a line when in HFLIP mode. Unit is pixel component.\n\nOnly Readable when FLIP_SIZE_CFG_MODE is set to 0.</description>
                <bitRange>[13:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_vi_to_th0</name>
            <description>CSIC DMA Video Input Timeout Threshold0 Register</description>
            <addressOffset>0x40</addressOffset>
            <fields>
              <field>
                <name>vi_to_th0</name>
                <description>Video Input Timeout Threshold0\n\nSet VIDEO_INPUT_TO_INT_PD when VI Counter reaches TH0 after VI_TO_CNT_EN is set, the Time Unit is a 12M clock period.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_vi_to_th1</name>
            <description>CSIC DMA Video Input Timeout Threshold1 Register</description>
            <addressOffset>0x44</addressOffset>
            <fields>
              <field>
                <name>vi_to_th1</name>
                <description>Video Input Timeout Threshold1\n\nSet VIDEO_INPUT_TO_INT_PD when VI Counter reaches TH1 after getting the first frame has been input, the Time Unit is a 12M clock period.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_vi_to_cnt_val</name>
            <description>CSIC DMA Video Input Timeout Counter Value Register</description>
            <addressOffset>0x48</addressOffset>
            <fields>
              <field>
                <name>vi_to_cnt_val</name>
                <description>Video Input Timeout Counter Value\n\nIndicate the current value of Video Input Timeout Counter</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_cap_sta</name>
            <description>CSIC DMA Capture Status Register</description>
            <addressOffset>0x4C</addressOffset>
            <fields>
              <field>
                <name>field_sta</name>
                <description>The status of the received field</description>
                <bitRange>[2:2]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>F_IELD_0</name>
                    <description>Field 0</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>F_IELD_1</name>
                    <description>Field 1</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>vcap_sta</name>
                <description>Video capture in progress\n\nIndicates the CSI is capturing video image data (multiple frames). The bit is set at the start of the first frame after enabling video capture. When software disables video capture, it clears itself after the last pixel of the current frame is captured.</description>
                <bitRange>[1:1]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>scap_sta</name>
                <description>Still capture in progress\n\nIndicates the CSI is capturing still image data (single frame). The bit is set at the start of the first frame after enabling still frame capture. It clears itself after the last pixel of the first frame is captured.\n\nFor CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means filed end.</description>
                <bitRange>[0:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_int_en</name>
            <description>CSIC DMA Interrupt Enable Register</description>
            <addressOffset>0x50</addressOffset>
            <fields>
              <field>
                <name>frm_lost_int_en</name>
                <description>Set an INT when frame starts with empty Buffer Address FIFO, only use in BUF Address FIFO MODE.</description>
                <bitRange>[15:15]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>stored_frm_cnt_int_en</name>
                <description>Set an INT when the value of CSIC_DMA_STORED_FRM_CNT reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF Address FIFO MODE.</description>
                <bitRange>[14:14]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>buf_addr_fifo_int_en</name>
                <description>Set an INT when content in BUF Address FIFO less than CSIC_DMA_BUFA_FIFO_THRESHOLD, only use in BUF Address FIFO MODE.</description>
                <bitRange>[13:13]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>video_input_to_int_en</name>
                <description>Set an INT when no video input exceeds the setting threshold time</description>
                <bitRange>[12:12]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>clr_frame_cnt_int_en</name>
                <description>Set a INT when clear Frame cnt.</description>
                <bitRange>[11:11]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>vs_int_en</name>
                <description>vsync flag\n\nThe bit is set when vsync come. And at this time load the buffer address for the coming frame. So after this irq come, changing the buffer address could only effect next frame</description>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>hb_of_int_en</name>
                <description>Hblank FIFO overflow The bit is set when 3 FIFOs still overflow after the hblank.</description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>lc_int_en</name>
                <description>Line counter flag The bit is set when the specific line has been written to dram every frame. The line number is set in the line counter register.</description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>fifo2_of_int_en</name>
                <description>FIFO 2 overflow\n\nThe bit is set when the FIFO 2 became overflow.</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>fifo1_of_int_en</name>
                <description>FIFO 1 overflow\n\nThe bit is set when the FIFO 1 became overflow.</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>fifo0_of_int_en</name>
                <description>FIFO 0 overflow\n\nThe bit is set when the FIFO 0 became overflow.</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>fd_int_en</name>
                <description>Frame done\n\nIndicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is written to buffer as long as video capture remains enabled.</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>cd_int_en</name>
                <description>Capture done\n\nIndicates the CSI has completed capturing the image data. For still capture, the bit is set when one frame data has been written to buffer. For video capture, the bit is set when the last frame has been written to buffer after video capture has been disabled. For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end.</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_int_sta</name>
            <description>CSIC DMA Interrupt Status Register</description>
            <addressOffset>0x54</addressOffset>
            <fields>
              <field>
                <name>frm_lost_int_pd</name>
                <description>Set an INT when frame starts with empty Buffer Address FIFO, only use in BUF Address FIFO MODE.</description>
                <bitRange>[15:15]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>stored_frm_cnt_int_pd</name>
                <description>Set an INT when the value of CSIC_DMA_STORED_FRM_CNT reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF Address FIFO MODE.</description>
                <bitRange>[14:14]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>buf_addr_fifo_int_pd</name>
                <description>Set an INT when content in BUF Address FIFO less than CSIC_DMA_BUFA_FIFO_THRESHOLD, only use in BUF Address FIFO MODE.</description>
                <bitRange>[13:13]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>video_input_to_int_pd</name>
                <description>Set an INT Pending when no video input exceeds the setting threshold time.</description>
                <bitRange>[12:12]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>clr_frame_cnt_int</name>
                <description>Set a INT when clear Frame cnt.</description>
                <bitRange>[11:11]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>vs_pd</name>
                <description>vsync flag</description>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>li_of_pd</name>
                <description>Line information FIFO (16 lines) overflow</description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>lc_pd</name>
                <description>Line counter flag</description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>fifo2_of_pd</name>
                <description>FIFO 2 overflow</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>fifo1_of_pd</name>
                <description>FIFO 1 overflow</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>fifo0_of_pd</name>
                <description>FIFO 0 overflow</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>fd_pd</name>
                <description>Frame done</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>cd_pd</name>
                <description>Capture done</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_line_cnt</name>
            <description>CSIC DMA LINE Counter Register</description>
            <addressOffset>0x58</addressOffset>
            <fields>
              <field>
                <name>line_cnt_num</name>
                <description>The LINE_CNT_NUM value is set by user,when internal line counter reach the set value, the LC_PD will be set.</description>
                <bitRange>[12:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_frm_cnt</name>
            <description>CSIC DMA Frame Counter Register</description>
            <addressOffset>0x5C</addressOffset>
            <resetValue>0x00010000</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>frm_cnt_clr</name>
                <description>When the bit set to 1, Frame cnt is cleared to 0.</description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>pclk_dma_clr_distance</name>
                <description>Frame cnt clear cycle\n\nN*T_{SYNC}</description>
                <bitRange>[30:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>frm_cnt</name>
                <description>Counter value of frame. When frame done comes, the internal counter value add 1, and when the reg full, it is cleared to 0 . When parser sent a sync signal, it is cleared to 0.</description>
                <bitRange>[15:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_frm_clk_cnt</name>
            <description>CSIC DMA Frame Clock Counter Register</description>
            <addressOffset>0x60</addressOffset>
            <fields>
              <field>
                <name>frm_clk_cnt</name>
                <description>Counter value between every frame. For instant hardware frame rate statics.\n\nThe internal counter is added by one every 12 MHz clock cycle. When frame done or vsync comes, the internal counter value is sampled to FRM_CLK_CNT, and cleared to 0.</description>
                <bitRange>[23:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_acc_itnl_clk_cnt</name>
            <description>CSIC DMA Accumulated And Internal Clock Counter Register</description>
            <addressOffset>0x64</addressOffset>
            <fields>
              <field>
                <name>acc_clk_cnt</name>
                <description>The accumulated value of FRM_CLK_CNT for software frame rate statics. Every interrupt of frame is done, the software checks this accumulated value and clears it to 0. If the ACC_CLK_CNT is larger than 1, the software has lost frame.\n\nWhen frame done or vsync comes, ACC_CLK_CNT = ACC_CLK_CNT + 1, and cleared to 0 when writing this register.</description>
                <bitRange>[31:24]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
              <field>
                <name>itnl_clk_cnt</name>
                <description>The instant value of internal frame clock counter.\n\nWhen frame done interrupt comes, the software can query this counter for judging whether it is the time for updating the double buffer address registers.</description>
                <bitRange>[23:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_fifo_stat</name>
            <description>CSIC DMA FIFO Statistic Register</description>
            <addressOffset>0x68</addressOffset>
            <fields>
              <field>
                <name>line</name>
                <description>Line Index Indicates the line index in current vsync.</description>
                <bitRange>[29:16]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>fifo_frm_max</name>
                <description>Indicates the maximum depth of FIFO being occupied for whole frame. Update at every vsync or framedone.</description>
                <bitRange>[12:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_fifo_thrs</name>
            <description>CSIC DMA FIFO Threshold Register</description>
            <addressOffset>0x6C</addressOffset>
            <resetValue>0x00000400</resetValue>
            <resetMask>0x00000FFF</resetMask>
            <fields>
              <field>
                <name>fifo_thrs</name>
                <description>When FIFO occupied memory exceed the threshold, dram frequency can not change.</description>
                <bitRange>[11:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_pclk_stat</name>
            <description>CSIC DMA PCLK Statistic Register</description>
            <addressOffset>0x70</addressOffset>
            <resetValue>0x00007FFF</resetValue>
            <resetMask>0x7FFF7FFF</resetMask>
            <fields>
              <field>
                <name>pclk_cnt_line_max</name>
                <description>Indicates maximum pixel clock counter value for each line. Update at every vsync or framedone.</description>
                <bitRange>[30:16]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>pclk_cnt_line_min</name>
                <description>Indicates minimum pixel clock counter value for each line. Update at every vsync or framedone.</description>
                <bitRange>[14:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <dim>3</dim>
            <dimIncrement>0x4</dimIncrement>
            <name>csic_dma_buf_addr_fifo%s_entry</name>
            <description>CSIC DMA BUF Address FIFO[i] Entry Register</description>
            <addressOffset>0x80</addressOffset>
            <fields>
              <field>
                <name>csic_dma_buf_addr_fifo_entry</name>
                <description>FIFO Entry of Buffer Address FIFO[i] for input frames to be stored, only used in Buffer Addr FIFO Mode</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_buf_th</name>
            <description>CSIC DMA BUF Threshold Register</description>
            <addressOffset>0x8C</addressOffset>
            <resetValue>0x00200000</resetValue>
            <resetMask>0x003F003F</resetMask>
            <fields>
              <field>
                <name>csic_dma_stored_frm_threshold</name>
                <description>when stored frame counter value reaches the threshold , counter is cleared to 0 , only used in Buffer Addr FIFO Mode.</description>
                <bitRange>[21:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>csic_dma_buf_addr_fifo_threshold</name>
                <description>when content in Buffer Address FIFO less than the threshold, an interrupt is set, only used in Buffer Addr FIFO Mode.</description>
                <bitRange>[5:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_buf_addr_fifo_con</name>
            <description>CSIC DMA BUF Address FIFO Content Register</description>
            <addressOffset>0x90</addressOffset>
            <fields>
              <field>
                <dim>3</dim>
                <dimIncrement>0x8</dimIncrement>
                <name>csic_dma_buf_addr_fifo%s_content</name>
                <description>FIFO Content of address buffered in Buffer Address FIFO[i], only used in Buffer Addr FIFO Mode.</description>
                <bitRange>[5:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_dma_stored_frm_cnt</name>
            <description>CSIC DMA Stored Frame Counter Register</description>
            <addressOffset>0x94</addressOffset>
            <fields>
              <field>
                <name>csic_dma_stored_frm_cnt</name>
                <description>Indicates value of stored frames counter. When the counter value reaches CSIC_DMA_STORED_FRM_THRESHOLD, the counter is cleared to 0. Only used in Buffer Addr FIFO Mode.</description>
                <bitRange>[7:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>csic_feature</name>
            <description>CSIC DMA Feature List Register</description>
            <addressOffset>0x1F4</addressOffset>
            <fields>
              <field>
                <name>dma0_embedded_lbc</name>
                <bitRange>[1:1]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_E_MBEDDED</name>
                    <description>No Embedded LBC</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>E_MBEDDED</name>
                    <description>Embedded LBC</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>dma0_embedded_fbc</name>
                <bitRange>[0:0]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_E_MBEDDED</name>
                    <description>No Embedded DMA</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>E_MBEDDED</name>
                    <description>Embedded FBC</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
      </registers>
    </peripheral>
    <peripheral>
      <name>TVD_TOP</name>
      <description>Television Decoder TOP</description>
      <groupName>VideoInputInterfaces</groupName>
      <baseAddress>0x05C00000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TVD</name>
        <value>123</value>
      </interrupt>
      <registers>
        <register>
          <name>tvd_top_map</name>
          <description>TVD TOP MAP Register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>tvd_3d_ctl1</name>
          <description>TVD 3D DMA CONTROL Register1</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>tvd_3d_ctl2</name>
          <description>TVD 3D DMA CONTROL Register2</description>
          <addressOffset>0xC</addressOffset>
        </register>
        <register>
          <name>tvd_3d_ctl3</name>
          <description>TVD 3D DMA CONTROL Register3</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>tvd_3d_ctl4</name>
          <description>TVD 3D DMA CONTROL Register4</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>tvd_3d_ctl5</name>
          <description>TVD 3D DMA CONTROL Register5</description>
          <addressOffset>0x18</addressOffset>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>tvd_top_ctl%s</name>
          <description>TVD TOP CONTROL Register</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>tvd_adc_ctl%s</name>
          <description>TVD ADC CONTROL Register</description>
          <addressOffset>0x28</addressOffset>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>tvd_adc_cfg%s</name>
          <description>TVD ADC CONFIGURATION Register</description>
          <addressOffset>0x2C</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TVD0</name>
      <description>Television Decoder</description>
      <groupName>VideoInputInterfaces</groupName>
      <baseAddress>0x05C01000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>tvd_en</name>
          <description>TVD MODULE CONTROL Register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>tvd_mode</name>
          <description>TVD MODE CONTROL Register</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>tvd_clamp_agc1</name>
          <description>TVD CLAMP And AGC CONTROL Register1</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>tvd_clamp_agc2</name>
          <description>TVD CLAMP And AGC CONTROL Register2</description>
          <addressOffset>0xC</addressOffset>
        </register>
        <register>
          <name>tvd_hlock1</name>
          <description>TVD HLOCK CONTROL Register1</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>tvd_hlock2</name>
          <description>TVD HLOCK CONTROL Register2</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>tvd_hlock3</name>
          <description>TVD HLOCK CONTROL Register3</description>
          <addressOffset>0x18</addressOffset>
        </register>
        <register>
          <name>tvd_hlock4</name>
          <description>TVD HLOCK CONTROL Register4</description>
          <addressOffset>0x1C</addressOffset>
        </register>
        <register>
          <name>tvd_hlock5</name>
          <description>TVD HLOCK CONTROL Register5</description>
          <addressOffset>0x20</addressOffset>
        </register>
        <register>
          <name>tvd_vlock1</name>
          <description>TVD VLOCK CONTROL Register1</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <name>tvd_vlock2</name>
          <description>TVD VLOCK CONTROL Register2</description>
          <addressOffset>0x28</addressOffset>
        </register>
        <register>
          <name>tvd_clock1</name>
          <description>TVD CHROMA LOCK CONTROL Register1</description>
          <addressOffset>0x30</addressOffset>
        </register>
        <register>
          <name>tvd_clock2</name>
          <description>TVD CHROMA LOCK CONTROL Register2</description>
          <addressOffset>0x34</addressOffset>
        </register>
        <register>
          <name>tvd_yc_sep1</name>
          <description>TVD YC SEPERATION CONROL Register1</description>
          <addressOffset>0x40</addressOffset>
        </register>
        <register>
          <name>tvd_yc_sep2</name>
          <description>TVD YC SEPERATION CONROL Register2</description>
          <addressOffset>0x44</addressOffset>
        </register>
        <register>
          <name>tvd_enhance1</name>
          <description>TVD ENHANCEMENT CONTROL Register1</description>
          <addressOffset>0x50</addressOffset>
        </register>
        <register>
          <name>tvd_enhance2</name>
          <description>TVD ENHANCEMENT CONTROL Register2</description>
          <addressOffset>0x54</addressOffset>
        </register>
        <register>
          <name>tvd_enhance3</name>
          <description>TVD ENHANCEMENT CONTROL Register3</description>
          <addressOffset>0x58</addressOffset>
        </register>
        <register>
          <name>tvd_wb1</name>
          <description>TVD WB DMA CONTROL Register1</description>
          <addressOffset>0x60</addressOffset>
        </register>
        <register>
          <name>tvd_wb2</name>
          <description>TVD WB DMA CONTROL Register2</description>
          <addressOffset>0x64</addressOffset>
        </register>
        <register>
          <name>tvd_wb3</name>
          <description>TVD WB DMA CONTROL Register3</description>
          <addressOffset>0x68</addressOffset>
        </register>
        <register>
          <name>tvd_wb4</name>
          <description>TVD WB DMA CONTROL Register4</description>
          <addressOffset>0x6C</addressOffset>
        </register>
        <register>
          <name>tvd_irq_ctl</name>
          <description>TVD DMA Interrupt Control Register</description>
          <addressOffset>0x80</addressOffset>
        </register>
        <register>
          <name>tvd_irq_status</name>
          <description>TVD DMA Interrupt Status Register</description>
          <addressOffset>0x90</addressOffset>
        </register>
        <register>
          <name>tvd_debug1</name>
          <description>TVD DEBUG CONTROL Register1</description>
          <addressOffset>0x100</addressOffset>
        </register>
        <register>
          <name>tvd_status1</name>
          <description>TVD DEBUG STATUS Register1</description>
          <addressOffset>0x180</addressOffset>
        </register>
        <register>
          <name>tvd_status2</name>
          <description>TVD DEBUG STATUS Register2</description>
          <addressOffset>0x184</addressOffset>
        </register>
        <register>
          <name>tvd_status3</name>
          <description>TVD DEBUG STATUS Register3</description>
          <addressOffset>0x188</addressOffset>
        </register>
        <register>
          <name>tvd_status4</name>
          <description>TVD DEBUG STATUS Register4</description>
          <addressOffset>0x18C</addressOffset>
        </register>
        <register>
          <name>tvd_status5</name>
          <description>TVD DEBUG STATUS Register5</description>
          <addressOffset>0x190</addressOffset>
        </register>
        <register>
          <name>tvd_status6</name>
          <description>TVD DEBUG STATUS Register6</description>
          <addressOffset>0x194</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <dim>3</dim>
      <dimIncrement>0x1000</dimIncrement>
      <name>SMHC[%s]</name>
      <description>SD/MMC Host Controller</description>
      <groupName>Memory</groupName>
      <baseAddress>0x04020000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SMHC0</name>
        <value>56</value>
      </interrupt>
      <interrupt>
        <name>SMHC1</name>
        <value>57</value>
      </interrupt>
      <interrupt>
        <name>SMHC2</name>
        <value>58</value>
      </interrupt>
      <registers>
        <register>
          <name>smhc_ctrl</name>
          <description>Control Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>fifo_ac_mod</name>
              <description>FIFO Accesss Mode</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA</name>
                  <description>DMA bus</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AHB</name>
                  <description>AHB bus</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>time_unit_cmd</name>
              <description>Time unit for command line</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C1</name>
                  <description>1 card clock period</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C256</name>
                  <description>256 card clock period</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>time_unit_dat</name>
              <description>Time unit for data line</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C1</name>
                  <description>1 card clock period</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C256</name>
                  <description>256 card clock period</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddr_mod_sel</name>
              <description>DDR Mode Select</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDR</name>
                  <description>SDR mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DDR</name>
                  <description>DDR mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cd_dbc_enb</name>
              <description>Card Detect (Data[3] status) De-bounce Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable de-bounce</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable de-bounce</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_enb</name>
              <description>DMA Global Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable DMA to transfer data via AHB bus</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable DMA to transfer data</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ine_enb</name>
              <description>GLobal Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupts</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupts</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_rst</name>
              <description>DMA Reset</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>fifo_rst</name>
              <description>FIFO Reset</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soft_rst</name>
              <description>Software Reset</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_clkdiv</name>
          <description>Clock Control Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>mask_data0</name>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_MASK</name>
                  <description>Do not mask data0 when update clock</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask data0 when update clock</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cclk_ctrl</name>
              <description>Card Clock Output Control</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Card clock is always on</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OFF_IDLE</name>
                  <description>Turn off card clock when FSM is in IDLE state</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cclk_enb</name>
              <description>Card Clock Enable</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Card Clock is off</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Card Clock is on</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cclk_div</name>
              <description>Card Clock Divider</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_tmout</name>
          <description>Time Out Register</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>dto_lmt</name>
              <description>Data Iimeout Limit</description>
              <bitRange>[31:8]</bitRange>
            </field>
            <field>
              <name>rto_lmt</name>
              <description>Response Timeout Limit</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_ctype</name>
          <description>Bus Width Register</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>card_wid</name>
              <description>Card Width</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B1</name>
                  <description>1-bit width</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B4</name>
                  <description>4-bit width</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B8</name>
                  <description>8-bit width</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_blksiz</name>
          <description>Block Size Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>blk_sz</name>
              <description>Block SIze</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_bytcnt</name>
          <description>Byte Count Register</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>smhc_cmd</name>
          <description>Command Register</description>
          <addressOffset>0x18</addressOffset>
          <fields>
            <field>
              <name>cmd_load</name>
              <description>Start Command</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>vol_sw</name>
              <description>Voltage Switch</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal command</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VOLTAGE_SWITCH</name>
                  <description>Voltage switch command, set for CMD11 only</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>boot_abt</name>
              <description>Boot Abort</description>
              <bitRange>[27:27]</bitRange>
            </field>
            <field>
              <name>exp_boot_ack</name>
              <description>Expect Boot Acknowledge</description>
              <bitRange>[26:26]</bitRange>
            </field>
            <field>
              <name>boot_mod</name>
              <description>Boot Mode</description>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal command</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MANDATORY_BOOT</name>
                  <description>Mandatory Boot operation</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ALTERNATE_BOOT</name>
                  <description>Alternate Boot operation</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>prg_clk</name>
              <description>Change Clock</description>
              <bitRange>[21:21]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal command</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE</name>
                  <description>Change Card Clock</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>send_init_seq</name>
              <description>Send Initialization</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal command sending</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INIT_CMD</name>
                  <description>Send initialization sequence before sending this command</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop_abt_cmd</name>
              <description>Stop Abort Command</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal command sending</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>Send Stop or Abort command to stop the current data transfer in progress</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wait_pre_over</name>
              <description>Wait for Data Transfer Over</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AT_ONCE</name>
                  <description>Send command at once, does not care about data transferring</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAIT</name>
                  <description>Wait for data transfer completion before sending the current command</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop_cmd_flag</name>
              <description>Send Stop CMD Automatically (CMD12)</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_STOP</name>
                  <description>Do not send stop command at the end of the data transfer</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO_STOP</name>
                  <description>Send stop command automatically at the end of the data transfer</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>trans_mode</name>
              <description>Transfer Mode</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BLOCK</name>
                  <description>Block data transfer command</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STREAM</name>
                  <description>Stream data transfer commmand</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>trans_dir</name>
              <description>Transfer Direction</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>READ</name>
                  <description>Read operation</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WRITE</name>
                  <description>Write operation</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>data_trans</name>
              <description>Data Transfer</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WITHOUT</name>
                  <description>Without data transfer</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WITH</name>
                  <description>With data transfer</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chk_resp_crc</name>
              <description>Check Response CRC</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_CHECK</name>
                  <description>Do not check response CRC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHECK</name>
                  <description>Check response CRC</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>long_resp</name>
              <description>Response Type</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SHORT</name>
                  <description>Short Response (48 bits)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LONG</name>
                  <description>Long Response (136 bits)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>resp_rcv</name>
              <description>Response Receive</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WITHOUT</name>
                  <description>Command without response</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WITH</name>
                  <description>Command with response</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cmd_idx</name>
              <description>CMD Index</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_cmdarg</name>
          <description>Command Argument Register</description>
          <addressOffset>0x1C</addressOffset>
        </register>
        <register>
          <name>smhc_resp0</name>
          <description>Response 0 Register</description>
          <addressOffset>0x20</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>smhc_resp1</name>
          <description>Response 1 Register</description>
          <addressOffset>0x24</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>smhc_resp2</name>
          <description>Response 2 Register</description>
          <addressOffset>0x28</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>smhc_resp3</name>
          <description>Response 3 Register</description>
          <addressOffset>0x2C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>smhc_intmask</name>
          <description>Interrupt Mask Register</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>card_removal_int_en</name>
              <description>Card Removed Interrupt Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>card_insert_int_en</name>
              <description>Card Inserted Interrupt Enable</description>
              <bitRange>[30:30]</bitRange>
            </field>
            <field>
              <name>sdio_int_en</name>
              <description>SDIO Interrupt Enable</description>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>dee_int_en</name>
              <description>Data End-bit Error Interrupt Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>acd_int_en</name>
              <description>Auto Command Done Interrupt Enable</description>
              <bitRange>[14:14]</bitRange>
            </field>
            <field>
              <name>dse_bc_int_en</name>
              <description>Data Start Error Interrupt Enable</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>cb_iw_int_en</name>
              <description>Command Busy and Illegal Write Interrupt Enable</description>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <name>fu_fo_int_en</name>
              <description>FIFO Underrun/Overflow Interrupt Enable</description>
              <bitRange>[11:11]</bitRange>
            </field>
            <field>
              <name>dsto_vsd_int_en</name>
              <description>Data Starvation Timeout/V1.8 Switch Done Interrupt Enable</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>dto_bds_int_en</name>
              <description>Data Timeout/Boot Data Start Interrupt Enable</description>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>rto_back_int_en</name>
              <description>Response Timeout/Boot ACK Received Interrupt Enable</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>dce_int_en</name>
              <description>Data CRC Error Interrupt Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>rce_int_en</name>
              <description>Response CRC Error Interrupt Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>drr_int_en</name>
              <description>Data Receive Request Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>dtr_int_en</name>
              <description>Data Transmit Request Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>dtc_int_en</name>
              <description>Data Transfer Complete Interrupt Enable</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>cc_int_en</name>
              <description>Command Complete Interrupt Enable</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>re_int_en</name>
              <description>Response Error Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_mintsts</name>
          <description>Masked Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>m_card_removal_int</name>
              <description>Card Removed</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>m_card_insert</name>
              <description>Card Inserted</description>
              <bitRange>[30:30]</bitRange>
            </field>
            <field>
              <name>m_sdio_int</name>
              <description>SDIO Interrupt</description>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>m_dee_int</name>
              <description>Data End-bit Error</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>m_acd_int</name>
              <description>Auto Command Done</description>
              <bitRange>[14:14]</bitRange>
            </field>
            <field>
              <name>m_dse_bc_int</name>
              <description>Data Start Error/Busy Clear</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>m_cb_iw_int</name>
              <description>Command Busy and Illegal Write</description>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <name>m_fu_fo_int</name>
              <description>FIFO Underrun/Overflow</description>
              <bitRange>[11:11]</bitRange>
            </field>
            <field>
              <name>m_dsto_vsd_int</name>
              <description>Data Starvation Timeout/V1.8 Switch Done</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>m_dto_bds_int</name>
              <description>Data Timeout/Boot Data Start</description>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>m_rto_back_int</name>
              <description>Response Timeout/Boot ACK Received</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>m_dce_int</name>
              <description>Data CRC Error</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>m_rce_int</name>
              <description>Response CRC Error</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>m_drr_int</name>
              <description>Data Receive Request</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>m_dtr_int</name>
              <description>Data Transmit Request</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>m_dtc_int</name>
              <description>Data Transfer Complete</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>m_cc_int</name>
              <description>Command Complete</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>m_re_int</name>
              <description>Response Errors</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_rintsts</name>
          <description>Raw Interrupt Status Register</description>
          <addressOffset>0x38</addressOffset>
          <fields>
            <field>
              <name>card_removal</name>
              <description>Card Removed</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>card_insert</name>
              <description>Card Inserted</description>
              <bitRange>[30:30]</bitRange>
            </field>
            <field>
              <name>sdioi_int</name>
              <description>SDIO Interrupt</description>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>dee</name>
              <description>Data End-bit Error</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>acd</name>
              <description>Auto Command Done</description>
              <bitRange>[14:14]</bitRange>
            </field>
            <field>
              <name>dse_bc</name>
              <description>Data Start Error/Busy Clear</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>cb_iw</name>
              <description>Command Busy and Illegal Write</description>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <name>fu_fo</name>
              <description>FIFO Underrun/Overflow</description>
              <bitRange>[11:11]</bitRange>
            </field>
            <field>
              <name>dsto_vsd</name>
              <description>Data Starvation Timeout/V1.8 Switch Done</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>dto_bds</name>
              <description>Data Timeout/Boot Data Start</description>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>rto_back</name>
              <description>Response Timeout/Boot ACK Received</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>dce</name>
              <description>Data CRC Error</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>rce</name>
              <description>Response CRC Error</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>drr</name>
              <description>Data Receive Request</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>dtr</name>
              <description>Data Transmit Request</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>dtc</name>
              <description>Data Transfer Complete</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>cc</name>
              <description>Command Complete</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>re</name>
              <description>Response Error</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_status</name>
          <description>Status Register</description>
          <addressOffset>0x3C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dma_req</name>
              <description>DMA Request</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>fifo_level</name>
              <description>FIFO Level</description>
              <bitRange>[25:17]</bitRange>
            </field>
            <field>
              <name>resp_idx</name>
              <description>Response Index</description>
              <bitRange>[16:11]</bitRange>
            </field>
            <field>
              <name>fsm_busy</name>
              <description>Data FSM Busy</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>card_busy</name>
              <description>Card Data Busy</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_BUSY</name>
                  <description>Card data is not busy</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <description>Card data is busy</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>card_present</name>
              <description>Data[3] Statuss</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_PRESENT</name>
                  <description>The card is not present</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PRESENT</name>
                  <description>The card is present</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fsm_sta</name>
              <description>Command FSM States</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <description>Idle</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SIS</name>
                  <description>Send init sequence</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXCSB</name>
                  <description>TX CMD start bit</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXCTB</name>
                  <description>TX CMD TX bit</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXCIA</name>
                  <description>TX CMD index + argument</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXCC</name>
                  <description>TX CMD CRC7</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXCEB</name>
                  <description>TX CMD end bit</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXRSB</name>
                  <description>RX response start bit</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXRIR</name>
                  <description>RX response IRQ responses</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXRTB</name>
                  <description>RX response TX bit</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXRCI</name>
                  <description>RX response CMD index</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXRD</name>
                  <description>RX response data</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXRC</name>
                  <description>RX response CRC7</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXREB</name>
                  <description>RX response end bit</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CPWN</name>
                  <description>CMD path wait NCC</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAIT</name>
                  <description>Wait; CMD-to-response turn around</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_full</name>
              <description>sFIFO Full</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <description>FIFO is not full</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>FIFO is full</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_empty</name>
              <description>FIFO Empty</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_SEMPTY</name>
                  <description>FIFO is not empty</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>FIFO is empty</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_tx_level</name>
              <description>FIFO TX Water Level Flag</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_REACH</name>
                  <description>FIFO does not reach the transmit trigger level</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REACH</name>
                  <description>FIFO reaches the transmit trigger level</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_rx_level</name>
              <description>FIFO RX Water Level Flag</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_REACH</name>
                  <description>FIFO does not reach the receive trigger level</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REACH</name>
                  <description>FIFO reaches the receive trigger level</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_fifoth</name>
          <description>FIFO Water Level Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>bsize_of_trans</name>
              <description>sBurst Size of Multiple Transaction</description>
              <bitRange>[30:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>T1</name>
                  <description> 1 transfer</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T4</name>
                  <description> 4 transfers</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T8</name>
                  <description> 8 transfers</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T16</name>
                  <description> 16 transfers</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_tl</name>
              <description>RX Trigger Level</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>tx_tl</name>
              <description>TX Trigger Level</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_funs</name>
          <description>FIFO Function Select Register</description>
          <addressOffset>0x44</addressOffset>
          <fields>
            <field>
              <name>abt_rdata</name>
              <description>Abort Read Data</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IGNORED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABORT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>read_wait</name>
              <description>Read Wait</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLEAR</name>
                  <description>Clear SDIO read wait</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <description>Assert SDIO read wait</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>host_send_mimc_irqresq</name>
              <description>Host Send MMC IRQ Response</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IGNORED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEND</name>
                  <description>Send auto IRQ response</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_tbc0</name>
          <description>Transferred Byte Count between Controller and Card</description>
          <addressOffset>0x48</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>smhc_tbc1</name>
          <description>Transferred Byte Count between Host Memory and Internal FIFO</description>
          <addressOffset>0x4C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>smhc_dbgc</name>
          <description>Current Debug Control Register</description>
          <addressOffset>0x50</addressOffset>
        </register>
        <register>
          <name>smhc_csdc</name>
          <description>CRC Status Detect Control Registers</description>
          <addressOffset>0x54</addressOffset>
          <fields>
            <field>
              <name>crc_det_para</name>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HS400</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OTHER</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_a12a</name>
          <description>Auto Command 12 Argument Register</description>
          <addressOffset>0x58</addressOffset>
          <fields>
            <field>
              <name>sd_a12a</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_ntsr</name>
          <description>SD New Timing Set Register</description>
          <addressOffset>0x5C</addressOffset>
          <fields>
            <field>
              <name>mode_select</name>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OLD_MODE</name>
                  <description>Old mode of Sample/Output Timing</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEW_MODE</name>
                  <description>New mode of Sample/Output Timing</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cmd_dat_rx_phase_clr</name>
              <description>Clear the input phase of command lines and data lines during the update clock operation</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dat_crc_status_rx_phase_clr</name>
              <description>Clear the input phase of data lines before receiving the CRC status</description>
              <bitRange>[22:22]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dat_trans_rx_phase_clr</name>
              <description>Clear the input phase of data lines before transferring the data</description>
              <bitRange>[21:21]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dat_recv_rx_phase_clr</name>
              <description>Clear the input phase of data lines before receiving the data</description>
              <bitRange>[20:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cmd_send_rx_phase_clr</name>
              <description>Clear command rx phase before sending the command</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dat_sample_timing_phase</name>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>O90</name>
                  <description>Sample timing phase offset 90</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O180</name>
                  <description>Sample timing phase offset 180</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O270</name>
                  <description>Sample timing phase offset 270</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O0</name>
                  <description>Sample timing phase offset 0 (only for SD2 hs400 mode)</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cmd_sample_timing_phase</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>O90</name>
                  <description>Sample timing phase offset 90</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O180</name>
                  <description>Sample timing phase offset 180</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O270</name>
                  <description>Sample timing phase offset 270</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>O0</name>
                  <description>Ignore</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hs400_new_sample_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable hs400 new sample method</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable hs400 new sample method</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_hwrst</name>
          <description>Hardware Reset Register</description>
          <addressOffset>0x78</addressOffset>
          <fields>
            <field>
              <name>hw_rst</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ACTIVE</name>
                  <description>Active mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <description>Reset</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_idmac</name>
          <description>IDMAC Control Register</description>
          <addressOffset>0x80</addressOffset>
          <fields>
            <field>
              <name>des_load_ctrl</name>
              <bitRange>[31:31]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>idmac_enb</name>
              <description>IDMAC Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>fix_bust_ctrl</name>
              <description>Fixed Burst</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>idmac_rst</name>
              <description>DMA Reset</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_dlba</name>
          <description>Descriptor List Base Address Register</description>
          <addressOffset>0x84</addressOffset>
        </register>
        <register>
          <name>smhc_idst</name>
          <description>IDMAC Status Register</description>
          <addressOffset>0x88</addressOffset>
          <fields>
            <field>
              <name>idmac_err_sta</name>
              <description>Error Bits</description>
              <bitRange>[12:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRANSMISSION</name>
                  <description>Host Abort received during the transmission</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEPTION</name>
                  <description>Host Abort received during the reception</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>abn_int_sum</name>
              <description>Abnormal Interrupt Summary</description>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>nor_int_sum</name>
              <description>Normal Interrupt Summary</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>err_flag_sum</name>
              <description>Card Error Summary</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>des_unavl_int</name>
              <description>Descriptor Unavailable Interrupt</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>fatal_berr_int</name>
              <description>Fatal Bus Error Interrupt</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rx_int</name>
              <description>Receive Interrupt</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>tx_int</name>
              <description>Transmit Interrupt</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_idie</name>
          <description>IDMAC Interrupt Enable Register</description>
          <addressOffset>0x8C</addressOffset>
          <fields>
            <field>
              <name>err_sum_int_enb</name>
              <description>Card Error Summary Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>des_unavl_int_enb</name>
              <description> Descriptor Unavailable Interrupt</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>ferr_int_enb</name>
              <description>Fatal Bus Error Enable</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rx_int_enb</name>
              <description>Receive Interrupt Enables</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>tx_int_enb</name>
              <description>Transmit Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_thld</name>
          <description>Card Threshold Control Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>card_wr_thld</name>
              <description>Card Read/Write Threshold Size</description>
              <bitRange>[27:16]</bitRange>
            </field>
            <field>
              <name>card_wr_thld_enb</name>
              <description>Card Read/Write Threshold Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Card write threshold disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Card write threshold enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bcig</name>
              <description>Busy Clear Interrupt Generation</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Busy clear interrupt disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Busy clear interrupt enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>card_rd_thld_enb</name>
              <description>Card Read Threshold Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Card read threshold disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Card read threshold enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_sfc</name>
          <description>Sample FIFO Control Register</description>
          <addressOffset>0x104</addressOffset>
          <fields>
            <field>
              <name>stop_clk_ctrl</name>
              <description>Stop Clock Control</description>
              <bitRange>[4:1]</bitRange>
            </field>
            <field>
              <name>bypass_en</name>
              <description>Bypass enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_a23a</name>
          <description>Auto Command 23 Argument Register</description>
          <addressOffset>0x108</addressOffset>
        </register>
        <register>
          <name>emmc_ddr_sbit_det</name>
          <description>eMMC4.5 DDR Start Bit Detection Control Register</description>
          <addressOffset>0x10C</addressOffset>
          <fields>
            <field>
              <name>hs400_md_en</name>
              <description>HS400 Mode Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>half_start_bit</name>
              <description>Control for start bit detection mechanism inside mstorage based on duration of start bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>Full cycle</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LESS</name>
                  <description>Less than one full cycle</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_ext_cmd</name>
          <description>Extended Command Register</description>
          <addressOffset>0x138</addressOffset>
          <fields>
            <field>
              <name>auto_cmd23_en</name>
              <description>Send CMD23 Automatically</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_ext_resp</name>
          <description>Extended Response Register</description>
          <addressOffset>0x13C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>smhc_drv_dl</name>
          <description>Drive Delay Control Register</description>
          <addressOffset>0x140</addressOffset>
          <fields>
            <field>
              <name>dat_drv_ph_sel</name>
              <description>Data Drive Phase Select</description>
              <bitRange>[17:17]</bitRange>
            </field>
            <field>
              <name>cmd_drv_ph_sel</name>
              <description>Command Drive Phase Select</description>
              <bitRange>[16:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_smap_dl</name>
          <description>Sample Delay Control Register</description>
          <addressOffset>0x144</addressOffset>
          <fields>
            <field>
              <name>samp_dl_cal_start</name>
              <description>Sample Delay Calibration Start</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>samp_dl_cal_done</name>
              <description>Sample Delay Calibration Done</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl</name>
              <description>Sample Delay</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl_sw_en</name>
              <description>Sample Delay Software Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>samp_dl_sw</name>
              <description>Sample Delay Software</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_ds_dl</name>
          <description>Data Strobe Delay Control Register</description>
          <addressOffset>0x148</addressOffset>
          <fields>
            <field>
              <name>ds_dl_cal_start</name>
              <description>Data Strobe Delay Calibration Start</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>ds_dl_cal_done</name>
              <description>Data Strobe Delay Calibration Done</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ds_dl</name>
              <description>Data Strobe Delay</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ds_dl_sw_en</name>
              <description>Sample Delay Software Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>ds_dl_sw</name>
              <description>Data Storbe Delay Software</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_hs400_dl</name>
          <description>HS400 Delay Control Register</description>
          <addressOffset>0x14C</addressOffset>
          <fields>
            <field>
              <name>hs400_dl_cal_start</name>
              <description>HS400 Delay Calibration Start</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>hs400_dl_cal_done</name>
              <description>HS400 Delay Calibration Done</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>hs400_dl</name>
              <description>HS400 Delay</description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>hs400_dl_sw_en</name>
              <description>Sample Delay Software Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>hs400_dl_sw</name>
              <description>HS400 Delay Software</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>smhc_fifo</name>
          <description>Read/Write FIFO</description>
          <addressOffset>0x200</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <dim>3</dim>
      <dimIncrement>0x1000</dimIncrement>
      <name>I2S_PCM[%s]</name>
      <description>I2S/PCM</description>
      <groupName>Audio</groupName>
      <baseAddress>0x02032000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>I2S_PCM0</name>
        <value>42</value>
      </interrupt>
      <interrupt>
        <name>I2S_PCM1</name>
        <value>43</value>
      </interrupt>
      <interrupt>
        <name>I2S_PCM2</name>
        <value>44</value>
      </interrupt>
      <registers>
        <register>
          <name>i2s_pcm_ctl</name>
          <description>I2S/PCM Control Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>rx_sync_en_start</name>
              <description>RX Synchronize Enable Start</description>
              <bitRange>[21:21]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_sync_en</name>
              <description>RX Synchronize Enable</description>
              <bitRange>[20:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bclk_out</name>
              <description>Bit Clock Direction Select</description>
              <bitRange>[18:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lrck_out</name>
              <description>LRCK Direction Select</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <dimIndex>0-3</dimIndex>
              <name>dout%s_en</name>
              <description>Data%s Output Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disabled, Hi-Z State</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>out_mute</name>
              <description>Data Output Mute Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode_sel</name>
              <description>Mode Selection</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PCM</name>
                  <description>PCM Mode (offset 0: Long Frame, offset 1: Short Frame)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LEFT</name>
                  <description>Left-justified Mode (offset 0: LJ Mode, offset 1: I2S Mode)</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RIGHT</name>
                  <description>Right-justified Mode</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>loopback</name>
              <description>Loopback Test</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TEST</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txen</name>
              <description>Transmitter Block Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxen</name>
              <description>Receiver Block Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gen</name>
              <description>Global Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_fmt0</name>
          <description>I2S/PCM Format Register 0</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>lrck_width</name>
              <description>LRCK Width (only applies to the PCM mode)</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SHORT</name>
                  <description>LRCK = 1 BCLK Width</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LONG</name>
                  <description>LRCK = 2 BCLK Width</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lrck_polarity</name>
              <description>LRCK Polarity</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>I2S/Left-justified/Right-justified: Left-channel when LRCK is low\n\nPCM: LRCK asserted at negative edge.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>I2S/LeftJustified/Right-justified: Left-channel when LRCK is high\n\nPCM: LRCK asserted at positive edge.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lrck_period</name>
              <description>Number of BCLKs per channel of the sample frame. This value is interpreted as follows:\n\nPCM mode: Number of BCLKs within (Left + Right) channel width.\n\nI2S/Left-justified/Right-justified: Number of BCLKs within each channel width (Left or Right)\n\nPeriod = N + 1\n\ne.g. N = 7: 8 BCLKs width</description>
              <bitRange>[17:8]</bitRange>
            </field>
            <field>
              <name>blck_polarity</name>
              <description>BCLK Polarity</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>DOUT drives data at negative edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <description>DOUT drives data at positive edge</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sr</name>
              <description>Sample Resolution</description>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <description>Reserved</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_8</name>
                  <description>8-bit</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_12</name>
                  <description>12-bit</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_16</name>
                  <description>16-bit</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_20</name>
                  <description>20-bit</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_24</name>
                  <description>24-bit</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_28</name>
                  <description>28-bit</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_32</name>
                  <description>32-bit</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>edge_transfer</name>
              <description>Edge Transfer</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ALTERNATE</name>
                  <description>DOUT drives data and DIN sample data at alternate BCLK edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAME</name>
                  <description>DOUT drives data and DIN sample data at same BCLK edge</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sw</name>
              <description>Slot Width Select</description>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <description>Reserved</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_8</name>
                  <description>8-bit</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_12</name>
                  <description>12-bit</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_16</name>
                  <description>16-bit</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_20</name>
                  <description>20-bit</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_24</name>
                  <description>24-bit</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_28</name>
                  <description>28-bit</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_32</name>
                  <description>32-bit</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_fmt1</name>
          <description>I2S/PCM Format Register 1</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>rx_mls</name>
              <description>Rx MSB/LSB First Select</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_mls</name>
              <description>Tx MSB/LSB First Select</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sext</name>
              <description>Sign Extended in Slot (Sample Resolution &lt; Slot Width)</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ZERO</name>
                  <description>Zeros or audio gain padding at LSB position</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SIGN</name>
                  <description>Sign extension at MSB position</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <description>Reserved</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRANSFER0</name>
                  <description>Transfer 0 after each sample in each slot</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_pdm</name>
              <description>Rx PCM Data Mode</description>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LINEAR</name>
                  <description>Linear PCM</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <description>Reserved</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>U_LAW</name>
                  <description>8-bit u-law</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>A_LAW</name>
                  <description>8-bit A-law</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_pdm</name>
              <description>Tx PCM Data Mode</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LINEAR</name>
                  <description>Linear PCM</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <description>Reserved</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>U_LAW</name>
                  <description>8-bit u-law</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>A_LAW</name>
                  <description>8-bit A-law</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_ista</name>
          <description>I2S/PCM Interrupt Status Register</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>txu_int</name>
              <description>TXFIFO Underrun Pending Interrupt</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txo_int</name>
              <description>TXFIFO Overrun Pending Interrupt</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txe_int</name>
              <description>TXFIFO Empty Pending Interrupt</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxu_int</name>
              <description>RXFIFO Underrun Pending Interrupt</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxo_int</name>
              <description>RXFIFO Overrun Pending Interrupt</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxa_int</name>
              <description>RXFIFO Data Available Pending Interrupt</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_rxfifo</name>
          <description>I2S/PCM RXFIFO Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>rx_data</name>
              <description>RX Sample\n\nThe host can get one sample by reading this register. The left channel sample data is first and then the right channel sample.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_fctl</name>
          <description>I2S/PCM FIFO Control Register</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>hub_en</name>
              <description>Audio Hub Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>ftx</name>
              <description>Flush TXFIFO</description>
              <bitRange>[25:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SELF_CLEAR</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLUSH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>frx</name>
              <description>Flush RXFIFO</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SELF_CLEAR</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLUSH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txtl</name>
              <description>TXFIFO Empty Trigger Level\n\nInterrupt and DMA request trigger level for TXFIFO normal condition.\n\nTrigger Level = TXTL</description>
              <bitRange>[18:12]</bitRange>
            </field>
            <field>
              <name>rxtl</name>
              <description>RXFIFO Empty Trigger Level\n\nInterrupt and DMA request trigger level for RXFIFO normal condition.\n\nTrigger Level = RXTL + 1</description>
              <bitRange>[9:4]</bitRange>
            </field>
            <field>
              <name>txim</name>
              <description>TXFIFO Input Mode\n\nExample for 20-bit transmitted audio sample:\n\nMode 0: TXFIFO[31:0] = {APB_WDATA[31:12], 12h0}\n\nMode 1: TXFIFO[31:0] = {APB_WDATA[19:0], 12h0}</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODE0</name>
                  <description>Valid data at the MSB of TXFIFO register</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE1</name>
                  <description>Valid data at the LSB of TXFIFO register</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxom</name>
              <description>RXFIFO Output Mode\n\nExample for 20-bit received audio sample:\n\nMode 0: APB_RDATA[31:0] = {RXFIFO[31:12], 12h0}\n\nMode 1: APB_RDATA[31:0] = {12{RXFIFO[31]}, RXFIFO[31:12]}\n\nMode 2: APB_RDATA [31:0] = {RXFIFO[31:16], 16h0}\n\nMode 3: APB_RDATA[31:0] = {16{RXFIFO[31], RXFIFO[31:16]}</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODE0</name>
                  <description>Expanding 0 at LSB of RXFIFO register</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE1</name>
                  <description>Expanding received sample sign bit at MSB of RXFIFO register</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE2</name>
                  <description>Truncating received samples at high half-word of RXFIFO register and low half-word of RXFIFO register is filled by 0</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE3</name>
                  <description>Truncating received samples at low half-word of RXFIFO register and high half-word of RXFIFO register is expanded by its sign bit</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_fsta</name>
          <description>I2S/PCM FIFO Status Register</description>
          <addressOffset>0x18</addressOffset>
          <fields>
            <field>
              <name>txe</name>
              <description>TXFIFO Empty</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>No room for new sample in TXFIFO</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>More than one sample in RXFIFO (>= 1 Word)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txe_cnt</name>
              <description>TXFIFO Empty space word counter</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rxa</name>
              <description>RXFIFO Available</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_AVAILABLE</name>
                  <description>No Available data in RXFIFO</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AVAILABLE</name>
                  <description>More than one sample in RXFIFO (&lt;= 1 Word)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxa_cnt</name>
              <description>RXFIFO Available sample word counter</description>
              <bitRange>[6:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_int</name>
          <description>I2S/PCM DMA and Interrupt Control Register</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>tx_drq</name>
              <description>TXFIFO Empty DRQ Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txui_en</name>
              <description>TXFIFO Underrun Interrupt Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txoi_en</name>
              <description>TXFIFO Overrun Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txei_en</name>
              <description>TXFIFO Empty Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_drq</name>
              <description>RXFIFO Data Available DRQ Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxui_en</name>
              <description>RXFIFO Underrun Interrupt Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxoi_en</name>
              <description>RXFIFO Overrun Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxai_en</name>
              <description>RXFIFO Data Available Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_txfifo</name>
          <description>I2S/PCM TXFIFO Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>txdata</name>
              <description>TX Sample\n\nTransmitting left, right channel sample data should be written to this register one by one. The left channel sample data is first and then the right channel sample.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_clkd</name>
          <description>I2S/PCM Clock Divide Register</description>
          <addressOffset>0x24</addressOffset>
          <fields>
            <field>
              <name>mclko_en</name>
              <description>MCLK Output Enable\n\nNote: Whether in slave or master mode, when this bit is set to 1, MCLK should be output.</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable MCLK Output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable MCLK Output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bclkdiv</name>
              <description>BCLK Divide ratio from PLL_AUDIO</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <description>Reserved</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_1</name>
                  <description>Divide by 1</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_2</name>
                  <description>Divide by 2</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_4</name>
                  <description>Divide by 4</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_6</name>
                  <description>Divide by 6</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_8</name>
                  <description>Divide by 8</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_12</name>
                  <description>Divide by 12</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_16</name>
                  <description>Divide by 16</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_24</name>
                  <description>Divide by 24</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_32</name>
                  <description>Divide by 32</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_48</name>
                  <description>Divide by 48</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_64</name>
                  <description>Divide by 64</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_96</name>
                  <description>Divide by 96</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_128</name>
                  <description>Divide by 128</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_176</name>
                  <description>Divide by 176</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_192</name>
                  <description>Divide by 192</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mclkdiv</name>
              <description>MCLK Divide ratio from PLL_AUDIO</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <description>Reserved</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_1</name>
                  <description>Divide by 1</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_2</name>
                  <description>Divide by 2</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_4</name>
                  <description>Divide by 4</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_6</name>
                  <description>Divide by 6</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_8</name>
                  <description>Divide by 8</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_12</name>
                  <description>Divide by 12</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_16</name>
                  <description>Divide by 16</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_24</name>
                  <description>Divide by 24</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_32</name>
                  <description>Divide by 32</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_48</name>
                  <description>Divide by 48</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_64</name>
                  <description>Divide by 64</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_96</name>
                  <description>Divide by 96</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_128</name>
                  <description>Divide by 128</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_176</name>
                  <description>Divide by 176</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_192</name>
                  <description>Divide by 192</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_txcnt</name>
          <description>I2S/PCM TX Sample Counter Register</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>tx_cnt</name>
              <description>TX Sample Counter</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_rxcnt</name>
          <description>I2S/PCM RX Sample Counter Register</description>
          <addressOffset>0x2C</addressOffset>
          <fields>
            <field>
              <name>rx_cnt</name>
              <description>RX Sample Counter</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_chcfg</name>
          <description>I2S/PCM Channel Configuration Register</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>tx_slot_hiz</name>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal mode for the last half-cycle of BCLK in the slot</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIZ</name>
                  <description>Turn to Hi-Z state for the last half-cycle of BCLK in the slot</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_state</name>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ZERO</name>
                  <description>Transfer level 0 in non-transferring slot</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIZ</name>
                  <description>Turn to Hi-Z State (TDM) in non-transferring slot</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_slot_num</name>
              <description>RX Channel/Slot number between CPU/DMA and RXFIFO\n\nChannel or slot = N + 1</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>tx_slot_num</name>
              <description>TX Channel/Slot number between CPU/DMA and RXFIFO\n\nChannel or slot = N + 1</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx0chsel</name>
          <description>I2S/PCM TX0 Channel Select Register</description>
          <addressOffset>0x34</addressOffset>
          <fields>
            <field>
              <name>offset</name>
              <description>TX Offset Tune (TX Data offset to LRCK)\n\n0: No offset\n\nN: Data is offset by N BCLKs to LRCK</description>
              <bitRange>[21:20]</bitRange>
            </field>
            <field>
              <name>chsel</name>
              <description>TX Channel (Slot) number select for each output\n\nNum channels = N + 1</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>chen</name>
              <description>TX Channel (Slot Enable)\n\nThe bit[15:0] refer to Slot [15:0]. When one or more slots are disabled, the affected slots are set to the disable state.</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx1chsel</name>
          <description>I2S/PCM TX1 Channel Select Register</description>
          <addressOffset>0x38</addressOffset>
          <fields>
            <field>
              <name>offset</name>
              <description>TX Offset Tune (TX Data offset to LRCK)\n\n0: No offset\n\nN: Data is offset by N BCLKs to LRCK</description>
              <bitRange>[21:20]</bitRange>
            </field>
            <field>
              <name>chsel</name>
              <description>TX Channel (Slot) number select for each output\n\nNum channels = N + 1</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>chen</name>
              <description>TX Channel (Slot Enable)\n\nThe bit[15:0] refer to Slot [15:0]. When one or more slots are disabled, the affected slots are set to the disable state.</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx2chsel</name>
          <description>I2S/PCM TX2 Channel Select Register</description>
          <addressOffset>0x3C</addressOffset>
          <fields>
            <field>
              <name>offset</name>
              <description>TX Offset Tune (TX Data offset to LRCK)\n\n0: No offset\n\nN: Data is offset by N BCLKs to LRCK</description>
              <bitRange>[21:20]</bitRange>
            </field>
            <field>
              <name>chsel</name>
              <description>TX Channel (Slot) number select for each output\n\nNum channels = N + 1</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>chen</name>
              <description>TX Channel (Slot Enable)\n\nThe bit[15:0] refer to Slot [15:0]. When one or more slots are disabled, the affected slots are set to the disable state.</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx3chsel</name>
          <description>I2S/PCM TX3 Channel Select Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>offset</name>
              <description>TX Offset Tune (TX Data offset to LRCK)\n\n0: No offset\n\nN: Data is offset by N BCLKs to LRCK</description>
              <bitRange>[21:20]</bitRange>
            </field>
            <field>
              <name>chsel</name>
              <description>TX Channel (Slot) number select for each output\n\nNum channels = N + 1</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>chen</name>
              <description>TX Channel (Slot Enable)\n\nThe bit[15:0] refer to Slot [15:0]. When one or more slots are disabled, the affected slots are set to the disable state.</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx0chmap0</name>
          <description>I2S/PCM TX0 Channel Mapping Register0</description>
          <addressOffset>0x44</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>ch%s_map</name>
              <description>Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx0chmap1</name>
          <description>I2S/PCM TX0 Channel Mapping Register1</description>
          <addressOffset>0x48</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>0-7</dimIndex>
              <name>ch%s_map</name>
              <description>Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx1chmap0</name>
          <description>I2S/PCM TX1 Channel Mapping Register0</description>
          <addressOffset>0x4C</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>ch%s_map</name>
              <description>Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx1chmap1</name>
          <description>I2S/PCM TX1 Channel Mapping Register1</description>
          <addressOffset>0x50</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>0-7</dimIndex>
              <name>ch%s_map</name>
              <description>Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx2chmap0</name>
          <description>I2S/PCM TX2 Channel Mapping Register0</description>
          <addressOffset>0x54</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>ch%s_map</name>
              <description>Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx2chmap1</name>
          <description>I2S/PCM TX2 Channel Mapping Register1</description>
          <addressOffset>0x58</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>0-7</dimIndex>
              <name>ch%s_map</name>
              <description>Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx3chmap0</name>
          <description>I2S/PCM TX3 Channel Mapping Register0</description>
          <addressOffset>0x5C</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>ch%s_map</name>
              <description>Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_tx3chmap1</name>
          <description>I2S/PCM TX3 Channel Mapping Register1</description>
          <addressOffset>0x60</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>0-7</dimIndex>
              <name>ch%s_map</name>
              <description>Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_rxchsel</name>
          <description>I2S/PCM RX Channel Select Register</description>
          <addressOffset>0x64</addressOffset>
          <fields>
            <field>
              <name>offset</name>
              <description>RX Offset Tune (RX Data offset to LRCK)\n\n0: No offset\n\nN: Data is offset by N BCLKs to LRCK</description>
              <bitRange>[21:20]</bitRange>
            </field>
            <field>
              <name>chsel</name>
              <description>RX Channel (Slot) number select for each output\n\nNum channels = N + 1</description>
              <bitRange>[19:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_rxchmap0</name>
          <description>I2S/PCM RX Channel Mapping Register0</description>
          <addressOffset>0x68</addressOffset>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <dimIndex>12-15</dimIndex>
              <name>ch%s_select</name>
              <description>RX Channel %s Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <dimIndex>12-15</dimIndex>
              <name>ch%s_map</name>
              <description>RX Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_rxchmap1</name>
          <description>I2S/PCM RX Channel Mapping Register1</description>
          <addressOffset>0x6C</addressOffset>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <dimIndex>8-11</dimIndex>
              <name>ch%s_select</name>
              <description>RX Channel %s Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <dimIndex>8-11</dimIndex>
              <name>ch%s_map</name>
              <description>RX Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_rxchmap2</name>
          <description>I2S/PCM RX Channel Mapping Register2</description>
          <addressOffset>0x70</addressOffset>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <dimIndex>4-7</dimIndex>
              <name>ch%s_select</name>
              <description>RX Channel %s Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <dimIndex>4-7</dimIndex>
              <name>ch%s_map</name>
              <description>RX Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_pcm_rxchmap3</name>
          <description>I2S/PCM RX Channel Mapping Register3</description>
          <addressOffset>0x74</addressOffset>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <dimIndex>0-3</dimIndex>
              <name>ch%s_select</name>
              <description>RX Channel %s Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <dimIndex>0-3</dimIndex>
              <name>ch%s_map</name>
              <description>RX Channel %s mapping\n\n0000: The first sample\n\n...\n\n1111: The sixteenth sample</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>mclkcfg</name>
          <description>ASRC MCLK Configuration Register</description>
          <addressOffset>0x80</addressOffset>
          <fields>
            <field>
              <name>asrc_mclk_gate</name>
              <description>ASRC Clock Gate Enable Control</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>asrc_mclk_freq_div_coe</name>
              <description>Frequency Division Coefficient</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>R_ESERVED</name>
                  <description>Reserved. No output.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV1</name>
                  <description>1/1</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV2</name>
                  <description>1/2</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV4</name>
                  <description>1/4</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV6</name>
                  <description>1/6</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV8</name>
                  <description>1/8</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV12</name>
                  <description>1/12</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV16</name>
                  <description>1/16</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV24</name>
                  <description>1/24</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV32</name>
                  <description>1/32</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV48</name>
                  <description>1/48</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV64</name>
                  <description>1/64</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV96</name>
                  <description>1/96</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV128</name>
                  <description>1/128</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV176</name>
                  <description>1/176</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV192</name>
                  <description>1/192</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>fsout_cfg</name>
          <description>ASRC Out Sample Rate Configuration Register</description>
          <addressOffset>0x84</addressOffset>
          <fields>
            <field>
              <name>fsout_gate</name>
              <description>fsout Clock Gate Enable Control</description>
              <bitRange>[20:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>fsin_extcfg</name>
          <description>ASRC Input Sample Pulse Extend Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <fields>
            <field>
              <name>extend</name>
              <description>Extend the bit when using ASRC.</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cyclenum</name>
              <description>The Cycle Number of Pulse Extend.\n\nThe cycle is BCLK and is at least 1.</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>asrcen</name>
          <description>ASRC Enable Register</description>
          <addressOffset>0x8C</addressOffset>
          <fields>
            <field>
              <name>asrc_fn</name>
              <description>ASRC Function Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>asrcmancfg</name>
          <description>ASRC Manual Ratio Configuration Register</description>
          <addressOffset>0x90</addressOffset>
          <fields>
            <field>
              <name>asrc_ratio_manual_en</name>
              <description>Manual Configuration of ASRC Ratio Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>asrc_ratio_value_manual_cfg</name>
              <description>ASRD Ration Value Manual Configure</description>
              <bitRange>[25:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>asrcratiostat</name>
          <description>ASRC Status Register</description>
          <addressOffset>0x94</addressOffset>
          <fields>
            <field>
              <name>asrc_buf_overflow_sta</name>
              <description>ASRC Receive Data Buffer Overflow State\n\nIt can control thye mute with lock.</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OVERFLOW</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERFLOW</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adapt_comput_lock</name>
              <description>Adaptive Ratio Computational Lock</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adapt_comput_value</name>
              <description>Adaptive Ratio Computational Value</description>
              <bitRange>[25:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>asrcfifostat</name>
          <description>ASRC FIFO Level Status Register</description>
          <addressOffset>0x98</addressOffset>
          <fields>
            <field>
              <name>asrc_rx_fifo_full_leval</name>
              <description>ASRC RXFIFO Full Level\n\nThe manually-configured FIFO fill level for the ratio value of the received data.</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>asrcmbistcfg</name>
          <description>ASRC MBIST Test Configuration Register</description>
          <addressOffset>0x9C</addressOffset>
          <fields>
            <field>
              <name>asrc_ram_bist_en</name>
              <description>ASTC RAM BIST Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>asrc_rom_bist_en</name>
              <description>ASRC ROM BIST Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>asrcmbiststat</name>
          <description>ASRC MBIST Test Status Register</description>
          <addressOffset>0xA0</addressOffset>
          <fields>
            <field>
              <name>rom_bist_error_xor</name>
              <description>ROM BIST error xor</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rom_bist_error_sum</name>
              <description>ROM BIST error sum</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rom_busy_status</name>
              <description>ROM busy status</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ram_bist_err_status</name>
              <description>RAM BIST error status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERROR</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ram_bist_error_pattern</name>
              <description>RAM BIST error pattern</description>
              <bitRange>[6:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ram_bist_error_cycle</name>
              <description>RAM BIST error cycle</description>
              <bitRange>[3:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ram_stop_status</name>
              <description>RAM stop status</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RUNNING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ram_busy_status</name>
              <description>RAM busy status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMIC</name>
      <description>DMIC</description>
      <groupName>Audio</groupName>
      <baseAddress>0x02031000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>DMIC</name>
        <value>40</value>
      </interrupt>
      <registers>
        <register>
          <name>dmic_en</name>
          <description>DMIC Enable Control Register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>dmic_sr</name>
          <description>DMIC Sample Rate Register</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>dmic_ctr</name>
          <description>DMIC Control Register</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>dmic_data</name>
          <description>DMIC Data Register</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>dmic_intc</name>
          <description>DMIC Interrupt Control Register</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>dmic_ints</name>
          <description>DMIC Interrupt Status Register</description>
          <addressOffset>0x18</addressOffset>
        </register>
        <register>
          <name>dmic_rxfifo_ctr</name>
          <description>DMIC RXFIFO Control Register</description>
          <addressOffset>0x1C</addressOffset>
        </register>
        <register>
          <name>dmic_rxfifo_sta</name>
          <description>DMIC RXFIFO Status Register</description>
          <addressOffset>0x20</addressOffset>
        </register>
        <register>
          <name>dmic_ch_num</name>
          <description>DMIC Channel Numbers Register</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <name>dmic_ch_map</name>
          <description>DMIC Channel Mapping Register</description>
          <addressOffset>0x28</addressOffset>
        </register>
        <register>
          <name>dmic_cnt</name>
          <description>DMIC Counter Register</description>
          <addressOffset>0x2C</addressOffset>
        </register>
        <register>
          <name>data0_data1_vol_ctr</name>
          <description>Data0 and Data1 Volume Control Register</description>
          <addressOffset>0x30</addressOffset>
        </register>
        <register>
          <name>data2_data3_vol_ctr</name>
          <description>Data2 And Data3 Volume Control Register</description>
          <addressOffset>0x34</addressOffset>
        </register>
        <register>
          <name>hpf_en_ctr</name>
          <description>High Pass Filter Enable Control Register</description>
          <addressOffset>0x38</addressOffset>
        </register>
        <register>
          <name>hpf_coef</name>
          <description>High Pass Filter Coefficient Register</description>
          <addressOffset>0x3C</addressOffset>
        </register>
        <register>
          <name>hpf_gain</name>
          <description>High Pass Filter Gain Register</description>
          <addressOffset>0x40</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>OWA</name>
      <description>One Wire Audio</description>
      <groupName>Audio</groupName>
      <baseAddress>0x02036000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>OWA</name>
        <value>39</value>
      </interrupt>
      <registers>
        <register>
          <name>owa_gen_ctl</name>
          <description>OWA General Control Register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>owa_tx_cfig</name>
          <description>OWA TX Configuration Register</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>owa_rx_cfig</name>
          <description>OWA RX Configuration Register</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>owa_ista</name>
          <description>OWA Interrupt Status Register</description>
          <addressOffset>0xC</addressOffset>
        </register>
        <register>
          <name>owa_rxfifo</name>
          <description>OWA RXFIFO Register</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>owa_fctl</name>
          <description>OWA FIFO Control Register</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>owa_fsta</name>
          <description>OWA FIFO Status Register</description>
          <addressOffset>0x18</addressOffset>
        </register>
        <register>
          <name>owa_int</name>
          <description>OWA Interrupt Control Register</description>
          <addressOffset>0x1C</addressOffset>
        </register>
        <register>
          <name>owa_tx_fifo</name>
          <description>OWA TX FIFO Register</description>
          <addressOffset>0x20</addressOffset>
        </register>
        <register>
          <name>owa_tx_cnt</name>
          <description>OWA TX Counter Register</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <name>owa_rx_cnt</name>
          <description>OWA RX Counter Register</description>
          <addressOffset>0x28</addressOffset>
        </register>
        <register>
          <name>owa_tx_chsta0</name>
          <description>OWA TX Channel Status Register0</description>
          <addressOffset>0x2C</addressOffset>
        </register>
        <register>
          <name>owa_tx_chsta1</name>
          <description>OWA TX Channel Status Register1</description>
          <addressOffset>0x30</addressOffset>
        </register>
        <register>
          <name>owa_rxchsta0</name>
          <description>OWA RX Channel Status Register0</description>
          <addressOffset>0x34</addressOffset>
        </register>
        <register>
          <name>owa_rxchsta1</name>
          <description>OWA RX Channel Status Register1</description>
          <addressOffset>0x38</addressOffset>
        </register>
        <register>
          <name>owa_exp_ctl</name>
          <description>OWA Expand Control Register</description>
          <addressOffset>0x40</addressOffset>
        </register>
        <register>
          <name>owa_exp_ista</name>
          <description>OWA Expand Interrupt Status Register</description>
          <addressOffset>0x44</addressOffset>
        </register>
        <register>
          <name>owa_exp_info_0</name>
          <description>OWA Expand Infomation Register0</description>
          <addressOffset>0x48</addressOffset>
        </register>
        <register>
          <name>owa_exp_info_1</name>
          <description>OWA Expand Infomation Register1</description>
          <addressOffset>0x4C</addressOffset>
        </register>
        <register>
          <name>owa_exp_dbg_0</name>
          <description>OWA Expand Debug Register0</description>
          <addressOffset>0x50</addressOffset>
        </register>
        <register>
          <name>owa_exp_dbg_1</name>
          <description>OWA Expand Debug Register1</description>
          <addressOffset>0x54</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>AUDIO_CODEC</name>
      <description>Audio Codec</description>
      <groupName>Audio</groupName>
      <baseAddress>0x02030000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>AUDIO_CODEC</name>
        <value>41</value>
      </interrupt>
      <registers>
        <register>
          <name>ac_dac_dpc</name>
          <description>DAC Digital Part Control Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>en_da</name>
              <description>DAC Digital Part Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>modqu</name>
              <description>Internal DAC Quantization Levels.\n\nLevels = [7*(21 + MODQU[3:0])]/128\n\nDefault levels = 7*21/128 = 1.15</description>
              <bitRange>[28:25]</bitRange>
            </field>
            <field>
              <name>dwa</name>
              <description>DWA Function Disable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hpf_en</name>
              <description>High Pass Filter Enable</description>
              <bitRange>[18:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dvol</name>
              <description>Digital Volume Control: DVC\n\nATT = DVC[5:0] * (-1.16 dB)\n\n64 steps, -1.16 dB/step</description>
              <bitRange>[17:12]</bitRange>
            </field>
            <field>
              <name>hub_en</name>
              <description>Audio Hub Enable\n\nThe bit takes effect only when the EN_DA is set to 1.\n\nSystem Domain: Audio Codec/I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable.</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dac_vol_ctrl</name>
          <description>DAC Volume Control Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>dac_vol_sel</name>
              <description>DAC Volume Control Selection Enable</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_vol_l</name>
              <description>DAC left channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>dac_vol_r</name>
              <description>DAC right channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_fifoc</name>
          <description>DAC FIFO Control Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>dac_fs</name>
              <description>Sample Rate of DAC</description>
              <bitRange>[31:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FS48K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FS32K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FS24K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FS16K</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FS12K</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FS8K</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FS192K</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FS96K</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fir_ver</name>
              <description>FIR Version</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TAP_64</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TAP_32</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>send_last</name>
              <description>Audio sample select when TX FIFO underrun</description>
              <bitRange>[26:26]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LAST</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_mode</name>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BIG_ENDIAN</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LITTLE_ENDIAN</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_drq_clr_cnt</name>
              <description>DAC DRQ clear count</description>
              <bitRange>[14:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WLEVEL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N4</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N8</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N16</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_trig_level</name>
              <description>TX FIFO Empty Trigger Level</description>
              <bitRange>[14:8]</bitRange>
            </field>
            <field>
              <name>dac_mono_en</name>
              <description>DAC Mono Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STEREO</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MONO</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_sample_bits</name>
              <description>Transmitting Audio Sample Resolution</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BITS_16</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_20</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_drq_en</name>
              <description>DAC FIFO Empty DRQ Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_irq_en</name>
              <description>DAC FIFO Empty IRQ Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_underrun_irq_en</name>
              <description>DAC FIFO Underrun IRQ Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_overrun_irq_en</name>
              <description>DAC FIFO Overrun IRQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_flush</name>
              <description>DAC FIFO Flush</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SELF_CLEAR</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLUSH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_fifos</name>
          <description>DAC FIFO Status Register</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>tx_empty</name>
              <description>TX FIFO Empty</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_ROOM</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ROOM</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txe_cnt</name>
              <description>TX FIFO Empty Space Word Counter</description>
              <bitRange>[22:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>txe_int</name>
              <description>TX FIFO Empty Pending Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txu_int</name>
              <description>TX FIFO Underrun Pending Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txo_int</name>
              <description>TX FIFO Overrun Pending Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_txdata</name>
          <description>DAC TX DATA Register</description>
          <addressOffset>0x20</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>tx_data</name>
              <description>Write the transmitting left and right channel sample data to this register one by one. Write the left channel sample data first and then the right channel sample.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_cnt</name>
          <description>DAC TX FIFO Counter Register</description>
          <addressOffset>0x24</addressOffset>
          <fields>
            <field>
              <name>tx_cnt</name>
              <description>TX Sample Counter\n\nThe audio sample number of sending into TXFIFO.\n\nWhen one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial valve at any time. After being updated by the initial value, the counter register should count from this initial value.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_dg</name>
          <description>DAC Debug Register</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>dac_modu_select</name>
              <description>DAC Modulator Debug Mode</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEBUG</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_pattern_select</name>
              <description>DAC Pattern Select</description>
              <bitRange>[10:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal (Audio sample from TX FIFO)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SIN6</name>
                  <description>-6 dB Sin wave</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SIN60</name>
                  <description>-60 dB Sin wave</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SILENT</name>
                  <description>Silent wave</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>codec_clk_select</name>
              <description>CODEC Clock Source Select</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL</name>
                  <description>CODEC clock from PLL</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OSC</name>
                  <description>CODEC clock from OSC (for Debug)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>da_swp</name>
              <description>DAC Output Channel Swap Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adda_loop_mode</name>
              <description>ADDA Loop Mode Select</description>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC12</name>
                  <description>ADDA LOOP MODE DACL/DACR is connected to ADC1/ADC2</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC3</name>
                  <description>ADDA LOOP MODE DACL/DACR is connected to ADC3</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_fifoc</name>
          <description>ADC FIFO Control Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x00000400</resetValue>
          <resetMask>0xFF310FFF</resetMask>
          <fields>
            <field>
              <name>adfs</name>
              <description>Sample Rate of ADC \n\n44.1 kHz/22.05 kHz/11.025 kHz can be supported by Audio PLL Configure Bit.</description>
              <bitRange>[31:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>48KHZ</name>
                  <description>48 kHz</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>24KHZ</name>
                  <description>24 kHz</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>12KHZ</name>
                  <description>12 kHz</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>32KHZ</name>
                  <description>32 kHz</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>16KHZ</name>
                  <description>16 kHz</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>8KHZ</name>
                  <description>8 kHz</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_ESERVED</name>
                  <description>Reserved</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_ad</name>
              <description>ADC Digital Part Enable</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adcfdt</name>
              <description>ADC FIFO delay time for writing data after EN_AD</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>5_MS</name>
                  <description>5 ms</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10_MS</name>
                  <description>10 ms</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>20_MS</name>
                  <description>20 ms</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>30_MS</name>
                  <description>30 ms</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adcdfen</name>
              <description>ADC FIFO delay function for writing data after EN_AD</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_mode</name>
              <description>RX FIFO Output Mode (Mode 0, 1) \n\nFor 20-bit received audio sample:\n\nMode 0: RXDATA[31:0] = {FIFO_O[19:0], 12'h0}\n\nMode 1: RXDATA[31:0] = {12{FIFO_O[19]}, FIFO_O[19:0]}\n\nFor 16-bit received audio sample:\n\nMode 0: RXDATA[31:0] = {FIFO_O[19:4], 16'h0}\n\nMode 1: RXDATA[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]}</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>E_XPANDING_ZERO</name>
                  <description>Expanding '0' at LSB of TX FIFO register</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>E_XPANDING_SIGN</name>
                  <description>Expanding received sample sign bit at MSB of TX FIFO register</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_sync_en_start</name>
              <description>The bit takes effect only when RX_SYNC_EN is set to 1. System Domain: Audio codec/I2S0/I2S1/I2S2/DMIC/OWA RX Synchronize Enable Start.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_sync_en</name>
              <description>Audiocodec RX Synchronize Enable</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_sample_bits</name>
              <description>Receiving Audio Sample Resolution</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>16_BITS</name>
                  <description>16 bits</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>20_BITS</name>
                  <description>20 bits</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_trg_level</name>
              <description>RX FIFO Trigger Level (RXTL[5:0])\n\nInterrupt and DMA request trigger level for RX FIFO normal condition IRQ/DRQ generated when WLEVEL > RXTL[5:0]</description>
              <bitRange>[11:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>adc_drq_en</name>
              <description>ADC FIFO Data Available DRQ Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_irq_en</name>
              <description>ADC FIFO Data Available IRQ Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_overrun_irq_en</name>
              <description>ADC FIFO Overrun IRQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_fifo_flush</name>
              <description>ADC FIFO Flush\n\nWrite '1' to flush TX FIFO, self clear to '0'.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>adc_vol_ctrl1</name>
          <description>ADC Volume Control1 Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0xA0A0A0A0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <dim>3</dim>
              <dimIncrement>0x8</dimIncrement>
              <dimIndex>1-3</dimIndex>
              <name>adc%s_vol</name>
              <description>ADC[i] channel volume (-119.25 dB To 71.25 dB, 0.75 dB/Step)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M_UTE</name>
                  <description>Mute</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N_119_25DB</name>
                  <description>-119.25 dB ...</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0DB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>71_25DB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_fifos</name>
          <description>ADC FIFO Status Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x0081FF0B</resetMask>
          <fields>
            <field>
              <name>rxa</name>
              <description>RX FIFO Available</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_AVAILABLE</name>
                  <description>No available data in RX FIFO</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MORE</name>
                  <description>More than one sample in RX FIFO (>= 1 word)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxa_cnt</name>
              <description>RX FIFO Available Sample Word Counter</description>
              <bitRange>[16:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rxa_int</name>
              <description>RX FIFO Data Available Pending Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <description>No Pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Data Available Pending IRQ\n\nWrite '1' to clear this interrupt or automatic clear if the interrupt condition fails.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxo_int</name>
              <description>RX FIFO Overrun Pending Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <description>No Pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>FIFO Overrun Pending IRQ\n\nWrite '1' to clear this interrupt.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_rxdata</name>
          <description>ADC RX Data Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>rx_data</name>
              <description>RX Sample\n\nThe host can get one sample by reading this register. The left channel sample data comes first and then the right channel sample.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_cnt</name>
          <description>ADC RX Counter Register</description>
          <addressOffset>0x44</addressOffset>
          <fields>
            <field>
              <name>rx_cnt</name>
              <description>RX Sample Counter\n\nThe audio sample number of writing into RXFIFO. When one sample is written by Digital Audio Engine, the RX sample counter register increases by one. The RX sample counter register can be set to any initial valve at any time. After being updated by the initial value, the counter register should count from this initial value.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_dg</name>
          <description>ADC Debug Register</description>
          <addressOffset>0x4C</addressOffset>
          <fields>
            <field>
              <name>ad_swp2</name>
              <description>ADC output channel swap enable (for digital filter)</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ad_swp1</name>
              <description>ADC output channel swap enable (for digital filter)</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>adc_dig_ctrl</name>
          <description>ADC Digtial Control Register</description>
          <addressOffset>0x50</addressOffset>
          <fields>
            <field>
              <name>adc3_vol_en</name>
              <description>ADC3 Volume Control Enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc1_2_vol_en</name>
              <description>ADC1/2 Volume Control Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_channel_en</name>
              <description>Bit 3: ADC4 enabled\n\nBit 2: ADC3 enabled\n\nBit 1: ADC2 enabled\n\nBit 0: ADC1 enabled</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>vra1speedup_ctrl</name>
          <description>VRA1 Speedup Down Control Register</description>
          <addressOffset>0x54</addressOffset>
          <fields>
            <field>
              <name>vra1speedup_state</name>
              <description>Only if VAR1SPEEDUP_Further_CTRL (0x310[22]) is set 0, VAR1Speedup Down State is valid.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_WORK</name>
                  <description>VAR1Speedup_Down does not work.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WORK</name>
                  <description>VAR1Speedup_Down works.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>vra1speedup_ctrl</name>
              <description>VAR1Speedup Down Manual Control Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled.\n\nVAR1Speedup Down converts to 1 after the bus rst releases 32 ms.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled.\n\nVAR1Speedup Down converts to 1 immediately.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>vra1speedup_rst_ctrl</name>
              <description>VAR1Speedup Down RST Manual Control Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled.\n\nVAR1Speedup Down converts to 1 after the bus rst releases 32 ms.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled.\n\nVAR1Speedup Down reset 0 immediately.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_dap_ctr</name>
          <description>DAC DAP Control Register</description>
          <addressOffset>0xF0</addressOffset>
          <fields>
            <field>
              <name>ddap_en</name>
              <description>DAP for DRC enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASSED</name>
                  <description>Bypassed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddap_drc_en</name>
              <description>DRC enable control</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddap_hpf_en</name>
              <description>HPF enable control</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_dap_ctr</name>
          <description>ADC DAP Control Register</description>
          <addressOffset>0xF8</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>1,0</dimIndex>
              <name>adc_dap%s_en</name>
              <description>DAP[i] for ADC enable\n\nDAP0 control ADC1/2\n\nDAP1 control ADC3</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASSED</name>
                  <description>Bypassed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>1,0</dimIndex>
              <name>adc_drc%s_en</name>
              <description>ADC DRC[i] enable control</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>1,0</dimIndex>
              <name>adc_hpf%s_en</name>
              <description>ADC HPF[i] enable control</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hhpfc</name>
          <description>DAC DRC High HPF Coef Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x000000FF</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>hhpfc</name>
              <description>HPF coefficient setting and the data is 3.24 format.</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lhpfc</name>
          <description>DAC DRC Low HPF Coef Register</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0000FAC1</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>lhpfc</name>
              <description>HPF coefficient setting and the data is 3.24 format.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_ctrl</name>
          <description>DAC DRC Control Register</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x0000BFFF</resetMask>
          <fields>
            <field>
              <name>drc_dealy_buffer_data_output_state</name>
              <description>DRC delay buffer data output state when The DRC delay function is enabled and the DRC function is disabled. After disabling the DRC function and this bit goes to 0, write the DRC delay function bit to 0.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_COMPLETED</name>
                  <description>Not completed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMPLETED</name>
                  <description>Completed</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>signal_delay_time_setting</name>
              <description>Signal delay time setting\n\nDelay time = 8*(n + 1) fs, n less than 30\n\nWhen the delay function is disabled, the signal delay time is unused.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>dac_drc_delay_buf_en</name>
              <description>The delay buffer use or not when the DRC is disabled and the DRC buffer data output completely.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D_O_NOT_USE_THE_BUFFER</name>
                  <description>Do not use the buffer.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>U_SE_THE_BUFFER</name>
                  <description>Use the buffer.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_drc_gain_max_limit_en</name>
              <description>DRC gain max limit enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_drc_gain_min_limit_en</name>
              <description>DRC gain min limit enable When this function is enabled, it will overwrite the noise detect function.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_drc_detect_noise_en</name>
              <description>Control the DRC to detect noise when ET is enabled.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_drc_signal_func_sel</name>
              <description>Signal function select\n\nWhen the signal function selects the Peak filter, the RMS parameter is unused. (AC_DRC_LRMSHAT, AC_DRC_LRMSLAT, AC_DRC_LRMSHAT, AC_DRC_LRMSLAT)\n\nWhen the signal function selects the RMS filter, the Peak filter parameter is unused. (AC_DRC_LPFHAT, AC_DRC_LPFLAT, AC_DRC_RPFHAT, AC_DRC_RPFLAT, AC_DRC_LPFHRT, AC_DRC_LPFLRT, AC_DRC_RPFHRT, and AC_DRC_RPFLRT)</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RMS</name>
                  <description>RMS filter</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P_EAK</name>
                  <description>Peak filter</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_drc_delay_func_en</name>
              <description>Delay function enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled\n\nWhen the bit is disabled, the signal delay time is unused.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_drc_lt_en</name>
              <description>DRC LT enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled\n\nWhen the bit is disabled, Kl and OPL parameter is unused.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dac_drc_et_en</name>
              <description>DRC ET enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled\n\nWhen the bit is disabled, Ke and OPE parameter is unused.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lpfhat</name>
          <description>DAC DRC Left Peak Filter High Attack Time Coef Register</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0000000B</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lpfhat</name>
              <description>The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lpflat</name>
          <description>DAC DRC Left Peak Filter Low Attack Time Coef Register</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x000077BF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lpflat</name>
              <description>The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_rpfhat</name>
          <description>DAC DRC Right Peak Filter High Attack Time Coef Register</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0000000B</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_rpfhat</name>
              <description>The right peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_rpflat</name>
          <description>DAC DRC Peak Filter Low Attack Time Coef Register</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x000077BF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_rpflat</name>
              <description>The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lpfhrt</name>
          <description>DAC DRC Left Peak Filter High Release Time Coef Register</description>
          <addressOffset>0x11C</addressOffset>
          <resetValue>0x000000FF</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lpfhrt</name>
              <description>The left peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lpflrt</name>
          <description>DAC DRC Left Peak Filter Low Release Time Coef Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0000E1F8</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lpflrt</name>
              <description>The left peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_rpfhrt</name>
          <description>DAC DRC Right Peak filter High Release Time Coef Register</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x000000FF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_rpfhrt</name>
              <description>The right peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_rpflrt</name>
          <description>DAC DRC Right Peak filter Low Release Time Coef Register</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0000E1F8</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_rpflrt</name>
              <description>The right peak filter release time parameter setting, which is determined by the equation that AT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lrmshat</name>
          <description>DAC DRC Left RMS Filter High Coef Register</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lrmshat</name>
              <description>The left RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lrmslat</name>
          <description>DAC DRC Left RMS Filter Low Coef Register</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x00002BAF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lrmslat</name>
              <description>The left RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_rrmshat</name>
          <description>DAC DRC Right RMS Filter High Coef Register</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x00002BAF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_rrmshat</name>
              <description>The right RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_rrmslat</name>
          <description>DAC DRC Right RMS Filter Low Coef Register</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x00002BAF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_rrmslat</name>
              <description>The right RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hct</name>
          <description>DAC DRC Compressor Threshold High Setting Register</description>
          <addressOffset>0x13C</addressOffset>
          <resetValue>0x000006A4</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hct</name>
              <description>The compressor threshold setting, which is set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is - 40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lct</name>
          <description>DAC DRC Compressor Slope High Setting Register</description>
          <addressOffset>0x140</addressOffset>
          <resetValue>0x0000D3C0</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lct</name>
              <description>The compressor threshold setting, which is set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is - 40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hkc</name>
          <description>DAC DRC Compressor Slope High Setting Register</description>
          <addressOffset>0x144</addressOffset>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hkc</name>
              <description>The slope of the compressor, which is determined by the equation that Kc = 1/R. R is the ratio of the compressor, which is always an integer. The format is 8.24. (The default value is 2:1)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lkc</name>
          <description>DAC DRC Compressor Slope Low Setting Register</description>
          <addressOffset>0x148</addressOffset>
          <fields>
            <field>
              <name>dac_drc_lkc</name>
              <description>The slope of the compressor, which is determined by the equation that Kc = 1/R. R is the ratio of the compressor, which is always an integer. The format is 8.24. (The default value is 2:1)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hopc</name>
          <description>DAC DRC Compressor High Output at Compressor Threshold Register</description>
          <addressOffset>0x14C</addressOffset>
          <resetValue>0x0000F95B</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hopc</name>
              <description>The output of the compressor, which is determined by the equation -OPC/6.0206. The format is 8.24 (The default value is -40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lopc</name>
          <description>DAC DRC Compressor Low Output at Compressor Threshold Register</description>
          <addressOffset>0x150</addressOffset>
          <resetValue>0x00002C3F</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lopc</name>
              <description>The output of the compressor, which is determined by the equation OPC/6.0206. The format is 8.24. (The default value is -40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hlt</name>
          <description>DAC DRC Limiter Threshold High Setting Register</description>
          <addressOffset>0x154</addressOffset>
          <resetValue>0x000001A9</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hlt</name>
              <description>The limiter threshold setting, which is set by the equation that LTin = -LT/6.0206, The format is 8.24. (The default value is -10 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_llt</name>
          <description>DAC DRC Limiter Threshold Low Setting Register</description>
          <addressOffset>0x158</addressOffset>
          <resetValue>0x000034F0</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_llt</name>
              <description>The limiter threshold setting, which is set by the equation that LTin = -LT/6.0206. The format is 8.24. (The default value is -10 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hkl</name>
          <description>DAC DRC Limiter Slope High Setting Register</description>
          <addressOffset>0x15C</addressOffset>
          <resetValue>0x00000005</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hkl</name>
              <description>The slope of the limiter which is determined by the equation that Kl = 1/R. R is the ratio of the limiter, which is always an integer. The format is 8.24. (The default value is &lt;50:1>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lkl</name>
          <description>DAC DRC Limiter Slope Low Setting Register</description>
          <addressOffset>0x160</addressOffset>
          <resetValue>0x00001EB8</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lkl</name>
              <description>The slope of the limiter, which is determined by the equation that Kl = 1/R. R is the ratio of the limiter, which is always an integer. The format is 8.24. (The default value is &lt;50:1>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hopl</name>
          <description>DAC DRC Limiter High Output at Limiter Threshold</description>
          <addressOffset>0x164</addressOffset>
          <resetValue>0x0000FBD8</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hopl</name>
              <description>The output of the limiter, which is determined by equation OPT/6.0206. The format is 8.24. (The default value is -25 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lopl</name>
          <description>DAC DRC Limiter Low Output at Limiter Threshold</description>
          <addressOffset>0x168</addressOffset>
          <resetValue>0x0000FBA7</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lopl</name>
              <description>The output of the limiter, which is determined by equation OPT/6.0206. The format is 8.24. (The default value is -25 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_het</name>
          <description>DAC DRC Expander Threshold High Setting Register</description>
          <addressOffset>0x16C</addressOffset>
          <resetValue>0x00000BA0</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_het</name>
              <description>The expander threshold setting, which is set by the equation that ETin = -ET/6.0206. The format is 8.24. (The default value is -70 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_let</name>
          <description>DAC DRC Expander Threshold Low Setting Register</description>
          <addressOffset>0x170</addressOffset>
          <resetValue>0x00007291</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_let</name>
              <description>The expander threshold setting, which is set by the equation that ETin = -ET/6.0206. The format is 8.24. (The default value is -70 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hke</name>
          <description>DAC DRC Expander Slope High Setting Register</description>
          <addressOffset>0x174</addressOffset>
          <resetValue>0x00000500</resetValue>
          <resetMask>0x00003FFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hke</name>
              <description>The slope of the expander, which is determined by the equation that Ke = 1/R. R is the ratio of the expander, which is always an integer and the ke must larger than 50. The format is 8.24. (The default value is &lt;1:5>)</description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lke</name>
          <description>DAC DRC Expander Slope Low Setting Register</description>
          <addressOffset>0x178</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lke</name>
              <description>The slope of the expander, which is determined by the equation that Ke = 1/R. R is the ratio of the expander, which is always an integer and the ke must larger than 50. The format is 8.24. (The default value is &lt;1:5>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hope</name>
          <description>DAC DRC Expander High Output at Expander Threshold</description>
          <addressOffset>0x17C</addressOffset>
          <resetValue>0x0000F45F</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hope</name>
              <description>The output of the expander, which is determined by equation OPE/6.0206. The format is 8.24. (The default value is -70 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lope</name>
          <description>DAC DRC Expander Low Output at Expander Threshold</description>
          <addressOffset>0x180</addressOffset>
          <resetValue>0x00008D6E</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lope</name>
              <description>The output of the expander which is determined by equation OPE/6.0206. The format is 8.24. (The default value is -70 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hkn</name>
          <description>DAC DRC Linear Slope High Setting Register</description>
          <addressOffset>0x184</addressOffset>
          <resetValue>0x00000100</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hkn</name>
              <description>The slope of the linear, which is determined by the equation that Kn = 1/R. R is the ratio of the linear, which is always an integer. The format is 8.24. (The default value is &lt;1:1>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_lkn</name>
          <description>DAC DRC Linear Slope Low Setting Register</description>
          <addressOffset>0x188</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_lkn</name>
              <description>The slope of the linear, which is determined by the equation that Kn = 1/R. R is the ratio of the linear, which is always an integer. The format is 8.24. (The default value is &lt;1:1>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_sfhat</name>
          <description>DAC DRC Smooth filter Gain High Attack Time Coef Register</description>
          <addressOffset>0x18C</addressOffset>
          <resetValue>0x00000002</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>dac_drc_sfhat</name>
              <description>The smooth filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 5 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_sflat</name>
          <description>DAC DRC Smooth filter Gain Low Attack Time Coef Register</description>
          <addressOffset>0x190</addressOffset>
          <resetValue>0x00005600</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_sflat</name>
              <description>The smooth filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 5 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_sfhrt</name>
          <description>DAC DRC Smooth filter Gain High Release Time Coef Register</description>
          <addressOffset>0x194</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>dac_drc_sfhrt</name>
              <description>The gain smooth filter release time parameter setting, which is determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 200 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_sflrt</name>
          <description>DAC DRC Smooth filter Gain Low Release Time Coef Register</description>
          <addressOffset>0x198</addressOffset>
          <resetValue>0x00000F04</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_sflrt</name>
              <description>The gain smooth filter release time parameter setting, which is determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 200 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_mxghs</name>
          <description>DAC DRC MAX Gain High Setting Register</description>
          <addressOffset>0x19C</addressOffset>
          <resetValue>0x0000FE56</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_mxghs</name>
              <description>The max gain setting, which is determined by equation MXG =MXG/6.0206. The format is 8.24 and must -20 dB &lt; MXG &lt; 30 dB (The default value is -10 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_mxgls</name>
          <description>DAC DRC MAX Gain Low Setting Register</description>
          <addressOffset>0x1A0</addressOffset>
          <resetValue>0x0000CB0F</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_mxgls</name>
              <description>The max gain setting, which is determined by equation MXG =MXG/6.0206. The format is 8.24 and must -20 dB &lt; MXG &lt; 30 dB (The default value is -10 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_mnghs</name>
          <description>DAC DRC MIN Gain High Setting Register</description>
          <addressOffset>0x1A4</addressOffset>
          <resetValue>0x0000F95B</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_mnghs</name>
              <description>The min gain setting, which is determined by equation MXG =MXG/6.0206. The format is 8.24 and must -60 dB  MNG  -40 dB (The default value is -40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_mngls</name>
          <description>DAC DRC MIN Gain Low Setting Register</description>
          <addressOffset>0x1A8</addressOffset>
          <resetValue>0x00002C3F</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_mngls</name>
              <description>The min gain setting, which is determined by equation MXG =MNG/6.0206. The format is 8.24 and must -60 dB  MNG  -40 dB (The default value is -40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_epshc</name>
          <description>DAC DRC Expander Smooth Time High Coef Register</description>
          <addressOffset>0x1AC</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>dac_drc_epshc</name>
              <description>The gain smooth filter release and attack time parameter setting in expander region, which are determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_epslc</name>
          <description>DAC DRC Expander Smooth Time Low Coef Register</description>
          <addressOffset>0x1B0</addressOffset>
          <resetValue>0x0000640C</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_epslc</name>
              <description>The gain smooth filter release and attack time parameter setting in expander region, which are determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hpfhgain</name>
          <description>DAC DRC HPF Gain High Coef Register</description>
          <addressOffset>0x1B8</addressOffset>
          <resetValue>0x00000100</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hpfhgain</name>
              <description>The gain of HPF coefficient. The format is 3.24. (gain = 1)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_dac_drc_hpflgain</name>
          <description>DAC DRC HPF Gain Low Coef Register</description>
          <addressOffset>0x1BC</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>dac_drc_hpflgain</name>
              <description>The gain of HPF coefficient. The format is 3.24. (gain = 1)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hhpfc</name>
          <description>ADC DRC High HPF Coef Register</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x000000FF</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>hhpfc</name>
              <description>HPF coefficient setting and the data is 3.24 format.</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lhpfc</name>
          <description>ADC DRC Low HPF Coef Register</description>
          <addressOffset>0x204</addressOffset>
          <resetValue>0x0000FAC1</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>lhpfc</name>
              <description>HPF coefficient setting and the data is 3.24 format.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_ctrl</name>
          <description>ADC DRC Control Register</description>
          <addressOffset>0x208</addressOffset>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x0000BFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_delay_buf_output_state</name>
              <description>DRC delay buffer data output state when The DRC delay function is enabled and the DRC function is disabled. After disabled DRC function and this bit goes to 0, the user should write the DRC delay function bit to 0.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_COMPLETED</name>
                  <description>Not completed</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMPLETED</name>
                  <description>Completed</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_drc_signal_delay_time_set</name>
              <description>Signal delay time setting\n\nDelay time = 8*(n + 1) fs, n &lt; 6'h30\n\nWhen the delay function is disabled, the signal delay time is unused.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>adc_drc_delay_buf_en</name>
              <description>The delay buffer use or not when the DRC is disabled and the DRC buffer data output completely.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D_O_NOT_USE_THE_BUFFER</name>
                  <description>Do not use the buffer</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>U_SE_THE_BUFFER</name>
                  <description>Use the buffer</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_drc_gain_max_limit_en</name>
              <description>DRC gain max limit enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_drc_gain_min_limit_en</name>
              <description>DRC gain min limit enable\n\nWhen this fuction is enabled, it will overwrite the noise detect function.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_drc_detect_noise_en</name>
              <description>Control the DRC to detect noise when ET is enabled</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_drc_signal_func_sel</name>
              <description>Signal function select\n\nWhen the signal function selects the Peak filter, the RMS parameter is unused. (AC_DRC_LRMSHAT, AC_DRC_LRMSLAT, AC_DRC_LRMSHAT, and AC_DRC_LRMSLAT)\n\nWhen the signal function selects the RMS filter, the Peak filter parameter is unused. (AC_DRC_LPFHAT, AC_DRC_LPFLAT, AC_DRC_RPFHAT, AC_DRC_RPFLAT, AC_DRC_LPFHRT, AC_DRC_LPFLRT, AC_DRC_RPFHRT, and AC_DRC_RPFLRT)</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RMS</name>
                  <description>RMS filter</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P_EAK</name>
                  <description>Peak filter</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_drc_delay_func_en</name>
              <description>Delay function enable\n\nWhen the bit is disabled, the signal delay time is unused.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_drc_lt_en</name>
              <description>DRC LT enable\n\nWhen the bit is disabled, Kl and OPL parameter is unused.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_drc_et_en</name>
              <description>DRC ET enable\n\nWhen the bit is disabled, Ke and OPE parameter is unused.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lpfhat</name>
          <description>ADC DRC Left Peak Filter High Attack Time Coef Register</description>
          <addressOffset>0x20C</addressOffset>
          <resetValue>0x0000000B</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lpfhat</name>
              <description>The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lpflat</name>
          <description>ADC DRC Left Peak Filter Low Attack Time Coef Register</description>
          <addressOffset>0x210</addressOffset>
          <resetValue>0x000077BF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lpflat</name>
              <description>The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_rpfhat</name>
          <description>ADC DRC Right Peak Filter High Attack Time Coef Register</description>
          <addressOffset>0x214</addressOffset>
          <resetValue>0x0000000B</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_rpfhat</name>
              <description>The right peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_rpflat</name>
          <description>ADC DRC Right Peak Filter Low Attack Time Coef Register</description>
          <addressOffset>0x218</addressOffset>
          <resetValue>0x000077BF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_rpflat</name>
              <description>The right peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lpfhrt</name>
          <description>ADC DRC Left Peak Filter High Release Time Coef Register</description>
          <addressOffset>0x21C</addressOffset>
          <resetValue>0x000000FF</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lpfhrt</name>
              <description>The left peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lpflrt</name>
          <description>ADC DRC Left Peak Filter Low Release Time Coef Register</description>
          <addressOffset>0x220</addressOffset>
          <resetValue>0x0000E1F8</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lpflrt</name>
              <description>The left peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_rpfhrt</name>
          <description>ADC DRC Right Peak Filter High Release Time Coef Register</description>
          <addressOffset>0x224</addressOffset>
          <resetValue>0x000000FF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_rpfhrt</name>
              <description>The right peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_rpflrt</name>
          <description>ADC DRC Right Peak Filter Low Release Time Coef Register</description>
          <addressOffset>0x228</addressOffset>
          <resetValue>0x0000E1F8</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_rpflrt</name>
              <description>The right peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lrmshat</name>
          <description>ADC DRC Left RMS Filter High Coef Register</description>
          <addressOffset>0x22C</addressOffset>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lrmshat</name>
              <description>The left RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lrmslat</name>
          <description>ADC DRC Left RMS Filter Low Coef Register</description>
          <addressOffset>0x230</addressOffset>
          <resetValue>0x00002BAF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lrmslat</name>
              <description>The left RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_rrmshat</name>
          <description>ADC DRC Right RMS Filter High Coef Register</description>
          <addressOffset>0x234</addressOffset>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>adc_drc_rrmshat</name>
              <description>The right RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_rrmslat</name>
          <description>ADC DRC Right RMS Filter Low Coef Register</description>
          <addressOffset>0x238</addressOffset>
          <resetValue>0x00002BAF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_rrmslat</name>
              <description>The right RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hct</name>
          <description>ADC DRC Compressor Threshold High Setting Register</description>
          <addressOffset>0x23C</addressOffset>
          <resetValue>0x000006A4</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hct</name>
              <description>The compressor threshold setting, which is set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is - 40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lct</name>
          <description>ADC DRC Compressor Slope High Setting Register</description>
          <addressOffset>0x240</addressOffset>
          <resetValue>0x0000D3C0</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lct</name>
              <description>The compressor threshold setting, which is set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is - 40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hkc</name>
          <description>ADC DRC Compressor Slope High Setting Register</description>
          <addressOffset>0x244</addressOffset>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hkc</name>
              <description>The slope of the compressor which is determined by the equation that Kc = 1/R. R is the ratio of the compressor, which is always an integer. The format is 8.24. (The default value is &lt;2:1>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lkc</name>
          <description>ADC DRC Compressor Slope Low Setting Register</description>
          <addressOffset>0x248</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lkc</name>
              <description>The slope of the compressor, which is determined by the equation that Kc = 1/R. R is the ratio of the compressor, which is always an integer. The format is 8.24. (The default value is &lt;2:1>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hopc</name>
          <description>ADC DRC Compressor High Output at Compressor Threshold Register</description>
          <addressOffset>0x24C</addressOffset>
          <resetValue>0x0000F95B</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hopc</name>
              <description>The output of the compressor, which is determined by the equation -OPC/6.0206. The format is 8.24. (The default value is -40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lopc</name>
          <description>ADC DRC Compressor Low Output at Compressor Threshold Register</description>
          <addressOffset>0x250</addressOffset>
          <resetValue>0x00002C3F</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lopc</name>
              <description>The output of the compressor, which is determined by the equation OPC/6.0206. The format is 8.24. (The default value is -40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hlt</name>
          <description>ADC DRC Limiter Threshold High Setting Register</description>
          <addressOffset>0x254</addressOffset>
          <resetValue>0x000001A9</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hlt</name>
              <description>The limiter threshold setting, which is set by the equation that LTin = -LT/6.0206. The format is 8.24. (The default value is -10 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_llt</name>
          <description>ADC DRC Limiter Threshold Low Setting Register</description>
          <addressOffset>0x258</addressOffset>
          <resetValue>0x000034F0</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_llt</name>
              <description>The limiter threshold setting, which is set by the equation that LTin = -LT/6.0206. The format is 8.24. (The default value is -10 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hkl</name>
          <description>ADC DRC Limiter Slope High Setting Register</description>
          <addressOffset>0x25C</addressOffset>
          <resetValue>0x00000005</resetValue>
          <resetMask>0x00003FFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hkl</name>
              <description>The slope of the limiter, which is determined by the equation that Kl = 1/R. R is the ratio of the limiter, which is always an integer. The format is 8.24. (The default value is &lt;50:1>)</description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lkl</name>
          <description>ADC DRC Limiter Slope Low Setting Register</description>
          <addressOffset>0x260</addressOffset>
          <resetValue>0x00001EB8</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lkl</name>
              <description>The slope of the limiter, which is determined by the equation that Kl = 1/R. R is the ratio of the limiter, which is always an integer. The format is 8.24. (The default value is &lt;50:1>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hopl</name>
          <description>ADC DRC Limiter High Output at Limiter Threshold</description>
          <addressOffset>0x264</addressOffset>
          <resetValue>0x0000FBD8</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hopl</name>
              <description>The output of the limiter, which is determined by equation OPT/6.0206. The format is 8.24. (The default value is -25 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lopl</name>
          <description>ADC DRC Limiter Low Output at Limiter Threshold</description>
          <addressOffset>0x268</addressOffset>
          <resetValue>0x0000FBA7</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lopl</name>
              <description>The output of the limiter which is determined by equation OPT/6.0206. The format is 8.24. (The default value is -25 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_het</name>
          <description>ADC DRC Expander Threshold High Setting Register</description>
          <addressOffset>0x26C</addressOffset>
          <resetValue>0x00000BA0</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_het</name>
              <description>The expander threshold setting, which is set by the equation that ETin = -ET/6.0206, The format is 8.24. (The default value is -70 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_let</name>
          <description>ADC DRC Expander Threshold Low Setting Register</description>
          <addressOffset>0x270</addressOffset>
          <resetValue>0x00007291</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_let</name>
              <description>The expander threshold setting, which is set by the equation that ETin = -ET/6.0206, The format is 8.24. (The default value is -70 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hke</name>
          <description>ADC DRC Expander Slope High Setting Register</description>
          <addressOffset>0x274</addressOffset>
          <resetValue>0x00000500</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hke</name>
              <description>The slope of the expander, which is determined by the equation that Ke = 1/R. R is the ratio of the expander, which is always an integer and the ke must larger than 50. The format is 8.24. (The default value is &lt;1:5>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lke</name>
          <description>ADC DRC Expander Slope Low Setting Register</description>
          <addressOffset>0x278</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lke</name>
              <description>The slope of the expander, which is determined by the equation that Ke = 1/R. R is the ratio of the expander, which is always an integer and the ke must be larger than 50. The format is 8.24. (The default value is &lt;1:5>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hope</name>
          <description>ADC DRC Expander High Output at Expander Threshold</description>
          <addressOffset>0x27C</addressOffset>
          <resetValue>0x0000F45F</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hope</name>
              <description>The output of the expander, which is determined by equation OPE/6.0206. The format is 8.24. (The default value is -70 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lope</name>
          <description>ADC DRC Expander Low Output at Expander Threshold</description>
          <addressOffset>0x280</addressOffset>
          <resetValue>0x00008D6E</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lope</name>
              <description>The output of the expander, which is determined by equation OPE/6.0206. The format is 8.24. (The default value is -70 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hkn</name>
          <description>ADC DRC Linear Slope High Setting Register</description>
          <addressOffset>0x284</addressOffset>
          <resetValue>0x00000100</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hkn</name>
              <description>The slope of the linear, which is determined by the equation that Kn = 1/R. R is the ratio of the linear, which is always an integer. The format is 8.24. (The default value is &lt;1:1>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_lkn</name>
          <description>ADC DRC Linear Slope Low Setting Register</description>
          <addressOffset>0x288</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_lkn</name>
              <description>The slope of the linear, which is determined by the equation that Kn = 1/R. R is the ratio of the linear, which is always an integer. The format is 8.24. (The default value is &lt;1:1>)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_sfhat</name>
          <description>ADC DRC Smooth filter Gain High Attack Time Coef Register</description>
          <addressOffset>0x28C</addressOffset>
          <resetValue>0x00000002</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>adc_drc_sfhat</name>
              <description>The smooth filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 5 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_sflat</name>
          <description>ADC DRC Smooth filter Gain Low Attack Time Coef Register</description>
          <addressOffset>0x290</addressOffset>
          <resetValue>0x00005600</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_sflat</name>
              <description>The smooth filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 5 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_sfhrt</name>
          <description>ADC DRC Smooth filter Gain High Release Time Coef Register</description>
          <addressOffset>0x294</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>adc_drc_sfhrt</name>
              <description>The gain smooth filter release time parameter setting, which is determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 200 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_sflrt</name>
          <description>ADC DRC Smooth filter Gain Low Release Time Coef Register</description>
          <addressOffset>0x298</addressOffset>
          <resetValue>0x00000F04</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_sflrt</name>
              <description>The gain smooth filter release time parameter setting, which is determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 200 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_mxghs</name>
          <description>ADC DRC MAX Gain High Setting Register</description>
          <addressOffset>0x29C</addressOffset>
          <resetValue>0x0000FE56</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_mxghs</name>
              <description>The max gain setting, which is determined by equation MXG =MXG/6.0206. The format is 8.24 and must -20 dB &lt; MXG &lt; 30 dB (The default value is -10 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_mxgls</name>
          <description>ADC DRC MAX Gain Low Setting Register</description>
          <addressOffset>0x2A0</addressOffset>
          <resetValue>0x0000CB0F</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_mxgls</name>
              <description>The max gain setting, which is determined by equation MXG =MXG/6.0206. The format is 8.24 and must -20 dB &lt; MXG &lt; 30 dB (The default value is -10 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_mnghs</name>
          <description>ADC DRC MIN Gain High Setting Register</description>
          <addressOffset>0x2A4</addressOffset>
          <resetValue>0x0000F95B</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_mnghs</name>
              <description>The min gain setting, which is determined by equation MXG =MXG/6.0206. The format is 8.24 and must -60 dB  MNG  -40 dB (The default value is -40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_mngls</name>
          <description>ADC DRC MIN Gain Low Setting Register</description>
          <addressOffset>0x2A8</addressOffset>
          <resetValue>0x00002C3F</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_mngls</name>
              <description>The min gain setting, which is determined by equation MXG =MNG/6.0206. The format is 8.24 and must -60 dB  MNG  -40 dB (The default value is -40 dB)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_epshc</name>
          <description>ADC DRC Expander Smooth Time High Coef Register</description>
          <addressOffset>0x2AC</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>adc_drc_epshc</name>
              <description>The gain smooth filter release and attack time parameter setting in expander region, which is determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_epslc</name>
          <description>ADC DRC Expander Smooth Time Low Coef Register</description>
          <addressOffset>0x2B0</addressOffset>
          <resetValue>0x0000640C</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_epslc</name>
              <description>The gain smooth filter release and attack time parameter setting in expander region, which is determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hpfhgain</name>
          <description>ADC DRC HPF Gain High Coef Register</description>
          <addressOffset>0x2B8</addressOffset>
          <resetValue>0x00000100</resetValue>
          <resetMask>0x000007FF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hpfhgain</name>
              <description>The gain of HPF coefficient setting, which format is 3.24. (gain = 1)</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ac_adc_drc_hpflgain</name>
          <description>ADC DRC HPF Gain Low Coef Register</description>
          <addressOffset>0x2BC</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>adc_drc_hpflgain</name>
              <description>The gain of HPF coefficient setting, which format is 3.24. (gain = 1)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>adc%s</name>
          <description>ADC[i] Analog Control Register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x001CC055</resetValue>
          <resetMask>0xFFFFDFFF</resetMask>
          <fields>
            <field>
              <name>adc_en</name>
              <description>ADC Channel Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mic_pga_en</name>
              <description>MIC PGA Enable</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_d_itcher_c_ontrol</name>
              <description>Dither Control</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N_EW_D_ITHER_O_FF</name>
                  <description>New Dither Off</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>N_EW_D_ITHER_O_N</name>
                  <description>New Dither On</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mic_sin_en</name>
              <description>MIC Single Input Enable</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fminlen</name>
              <description>FMINL Enable</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fminlg</name>
              <description>FMINL Gain Control</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0DB</name>
                  <description>0 dB</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>6DB</name>
                  <description>6 dB</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dsm_dither_lvl</name>
              <description>Dither Level Control (Dither level is positive ralated to the ctrl bits)</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>N_O</name>
                  <description>No Level</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M_IN</name>
                  <description>Min Level</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M_IDDLE</name>
                  <description>Middle Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M_AX</name>
                  <description>Max Level</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lineinlen</name>
              <description>LINEINL Enable</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lineinlg</name>
              <description>LINEINL Gain Control</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0DB</name>
                  <description>0 dB</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>6DB</name>
                  <description>6 dB</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iopbuffer</name>
              <description>PGA Vcm Buffer OP Bias Current Select</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>6UA</name>
                  <description>6 uA</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>7UA</name>
                  <description>7 uA</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>8UA</name>
                  <description>8 uA</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>9UA</name>
                  <description>9 uA</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_pga_ctrl_rcm</name>
              <description>ADC PGA Common Mode Input Impedance Control for MICIN</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>100K</name>
                  <description>100 k</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>75K</name>
                  <description>75 k</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>50K</name>
                  <description>50 k</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>25K</name>
                  <description>25 k</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_pga_in_vcm_ctrl</name>
              <description>ADC PGA Common-Mode Voltage Control</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>900M</name>
                  <description>900 mV</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>800M</name>
                  <description>800 mV</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>750M</name>
                  <description>750 mV</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>700M</name>
                  <description>700 mV</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iopadc</name>
              <description>ADC1-ADC3 Bias Current Select</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1U</name>
                  <description>1 uA</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2U</name>
                  <description>2 uA</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>3U</name>
                  <description>3 uA</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>4U</name>
                  <description>4 uA</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_pga_gain_ctrl</name>
              <description>ADC PGA gain settings:\n\n\n\n0x0: 0 dB \t0x10: 21 dB \n\n0x1: 6 dB \t0x11: 22 dB \n\n0x2: 6 dB \t0x12: 23 dB \n\n0x3: 6 dB \t0x13: 24 dB \n\n0x4: 9 dB \t0x14: 25 dB \n\n0x5: 10 dB\t0x15: 26 dB \n\n0x6: 11 dB\t0x16: 27 dB \n\n0x7: 12 dB\t0x17: 28 dB \n\n0x8: 13 dB\t0x18: 29 dB \n\n0x9: 14 dB\t0x19: 30 dB \n\n0xA: 15 dB\t0x1A: 31 dB \n\n0xB: 16 dB\t0x1B: 32 dB \n\n0xC: 17 dB\t0x1C: 33 dB \n\n0xD: 18 dB\t0x1D: 34 dB \n\n0xE: 19 dB\t0x1E: 35 dB \n\n0xF: 20 dB\t0x1F: 36 dB</description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>adc_iopaaf</name>
              <description>ADC OP AAF Bias Current Select\n\nIOPADC is defined by ADC_REG&lt;15:14> from 1 uA to 4 uA.\n\nFor example: ADC_REG&lt;15:14> = 11, IOPADC = 4 uA \n\n00: 1.50*4 uA = 6 uA \n\n01: 1.75*4 uA = 7 uA \n\n10: 2.00*4 uA = 8 uA \n\n11: 2.25*4 uA = 9 uA</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1_50</name>
                  <description>1.50*IOPADC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_75</name>
                  <description>1.75*IOPADC</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_00</name>
                  <description>2.00*IOPADC</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_25</name>
                  <description>2.25*IOPADC</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x2</dimIncrement>
              <dimIndex>2,1</dimIndex>
              <name>adc_iopsdm%s</name>
              <description>ADC OP SDM Bias Current Select [i]\n\nIOPADC is defined by ADC_REG&lt;15:14> from 1 uA to 4 uA.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1_50</name>
                  <description>1.50*IOPADC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_75</name>
                  <description>1.75*IOPADC</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_00</name>
                  <description>2.00*IOPADC</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_25</name>
                  <description>2.25*IOPADC</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_iopmic</name>
              <description>ADC OP MIC Bias Current Select\n\nIOPADC is defined by ADC_REG&lt;15:14> from 1 uA to 4 uA.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1_50</name>
                  <description>1.50*IOPADC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_75</name>
                  <description>1.75*IOPADC</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_00</name>
                  <description>2.00*IOPADC</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_25</name>
                  <description>2.25*IOPADC</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dac</name>
          <description>DAC Analog Control Register</description>
          <addressOffset>0x310</addressOffset>
          <fields>
            <field>
              <name>current_test_select</name>
              <description>Internal Current Sink Test Enable (from MICIN3P pin)</description>
              <bitRange>[23:23]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEBUG</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iopvrs</name>
              <description>VRA2 Buffer OP and Headphone Feedback Buffer OP Bias Current Select</description>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C6U</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7U</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8U</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9U</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ilineoutamps</name>
              <description>LINEOUT L/R AMP Bias Current Select</description>
              <bitRange>[19:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C6U</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7U</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8U</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9U</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iopdacs</name>
              <description>OPDAC L/R Bias Current Select</description>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C6U</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7U</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8U</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9U</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dacl_en</name>
              <description>DACL Enable</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dacr_en</name>
              <description>DACR Enable</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lineoutlen</name>
              <description>Left Channel LINEOUT Enable</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lmute</name>
              <description>DACL to Left Channel LINEOUT Mute Control</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MUTE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNMUTE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lineoutren</name>
              <description>Right Channel LINEOUT Enable</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rmute</name>
              <description>DACR to Right Channel LINEOUT Mute Control</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MUTE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNMUTE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lineoutl_diffen</name>
              <description>Left Channel LINEOUT Output Control</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIFFERENTIAL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lineoutr_diffen</name>
              <description>Right Channel LINEOUT Output Control</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIFFERENTIAL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lineout_vol_ctrl</name>
              <description>LINEOUT Volume Control.\n\nTotal 30 level from 0x1F to 0x02 with the volume 0 dB to -43.5 dB, -1.5 dB/step, mute when 00000 or 00001</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>micbias</name>
          <description>MICBIAS Analog Control Register</description>
          <addressOffset>0x318</addressOffset>
          <resetValue>0x40003030</resetValue>
          <resetMask>0x7FFFFCFC</resetMask>
          <fields>
            <field>
              <name>seldetadcfs</name>
              <description>Select sample interval of the ADC sample\\ 2 ^ (SELDETADCFS + 1) ms</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>seldetadcdb</name>
              <description>Select debounce time when jack removal</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>128_MS</name>
                  <description>128 ms</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>256_MS</name>
                  <description>256 ms</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>512_MS</name>
                  <description>512 ms</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1024_MS</name>
                  <description>1024 ms</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>seldetadcbf</name>
              <description>Select the time to enable HBIAS before MICADC work</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>2_MS</name>
                  <description>2 ms</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>4_MS</name>
                  <description>4 ms</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>8_MS</name>
                  <description>8 ms</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>16_MS</name>
                  <description>16 ms</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>jackdeten</name>
              <description>Jack detect enable</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>seldetadcdy</name>
              <description>Select the delay time to pull low the micdet when jack removal</description>
              <bitRange>[22:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0_5_MS</name>
                  <description>0.5 ms</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_MS</name>
                  <description>1 ms</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_5_MS</name>
                  <description>1.5 ms</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_MS</name>
                  <description>2 ms</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>micadcen</name>
              <description>Microphone detect ADC enable</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>popfree</name>
              <description>When this bit is 0, HBIAS MICADC is controlled by registor</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>det_mode</name>
              <description>MIC Detect Mode</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>Jack in pull low</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>Jack in pull high</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>autoplen</name>
              <description>Enable the function to auto pull low MICDET when jack removal</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>micdetpl</name>
              <description>When this bit is 1and AUTOPLEN is 0, the MICDET is pulled down to GND.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>hmicbiasen</name>
              <description>Headphone Microphone Bias Enable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hbiassel</name>
              <description>HMICBIAS Voltage Level Select</description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1_88_V</name>
                  <description>1.88 V</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_09_V</name>
                  <description>2.09 V</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_33_V</name>
                  <description>2.33 V</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_55_V</name>
                  <description>2.55 V</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hmic_bias_chopper_en</name>
              <description>HMIC BIAS Chopper Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hmic_bias_chopper_clk_sel</name>
              <description>HMIC BIAS Chopper Clock Select</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>250KHZ</name>
                  <description>250 kHz</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>500KHZ</name>
                  <description>500 kHz</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1MHZ</name>
                  <description>1 MHz</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2MHZ</name>
                  <description>2 MHz</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mmicbiasen</name>
              <description>Master Microphone Bias Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mbiassel</name>
              <description>MMICBIAS Voltage Level Select</description>
              <bitRange>[6:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1_88_V</name>
                  <description>1.88 V</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_09_V</name>
                  <description>2.09 V</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_33_V</name>
                  <description>2.33 V</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_50_V</name>
                  <description>2.50 V</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mmic_bias_chopper_en</name>
              <description>MMIC BIAS Chopper Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mmic_bias_chopper_clk_sel</name>
              <description>MMIC BIAS Chopper Clock Select</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>250KHZ</name>
                  <description>250 kHz</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>500KHZ</name>
                  <description>500 kHz</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1MHZ</name>
                  <description>1 MHz</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2MHZ</name>
                  <description>2 MHz</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ramp</name>
          <description>BIAS Analog Control Register</description>
          <addressOffset>0x31C</addressOffset>
          <fields>
            <field>
              <name>ramp_rise_int_en</name>
              <description>RAMP Rise Interrupt Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_rise_int</name>
              <description>RK Increase Upward Finish and Rampen Pull Down Instruction</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_fall_int_en</name>
              <description>RAMP Fall Int Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_fall_int</name>
              <description>RK Downward Decrease Finish and Rampen Pull Down Instruction</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_srst</name>
              <description>Ramp Soft Reset</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_clk_div_m</name>
              <description>Analog Ramp Clk Div Freq Value : M (from 0 to 31, Default: 24).\n\nAna_Ramp_Clk= 24MHz/(M+1)\n\nDefault Ramp Clk Freq: 24MHz/(24+1)=960 kHz</description>
              <bitRange>[20:16]</bitRange>
            </field>
            <field>
              <name>hp_pull_out_en</name>
              <description>Headphone Pullout Enable</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_hold_step</name>
              <description>Ramp Hold Step\n\nRamp Hold Time = Ramp Hold Step/Ramp Clk Freq</description>
              <bitRange>[14:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>S9600</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S19200</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S38400</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S76800</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S96000</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S115200</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S153600</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S192000</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gap_step</name>
              <description>Gap Step</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAMP_STEP_X1</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAMP_STEP_X2</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAMP_STEP_X3</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAMP_STEP_X4</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_step</name>
              <description>RK Frequency Gear, Control Ramp Rise/Fall Total Time\n\nRamp Rise/Fall Total Time = (Ramp Step/Ramp Clk Freq)*4096</description>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>S20</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S30</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S40</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S60</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S80</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S120</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S160</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S240</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rmd_en</name>
              <description>Ramp Manual Down Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rmu_en</name>
              <description>Ramp Manual Up Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rmc_en</name>
              <description>Ramp Manual Control Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rd_en</name>
              <description>Ramp Digital Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>bias</name>
          <description>BIAS Analog Control Register</description>
          <addressOffset>0x320</addressOffset>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>biasdata</name>
              <description>Bias Current Register Setting Data</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>hmic_ctrl</name>
          <description>HMIC Control Register</description>
          <addressOffset>0x328</addressOffset>
          <resetValue>0x00000008</resetValue>
          <resetMask>0x007FFFFF</resetMask>
          <fields>
            <field>
              <name>hmic_sample_select</name>
              <description>Down Sample Setting Select</description>
              <bitRange>[22:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BY_1</name>
                  <description>Down by 1, 128 Hz</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BY_2</name>
                  <description>Down by 2, 64 Hz</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BY_4</name>
                  <description>Down by 4, 32 Hz</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BY_8</name>
                  <description>Down by 8, 16 Hz</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mdata_threshold</name>
              <description>MIC DET EN Threshold Value</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>hmic_sf</name>
              <description>HMIC Smooth Filter setting</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>bypass</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEAN_2</name>
                  <description>(x1+x2)/2</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEAN_4</name>
                  <description>(x1+x2+x3+x4)/4</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEAN_8</name>
                  <description>(x1+x2+x3+x4+x5+x6+x7+x8)/8</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hmic_m</name>
              <description>Debounce when the MIC Key down or up.\n\n(HMIC_M + 1) sample data</description>
              <bitRange>[13:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>hmic_n</name>
              <description>Debounce when earphone plug in or pull out 125 ms to 2 s</description>
              <bitRange>[9:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>mdata_threshold_debounce</name>
              <description>MDATA Threshold Debounce</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>jack_out_irq_en</name>
              <description>MIC Detect Interrupt Set</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>jack_in_irq_en</name>
              <description>MIC Detect Interrupt Set</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mic_det_irq_en</name>
              <description>MIC Detect Interrupt Set</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>hmic_sts</name>
          <description>HMIC Status Register</description>
          <addressOffset>0x32C</addressOffset>
          <resetValue>0x00006000</resetValue>
          <resetMask>0x00007F19</resetMask>
          <fields>
            <field>
              <name>mdata_discard</name>
              <description>After MIC DATA data is received, the first N-data will be discarded.</description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NONE</name>
                  <description>None discarded</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1_DATA</name>
                  <description>1-data discarded</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_DATA</name>
                  <description>2-data discarded</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>4_DATA</name>
                  <description>4-data discarded</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hmic_data</name>
              <description>HMIC Average Data</description>
              <bitRange>[12:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>jack_det_oirq</name>
              <description>Jack output detect pending interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <description>No Pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Pending IRQ</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>jack_det_iirq</name>
              <description>Jack input detect pending interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <description>No Pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Pending IRQ</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mic_det_st</name>
              <description>MIC detect pending interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <description>No pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Pending IRQ</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>hp2</name>
          <description>Headphone2 Analog Control Register</description>
          <addressOffset>0x340</addressOffset>
          <fields>
            <field>
              <name>hpfb_buf_en</name>
              <description>Headphone Feedback Buffer OP Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>headphone_gain</name>
              <description>Headphone Gain</description>
              <bitRange>[30:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DB0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DB6</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DB12</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DB18</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DB24</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DB30</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DB36</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DB42</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hpfb_res</name>
              <description>Headphone Feedback Big Resistor Control</description>
              <bitRange>[27:26]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>R880K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R1000K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R1080K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R1200K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>opdrv_cur</name>
              <description>Headphone OP Output Stage Current Setting</description>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iophp</name>
              <description>Headphone L/R OP Bias Current Select</description>
              <bitRange>[23:22]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C6U</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7U</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8U</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9U</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hp_drven</name>
              <description>Headphone Driver Enable</description>
              <bitRange>[21:21]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hp_drvouten</name>
              <description>Headphone Driver Output Enable</description>
              <bitRange>[20:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rswitch</name>
              <description>RSwitch</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HPOUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VRA1</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rampen</name>
              <description>Ramp DAC Enable</description>
              <bitRange>[18:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hpfb_in_en</name>
              <description>Headphone Feedback PAD IN Switch Enable</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_final_control</name>
              <description>Headphone Ramp Final Step Control</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SELECT_RAMP</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SELECT_HPFB_BUFFER</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_out_en</name>
              <description>Ramp Output Switch Enable</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ramp_final_state_res</name>
              <description>Ramp Final State Resistor</description>
              <bitRange>[14:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>R2500</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R5K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R10K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R20K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hpfb_buf_output_current</name>
              <description>Headphone Feedback Buffer Output Current Select\n\nI = 7uA</description>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I35</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I28</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I45</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I38</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>power</name>
          <description>POWER Analog Control Register\n\nThe register is not controlled by the clock and reset of Audio Codec, only controlled by the clock and reset of system bus.</description>
          <addressOffset>0x348</addressOffset>
          <fields>
            <field>
              <name>aldo_en</name>
              <description>ALDO Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hpldo_en</name>
              <description>HPLDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>var1speedup_further_ctrl</name>
              <description>VRA1 Speedup Down Further Control In Adda Analog</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIGITAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MANUAL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>avccpor</name>
              <description>AVCCPOR Monitor</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>aldo_output_voltage</name>
              <description>ALDO Output Voltage Control</description>
              <bitRange>[14:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>V165</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V170</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V175</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V180</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V185</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V190</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V195</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V200</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hpldo_output_voltage</name>
              <description>HPLDO Output Voltage Control</description>
              <bitRange>[10:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>V165</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V170</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V175</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V180</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V185</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V190</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V195</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V200</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bg_trim</name>
              <description>BG Output Voltage Trimming\n\nOnly low 6-bit is used. The BG output voltage range is from 0.7 V to 1.208 V</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <dim>4</dim>
      <dimIncrement>0x400</dimIncrement>
      <name>TWI[%s]</name>
      <description>Two Wire Interface</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02502000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TWI0</name>
        <value>25</value>
      </interrupt>
      <interrupt>
        <name>TWI1</name>
        <value>26</value>
      </interrupt>
      <interrupt>
        <name>TWI2</name>
        <value>27</value>
      </interrupt>
      <interrupt>
        <name>TWI3</name>
        <value>28</value>
      </interrupt>
      <registers>
        <register>
          <name>twi_addr</name>
          <description>TWI Slave Address Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>sla</name>
              <description>Slave Address</description>
              <bitRange>[7:1]</bitRange>
            </field>
            <field>
              <name>gce</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_xaddr</name>
          <description>TWI Extended Slave Address Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>slax</name>
              <description>Extend Slave Address\n\nSLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_data</name>
          <description>TWI Data Byte Register</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>data</name>
              <description>Data byte transmitted or received</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_cntr</name>
          <description>TWI Control Register</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>int_en</name>
              <description>Interrupt Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>The interrupt line always low</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>The interrupt line will go high when INT_FLAG is set</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bus_en</name>
              <description>TWI Bus Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IGNORED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESPOND</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>m_sta</name>
              <description>Master Mode Start</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>m_stp</name>
              <description>Master Mode Stop</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>int_flag</name>
              <description>Interrupt Flag</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>a_ack</name>
              <description>Assert Acknowledge</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSCL</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ISCL</name>
                  <description>scl clock high period count on iscl</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_stat</name>
          <description>TWI Status Register</description>
          <addressOffset>0x10</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>sta</name>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BE</name>
                  <description>Bus error</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SCT</name>
                  <description>START condition transmitted</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RSCT</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AWBT_AR</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AWBT_ANR</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBTM_AR</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBTM_ANR</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AL_A_DB</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ARBT_AR</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ARBT_ANR</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBRM_AT</name>
                  <description>Data byte received in master mode, ACK transmitted</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBRM_ANT</name>
                  <description>Data byte received in master mode, not ACK transmitted</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAWR_AT</name>
                  <description>Slave address + Write bit received, ACK transmitted</description>
                  <value>0x60</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AL_AM_SAWR_AT</name>
                  <description>Arbitration lost in the address as master, slave address + Write bit received, ACK transmitted</description>
                  <value>0x68</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GCAR_AT</name>
                  <description>General Call address received, ACK transmitted</description>
                  <value>0x70</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AL_AM_GCAR_AT</name>
                  <description>Arbitration lost in the address as master, General Call address received, ACK transmitted</description>
                  <value>0x78</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBR_SAR_AT</name>
                  <description>Data byte received after slave address received, ACK transmitted</description>
                  <value>0x80</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBR_SAR_ANT</name>
                  <description>Data byte received after slave address received, not ACK transmitted</description>
                  <value>0x88</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBR_GCR_AT</name>
                  <description>Data byte received after General Call received, ACK transmitted</description>
                  <value>0x90</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBR_GCR_ANT</name>
                  <description>Data byte received after General Call received, not ACK transmitted</description>
                  <value>0x98</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SRSCRS</name>
                  <description>STOP or repeated START condition received in slave mode</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SARR_AT</name>
                  <description>Slave address + Read bit received, ACK transmitted</description>
                  <value>0xA8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AL_AM_SARR_AT</name>
                  <description>Arbitration lost in the address as master, slave address + Read bit received, ACK transmitted</description>
                  <value>0xB0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBTS_AR</name>
                  <description>Data byte transmitted in slave mode, ACK received</description>
                  <value>0xB8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBTS_ANR</name>
                  <description>Data byte transmitted in slave mode, ACK not received</description>
                  <value>0xC0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LBTS_AR</name>
                  <description>The Last byte transmitted in slave mode, ACK received</description>
                  <value>0xC8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAWT_AR</name>
                  <description>Second Address byte + Write bit transmitted, ACK received</description>
                  <value>0xD0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAWT_ANR</name>
                  <description>Second Address byte + Write bit transmitted, ACK not received</description>
                  <value>0xD8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRSI</name>
                  <description>No relevant status information, INT_FLAG=0</description>
                  <value>0xF8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_ccr</name>
          <description>TWI Clock Control Register</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[6:3]</bitRange>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[2:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_srst</name>
          <description>TWI Software Reset Register</description>
          <addressOffset>0x18</addressOffset>
          <fields>
            <field>
              <name>soft_rst</name>
              <description>Soft Reset</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_efr</name>
          <description>TWI Enhance Feature Register</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>dbn</name>
              <description>Data Byte Number Follow Read Command Control</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B0</name>
                  <description>No data byte can be written after the read command</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B1</name>
                  <description>1-byte data can be written after the read command</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B2</name>
                  <description>2-byte data can be written after the read command</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B3</name>
                  <description>3-byte data can be written after the read command</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_lcr</name>
          <description>TWI Line Control Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>scl_state</name>
              <description>Current State of TWI_SCL</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_state</name>
              <description>Current State of TWI_SDA</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl</name>
              <description>TWI_SCL Line State Control Bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl_en</name>
              <description>TWI_SCL Line State Control Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl</name>
              <description>TWI_SDA Line State Control Bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl_en</name>
              <description>TWI_SDA Line State Control Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_ctrl</name>
          <description>TWI_DRV Control Register</description>
          <addressOffset>0x200</addressOffset>
          <fields>
            <field>
              <name>start_tran</name>
              <description>Start transmission</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>restart_mode</name>
              <description>Restart mode</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESTART</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP_RESTART</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>read_tran_mode</name>
              <description>Read transition mode</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEND</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_SEND</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tran_result</name>
              <description>Transition result</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OK</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAIL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_sta</name>
              <description>TWI status</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BE</name>
                  <description>bus error</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SCT</name>
                  <description>START condition transmitted</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RSCT</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AWBT_AR</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AWBT_ANR</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBTM_AR</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBTM_ANR</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AL_A_DB</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ARBT_AR</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ARBT_ANR</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBRM_AR</name>
                  <description>Data byte received in master mode, ACK received</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBRM_ANR</name>
                  <description>Data byte received in master mode, ACK not received</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T_S9SC</name>
                  <description>Timeout when sending the 9th SCL clock</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>timeout_n</name>
              <description>Timeout number</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>soft_reset</name>
              <description>Software reset</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_drv_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_cfg</name>
          <description>TWI_DRV Transmission Configuration Register</description>
          <addressOffset>0x204</addressOffset>
          <fields>
            <field>
              <name>pkt_interval</name>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>packet_cnt</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_slv</name>
          <description>TWI_DRV Slave ID Register</description>
          <addressOffset>0x208</addressOffset>
          <fields>
            <field>
              <name>slv_id</name>
              <description>Slave device ID</description>
              <bitRange>[15:9]</bitRange>
            </field>
            <field>
              <name>cmd</name>
              <description>R/W operation to slave device</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WRITE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>READ</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>slv_id_x</name>
              <description>SLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_fmt</name>
          <description>TWI_DRV Packet Format Register</description>
          <addressOffset>0x20C</addressOffset>
          <fields>
            <field>
              <name>addr_byte</name>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>data_byte</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_bus_ctrl</name>
          <description>TWI_DRV Bus Control Register</description>
          <addressOffset>0x210</addressOffset>
          <fields>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSCL</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ISCL</name>
                  <description>scl clock high period count on iscl</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[14:12]</bitRange>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>scl_sta</name>
              <description>SCL current status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>sda_sta</name>
              <description>SDA current status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>scl_mov</name>
              <description>SCL manual output value</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>sda_mov</name>
              <description>SDA manual output value</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>scl_moe</name>
              <description>SCL manual output enable</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>sda_moe</name>
              <description>SDA manual output enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_int_ctrl</name>
          <description>TWI_DRV Interrupt Control Register</description>
          <addressOffset>0x214</addressOffset>
          <fields>
            <field>
              <name>rx_req_int_en</name>
              <bitRange>[19:19]</bitRange>
            </field>
            <field>
              <name>tx_req_int_en</name>
              <bitRange>[18:18]</bitRange>
            </field>
            <field>
              <name>tran_err_int_en</name>
              <bitRange>[17:17]</bitRange>
            </field>
            <field>
              <name>tran_com_int_en</name>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>rx_req_pd</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>tx_req_pd</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>tran_err_pd</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>tran_com_pd</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_dma_cfg</name>
          <description>TWI_DRV DMA Configure Register</description>
          <addressOffset>0x218</addressOffset>
          <fields>
            <field>
              <name>dma_rx_en</name>
              <bitRange>[24:23]</bitRange>
            </field>
            <field>
              <name>rx_trig</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>dma_tx_en</name>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>tx_trig</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_fifo_con</name>
          <description>TWI_DRV FIFO Content Register</description>
          <addressOffset>0x21C</addressOffset>
          <fields>
            <field>
              <name>recv_fifo_clear</name>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>recv_fifo_content</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>send_fifo_clear</name>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>send_fifo_content</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_send_fifo_acc</name>
          <description>TWI_DRV Send Data FIFO Access Register</description>
          <addressOffset>0x300</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>send_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>twi_drv_recv_fifo_acc</name>
          <description>TWI_DRV Receive Data FIFO Access Register</description>
          <addressOffset>0x304</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>recv_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <dim>6</dim>
      <dimIncrement>0x400</dimIncrement>
      <name>UART[%s]</name>
      <description>Universal Asynchronous Receiver Transmitter</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02500000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART0</name>
        <value>18</value>
      </interrupt>
      <interrupt>
        <name>UART1</name>
        <value>19</value>
      </interrupt>
      <interrupt>
        <name>UART2</name>
        <value>20</value>
      </interrupt>
      <interrupt>
        <name>UART3</name>
        <value>21</value>
      </interrupt>
      <interrupt>
        <name>UART4</name>
        <value>22</value>
      </interrupt>
      <interrupt>
        <name>UART5</name>
        <value>23</value>
      </interrupt>
      <registers>
        <register>
          <name>rbr</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rbr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>thr</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>thr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dll</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>dll</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dlh</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>dlh</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ier</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>ptime</name>
              <description>Programmable THRE Interrupt Mode Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rs485_int_en</name>
              <description>RS485 Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>edssi</name>
              <description>Enable Modem Status Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsi</name>
              <description>Enable Receiver Line Status Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etbei</name>
              <description>Enable Transmit Holding Register Empty Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>erbfi</name>
              <description>Enable Received Data Available Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>iir</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>feflag</name>
              <description>FIFOs Enable Flag</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iid</name>
              <description>Interrupt ID</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODEM_STATUS</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_INTERRUPT_PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_EMPTY</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485_INTERRUPT</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEIVED_DATA_AVAILABLE</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEIVER_LINE_STATUS</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY_DETECT</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHARACTER_TIMEOUT</name>
                  <value>0xC</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>fcr</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>rt</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE_CHARACTER</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QUARTER_FULL</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HALF_FULL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWO_LESS_THAN_FULL</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tft</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWO_CHARACTERS</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QUARTER_FULL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HALF_FULL</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dmam</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODE_0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE_1</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>xfifor</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rfifor</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>fifoe</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>lcr</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>dlab</name>
              <description>Divisor Latch Access Bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_BUFFER</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIVISOR_LATCH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bc</name>
              <description>Break Control Bit</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>eps</name>
              <description>Even Parity Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ODD</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EVEN</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485_DATA</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485_ADDR</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pen</name>
              <description>Parity Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop</name>
              <description>Number of stop bits</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <description>1 stop bit</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWO</name>
                  <description>1.5 stop bits when DLS(LCR[1:0]) is zero, else 2 stop bits</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dls</name>
              <description>Data Length Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIVE</name>
                  <description>5 bits</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SIX</name>
                  <description>6 bits</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEVEN</name>
                  <description>7 bits</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EIGHT</name>
                  <description>8 bits</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>mcr</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>function</name>
              <description>UART Function: Select IrDA or RS485</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_DA_SIR</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>afce</name>
              <description>Auto Flow Control Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>loop</name>
              <description>Loop Back Mode</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOOP_BACK</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rts</name>
              <description>Request to Send</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dtr</name>
              <description>Data Terminal Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lsr</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>fifoerr</name>
              <description>RX Data Error in FIFO</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ERROR</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>temt</name>
              <description>Transmitter Empty</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>thre</name>
              <description>TX Holding Register Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bi</name>
              <description>Break Interrupt</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>fe</name>
              <description>Framing Error</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ERROR</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe</name>
              <description>Parity Error</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ERROR</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>oe</name>
              <description>Overrun Error</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ERROR</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr</name>
              <description>Data Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>READY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>msr</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dcd</name>
              <description>Line State of Data Carrier Detect</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ri</name>
              <description>Line State of Ring Indicator</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dsr</name>
              <description>Line State of Data Set Ready</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cts</name>
              <description>Line State of Clear To Send</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddcd</name>
              <description>Delta Data Carrier Detect</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CHANGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>teri</name>
              <description>Trailing Edge Ring Indicator</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CHANGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddsr</name>
              <description>Delta Data Set Ready</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CHANGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dcts</name>
              <description>Delta Clear to Send</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CHANGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>sch</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>scratch</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>usr</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rff</name>
              <description>RX FIFO Full</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rfne</name>
              <description>RX FIFO Not Empty</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfe</name>
              <description>TX FIFO Empty</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfnf</name>
              <description>TX FIFO Not Full</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>UART Busy Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tfl</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tfl</name>
              <description>TX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rfl</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rfl</name>
              <description>RX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>hsk</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <fields>
            <field>
              <name>hsk</name>
              <description>Handshake configuration</description>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAIT_CYCLE</name>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HANDSHAKE</name>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_req_en</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x8C</addressOffset>
          <fields>
            <field>
              <name>timeout_enable</name>
              <description>DMA Timeout Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_req_enable</name>
              <description>DMA TX REQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_req_enable</name>
              <description>DMA RX REQ Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>halt</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <fields>
            <field>
              <name>pte</name>
              <description>The sending of TX_REQ</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>dma_pte_rx</name>
              <description>The Transmission of RX_DRQ</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>sir_rx_invert</name>
              <description>SIR RX Pulse Polarity Invert</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INVERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sir_tx_invert</name>
              <description>SIR TX Pulse Polarity Invert</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INVERT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>change_update</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FINISHED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UPDATE_TRIGGER</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chcfg_at_busy</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>halt_tx</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dbg_dll</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dbg_dll</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dbg_dlh</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dbg_dlh</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>fcc</name>
          <description>UART FIFO Clock Control Register</description>
          <addressOffset>0xF0</addressOffset>
          <fields>
            <field>
              <name>fifo_depth</name>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rx_fifo_clock_mode</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WR_APB</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W_APB_R_AHB</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb clock</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_fifo_clock_enable</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_clock_enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_ctrl</name>
          <description>UART RXDMA Control Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>timeout_threshold</name>
              <description>RXDMA Timeout Threshold\n\nUnit is 1 UART bit time</description>
              <bitRange>[23:8]</bitRange>
            </field>
            <field>
              <name>timeout_enable</name>
              <description>RXDMA Timeout Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>ahb_burst_mode</name>
              <description>Set for AHB port burst supported</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>blk_size</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B8</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CONTINOUS</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LIMITED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_str</name>
          <description>UART RXDMA Start Register</description>
          <addressOffset>0x104</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_sta</name>
          <description>UART RXDMA Status Register</description>
          <addressOffset>0x108</addressOffset>
          <fields>
            <field>
              <name>buffer_read_address_updating</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>READY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_lmt</name>
          <description>UART RXDMA Limit Register</description>
          <addressOffset>0x10C</addressOffset>
          <fields>
            <field>
              <name>limit_size</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_saddrl</name>
          <description>UART RXDMA Buffer Start Address Low Register</description>
          <addressOffset>0x110</addressOffset>
        </register>
        <register>
          <name>rxdma_saddrh</name>
          <description>UART RXDMA Buffer Start Address High Register</description>
          <addressOffset>0x114</addressOffset>
          <fields>
            <field>
              <name>saddr</name>
              <description>RXDMA Buffer Start Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_bl</name>
          <description>UART RXDMA Buffer Length Register</description>
          <addressOffset>0x118</addressOffset>
          <fields>
            <field>
              <name>buffer_length</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_ie</name>
          <description>UART RXDMA Interrupt Enable Register</description>
          <addressOffset>0x120</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_is</name>
          <description>UART RXDMA Interrupt Status Register</description>
          <addressOffset>0x124</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_waddrl</name>
          <description>UART RXDMA Write Address Low Register</description>
          <addressOffset>0x128</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>rxdma_waddrh</name>
          <description>UART RXDMA Write Address High Register</description>
          <addressOffset>0x12C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>waddr</name>
              <description>RXDMA Current Write Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_raddrl</name>
          <description>UART RXDMA Read Address Low Register</description>
          <addressOffset>0x130</addressOffset>
        </register>
        <register>
          <name>rxdma_raddrh</name>
          <description>UART RXDMA Read Address High Register</description>
          <addressOffset>0x134</addressOffset>
          <fields>
            <field>
              <name>raddr</name>
              <description>RXDMA Current Read Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rxdma_dcnt</name>
          <description>UART RXDMA Data Count Register</description>
          <addressOffset>0x138</addressOffset>
          <fields>
            <field>
              <name>data_count</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SPI0</name>
      <description>Serial Peripheral Interface</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04025000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPI0</name>
        <value>31</value>
      </interrupt>
      <registers>
        <register>
          <name>spi_gcr</name>
          <description>SPI Global Control Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>srst</name>
              <description>Soft reset</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tp_en</name>
              <description>Transmit Pause Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal operation, ignore RXFIFO status</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP_WHEN_FULL</name>
                  <description>Stop transmit data when RXFIFO full</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode_selec</name>
              <description>Sample timing Mode Select</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OLD_MODE</name>
                  <description>Old mode of Sample Timing</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEW_MODE</name>
                  <description>New mode of Sample Timing</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>SPI Function Mode Select</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SLAVE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASTER</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>SPI Module Enable Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_tcr</name>
          <description>SPI Transfer Control Register</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>xch</name>
              <description>Exchange Burst</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INITIATE_EXCHANGE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdc1</name>
              <description>Master Sample Data Control register1</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal operation, do not delay the internal read sample point</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DELAY</name>
                  <description>delay the internal read sample point</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sddm</name>
              <description>Sending Data Delay Mode</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal sending</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DELAY</name>
                  <description>delay sending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdm</name>
              <description>Master Sample Data Mode</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DELAY</name>
                  <description>delay sample mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal sample mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fbs</name>
              <description>First Transmit Bit Select</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB first</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB first</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdc</name>
              <description>Master Sample Data Control</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal operation, do not delay the internal read sample point</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DELAY</name>
                  <description>Delay the internal read sample point</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rpsm</name>
              <description>Rapids Mode Select</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal write mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAPID</name>
                  <description>Rapid write mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddb</name>
              <description>Dummy Burst Type</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ZERO</name>
                  <description>The bit value of dummy SPI burst is zero</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONE</name>
                  <description>The bit value of dummy SPI burst is one</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dhb</name>
              <description>Discard Hash Burst</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RECEIVE</name>
                  <description>Receiving all SPI bursts in the BC period</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISCARD</name>
                  <description>Discard unused SPI bursts</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_level</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_owner</name>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_CONTROLLER</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOFTWARE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_sel</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SS0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ssctl</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <description>SPI_SSx remains asserted between SPI bursts</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATE</name>
                  <description>Negate SPI_SSx between SPI bursts</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spol</name>
              <description>SPI Chip Select Signal Polarity Control</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>Active high polarity</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>Active low polarity</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpol</name>
              <description>SPI Clock Polarity Control</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>Active high polarity</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>Active low polarity</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpha</name>
              <description>SPI Clock/Data Phase Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Phase 0 (Leading edge for sample data)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Phase 1 (Leading edge for setup data)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_ier</name>
          <description>SPI Interrupt Control Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>ss_int_en</name>
              <description>SSI Interrupt Enable</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tc_int_en</name>
              <description>Transfer Completed Interrupt Enable</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_udr_int_en</name>
              <description>TXFIFO Underrun Interrupt Enable</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ovf_int_en</name>
              <description>TXFIFO Overflow Interrupt Enable</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_udr_int_en</name>
              <description>RXFIFO Underrun Interrupt Enable</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_ovf_int_en</name>
              <description>RXFIFO Overflow Interrupt Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_full_int_en</name>
              <description>TXFIFO Full Interrupt Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_emp_int_en</name>
              <description>TXFIFO Empty Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_erq_int_en</name>
              <description>TXFIFO Empty Request Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_full_int_en</name>
              <description>RXFIFO Full Interrupt Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_emp_int_en</name>
              <description>RXFIFO Empty Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_rdy_int_en</name>
              <description>RXFIFO Ready Request Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_isr</name>
          <description>SPI Interrupt Status Register</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>ssi</name>
              <description>SS Invalid Enable</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>tc</name>
              <description>Transfer Completed</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRANSFER_COMPLETED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_udr</name>
              <description>TXFIFO Underrun</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_UNDERRUN</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNDERRUN</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ovf</name>
              <description>TXFIFO Overflow</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_OVERFLOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERFLOW</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_udr</name>
              <description>RXFIFO Underrun</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_UNDERRUN</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNDERRUN</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_ovf</name>
              <description>RXFIFO Overflow</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_OVERFLOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERFLOW</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_full</name>
              <description>TXFIFO Full</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_emp</name>
              <description>TXFIFO Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ready</name>
              <description>TXFIFO Ready</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>rf_full</name>
              <description>RXFIFO Full</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_emp</name>
              <description>RXFIFO Empty</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_rdy</name>
              <description>RXFIFO Ready</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_fcr</name>
          <description>SPI FIFO Control Register</description>
          <addressOffset>0x18</addressOffset>
          <fields>
            <field>
              <name>tf_rst</name>
              <description>TXFIFO Reset</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tf_test_en</name>
              <description>TXFIFO Test Mode Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_drq_en</name>
              <description>TXFIFO DMA Request Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_trig_level</name>
              <description>TXFIFO Empty Request Trigger Level</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>rf_rst</name>
              <description>RXFIFO Reset</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>rf_test_en</name>
              <description>RXFIFO Test Mode Enable</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_drq_en</name>
              <description>RXFIFO DMA Request Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_trig_level</name>
              <description>RXFIFO Ready Request Trigger Level</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_fsr</name>
          <description>SPI FIFO Status Register</description>
          <addressOffset>0x1C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tb_wr</name>
              <description>TXFIFO Write Buffer Write Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tb_cnt</name>
              <description>TXFIFO Write Buffer Counter</description>
              <bitRange>[30:28]</bitRange>
            </field>
            <field>
              <name>tf_cnt</name>
              <description>TXFIFO Counter\n\nThese bits indicate the number of bytes in TXFIFO</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>rb_wr</name>
              <description>RXFIFO Write Buffer Write Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>rb_cnt</name>
              <description>RXFIFO Write Buffer Counter</description>
              <bitRange>[14:12]</bitRange>
            </field>
            <field>
              <name>rf_cnt</name>
              <description>RXFIFO Counter\n\nThese bits indicate the number of bytes in RXFIFO</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_wcr</name>
          <description>SPI Wait Clock Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>swc</name>
              <description>Dual mode direction switch wait clock counter</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>wwc</name>
              <description>Wait clock counter</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_samp_dl</name>
          <description>SPI Sample Delay Control Register</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>samp_dl_cal_start</name>
              <description>Sample Delay Calibration Start</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>samp_dl_cal_done</name>
              <description>Sample Delay Calibration Dont</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl</name>
              <description>Sample Delay</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl_sw_en</name>
              <description>Sample Delay Software Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>samp_dl_sw</name>
              <description>Sample Delay Software</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_mbc</name>
          <description>SPI Master Burst Counter Register</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>mbc</name>
              <description>Master Burst Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_mtc</name>
          <description>SPI Master Transmit Counter Register</description>
          <addressOffset>0x34</addressOffset>
          <fields>
            <field>
              <name>mwtc</name>
              <description>Master Write Transmit Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_bcc</name>
          <description>SPI Master Burst Control Register</description>
          <addressOffset>0x38</addressOffset>
          <fields>
            <field>
              <name>quad_en</name>
              <description>Quad Mode Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>drm</name>
              <description>Master Dual Mode RX Enable</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DUAL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbc</name>
              <description>Master Dummy Burst Counter</description>
              <bitRange>[27:24]</bitRange>
            </field>
            <field>
              <name>stc</name>
              <description>Master Single Mode Transmit Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_batc</name>
          <description>SPI Bit-Aligned Transfer Configure Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>tce</name>
              <description>Transfer Control Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INIT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>msms</name>
              <description>Master Sample Standard</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DELAY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STANDARD</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tbc</name>
              <description>Transfer Bits Completed</description>
              <bitRange>[25:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMPLETED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tbc_int_en</name>
              <description>Transfer Bits Completed Interrupt Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_frm_len</name>
              <description>Configure the length of serial data frame of RX</description>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>tx_frm_len</name>
              <description>Configure the length of serial data frame of TX</description>
              <bitRange>[13:8]</bitRange>
            </field>
            <field>
              <name>ss_level</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_owner</name>
              <description>SS Output Owner Select</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_CONTROLLER</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOFTWARE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spol</name>
              <description>SPI Chip Select Signal Polarity Control</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_sel</name>
              <description>SPI Chip Select</description>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SS0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wms</name>
              <description>Work Mode Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYTE_ALIGNED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT_ALIGNED_3WIRE</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT_ALIGNED_STANDARD</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_ba_ccr</name>
          <description>SPI Bit-Aligned Clock Configuration Register</description>
          <addressOffset>0x44</addressOffset>
          <fields>
            <field>
              <name>cdr_n</name>
              <description>Clock Divide Rate</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_tbr</name>
          <description>SPI TX Bit Register\n\nVTB [31:0]: The Value of the Transmit Bits</description>
          <addressOffset>0x48</addressOffset>
        </register>
        <register>
          <name>spi_rbr</name>
          <description>SPI RX Bit Register\n\nVRB [31:0]: The Value of the Receive Bits</description>
          <addressOffset>0x4C</addressOffset>
        </register>
        <register>
          <name>spi_ndma_mode_ctl</name>
          <description>SPI Normal DMA Mode Control Register</description>
          <addressOffset>0x88</addressOffset>
          <fields>
            <field>
              <name>spi_act_m</name>
              <description>SPI NDMA Active Mode</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DRQ_CONTROL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONTROLLER_CONTROL</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spi_ack_m</name>
              <description>SPI NDMA Acknowledge Mode</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IGNORE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AFTER_DETECT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spi_dma_wait</name>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_txd</name>
          <description>SPI TX Data Register\n\nTDATA [31:0]: Transmit Data in word method</description>
          <addressOffset>0x200</addressOffset>
        </register>
        <register>
          <name>spi_txd_16</name>
          <description>SPI TX Data Register\n\nTDATA [15:0]: Transmit Data in half-word method</description>
          <addressOffset>0x200</addressOffset>
          <size>16</size>
        </register>
        <register>
          <name>spi_txd_8</name>
          <description>SPI TX Data Register\n\nTDATA [7:0]: Transmit Data in byte method</description>
          <addressOffset>0x200</addressOffset>
          <size>8</size>
        </register>
        <register>
          <name>spi_rxd</name>
          <description>SPI RX Data Register\n\nRDATA [31:0]: Receive Data and access in word method</description>
          <addressOffset>0x300</addressOffset>
        </register>
        <register>
          <name>spi_rxd_16</name>
          <description>SPI RX Data Register\n\nRDATA [15:0]: Receive Data and access in half-word method</description>
          <addressOffset>0x300</addressOffset>
          <size>16</size>
        </register>
        <register>
          <name>spi_rxd_8</name>
          <description>SPI RX Data Register\n\nRDATA [7:0]: Receive Data and access in byte method</description>
          <addressOffset>0x300</addressOffset>
          <size>8</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SPI_DBI</name>
      <description>Serial Peripheral Interface Display Bus Interface</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04026000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPI1</name>
        <value>32</value>
      </interrupt>
      <registers>
        <register>
          <name>spi_gcr</name>
          <description>SPI Global Control Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>srst</name>
              <description>Soft reset</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tp_en</name>
              <description>Transmit Pause Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal operation, ignore RXFIFO status</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP_WHEN_FULL</name>
                  <description>Stop transmit data when RXFIFO full</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode_selec</name>
              <description>Sample timing Mode Select</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OLD_MODE</name>
                  <description>Old mode of Sample Timing</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEW_MODE</name>
                  <description>New mode of Sample Timing</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>SPI Function Mode Select</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SLAVE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASTER</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>SPI Module Enable Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_tcr</name>
          <description>SPI Transfer Control Register</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>xch</name>
              <description>Exchange Burst</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INITIATE_EXCHANGE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdc1</name>
              <description>Master Sample Data Control register1</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal operation, do not delay the internal read sample point</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DELAY</name>
                  <description>delay the internal read sample point</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sddm</name>
              <description>Sending Data Delay Mode</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal sending</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DELAY</name>
                  <description>delay sending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdm</name>
              <description>Master Sample Data Mode</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DELAY</name>
                  <description>delay sample mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>normal sample mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fbs</name>
              <description>First Transmit Bit Select</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB first</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB first</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdc</name>
              <description>Master Sample Data Control</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal operation, do not delay the internal read sample point</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DELAY</name>
                  <description>Delay the internal read sample point</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rpsm</name>
              <description>Rapids Mode Select</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <description>Normal write mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAPID</name>
                  <description>Rapid write mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddb</name>
              <description>Dummy Burst Type</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ZERO</name>
                  <description>The bit value of dummy SPI burst is zero</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONE</name>
                  <description>The bit value of dummy SPI burst is one</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dhb</name>
              <description>Discard Hash Burst</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RECEIVE</name>
                  <description>Receiving all SPI bursts in the BC period</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISCARD</name>
                  <description>Discard unused SPI bursts</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_level</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_owner</name>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_CONTROLLER</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOFTWARE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_sel</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SS0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ssctl</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASSERT</name>
                  <description>SPI_SSx remains asserted between SPI bursts</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATE</name>
                  <description>Negate SPI_SSx between SPI bursts</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spol</name>
              <description>SPI Chip Select Signal Polarity Control</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>Active high polarity</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>Active low polarity</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpol</name>
              <description>SPI Clock Polarity Control</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>Active high polarity</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>Active low polarity</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpha</name>
              <description>SPI Clock/Data Phase Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Phase 0 (Leading edge for sample data)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Phase 1 (Leading edge for setup data)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_ier</name>
          <description>SPI Interrupt Control Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>ss_int_en</name>
              <description>SSI Interrupt Enable</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tc_int_en</name>
              <description>Transfer Completed Interrupt Enable</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_udr_int_en</name>
              <description>TXFIFO Underrun Interrupt Enable</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ovf_int_en</name>
              <description>TXFIFO Overflow Interrupt Enable</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_udr_int_en</name>
              <description>RXFIFO Underrun Interrupt Enable</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_ovf_int_en</name>
              <description>RXFIFO Overflow Interrupt Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_full_int_en</name>
              <description>TXFIFO Full Interrupt Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_emp_int_en</name>
              <description>TXFIFO Empty Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_erq_int_en</name>
              <description>TXFIFO Empty Request Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_full_int_en</name>
              <description>RXFIFO Full Interrupt Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_emp_int_en</name>
              <description>RXFIFO Empty Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_rdy_int_en</name>
              <description>RXFIFO Ready Request Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_isr</name>
          <description>SPI Interrupt Status Register</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>ssi</name>
              <description>SS Invalid Enable</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>tc</name>
              <description>Transfer Completed</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRANSFER_COMPLETED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_udr</name>
              <description>TXFIFO Underrun</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_UNDERRUN</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNDERRUN</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ovf</name>
              <description>TXFIFO Overflow</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_OVERFLOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERFLOW</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_udr</name>
              <description>RXFIFO Underrun</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_UNDERRUN</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNDERRUN</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_ovf</name>
              <description>RXFIFO Overflow</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_OVERFLOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERFLOW</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_full</name>
              <description>TXFIFO Full</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_emp</name>
              <description>TXFIFO Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ready</name>
              <description>TXFIFO Ready</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>rf_full</name>
              <description>RXFIFO Full</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_emp</name>
              <description>RXFIFO Empty</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_rdy</name>
              <description>RXFIFO Ready</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_fcr</name>
          <description>SPI FIFO Control Register</description>
          <addressOffset>0x18</addressOffset>
          <fields>
            <field>
              <name>tf_rst</name>
              <description>TXFIFO Reset</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tf_test_en</name>
              <description>TXFIFO Test Mode Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_drq_en</name>
              <description>TXFIFO DMA Request Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_trig_level</name>
              <description>TXFIFO Empty Request Trigger Level</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>rf_rst</name>
              <description>RXFIFO Reset</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>rf_test_en</name>
              <description>RXFIFO Test Mode Enable</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_drq_en</name>
              <description>RXFIFO DMA Request Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_trig_level</name>
              <description>RXFIFO Ready Request Trigger Level</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_fsr</name>
          <description>SPI FIFO Status Register</description>
          <addressOffset>0x1C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tb_wr</name>
              <description>TXFIFO Write Buffer Write Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tb_cnt</name>
              <description>TXFIFO Write Buffer Counter</description>
              <bitRange>[30:28]</bitRange>
            </field>
            <field>
              <name>tf_cnt</name>
              <description>TXFIFO Counter\n\nThese bits indicate the number of bytes in TXFIFO</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>rb_wr</name>
              <description>RXFIFO Write Buffer Write Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>rb_cnt</name>
              <description>RXFIFO Write Buffer Counter</description>
              <bitRange>[14:12]</bitRange>
            </field>
            <field>
              <name>rf_cnt</name>
              <description>RXFIFO Counter\n\nThese bits indicate the number of bytes in RXFIFO</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_wcr</name>
          <description>SPI Wait Clock Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>swc</name>
              <description>Dual mode direction switch wait clock counter</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>wwc</name>
              <description>Wait clock counter</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_samp_dl</name>
          <description>SPI Sample Delay Control Register</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>samp_dl_cal_start</name>
              <description>Sample Delay Calibration Start</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>samp_dl_cal_done</name>
              <description>Sample Delay Calibration Dont</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl</name>
              <description>Sample Delay</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl_sw_en</name>
              <description>Sample Delay Software Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>samp_dl_sw</name>
              <description>Sample Delay Software</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_mbc</name>
          <description>SPI Master Burst Counter Register</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>mbc</name>
              <description>Master Burst Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_mtc</name>
          <description>SPI Master Transmit Counter Register</description>
          <addressOffset>0x34</addressOffset>
          <fields>
            <field>
              <name>mwtc</name>
              <description>Master Write Transmit Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_bcc</name>
          <description>SPI Master Burst Control Register</description>
          <addressOffset>0x38</addressOffset>
          <fields>
            <field>
              <name>quad_en</name>
              <description>Quad Mode Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>drm</name>
              <description>Master Dual Mode RX Enable</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DUAL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbc</name>
              <description>Master Dummy Burst Counter</description>
              <bitRange>[27:24]</bitRange>
            </field>
            <field>
              <name>stc</name>
              <description>Master Single Mode Transmit Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_batc</name>
          <description>SPI Bit-Aligned Transfer Configure Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>tce</name>
              <description>Transfer Control Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INIT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>msms</name>
              <description>Master Sample Standard</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DELAY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STANDARD</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tbc</name>
              <description>Transfer Bits Completed</description>
              <bitRange>[25:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMPLETED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tbc_int_en</name>
              <description>Transfer Bits Completed Interrupt Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_frm_len</name>
              <description>Configure the length of serial data frame of RX</description>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>tx_frm_len</name>
              <description>Configure the length of serial data frame of TX</description>
              <bitRange>[13:8]</bitRange>
            </field>
            <field>
              <name>ss_level</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_owner</name>
              <description>SS Output Owner Select</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_CONTROLLER</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOFTWARE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spol</name>
              <description>SPI Chip Select Signal Polarity Control</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_sel</name>
              <description>SPI Chip Select</description>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SS0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wms</name>
              <description>Work Mode Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYTE_ALIGNED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT_ALIGNED_3WIRE</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT_ALIGNED_STANDARD</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_ba_ccr</name>
          <description>SPI Bit-Aligned Clock Configuration Register</description>
          <addressOffset>0x44</addressOffset>
          <fields>
            <field>
              <name>cdr_n</name>
              <description>Clock Divide Rate</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_tbr</name>
          <description>SPI TX Bit Register\n\nVTB [31:0]: The Value of the Transmit Bits</description>
          <addressOffset>0x48</addressOffset>
        </register>
        <register>
          <name>spi_rbr</name>
          <description>SPI RX Bit Register\n\nVRB [31:0]: The Value of the Receive Bits</description>
          <addressOffset>0x4C</addressOffset>
        </register>
        <register>
          <name>spi_ndma_mode_ctl</name>
          <description>SPI Normal DMA Mode Control Register</description>
          <addressOffset>0x88</addressOffset>
          <fields>
            <field>
              <name>spi_act_m</name>
              <description>SPI NDMA Active Mode</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DRQ_CONTROL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONTROLLER_CONTROL</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spi_ack_m</name>
              <description>SPI NDMA Acknowledge Mode</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IGNORE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AFTER_DETECT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spi_dma_wait</name>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dbi_ctl_0</name>
          <description>DBI Control Register 0</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>cmdt</name>
              <description>Command Type</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WRITE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>READ</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wcdc</name>
              <description>Write Command Dummy Cycles</description>
              <bitRange>[30:20]</bitRange>
            </field>
            <field>
              <name>dat_seq</name>
              <description>Output Data Sequence</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rgb_seq</name>
              <description>Output RGB Sequence</description>
              <bitRange>[18:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RBG</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRB</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBR</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BRG</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BGR</name>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tran_mod</name>
              <description>Transmit Mode</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMMAND_PARAMETER</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VIDEO</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dat_fmt</name>
              <description>Output Data Format</description>
              <bitRange>[14:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB111</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB444</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB565</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB666</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB888</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_interface</name>
              <bitRange>[10:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L3I1</name>
                  <description>3 Line Interface I</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3I2</name>
                  <description>3 Line Interface II</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L4I1</name>
                  <description>4 Line Interface I</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L4I2</name>
                  <description>4 Line Interface II</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2LI</name>
                  <description>2 Data Lane Interface</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rgb_src_fmt</name>
              <description>RGB Source Format</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RBG</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRB</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBR</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BRG</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BGR</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRBG_0</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBRG_0</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRBG_1</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBRG_1</name>
                  <value>0x9</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dum_val</name>
              <description>Dummy Cycle Value</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>rgb_bo</name>
              <description>RGB Bit Order</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SWAP</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>element_a_pos</name>
              <description>Element A Position</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>31_24</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>7_0</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>vi_src_type</name>
              <description>Video Source Type</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB32</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB16</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dbi_ctl_1</name>
          <description>DBI Control Register 1</description>
          <addressOffset>0x104</addressOffset>
          <fields>
            <field>
              <name>dbi_soft_trg</name>
              <description>DBI Soft Trigger</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>dbi_en_mode_sel</name>
              <description>DBI Enable Mode Select</description>
              <bitRange>[30:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBI</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOFTWARE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TE</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rgb666_fmt</name>
              <description>2 Data Lane RGB666 Format</description>
              <bitRange>[27:26]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPECIAL_ILITEK</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPECIAL_NEW_VISION</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_rxclk_inv</name>
              <description>DBI RX Clock Inverse</description>
              <bitRange>[25:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_clko_mod</name>
              <description>DBI Output Clock Mode</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ALWAYS_ON</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO_GATING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_clko_inv</name>
              <description>DBI Clock Output Inverse</description>
              <bitRange>[23:23]</bitRange>
            </field>
            <field>
              <name>dcx_data</name>
              <description>DCX Data Value</description>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>rgb16_data_source_select</name>
              <description>RGB 16 Data Source Select</description>
              <bitRange>[21:21]</bitRange>
            </field>
            <field>
              <name>rdat_lsb</name>
              <description>Bit Order of Read Data</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>rcdc</name>
              <description>Read Command Dummy Cycles</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>rdbn</name>
              <description>Read Data Number of Bytes</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dbi_ctl_2</name>
          <description>DBI Control Register 2</description>
          <addressOffset>0x108</addressOffset>
          <fields>
            <field>
              <name>dbi_fifo_drq_en</name>
              <description>DBI FIFO DMA Request Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>dbi_trig_level</name>
              <description>DBI FIFO Empty Request Trigger Level</description>
              <bitRange>[14:8]</bitRange>
            </field>
            <field>
              <name>dbi_sdq_out_sel</name>
              <description>DBI SDI PIN Output Select</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>dbi_dcx_sel</name>
              <description>DBI DCX PIN Function Select</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>dbi_sdi_sel</name>
              <description>DBI SDI PIN FUnction Select</description>
              <bitRange>[4:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBI_SDI</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBI_TE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBI_DCX</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>te_dbc_sel</name>
              <description>TE debounce function select</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>te_trig_sel</name>
              <description>TE edge trigger select</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>te_en</name>
              <description>TE Enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dbi_timer</name>
          <description>DBI Timer Control Register</description>
          <addressOffset>0x10C</addressOffset>
          <fields>
            <field>
              <name>dbi_tm_en</name>
              <description>DBI Timer Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_timer_value</name>
              <bitRange>[30:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dbi_video_szie</name>
          <description>DBI Video Size Configuration Register</description>
          <addressOffset>0x110</addressOffset>
          <fields>
            <field>
              <name>v_size</name>
              <bitRange>[26:16]</bitRange>
            </field>
            <field>
              <name>h_size</name>
              <bitRange>[10:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dbi_int</name>
          <description>DBI Interrupt Register</description>
          <addressOffset>0x120</addressOffset>
          <fields>
            <field>
              <name>dbi_fifo_empty_int</name>
              <bitRange>[14:14]</bitRange>
            </field>
            <field>
              <name>dbi_fifo_full_int</name>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>timer_int</name>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <name>rd_done_int</name>
              <bitRange>[11:11]</bitRange>
            </field>
            <field>
              <name>te_int</name>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>fram_done_int</name>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>line_done_int</name>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>dbi_fifo_empty_int_en</name>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>dbi_fifo_full_int_en</name>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>timer_int_en</name>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>rd_done_int_en</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>te_int_en</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>fram_done_int_en</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>line_done_int_en</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dbi_debug_0</name>
          <description>DBI BEBUG 0 Register</description>
          <addressOffset>0x124</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dbi_fifo_avail</name>
              <bitRange>[22:16]</bitRange>
            </field>
            <field>
              <name>te_val</name>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <name>dbi_rxcs</name>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>sh_cs</name>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>dbi_txcs</name>
              <bitRange>[3:2]</bitRange>
            </field>
            <field>
              <name>mem_cs</name>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dbi_debug_1</name>
          <description>DBI BEBUG 1 Register</description>
          <addressOffset>0x128</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>lcnt</name>
              <bitRange>[25:16]</bitRange>
            </field>
            <field>
              <name>ccnt</name>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_txd</name>
          <description>SPI TX Data Register\n\nTDATA [31:0]: Transmit Data</description>
          <addressOffset>0x200</addressOffset>
        </register>
        <register>
          <name>spi_rxd</name>
          <description>SPI RX Data Register\n\nRDATA [31:0]: Receive Data</description>
          <addressOffset>0x300</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>USB0</name>
      <description>USB2.0 DRD</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04100000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>USB0_DEVICE</name>
        <value>45</value>
      </interrupt>
      <interrupt>
        <name>USB0_EHCI</name>
        <value>46</value>
      </interrupt>
      <interrupt>
        <name>USB0_OHCI</name>
        <value>47</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>USB1</name>
      <description>USB2.0 HOST</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04200000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>USB1_EHCI</name>
        <value>49</value>
      </interrupt>
      <interrupt>
        <name>USB1_OHCI</name>
        <value>50</value>
      </interrupt>
      <registers>
        <cluster>
          <name>ehci_capability</name>
          <description>EHCI Capability Register</description>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>caplength</name>
            <description>EHCI Identification Register</description>
            <addressOffset>0x0</addressOffset>
            <size>16</size>
            <access>read-only</access>
            <fields>
              <field>
                <name>caplength</name>
                <description>The value in these bits indicates an offset to add to register base to find the beginning of the Operational Register Space.</description>
                <bitRange>[7:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hciversion</name>
            <description>EHCI Host Interface Version Number Register</description>
            <addressOffset>0x2</addressOffset>
            <size>16</size>
            <access>read-only</access>
            <fields>
              <field>
                <name>hciversion</name>
                <description>This is a 16 bit register containing a BCD encoding of the EHCI revision number suported by this host controller</description>
                <bitRange>[15:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hcsparams</name>
            <description>EHCI Host Control Structural Parameter Register</description>
            <addressOffset>0x4</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>debug_port_number</name>
                <description>This register identifies which of the host controller ports is the debug port. The value is the port number (one based) of the debug port.</description>
                <bitRange>[23:20]</bitRange>
              </field>
              <field>
                <name>n_cc</name>
                <description>Number of Companion Controller (N_CC)\n\nThis field indicates the number of companion controllers associated with this USB2.0 host controller. A zero in this field indicates there are no companion host controllers. And a value larger than zero in this field indicates there are companion USB1.1 host controller(s).</description>
                <bitRange>[15:12]</bitRange>
              </field>
              <field>
                <name>n_pcc</name>
                <description>Number of Port per Companion Controller (N_PCC)\n\nThis field indicates the number of ports supported per companion host controller host controller. It is used to indicate the port routing configuration to system software.</description>
                <bitRange>[11:8]</bitRange>
              </field>
              <field>
                <name>port_routing_rules</name>
                <description>This field indicates the method used by this implementation for how all ports are mapped to companion controllers.</description>
                <bitRange>[7:7]</bitRange>
              </field>
              <field>
                <name>n_ports</name>
                <description>This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Valid values are in the range of 0x1 to 0x0f.</description>
                <bitRange>[3:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hccparams</name>
            <description>EHCI Host Controller Capability Parameters Register</description>
            <addressOffset>0x8</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>eecp</name>
                <description>EHCI Extended Capabilities Pointer (EECP)\n\nThis optional field indicates the existence of a capabilities list. A value of 00b indicates no extended capabilities are implemented. A non-zero value in this register indicates the offset in PCI configuration space of the first EHCI extended capabiliby. The pointer value must be 40h or greater if implemented to maintain to consistency of the PCI header defined for this calss of device.</description>
                <bitRange>[15:8]</bitRange>
              </field>
              <field>
                <name>isochronous_scheduling_threshold</name>
                <description>Isochronous Scheduling Threshold\n\nThis field indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule.\n\nWhen bit[7] is zero, the value of the least significant 3 bits indicates the number of micro-frames a host controller can hold a set of isochronous data structures(one or more) before flushing the state. When bit[7] is a one, then host software assumes the host controller may cache an isochronous data structure for an entire frame.</description>
                <bitRange>[7:4]</bitRange>
              </field>
              <field>
                <name>asynchronous_schedule_park_capability</name>
                <description>Asynchronous Schedule Park Capability\n\nIf this bit is set to a one, then the host controller supports the park feature for high-speed queue heads in the Asynchronous Schedule. The feature can be disabled or enabled and set to a specific level by using the Asynchronous Schedule Park Mode Enable and Asynchronous Schedule Park Mode Count fields in the USBCMD register.</description>
                <bitRange>[2:2]</bitRange>
              </field>
              <field>
                <name>programmable_frame_list_flag</name>
                <description>Programmable Frame List Flag\n\nIf this bit is set to a zero, then system software must use a frame list length of 1024 elements with this host controller. The USBCMD register Frame List Size field is a read-only register and should be set to zero.\n\nIf set to 1, then system software can specify and use the frame list in the USBCMD register Frame List Size field to cofigure the host controller.\n\nThe frame list must always aligned on a 4K page boundary. This requirement ensures that the frame list is always physically contiguous.</description>
                <bitRange>[1:1]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hcsp_portroute</name>
            <description>EHCI Companion Port Route Description</description>
            <addressOffset>0xC</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>hcsp_portroute</name>
                <description>This optional field is valid only if Port Routing Rules field in HCSPARAMS register is set to a one.\n\nThis field is used to allow a host controller implementation to explicitly describe to which companion host controller each implemented port is mapped. This field is a 15-element nibble array (each 4 bit is one array element). Each array location corresponds one-to-one with a physical port provided by the host controller (e.g. PORTROUTE [0] corresponds to the first PORTSC port, PORTROUTE [1] to the second PORTSC port, etc.). The value of each element indicates to which the companion host controllers this port is routed. Only the first N_PORTS elements have valid information. A value of zero indicates that the port is routed to the lowest numbered function companion host controller. A value of one indicates that the port is routed to the next lowest numbered function companion host controller, and so on.</description>
                <bitRange>[31:0]</bitRange>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>ehci_operational</name>
          <description>EHCI Operational Register</description>
          <addressOffset>0x10</addressOffset>
          <register>
            <name>usbcmd</name>
            <description>EHCI USB Command Register</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <name>interrupt_threshold_control</name>
                <description>Interrupt Threshold Control\n\nThe value in this field is used by system software to select the maximum rate at which the host controller will issue interrupts.</description>
                <bitRange>[23:16]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>MF1</name>
                    <description>1 micro-frame</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>MF2</name>
                    <description>2 micro-frames</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>MF4</name>
                    <description>4 micro-frames</description>
                    <value>0x4</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>MF8</name>
                    <description>8 micro-frames (default, equates to 1ms)</description>
                    <value>0x8</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>MF16</name>
                    <description>16 micro-frames (2ms)</description>
                    <value>0x10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>MF32</name>
                    <description>32 micro-frames (4ms)</description>
                    <value>0x20</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>MF64</name>
                    <description>64 micro-frames (8ms)</description>
                    <value>0x40</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>asynchronous_schedule_park_mode_enable</name>
                <description>Asynchronous Schedule Park Mode Enable (OPTIONAL)\n\nIf the Asynchronous Park Capability bit in the HCCPARAMS register is a one, then this bit defaults to a 1 and is R/W. Otherwise the bit must be a zero and is Read Only. Software uses this bit to enable or disable Park mode. When this bit is one, Park mode is enabled. When this bit is zero, Park mode is disabled.</description>
                <bitRange>[11:11]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>asynchronous_schedule_park_mode_count</name>
                <description>Asynchronous Schedule Park Mode Count (OPTIONAL)\n\nAsynchronous Park Capability bit in the HCCPARAMS register is a one, then this field defaults to 0x3 and is W/R. Otherwise it defaults to zero and is R. It contains a count of the number of successive transactions the host controller is allowed to execute from a high-speed queue head on the Asynchronous schedule before continuing traversal of the Asynchronous schedule. Valid value are 0x1 to 0x3.Software must not write a zero to this bit when Park Mode Enable is a one as it will result in undefined behavior.</description>
                <bitRange>[9:8]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>light_host_controller_reset</name>
                <description>Light Host Controller Reset (OPTIONAL)\n\nThis control bit is not required. If implemented, it allows the driver to reset the EHCI controller without affecting the state of the ports or relationship to the companion host controllers. For example, the PORSTC registers should not be reset to their default values and the CF bit setting should not go to zero (retaining port ownership relationships). A host software read of this bit as zero indicates the Light Host Controller Reset has completed and it si safe for software to re- initialize the host controller. A host software read of this bit as a one indicates the Light Host</description>
                <bitRange>[7:7]</bitRange>
              </field>
              <field>
                <name>interrupt_on_async_advance_doorbell</name>
                <description>Interrupt on Async Advance Doorbell\n\nThis bit is used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule. Software must write a 1 to this bit to ring the doorbell. When the host controller has evicted all appropriate cached schedule state, it sets the Interrupt on Async Advance status bit in the USBSTS. if the Interrupt on Async Advance Enable bit in the USBINTR register is a one then the host controller will assert an interrupt at the next interrupt threshold.\n\nThe host controller sets this bit to a zero after it has set the Interrupt on Async Advance status bit in the USBSTS register to a one.\n\nSoftware should not write a one to this bit when the asynchronous schedule is disabled. Doing so will yield undefined results.</description>
                <bitRange>[6:6]</bitRange>
              </field>
              <field>
                <name>asynchronous_schedule_enable</name>
                <description>Asynchronous Schedule Enable\n\nThis bit controls whether the host controller skips processing the Asynchronous Schedule.</description>
                <bitRange>[5:5]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Do not process the Asynchronous Schedule</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Use the ASYNLISTADDR register to access the Asynchronous Schedule</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>periodic_schedule_enable</name>
                <description>Periodic Schedule Enable\n\nThis bit controls whether the host controller skips processing the Periodic Schedule.</description>
                <bitRange>[4:4]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Do not process the Periodic Schedule</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Use the PERIODICLISTBASE register to access the Periodic Schedule</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>frame_list_size</name>
                <description>This field is R/W only if Programmable Frame List Flag in the HCCPARAMS register is set to one. This field specifies the size of the Frame list.</description>
                <bitRange>[3:2]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>F1024</name>
                    <description>1024 frames</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>F512</name>
                    <description>512 frames</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>F256</name>
                    <description>256 frames</description>
                    <value>0x2</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>host_controller_reset</name>
                <description>Host Controller Reset\n\nThis control bit is used by software to reset the host controller. The effects of this on Root Hub registers are similar to a Chip Hardware Reset.\n\nWhen software writes a one to this bit, the Host Controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports.\n\nAll operational registers, including port registers and port state machines are set to their initial values. Port ownership reverts to the companion host controller(s). Software must reinitialize the host controller as described in Section 4.1 of the CHEI Specification in order to return the host controller to an operational state. This bit is set to zero by the Host Controller when the reset process is complete. Software cannot terminate the reset process early by writing a zero to this register.\n\nSoftware should not set this bit to a one when the HC Halted bit in the USBSTS register is a zero. Attempting to reset an actively running host controller will result in undefined behavior.</description>
                <bitRange>[1:1]</bitRange>
              </field>
              <field>
                <name>run_stop</name>
                <description>Run/Stop\n\nWhen set to a 1, the Host Controller proceeds with execution of the schedule. When set to 0, the Host Controller completes the current and any actively pipelined transactions on the USB and then halts. The Host Controller must halt within 16 micro-frames after software clears this bit. The HC Halted bit indicates when the Host Controller has finished its pending pipelined transactions and has entered the stopped state.\n\nSoftware must not write a one to this field unless the Host Controller is in the Halt State. The default value is 0x0.</description>
                <bitRange>[0:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>usbsts</name>
            <description>EHCI USB Status Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x00001000</resetValue>
            <resetMask>0x0000F03F</resetMask>
            <fields>
              <field>
                <name>asynchronous_schedule_status</name>
                <description>Asynchronous Schedule Status\n\nThe bit reports the current real status of Asynchronous Schedule. If this bit is a zero then the status of the Asynchronous Schedule is disabled. If this bit is a one then the status of the Asynchronous Schedule is enabled. The Host Controller is not required to immediately disable or enable the Asynchronous Schedule when software transitions the Asynchronous Schedule Enable bit in the USBCMD register. When this bit and the Asynchronous Schedule Enable bit are the same value, the Asynchronous Schedule is either enabled (1) or disabled (0).</description>
                <bitRange>[15:15]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>periodic_schedule_status</name>
                <description>Periodic Schedule Status\n\nThe bit reports the current real status of the Periodic Schedule. If this bit is a zero then the status of the Periodic Schedule is disabled. If this bit is a one then the status of the Periodic Schedule is enabled. The Host Controller is not required to disable or enable the Periodic Schedule when software transitions the bit in the USBCMD register. When this bit and the bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0).</description>
                <bitRange>[14:14]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>reclamation</name>
                <description>Reclamation\n\nThis is a read-only status bit, which is used to detect an empty asynchronous schedule.</description>
                <bitRange>[13:13]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>hc_halted</name>
                <description>HC Halted\n\nThis bit is a zero whenever the Run/Stop bit is a one. The Host Controller Sets this bit to one after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by the Host Controller Hardware (e.g. internal error).\n\nThe default value is '1'</description>
                <bitRange>[12:12]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>interrupt_on_async_advance</name>
                <description>Interrupt on Async Advance\n\nSystem software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a one to the Interrupt on Async Advance Doorbell bit in the USBCMD register. This status bit indicates the assertion of that interrupt source.</description>
                <bitRange>[5:5]</bitRange>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
              <field>
                <name>host_system_error</name>
                <description>Host System Error\n\nThe Host Controller set this bit to 1 when a serious error occurs during a host system access involving the Host Controller module. When this error occurs, the Host Controller clears the Run/Stop bit in the Command register to prevent further execution of the scheduled TDs.</description>
                <bitRange>[4:4]</bitRange>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
              <field>
                <name>frame_list_rollover</name>
                <description>Frame List Rollover\n\nThe Host Controller sets this bit to a one when the Frame List Index rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size is 1024, the Frame Index Register rolls over every time FRINDEX [13] toggles. Similarly, if the size is 512, the Host Controller sets this bit to a one every time FRINDEX [12] toggles.</description>
                <bitRange>[3:3]</bitRange>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
              <field>
                <name>port_change_detect</name>
                <description>Port Change Detect\n\nThe Host Controller sets this bit to a one when any port for which the Port Owner bit is set to zero has a change bit transition from a zero to a one or a Force Port Resume bit transition from a zero to a one as a result of a J-K transition detected on a suspended port. This bit will also be set as a result of the Connect Status Chang being set to a one after system software has relinquished ownership of a connected port by writing a one to a port's Port Owner bit.</description>
                <bitRange>[2:2]</bitRange>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
              <field>
                <name>usberrint</name>
                <description>USB Error Interrupt(USBERRINT)\n\nThe Host Controller sets this bit to 1 when completion of USB transaction results in an error condition(e.g. error counter underflow).If the TD on which the error interrupt occurred also had its IOC bit set, both. This bit and USBINT bit are set.</description>
                <bitRange>[1:1]</bitRange>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
              <field>
                <name>usbint</name>
                <description>USB Interrupt(USBINT) The Host Controller sets this bit to a one on the completion of a USB transaction, which results in the retirement of a Transfer Descriptor that had its IOC bit set. The Host Controller also sets this bit to 1 when a short packet is detected (actual number of bytes received was less than the expected number of bytes)</description>
                <bitRange>[0:0]</bitRange>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
            </fields>
          </register>
          <register>
            <name>usbintr</name>
            <description>EHCI USB Interrupt Enable Register</description>
            <addressOffset>0x8</addressOffset>
            <fields>
              <field>
                <name>interrupt_on_async_advance_enable</name>
                <description>Interrupt on Async Advance Enable\n\nWhen this bit is 1, and the Interrupt on Async Advance bit in the USBSTS register is 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the Interrupt on Async Advance bit.</description>
                <bitRange>[5:5]</bitRange>
              </field>
              <field>
                <name>host_system_error_enable</name>
                <description>Host System Error Enable\n\n When this bit is 1, and the Host System Error Status bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.</description>
                <bitRange>[4:4]</bitRange>
              </field>
              <field>
                <name>frame_list_rollover_enable</name>
                <description>Frame List Rollover Enable\n\nWhen this bit is 1, and the Frame List Rollover bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.</description>
                <bitRange>[3:3]</bitRange>
              </field>
              <field>
                <name>port_change_interrupt_enable</name>
                <description>Port Change Interrupt Enable\n\nWhen this bit is 1, and the Port Chang Detect bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Port Chang Detect bit.</description>
                <bitRange>[2:2]</bitRange>
              </field>
              <field>
                <name>usb_error_interrupt_enable</name>
                <description>USB Error Interrupt Enable\n\nWhen this bit is 1, and the USBERRINT bit in the USBSTS register is 1,the host controller will issue an interrupt at the next interrupt threshold.\n\nThe interrupt is acknowledged by software clearing the USBERRINT bit.</description>
                <bitRange>[1:1]</bitRange>
              </field>
              <field>
                <name>usb_interrupt_enable</name>
                <description>USB Interrupt Enable\n\nWhen this bit is 1, and the USBINT bit in the USBSTS register is 1,the host controller will issue an interrupt at the next interrupt threshold.\n\nThe interrupt is acknowledged by software clearing the USBINT bit</description>
                <bitRange>[0:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>frindex</name>
            <description>EHCI Frame Index Register</description>
            <addressOffset>0xC</addressOffset>
            <fields>
              <field>
                <name>frame_index</name>
                <description>Frame Index\n\nThe value in this register increment at the end of each time frame (e.g. micro-frame). Bits[N:3] are used for the Frame List current index. It means that each location of the frame list is accessed 8 times (frames or Micro-frames) before moving to the next index. The following illustrates values of N based on the value of the Frame List Size field in the USBCMD register.</description>
                <bitRange>[13:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>ctrldssegment</name>
            <description>EHCI 4G Segment Selector Register</description>
            <addressOffset>0x10</addressOffset>
          </register>
          <register>
            <name>periodiclistbase</name>
            <description>EHCI Periodic Frame List Base Address Register</description>
            <addressOffset>0x14</addressOffset>
            <fields>
              <field>
                <name>base_address</name>
                <description>Base Address\n\nThese bits correspond to memory address signals [31:12], respectively.\n\nThis register contains the beginning address of the Periodic Frame List in the system memory.\n\nSystem software loads this register prior to starting the schedule execution by the Host Controller. The memory structure referenced by this physical memory pointer is assumed to be 4 Kbyte aligned. The contents of this register are combined with the Frame Index Register (FRINDEX) to enable the Host Controller to step through the Periodic Frame List in sequence.</description>
                <bitRange>[31:12]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>asynclistaddr</name>
            <description>EHCI Current Asynchronous List Address Register</description>
            <addressOffset>0x18</addressOffset>
            <fields>
              <field>
                <name>lp</name>
                <description>Link Pointer (LP)\n\nThis field contains the address of the next asynchronous queue head to be executed.\n\nThese bits correspond to memory address signals [31:5], respectively</description>
                <bitRange>[31:5]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>configflag</name>
            <description>EHCI Configure Flag Register</description>
            <addressOffset>0x40</addressOffset>
            <fields>
              <field>
                <name>cf</name>
                <description>Configure Flag (CF)\n\nHost software sets this bit as the last action in its process of configuring the Host Controller.</description>
                <bitRange>[0:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>portsc</name>
            <description>EHCI Port Status/Control Register</description>
            <addressOffset>0x44</addressOffset>
            <resetValue>0x00002000</resetValue>
            <resetMask>0x003F2DFF</resetMask>
            <fields>
              <field>
                <name>wkdscnnt_e</name>
                <description>Wake on Disconnect Enable (WKDSCNNT_E)\n\nWriting this bit to a one enables the port to be sensitive to device disconnects as wake-up events.\n\nThis field is zero if Port Power is zero.\n\nThe default value in this field is '0'.</description>
                <bitRange>[21:21]</bitRange>
              </field>
              <field>
                <name>wkcnnt_e</name>
                <description>Wake on Connect Enable (WKCNNT_E)\n\nWriting this bit to a one enable the port to be sensitive to device connects as wake-up events.\n\nThis field is zero if Port Power is zero.\n\nThe default value in this field is '0'.</description>
                <bitRange>[20:20]</bitRange>
              </field>
              <field>
                <name>port_test_control</name>
                <description>Port Test Control\n\nThe value in this field specifies the test mode of the port.</description>
                <bitRange>[19:16]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NOT_OPERATING</name>
                    <description>The port is NOT operating in a test mode.</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>TEST_J_STATE</name>
                    <description>Test J_STATE</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>TEST_K_STATE</name>
                    <description>Test K_STATE</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>TEST_SE0_NAK</name>
                    <description>Test SE0_NAK</description>
                    <value>0x3</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>TEST_PACKET</name>
                    <description>Test Packet</description>
                    <value>0x4</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>TEST_FORCE_ENABLE</name>
                    <description>Test FORCE_ENABLE</description>
                    <value>0x5</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>port_owner</name>
                <description>Port Owner\n\nThis bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero. System software uses this field to release ownership of the port to selected host controller (in the event that the attached device is not a high-speed device).Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port. Default Value = 1b.</description>
                <bitRange>[13:13]</bitRange>
              </field>
              <field>
                <name>line_status</name>
                <description>Line Status\n\nThese bits relect the current logical levels of the D+ (bit11) and D- (bit10) signal lines. These bits are used for detection of low-speed USB devices prior to port reset and enable sequence. This read only field is valid only when the port enable bit is zero and the current connect status bit is set to a one.</description>
                <bitRange>[11:10]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>SE0</name>
                    <description>Not Low-speed device, perform EHCI reset.</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>J_STATE</name>
                    <description>Not Low-speed device, perform EHCI reset.</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>K_STATE</name>
                    <description>Low-speed device, release ownership of port.</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>UNDEFINED</name>
                    <description>Not Low-speed device, perform EHCI reset.</description>
                    <value>0x3</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>port_reset</name>
                <description>Port Reset\n\n1=Port is in Reset. 0=Port is not in Reset. Default value = 0.\n\nWhen software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes.\n\n**Note: When software writes this bit to a one, it must also write a zero to the Port Enable bit.**\n\nNote that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state with 2ms of software writing this bit to a zero. The HC Halted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HC Halted bit is a one. This field is zero if Port Power is zero.</description>
                <bitRange>[8:8]</bitRange>
              </field>
              <field>
                <name>suspend</name>
                <description>Suspend\n\nPort Enabled Bit and Suspend bit of this register define the port states\n\nWhen in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Not that the bit status does not change until the port is suspend and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB.\n\nA write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when:\n\n1. Software sets the Force Port Resume bit to a zero(from a one).\n2. Software sets the Port Reset bit to a one(from a zero).\n\nIf host software sets this bit to a one when the port is not enabled(i.e. Port enabled bit is a zero), the results are undefined.\n\nThis field is zero if Port Power is zero.\n\nThe default value in this field is '0'.</description>
                <bitRange>[7:7]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NOT_SUSPEND</name>
                    <description>Not suspend</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>SUSPEND</name>
                    <description>Suspend</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>force_port_resume</name>
                <description>Force Port Resume\n\n1 = Resume detected/driven on port. 0 = No resume (K-state) detected/driven on port. Default value = 0.\n\nThis functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspend and software transitions this bit to a one, then the effects on the bus are undefined.\n\nSoftware sets this bit to 1 to drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit.\n\nNote that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero.\n\nThis field is zero if Port Power is zero.</description>
                <bitRange>[6:6]</bitRange>
              </field>
              <field>
                <name>over_current_change</name>
                <description>Over-current Change\n\nThis bit gets set to a one when there is a change to Over-current Active. Software clears this bit by writing a one to this bit position.</description>
                <bitRange>[5:5]</bitRange>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
              <field>
                <name>over_current_active</name>
                <description>Over-current Active\n\n0 = This port does not have an over-current condition \n\n1 = This port currently has an over-current condition\n\nThis bit will automatically transition from a one to a zero when the over current condition is removed.\n\nThe default value of this bit is '0'.</description>
                <bitRange>[4:4]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>port_enable_disable_change</name>
                <description>Port Enable/Disable Change\n\n1 = Port enabled/disabled status has changed\n\n0 = No change\n\nFor the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it.\n\nThis field is zero if Port Power is zero.</description>
                <bitRange>[3:3]</bitRange>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
              <field>
                <name>port_enabled_disabled</name>
                <description>Port Enabled/Disabled\n\n1=Enable\n\n0=Disable\n\nPorts can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high- speed device.\n\nPorts can be disabled by either a fault condition(disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.\n\nWhen the port is disabled, downstream propagation of data is blocked on this port except for reset.\n\nThe default value of this field is '0'.\n\nThis field is zero if Port Power is zero.</description>
                <bitRange>[2:2]</bitRange>
              </field>
              <field>
                <name>connect_status_change</name>
                <description>Connect Status Change\n\n1=Change in Current Connect Status\n\n0=No change\n\nIndicates a change has occurred in the current connect status of the port. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be 'setting' an already-set bit. Software sets this bit to 0 by writing a 1 to it.\n\nThis field is zero if Port Power is zero.</description>
                <bitRange>[1:1]</bitRange>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
              <field>
                <name>current_connect_status</name>
                <description>Current Connect Status\n\nDevice is present on port when the value of this field is a one, and no device is present on port when the value of this field is a zero. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change(Bit 1) to be set.\n\nThis field is zero if Port Power zero.</description>
                <bitRange>[0:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>ohci_control_status_partition</name>
          <description>OHCI Control and Status Partition Register</description>
          <addressOffset>0x404</addressOffset>
          <register>
            <name>hc_control</name>
            <description>OHCI Control Register</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <name>remote_wakeup_enable</name>
                <description>This bit is used by HCD to enable or disable the remote wakeup feature upon the detection of upstream resume signaling. When this bit is set and the ResumeDetected bit in HcInterruptStatus is set, a remote wakeup is signaled to the host system. Setting this bit has no impact on the generation of hardware interrupt.</description>
                <bitRange>[10:10]</bitRange>
              </field>
              <field>
                <name>remote_wakeup_connected</name>
                <description>This bit indicates whether HC supports remote wakeup signaling. If remote wakeup is supported and used by the system, it is the responsibility of system firmware to set this bit during POST. HC clear the bit upon a hardware reset but does not alter it upon a software reset. Remote wakeup signaling of the host system is host-bus-specific and is not described in this specification.</description>
                <bitRange>[9:9]</bitRange>
              </field>
              <field>
                <name>interrupt_routing</name>
                <description>InterruptRouting This bit determines the routing of interrupts generated by events registered in HcInterruptStatus. If clear, all interrupt are routed to the normal host bus interrupt mechanism. If set interrupts are routed to the System Management Interrupt. HCD clears this bit upon a hardware reset, but it does not alter this bit upon a software reset. HCD uses this bit as a tag to indicate the ownership of HC.</description>
                <bitRange>[8:8]</bitRange>
              </field>
              <field>
                <name>host_controller_functional_state_for_usb</name>
                <description>A transition to USBOperational from another state causes SOF generation to begin 1 ms later. HCD may determine whether HC has begun sending SOFs by reading the StartoFrame field of HcInterruptStatus.\n\nThis field may be changed by HC only when in the USBSUSPEND state. HC may move from the USBSUSPEND state to the USBRESUME state after detecting the resume signaling from a downstream port.\n\nHC enters USBSUSPEND after a software reset, whereas it enters USBRESET after a hardware reset. The latter also resets the Root Hub and asserts subsequent reset signaling to downstream ports.</description>
                <bitRange>[7:6]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>USB_RESET</name>
                    <description>USB Reset</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>USB_RESUME</name>
                    <description>USB Resume</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>USB_OPERATIONAL</name>
                    <description>USB Operational</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>USB_SUSPEND</name>
                    <description>USB Suspend</description>
                    <value>0x3</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>bulk_list_enable</name>
                <description>This bit is set to enable the processing of the Bulk list in the next Frame. If cleared by HCD, the processing of the Bulk list does not occur after the next SOF. HC checks this bit whenever it determines to process the list. When disabled, HCD may modify the list. If HcBulkCurrentED is pointing to an ED to be removed, HCD must advance the pointer by updating HcBulkCurrentED before re-enabling processing of the list.</description>
                <bitRange>[5:5]</bitRange>
              </field>
              <field>
                <name>control_list_enable</name>
                <description>This bit is set to enable the processing of the Control list in the next Frame. If cleared by HCD, the processing of the Control list does not occur after the next SOF. HC must check this bit whenever it determines to process the list. When disabled, HCD may modify the list. If HcControlCurrentED is pointing to an ED to be removed, HCD must advance the pointer by updating HcControlCurrentED before re-enabling processing of the list.</description>
                <bitRange>[3:3]</bitRange>
              </field>
              <field>
                <name>isochronous_enable</name>
                <description>This bit is used by HCD to enable/disable processing of isochronous EDs. While processing the periodic list in a Frame, HC checks the status of this bit when it finds an Isochronous ED (F=1). If set (enabled), HC continues processing the EDs. If cleared (disabled), HC halts processing of the periodic list (which now contains only isochronous EDs) and begins processing the Bulk/Control lists. Setting this bit is guaranteed to take effect in the next Frame (not the current Frame).</description>
                <bitRange>[3:3]</bitRange>
              </field>
              <field>
                <name>periodic_list_enable</name>
                <description>This bit is set to enable the processing of periodic list in the next Frame. If cleared by HCD, processing of the periodic list does not occur after the next SOF. HC must check this bit before it starts processing the list.</description>
                <bitRange>[2:2]</bitRange>
              </field>
              <field>
                <name>control_bulk_service_ratio</name>
                <description>This specifies the service ratio between Control and Bulk EDs. Before processing any of the nonperiodic lists, HC must compare the ratio specified with its internal count on how many nonempty Control EDs have been processed, in determining whether to continue serving another Control ED or switching to Bulk EDs. The internal count will be retained when crossing the frame boundary. In case of reset, HCD is responsible for restoring this value.</description>
                <bitRange>[1:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>R1</name>
                    <description>1:1</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>R2</name>
                    <description>2:1</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>R3</name>
                    <description>3:1</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>R4</name>
                    <description>4:1</description>
                    <value>0x3</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_command_status</name>
            <description>OHCI Command Status Register</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <name>scheduling_overrun_count</name>
                <description>SchedulingOverrunCoun\n\nThese bits are incremented on each scheduling overrun error. It is initialized to 00b and wraps around at 11b. This will be incremented when a scheduling overrun is detected even if SchedulingOverrun in has already been set. This is used by HCD to monitor any persistent scheduling problem.</description>
                <bitRange>[17:16]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>owership_change_request</name>
                <description>OwershipChangeRequest\n\nThis bit is set by an OS HCD to request a change of control of the HC. When set HC will set the OwnershipChange field in. After the changeover, this bit is cleared and remains so until the next request from OS HCD.</description>
                <bitRange>[3:3]</bitRange>
              </field>
              <field>
                <name>bulkl_list_filled</name>
                <description>BulklListFilled\n\nThis bit is used to indicate whether there are any TDs on the Bulk list. It is set by HCD whenever it adds a TD to an ED in the Bulk list. When HC begins to process the head of the Bulk list, it checks BLF. As long as BulkListFilled is 0, HC will not start processing the Bulk list. If BulkListFilled is 1, HC will start processing the Bulk list and will set BF to 0. If HC finds a TD on the list, then HC will set BulkListFilled to 1 causing the Bulk list processing to continue. If no TD is found on the Bulk list, and if HCD does not set BulkListFilled , then BulkListFilled will still be 0 when HC completes processing the Bulk list and Bulk list processing will stop.</description>
                <bitRange>[2:2]</bitRange>
              </field>
              <field>
                <name>control_list_filled</name>
                <description>ControlListFilled This bit is used to indicate whether there are any TDs on the Control list. It is set by HCD whenever it adds a TD to an ED in the Control list.\n\nWhen HC begins to process the head of the Control list, it checks CLF. As long as ControlListFilled is 0, HC will not start processing the Control list. If CF is 1, HC will start processing the Control list and will set ControlListFilled to 0. If HC finds a TD on the list, then HC will set ControlListFilled to 1 causing the Control list processing to continue. If no TD is found on the Control list, and if the HCD does not set ControlListFilled , then ControlListFilled will still be 0 when HC completes processing the Control list and Control list processing will stop.</description>
                <bitRange>[1:1]</bitRange>
              </field>
              <field>
                <name>host_controller_reset</name>
                <description>HostControllerReset\n\nThis bit is by HCD to initiate a software reset of HC. Regardless of the functional state of HC, it moves to the USBSuspend state in which most of the operational registers are reset except those stated otherwise; e.g, the InteruptRouting field of HcControl, and no Host bus accesses are allowed. This bit is cleared by HC upon the completion of the reset operation. The reset operation must be completed within 10 ms. This bit, when set, should not cause a reset to the Root Hub and no subsequent reset signaling should be asserted to its downstream ports.</description>
                <bitRange>[0:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_interrupt_status</name>
            <description>OHCI Interrupt Status Register</description>
            <addressOffset>0x8</addressOffset>
            <fields>
              <field>
                <name>root_hub_status_change</name>
                <description>RootHubStatusChange\n\nThis bit is set when the content of or the content of any of [ NumberofDownstreamPort ] has changed.</description>
                <bitRange>[6:6]</bitRange>
              </field>
              <field>
                <name>frame_number_overflow</name>
                <description>FrameNumberOverflow\n\nThis bit is set when the MSb of (bit 15) changes value, from 0 to 1 or from 1 to 0, and after has been updated.</description>
                <bitRange>[5:5]</bitRange>
              </field>
              <field>
                <name>unrecoverable_error</name>
                <description>UnrecoverableError\n\nThis bit is set when HC detects a system error not related to USB. HC should not proceed with any processing nor signaling before the system error has been corrected. HCD clears this bit after HC has been reset.</description>
                <bitRange>[4:4]</bitRange>
              </field>
              <field>
                <name>resume_detected</name>
                <description>ResumeDetected\n\nThis bit is set when HC detects that a device on the USB is asserting resume signaling. It is the transition from no resume signaling to resume signaling causing this bit to be set. This bit is not set when HCD sets the USBRseume state.</description>
                <bitRange>[3:3]</bitRange>
              </field>
              <field>
                <name>start_of_frame</name>
                <description>StartofFrame\n\nThis bit is set by HC at each start of frame and after the update of HccaFrameNumber. HC also generates a SOF token at the same time.</description>
                <bitRange>[2:2]</bitRange>
              </field>
              <field>
                <name>writeback_done_head</name>
                <description>WritebackDoneHead\n\nThis bit is set immediately after HC has written to. Further updates of the will not occur until this bit has been cleared. HCD should only clear this bit after it has saved the content of HccaDoneHead.</description>
                <bitRange>[1:1]</bitRange>
              </field>
              <field>
                <name>scheduling_overrun</name>
                <description>SchedulingOverrun\n\nThis bit is set when the USB schedule for the current Frame overruns and after the update of. A scheduling overrun will also cause the SchedulingOverrunCount of to be incremented.</description>
                <bitRange>[0:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_interrupt_enable</name>
            <description>OHCI Interrupt Enable Register</description>
            <addressOffset>0xC</addressOffset>
            <fields>
              <field>
                <name>master_interrupt_enable</name>
                <description>MasterInterruptEnable\n\nA '0' writtern to this field is ignored by HC. A '1' written to this field enables interrupt generation due to events specified in the other bits of this register. This is used by HCD as Master Interrupt Enable.</description>
                <bitRange>[31:31]</bitRange>
              </field>
              <field>
                <name>root_hub_status_change</name>
                <description>RootHubStatusChange Interrupt Enable</description>
                <bitRange>[6:6]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable interrupt generation due to Root Hub Status Change</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>frame_number_overflow</name>
                <description>FrameNumberOverflow Interrupt Enable</description>
                <bitRange>[5:5]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable interrupt generation due to Frame Number Overflow</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>unrecoverable_error</name>
                <description>UnrecoverableError Interrupt Enable</description>
                <bitRange>[4:4]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable interrupt generation due to Unrecoverable Error</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>resume_detected</name>
                <description>ResumeDetected Interrupt Enable</description>
                <bitRange>[3:3]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable interrupt generation due to Resume Detected</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>start_of_frame</name>
                <description>StartofFrame Interrupt Enable</description>
                <bitRange>[2:2]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable interrupt generation due to Start of Frame</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>writeback_done_head</name>
                <description>WritebackDoneHead Interrupt Enable</description>
                <bitRange>[1:1]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable interrupt generation due to Writeback Done Head</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>scheduling_overrun</name>
                <description>SchedulingOverrun Interrupt Enable</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable interrupt generation due to Scheduling Overrun</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_interrupt_disable</name>
            <description>OHCI Interrupt Disable Register</description>
            <addressOffset>0x10</addressOffset>
            <fields>
              <field>
                <name>master_interrupt_disable</name>
                <description>MasterInterruptEnable\n\nA '0' writtern to this field is ignored by HC. A '1' written to this field disables interrupt generation due to events specified in the other bits of this register. This field is set after a hardware or software reset.</description>
                <bitRange>[31:31]</bitRange>
              </field>
              <field>
                <name>root_hub_status_change</name>
                <description>RootHubStatusChange Interrupt Disable</description>
                <bitRange>[6:6]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable interrupt generation due to Root Hub Status Change</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>frame_number_overflow</name>
                <description>FrameNumberOverflow Interrupt Disable</description>
                <bitRange>[5:5]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable interrupt generation due to Frame Number Overflow</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>unrecoverable_error</name>
                <description>UnrecoverableError Interrupt Disable</description>
                <bitRange>[4:4]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable interrupt generation due to Unrecoverable Error</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>resume_detected</name>
                <description>ResumeDetected Interrupt Disable</description>
                <bitRange>[3:3]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable interrupt generation due to Resume Detected</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>start_of_frame</name>
                <description>StartofFrame Interrupt Disable</description>
                <bitRange>[2:2]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable interrupt generation due to Start of Frame</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>writeback_done_head</name>
                <description>WritebackDoneHead Interrupt Disable</description>
                <bitRange>[1:1]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable interrupt generation due to Writeback Done Head</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>scheduling_overrun</name>
                <description>SchedulingOverrun Interrupt Disable</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>Ignore</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable interrupt generation due to Scheduling Overrun</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>ohci_memory_pointer_partition</name>
          <description>OHCI Memory Pointer Partition Register</description>
          <addressOffset>0x418</addressOffset>
          <register>
            <name>hc_hcca</name>
            <description>OHCI HCCA Base</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <name>hcca_31_8</name>
                <description>This is the base address of the Host Controller Communication Area. This area is used to hold the control structures and the Interrupt table that are accessed by both the Host Controller and the Host Controller Driver.</description>
                <bitRange>[31:8]</bitRange>
              </field>
              <field>
                <name>hcca_7_0</name>
                <description>The alignment restriction in HcHCCA register is evaluated by examining the number of zeros in the lower order bits. The minimum alignment is 256 bytes, therefore, bits 0 through 7 must always return 0 when read.</description>
                <bitRange>[7:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_period_current_ed</name>
            <description>OHCI Period Current ED Base</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <name>pced_31_4</name>
                <description>This is used by HC to point to the head of one of the Periodec list which will be processed in the current Frame. The content of this register is updated by HC after a periodic ED has been processed. HCD may read the content in determining which ED is currently being processed at the time of reading.</description>
                <bitRange>[31:4]</bitRange>
              </field>
              <field>
                <name>pced_3_0</name>
                <description>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
                <bitRange>[3:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_control_head_ed</name>
            <description>OHCI Control Head ED Base</description>
            <addressOffset>0x8</addressOffset>
            <fields>
              <field>
                <name>ehcd_31_4</name>
                <description>The HcControlHeadED register contains the physical address of the first Endpoint Descriptor of the Control list. HC traverse the Control list starting with the HcControlHeadED pointer. The content is loaded from HCCA during the initialization of HC.</description>
                <bitRange>[31:4]</bitRange>
              </field>
              <field>
                <name>ehcd_3_0</name>
                <description>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
                <bitRange>[3:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_control_current_ed</name>
            <description>OHCI Control Current ED Base</description>
            <addressOffset>0xC</addressOffset>
            <fields>
              <field>
                <name>cced_31_4</name>
                <description>The pointer is advanced to the next ED after serving the present one. HC will continue processing the list from where it left off in the last Frame. When it reaches the end of the Control list, HC checks the ControlListFilled of in HcCommandStatus. If set, it copies the content of HcControlHeadED to HcControlCurrentED and clears the bit. If not set, it does nothing.\n\nHCD is allowed to modify this register only when the ControlListEnable of HcControl is cleared. When set, HCD only reads the instantaneous value of this register. Initially, this is set to zero to indicate the end of the Control list.</description>
                <bitRange>[31:4]</bitRange>
              </field>
              <field>
                <name>cced_3_0</name>
                <description>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
                <bitRange>[3:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_bulk_head_ed</name>
            <description>OHCI Bulk Head ED Base</description>
            <addressOffset>0x10</addressOffset>
            <fields>
              <field>
                <name>bhed_31_4</name>
                <description>The HcBulkHeadED register contains the physical address of the first Endpoint Descriptor of the Bulk list. HC traverses the Bulk list starting with the HcBulkHeadED pointer. The content is loaded from HCCA during the initialization of HC.</description>
                <bitRange>[31:4]</bitRange>
              </field>
              <field>
                <name>bhed_3_0</name>
                <description>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
                <bitRange>[3:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_bulk_current_ed</name>
            <description>OHCI Bulk Current ED Base</description>
            <addressOffset>0x14</addressOffset>
            <fields>
              <field>
                <name>bced_31_4</name>
                <description>This is advanced to the next ED after the HC has served the present one. HC continues processing the list from where it left off in the last Frame. When it reaches the end of the Bulk list, HC checks the ControlListFilled of HcControl. If set, it copies the content of HcBulkHeadED to HcBulkCurrentED and clears the bit. If it is not set, it does nothing. HCD is only allowed to modify this register when the BulkListEnable of HcControl is cleared. When set, the HCD only reads the instantaneous value of this register. This is initially set to zero to indicate the end of the Bulk list.</description>
                <bitRange>[31:4]</bitRange>
              </field>
              <field>
                <name>bced_3_0</name>
                <description>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
                <bitRange>[3:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_done_head</name>
            <description>OHCI Done Head Base</description>
            <addressOffset>0x18</addressOffset>
            <fields>
              <field>
                <name>dh_31_4</name>
                <description>When a TD is completed, HC writes the content of HcDoneHead to the NextTD field of the TD. HC then overwrites the content of HcDoneHead with the address of this TD. This is set to zero whenever HC writes the content of this register to HCCA. It also sets the WritebackDoneHead of HcInterruptStatus.</description>
                <bitRange>[31:4]</bitRange>
              </field>
              <field>
                <name>dh_3_0</name>
                <description>Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
                <bitRange>[3:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>ohci_frame_counter_partition</name>
          <description>OHCI Frame Counter Partition Register</description>
          <addressOffset>0x434</addressOffset>
          <register>
            <name>hc_fm_interval</name>
            <description>OHCI Frame Interval Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x00002EDF</resetValue>
            <resetMask>0xFFFF3FFF</resetMask>
            <fields>
              <field>
                <name>frame_interval_toggler</name>
                <description>FrameIntervalToggler HCD toggles this bit whenever it loads a new value to FrameInterval.</description>
                <bitRange>[31:31]</bitRange>
              </field>
              <field>
                <name>fs_largest_data_packet</name>
                <description>FSLargestDataPacket\n\nThis field specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame. The counter value represents the largest amount of data in bits which can be sent or received by the HC in a single transaction at any given time without causing scheduling overrun. The field value is calculated by the HCD.</description>
                <bitRange>[30:16]</bitRange>
              </field>
              <field>
                <name>frame_interval</name>
                <description>FrameInterval\n\nThis specifies the interval between two consecutive SOFs in bit times. The nominal value is set to be 11,999. HCD should store the current value of this field before resetting HC. By setting the HostControllerReset field of as this will cause the HC to reset this field to its nominal value. HCD may choose to restore the stored value upon the completion of the Reset sequence.</description>
                <bitRange>[13:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_fm_remaining</name>
            <description>OHCI Frame Remaining Register</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <name>frame_remaining_toggle</name>
                <description>FrameRemaining Toggle\n\nThis bit is loaded from the FrameIntervalToggle field of whenever FrameRemaining reaches 0. This bit is used by HCD for the synchronization between FrameInterval and FrameRemaining.</description>
                <bitRange>[31:31]</bitRange>
              </field>
              <field>
                <name>frame_remaining</name>
                <description>FrameRemaining\n\nThis counter is decremented at each bit time. When it reaches zero, it is reset by loading the FrameInterval value specified in at the next bit time boundary. When entering the USBOPERATIONAL state, HC re-loads the content with the FrameInterval of and uses the updated value from the next SOF.</description>
                <bitRange>[13:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_fm_number</name>
            <description>OHCI Frame Number Register</description>
            <addressOffset>0x8</addressOffset>
            <fields>
              <field>
                <name>frame_number</name>
                <description>FrameNumber\n\nThis is incremented when is re-loaded. It will be rolled over to 0x0 after 0x0ffff. When entering the USBOPERATIONAL state, this will be incremented automatically. The content will be written to HCCA after HC has incremented the FrameNumber at each frame boundary and sent a SOF but before HC reads the first ED in that Frame. After writing to HCCA, HC will set the StartofFrame in HcInterruptStatus</description>
                <bitRange>[15:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_periodic_start</name>
            <description>OHCI Periodic Start Register</description>
            <addressOffset>0xC</addressOffset>
            <fields>
              <field>
                <name>periodic_start</name>
                <description>PeriodicStart\n\nAfter a hardware reset, this field is cleared. This is then set by HCD during the HC initialization. The value is calculated roughly as 10% off from. A typical value will be 0x2A3F (or 0x3e67). When reaches the value specified, processing of the periodic lists will have priority over Control/Bulk processing. HC will therefore start processing the Interrupt list after completing the current Control or Bulk transaction that is in progress.</description>
                <bitRange>[13:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_ls_threshold</name>
            <description>OHCI LS Threshold Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x00000628</resetValue>
            <resetMask>0x00000FFF</resetMask>
            <fields>
              <field>
                <name>ls_threshold</name>
                <description>LSThreshold\n\nThis field contains a value which is compared to the FrameRemaining field prior to initiating a Low Speed transaction. The transaction is started only if FrameRemaining this field. The value is calculated by HCD with the consideration of transmission and setup overhead.</description>
                <bitRange>[11:0]</bitRange>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>ohci_root_hub_partition</name>
          <description>OHCI Root Hub Partition Register</description>
          <addressOffset>0x448</addressOffset>
          <register>
            <name>hc_rh_descriptor_a</name>
            <description>OHCI Root Hub Descriptor Register A</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x02001201</resetValue>
            <resetMask>0xFF001FFF</resetMask>
            <fields>
              <field>
                <name>power_on_to_power_good_time</name>
                <description>PowerOnToPowerGoodTime[POTPGT]\n\nThis byte specifies the duration HCD has to wait before accessing a powered-on port of the Root Hub. It is implementation-specific. The unit of time is 2 ms. The duration is calculated as POTPGT * 2ms.</description>
                <bitRange>[31:24]</bitRange>
              </field>
              <field>
                <name>no_over_current_protection</name>
                <description>NoOverCurrentProtection\n\nThis bit describes how the overcurrent status for the Root Hub ports are reported. When this bit is cleared, the OverCurrentProtectionMode field specifies global or per-port reporting.</description>
                <bitRange>[12:12]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>REPORT</name>
                    <description>Over-current status is reported collectively for all downstream ports</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>NO_SUPPORT</name>
                    <description>No over-current protection supported</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>over_current_protection_mode</name>
                <description>OverCurrentProtectionMode\n\nThis bit describes how the overcurrent status for the Root Hub ports are reported. At reset, these fields should reflect the same mode as PowerSwitchingMode. This field is valid only if the NoOverCurrentProtection field is cleared. 0 Over-current status is reported collectively for all downstream ports. 1 Over-current status is reported on per-port basis.</description>
                <bitRange>[11:11]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>REPORT</name>
                    <description>Over-current status is reported collectively for all downstream ports</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>REPORT_PERPORT</name>
                    <description>Over-current status is reported on per-port basis</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>device</name>
                <description>Device Type This bit specifies that the Root Hub is not a compound device. The Root Hub is not permitted to be a compound device. This field should always read/write 0.</description>
                <bitRange>[10:10]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>power_switching_mode</name>
                <description>PowerSwitchingMode\n\nThis bit is used to specify how the power switching of the Root Hub ports is controlled. It is implementation-specific. This field is only valid if the NoPowerSwitching field is cleared.</description>
                <bitRange>[9:9]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>SAME_TIME</name>
                    <description>All ports are powered at the same time</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>INDIVIDUAL</name>
                    <description>Each port is powered individually. This mode allows port power to be controlled by either the global switch or per- port switching. If the PortPowerControlMask bit is set, the port responds only to port power commands ( Set/ClearPortPower ). If the port mask is cleared, then the port is controlled only by the global power switch ( Set/ClearGlobalPower ).</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>no_power_swithcing</name>
                <description>NoPowerSwithcing\n\nThese bits are used to specify whether power switching is supported or ports are always powered. It is implementation- specific. When this bit is cleared, the PowerSwitchingMode specifies global or per-port switching.</description>
                <bitRange>[8:8]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>SWITCHED</name>
                    <description>Ports are power switched</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ALWAYS</name>
                    <description>Ports are always powered on when the HC is powered on</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>number_downstream_ports</name>
                <description>NumberDownstreamPorts\n\nThese bits specify the number of downstream ports supported by the Root Hub. It is implementation-specific. The minimum number of ports is 1. The maximum number of ports supported.</description>
                <bitRange>[7:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_rh_descriptor_b</name>
            <description>OHCI Root Hub Descriptor Register B</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <name>port_power_control_mask</name>
                <description>PortPowerControlMask\n\nEach bit indicates if a port is affected by a global power control command when PowerSwitchingMode is set. When set, the port's power state is only affected by per-port power control ( Set/ClearPortPower ). When cleared, the port is controlled by the global power switch ( Set/ClearGlobalPower ). If the device is configured to global switching mode ( PowerSwitchingMode = 0 ), this field is not valid.</description>
                <bitRange>[31:16]</bitRange>
              </field>
              <field>
                <name>device_removable</name>
                <description>DeviceRemovable\n\nEach bit is dedicated to a port of the Root Hub. When cleared, the attached device is removable. When set, the attached device is not removable.</description>
                <bitRange>[15:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_rh_status</name>
            <description>OHCI Root Hub Status Register</description>
            <addressOffset>0x8</addressOffset>
            <fields>
              <field>
                <name>clear_remote_eakeup_enable</name>
                <description>(write)ClearRemoteWakeupEnable\n\nWrite a '1' clears DeviceRemoteWakeupEnable. Writing a '0' has no effect.</description>
                <bitRange>[31:31]</bitRange>
              </field>
              <field>
                <name>over_current_indicator_change</name>
                <description>This bit is set by hardware when a change has occurred to the OverCurrentIndicator field of this register. The HCD clears this bit by writing a '1'. Writing a '0' has no effect.</description>
                <bitRange>[17:17]</bitRange>
              </field>
              <field>
                <name>r_local_power_status_w_set_global_power</name>
                <description>(read)LocalPowerStatusChange\n\nThe Root Hub does not support the local power status features, thus, this bit is always read as '0'.\n\n(write)SetGlobalPower\n\nIn global power mode ( PowerSwitchingMode =0), This bit is written to '1' to turn on power to all ports (clear PortPowerStatus ). In per-port power mode, it sets PortPowerStatus only on ports whose PortPowerControlMask bit is not set. Writing a '0' has no effect.</description>
                <bitRange>[16:16]</bitRange>
              </field>
              <field>
                <name>r_device_remote_wakeup_enable_w_set_remote_wakeup_enable</name>
                <description>(read)DeviceRemoteWakeupEnable\n\nThis bit enables a ConnectStatusChange bit as a resume event, causing a USBSUSPEND to USBRESUME state transition and setting the ResumeDetected interrupt.\n\n0 ConnectStatusChange is not a remote wakeup event.\n\n1 ConnectStatusChange is a remote wakeup event.\n\n(write)SetRemoteWakeupEnable\n\nWriting a '1' sets DeviceRemoveWakeupEnable. Writing a '0' has no effect.</description>
                <bitRange>[15:15]</bitRange>
              </field>
              <field>
                <name>over_current_indicator</name>
                <description>This bit reports overcurrent conditions when the global reporting is implemented. When set, an overcurrent condition exists. When cleared, all power operations are normal. If per-port overcurrent protection is implemented this bit is always '0'</description>
                <bitRange>[1:1]</bitRange>
              </field>
              <field>
                <name>r_local_power_status_w_clear_global_power</name>
                <description>(Read)LocalPowerStatus\n\nWhen read, this bit returns the LocalPowerStatus of the Root Hub. The Root Hub does not support the local power status feature; thus, this bit is always read as '0'.\n\n(Write)ClearGlobalPower\n\nWhen write, this bit is operated as the ClearGlobalPower. In global power mode ( PowerSwitchingMode =0), This bit is written to '1' to turn off power to all ports (clear PortPowerStatus ). In per-port power mode, it clears PortPowerStatus only on ports whose PortPowerControlMask bit is not set. Writing a '0' has no effect.</description>
                <bitRange>[0:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>hc_rh_port_status</name>
            <description>OHCI Root Hub Port Status Register</description>
            <addressOffset>0xC</addressOffset>
            <fields>
              <field>
                <name>port_reset_status_change</name>
                <description>This bit is set at the end of the 10ms port reset signal. The HCD writes a '1' to clear this bit. Writing a '0' has no effect.</description>
                <bitRange>[20:20]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NOC_COMPLETE</name>
                    <description>port reset is not complete</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>COMPLETE</name>
                    <description>port reset is complete</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>port_over_current_indicator_change</name>
                <description>This bit is valid only if overcurrent conditions are reported on a per-port basis. This bit is set when Root Hub changes the PortOverCurrentIndicator bit. The HCD writes a 1 to clear this bit. Writing a 0 has no effect.</description>
                <bitRange>[19:19]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_CHANGE</name>
                    <description>no change in PortOverCurrentIndicator</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>CHANGE</name>
                    <description>PortOverCurrentIndicator has changed</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>port_suspend_status_change</name>
                <description>This bit is set when the full resume sequence has been completed. This sequence includes the 20-s resume pulse, LS EOP, and 3-ms resychronization delay. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. This bit is also cleared when ResetStatusChange is set.</description>
                <bitRange>[18:18]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NOT_COMPLETE</name>
                    <description>resume is not completed</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>COMPLETE</name>
                    <description>resume is completed</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>port_enable_status_change</name>
                <description>This bit is set when hardware events cause the PortEnableStatus bit to be cleared. Changes from HCD writes do not set this bit. The HCD writes a '1' to clear this bit. Writing a '0' has no effect.</description>
                <bitRange>[17:17]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_CHANGE</name>
                    <description>no change in PortEnableStatus</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>CHANGE</name>
                    <description>PortEnableStatus has changed</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>connect_status_change</name>
                <description>This bit is set whenever a connect or disconnect event occurs. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. If CurrentConnectStatus is cleared when a SetPortReset,SetPortEnable , or SetPortSuspend write occurs, this bit is set to force the driver to re-evaluate the connection status since these writes should not occur if the port is disconnected.\n\nNote: If the DeviceRemovable[NDP] bit is set, this bit is set only after a Root Hub reset to inform the system that the device is attached.</description>
                <bitRange>[16:16]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_CHANGE</name>
                    <description>no change in CurrentConnectStatus</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>CHANGE</name>
                    <description>CurrentConnectStatus has changed</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>r_low_speed_device_attached_w_clear_port_power</name>
                <description>(read) LowSpeedDeviceAttached\n\nThis bit indicates the speed of the device attached to this port. When set, a Low Speed device is attached to this port. When clear, a Full Speed device is attached to this port. This field is valid only when the CurrentConnectStatus is set.\n\n0 full speed device attached\n\n1 low speed device attached\n\n(write) ClearPortPower\n\nThe HCD clears the PortPowerStatus bit by writing a '1' to this bit. Writing a '0' has no effect.</description>
                <bitRange>[9:9]</bitRange>
              </field>
              <field>
                <name>r_port_power_status_w_set_port_power</name>
                <description>(read) PortPowerStatus\n\nThis bit reflects the ports power status, regardless of the type of power switching implemented. This bit is cleared if an overcurrent condition is detected. HCD sets this bit by writing SetPortPower or SetGlobalPower. HCD clears this bit by writing ClearPortPower or ClearGlobalPower. Which power control switches are enabled is determined by PowerSwitchingMode and PortPortControlMask[NumberDownstreamPort]. In global switching mode(PowerSwitchingMode=0), Set/ClearGlobalPower controls this bit. In per-port power switching (PowerSwitchingMode=1), if the PortPowerControlMask[NDP] bit for the port is set, only Set/ClearPortPower commands are enabled. If the mask is not set, only Set/ClearGlobalPower commands are enabled. When port power is disabled, CurrentConnectStatus, PortEnableStatus, PortSuspendStatus, and PortResetStatus should be reset.\n\n0 port power is off\n\n1 port power is on\n\n(write) SetPortPower\n\nThe HCD writes a 1 to set the PortPowerStatus bit. Writing a 0 has no effect.\n\nNote: This bit is always reads 1b if power switching is not supported.</description>
                <bitRange>[8:8]</bitRange>
              </field>
              <field>
                <name>r_port_reset_status_w_set_port_reset</name>
                <description>(read) PortResetStatus\n\nWhen this bit is set by a write to SetPortReset , port reset signaling is asserted. When reset is completed, this bit is cleared when PortResetStatusChange is set. This bit cannot be set if CurrentConnectStatus is cleared.\n\n0 port reset signal is not active\n\n1 port reset signal is active\n\n(write) SetPortReset\n\nThe HCD sets the port reset signaling by writing a '1' to this bit. Writing a '0' has no effect. If CurrentConnectStatus is cleared, this write does not set PortResetStatus , but instead sets ConnectStatusChange. This informs the driver that it attempted to reset a disconnected port.</description>
                <bitRange>[4:4]</bitRange>
              </field>
              <field>
                <name>r_port_over_current_indicator_w_clear_suspend_status</name>
                <description>(read) PortOverCurrentIndicator \n\nThis bit is only valid when the Root Hub is configured in such a way that overcurrent conditions are reported on a per-port basis. If per-port overcurrent reporting is not supported, this bit is set to 0. If cleared, all power operations are normal for this port. If set, an overcurrent condition exists on this port. This bit always reflects the overcurrent input signal. 0 no overcurrent condition. 1 overcurrent condition detected.\n\n(write) ClearSuspendStatus\n\nThe HCD writes a '1' to initiate a resume. Writing a '0' has no effect. A resume is initiated only if PortSuspendStatus is set.</description>
                <bitRange>[3:3]</bitRange>
              </field>
              <field>
                <name>r_port_suspend_status_w_set_port_suspend</name>
                <description>(read) PortSuspendStatus\n\nThis bit indicates the port is suspended or in the resume sequence. It is set by a SetSuspendState write and cleared when PortSuspendStatusChange is set at the end of the resume interval. This bit cannot be set if CurrentConnectStatus is cleared. This bit is also cleared when PortResetStatusChange is set at the end of the port reset or when the HC is placed in the USBRESUME state. If an upstream resume is in progress, it should propagate to the HC.\n\n0 port is not suspended\n\n1 port is suspended\n\n(write) SetPortSuspend\n\nThe HCD sets the PortSuspendStatus bit by writing a '1' to this bit. Writing a '0' has no effect. If CurrentConnectStatus is cleared, this write does not set PortSuspendStatus ; instead it sets ConnectStatusChange. This informs the driver that it attempted to suspend a disconnected port.</description>
                <bitRange>[2:2]</bitRange>
              </field>
              <field>
                <name>r_port_enable_status_w_set_port_enable</name>
                <description>(read)PortEnableStatus\n\nThis bit indicates whether the port is enabled or disabled. The Root Hub may clear this bit when an overcurrent condition, disconnect event, switched-off power, or operational bus error such as babble is detected. This change also causes PortEnabledStatusChange to be set. HCD sets this bit by writing SetPortEnable and clears it by writing ClearPortEnable. This bit cannot be set when CurrentConnectStatus is cleared. This bit is also set, if not already, at the completion of a port reset when ResetStatusChange is set or port suspend when SuspendStatusChange is set.\n\n0 port is disabled\n\n1 port is enabled\n\n(write)SetPortEnable\n\nThe HCD sets PortEnableStatus by writing a 1. Writing a 0 has no effect. If CurrentConnectStatus is cleared, this write does not set PortEnableStatus, but instead sets ConnectStatusChange. This informs the driver that it attempted to enable a disconnected Port.</description>
                <bitRange>[1:1]</bitRange>
              </field>
              <field>
                <name>r_current_connect_status_w_clear_port_enable</name>
                <description>(read) CurrentConnectStatus\n\nThis bit reflects the current state of the downstream port.\n\n0 No device connected\n\n1 Device connected\n\n(write) ClearPortEnable\n\nThe HCD writes a '1' to clear the PortEnableStatus bit. Writing '0' to this bit has no effect. The CurrentConnectStatus is not affected by any write. Note: This bit is always read '1' when the attached device is nonremovalble (DviceRemoveable[NumberDownstreamPort]).</description>
                <bitRange>[0:0]</bitRange>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>hci_controller_phy_interface</name>
          <description>HCI Controller and PHY Interface Register</description>
          <addressOffset>0x800</addressOffset>
          <register>
            <name>hci_interface</name>
            <description>HCI Interface Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x10000000</resetValue>
            <resetMask>0x12041F01</resetMask>
            <fields>
              <field>
                <name>dma_transfer_status_enable</name>
                <description>DMA Transfer Status Enable</description>
                <bitRange>[28:28]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ohci_count_select</name>
                <description>OHCI count select</description>
                <bitRange>[25:25]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>SIMULATION</name>
                    <description>Simulation mode. The counters will be much shorter then real time</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>NORMAL</name>
                    <description>Normal mode. The counters will count full time</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>resume_k_to_se0_transition</name>
                <bitRange>[18:18]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>WITHIN_2US</name>
                    <description>Within 2 us of the resume-K to SE0 transition</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>RANDOM</name>
                    <description>Random time value of the resume-K to SE0 transition</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>pp2vbus</name>
                <bitRange>[12:12]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>AUTO</name>
                    <description>ULPI wrapper interface will automatically set or clear DrvVbus register in ULPI PHY according to the port power status form the root hub</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>IGNORE</name>
                    <description>ULPI wrapper will ignore the difference between power status of root hub and ULPI PHY</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ahb_master_interface_incr16_enable</name>
                <description>Master interface INCR16 enable</description>
                <bitRange>[11:11]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>USE_INCR16</name>
                    <description>Use INCR16 when appropriate</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>NOT_USE_INCR16</name>
                    <description>Do not use INCR16, use other enabled INCRX or unspecified length burst INCR</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ahb_master_interface_incr8_enable</name>
                <description>Master interface INCR8 enable</description>
                <bitRange>[10:10]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>USE_INCR8</name>
                    <description>Use INCR8 when appropriate</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>NOT_USE_INCR8</name>
                    <description>Do not use INCR8, use other enabled INCRX or unspecified length burst INCR</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ahb_master_interface_burst_type_incr4_enable</name>
                <description>Master interface burst type INCR4 enable</description>
                <bitRange>[9:9]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>USE_INCR4</name>
                    <description>Use INCR4 when appropriate</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>NOT_USE_INCR4</name>
                    <description>Do not use INCR4, use other enabled INCRX or unspecified length burst INCR</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ahb_master_interface_incrx_align_enable</name>
                <description>Master interface INCRX align enable</description>
                <bitRange>[8:8]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>BURST_X_ALIGN_ADDRESS</name>
                    <description>Start INCRx burst only on burst x-align address</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ANY_DOUBLE_WORD_BOUNDARY</name>
                    <description>Start burst on any double word boundary Note: This bit must enable if any bit of bit[11:9] is enabled</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ulpi_bypass_enable</name>
                <description>ULPI bypass enable</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>UTMI</name>
                    <description>Enable UTMI interface, disable ULPI interface</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ULPI</name>
                    <description>Enable ULPI interface, disable UTMI interface</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>hci_ctrl3</name>
            <description>HCI Control Register</description>
            <addressOffset>0x8</addressOffset>
            <resetValue>0x00010000</resetValue>
            <resetMask>0x0001000B</resetMask>
            <fields>
              <field>
                <name>linestate_change_detect</name>
                <description>Linestate Change Detect</description>
                <bitRange>[16:16]</bitRange>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NOT_DECTED</name>
                    <description>Linestate change not dected</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DECTED</name>
                    <description>Linestate change dected Write '1' to clear.</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>remote_wakeup_enable</name>
                <description>Remote Wakeup Enable</description>
                <bitRange>[3:3]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>linestate_change_interrupt_enable</name>
                <description>Linestate Change Interrupt Enable</description>
                <bitRange>[1:1]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>linestate_change_detect_enable</name>
                <description>Linestate Change Detect Enable</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Enable</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Disable</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>phy_control</name>
            <description>PHY Control Register</description>
            <addressOffset>0x10</addressOffset>
            <fields>
              <field>
                <name>bist_en_a</name>
                <bitRange>[16:16]</bitRange>
              </field>
              <field>
                <name>vc_addr</name>
                <description>vc_addr</description>
                <bitRange>[15:8]</bitRange>
              </field>
              <field>
                <name>vc_di</name>
                <description>vc_di</description>
                <bitRange>[7:7]</bitRange>
              </field>
              <field>
                <name>siddq</name>
                <bitRange>[3:3]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Write 1 to disable phy</description>
                    <value>0x1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLE</name>
                    <description>Write 0 to enable phy</description>
                    <value>0x0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>vc_clk</name>
                <description>vc_clk</description>
                <bitRange>[0:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>phy_status</name>
            <description>PHY Status Register</description>
            <addressOffset>0x24</addressOffset>
            <access>read-only</access>
            <fields>
              <field>
                <name>bist_error</name>
                <description>Bist_error</description>
                <bitRange>[17:17]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>bist_done</name>
                <description>bist_done</description>
                <bitRange>[16:16]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>vc_do</name>
                <description>vc_do</description>
                <bitRange>[0:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>hci_sie_port_disable_control</name>
            <description>HCI SIE Port Disable Control Register</description>
            <addressOffset>0x28</addressOffset>
            <fields>
              <field>
                <name>se0_status</name>
                <description>SE0 Status\n\nThis bit is set when no-se0 is detected before SOF when bit[1:0] is 10b or 11b</description>
                <bitRange>[16:16]</bitRange>
              </field>
              <field>
                <name>resume_sel</name>
                <description>resume_sel\n\nWhen set k-se0 transition 2 us, setting this bit to 1, which is cooperated with ss_utmi_backward_enb_i.</description>
                <bitRange>[4:4]</bitRange>
              </field>
              <field>
                <name>port_disable_control</name>
                <description>Port Disable Control</description>
                <bitRange>[1:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLE</name>
                    <description>Port Disable when no-se0 detect before SOF</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>NO_DISABLE</name>
                    <description>No Port Disable when no-se0 detect before SOF</description>
                    <value>0x2</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DISABLE_3_TIME_DETECT</name>
                    <description>Port Disable when no-se0 3 time detect before SOF during 8 frames</description>
                    <value>0x3</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO</name>
      <description>Gerneral Purpose Input/Output</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02000000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x800</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIOB_NS</name>
        <value>85</value>
      </interrupt>
      <interrupt>
        <name>GPIOC_NS</name>
        <value>87</value>
      </interrupt>
      <interrupt>
        <name>GPIOD_NS</name>
        <value>89</value>
      </interrupt>
      <interrupt>
        <name>GPIOE_NS</name>
        <value>91</value>
      </interrupt>
      <interrupt>
        <name>GPIOF_NS</name>
        <value>93</value>
      </interrupt>
      <registers>
        <register>
          <name>pb_cfg0</name>
          <description>PB Configure Register 0</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>pb7_select</name>
              <bitRange>[31:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D17</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_MCLK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D23</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_RX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CPUBIST1</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT7</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb6_select</name>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D16</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_LRCK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D22</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_TX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CPUBIST0</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT6</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb5_select</name>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D9</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_BCLK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI1_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM0</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D21</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART5_RX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT5</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb4_select</name>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D8</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_DOUT0</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI1_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_DIN1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D20</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART5_TX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT4</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb3_select</name>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_DOUT1</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_DIN0</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D19</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART4_RX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT3</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb2_select</name>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D0</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_DOUT2</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_DIN2</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D18</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART4_TX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT2</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb1_select</name>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_DOUT3</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2_S2_DIN3</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_RX</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_RX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_RX</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT1</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb0_select</name>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM3</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_TX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_WP_DBI_TE</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_TX</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_TX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_OUT</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT0</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_cfg1</name>
          <description>PB Configure Register 1</description>
          <addressOffset>0x34</addressOffset>
          <fields>
            <field>
              <name>pb12_select</name>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_CLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM0</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_IN</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_CS_DBI_CSX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT2</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_RX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT12</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb11_select</name>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA0</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM2</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_CLK_DBI_SCLK</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT1</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_CTS</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT11</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb10_select</name>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM7</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_MOSI_DBI_SDO</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT0</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_RTS</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT10</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb9_select</name>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM6</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_MISO_DBI_SDI_DBI_TE_DBI_DCX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_RX</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_RX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT9</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb8_select</name>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA3</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM5</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_HOLD_DBI_DCX_DBI_WRX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_TX</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_TX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_EINT8</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_dat</name>
          <description>PB Data Register</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>pb_dat</name>
              <bitRange>[12:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_drv0</name>
          <description>PB Multi_Driving Register 0</description>
          <addressOffset>0x44</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>pb%s_drv</name>
              <description>PB Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_drv1</name>
          <description>PB Multi_Driving Register 1</description>
          <addressOffset>0x48</addressOffset>
          <fields>
            <field>
              <dim>5</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-12</dimIndex>
              <name>pb%s_drv</name>
              <description>PB Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_pull0</name>
          <description>PB Pull Register 0</description>
          <addressOffset>0x54</addressOffset>
          <fields>
            <field>
              <dim>13</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>pc%s_pull</name>
              <description>PC Pull_up/down Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pc_cfg0</name>
          <description>PC Configure Register 0</description>
          <addressOffset>0x60</addressOffset>
          <fields>
            <field>
              <name>pc7_select</name>
              <description>PC7 Select</description>
              <bitRange>[31:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_HOLD</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_RX</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TCON_TRIG</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC_EINT7</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC2_D3</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SDA</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pc6_select</name>
              <description>PC6 Select</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_WP</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_TX</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBG_CLK</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC_EINT6</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC2_D0</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SCK</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pc5_select</name>
              <description>PC5 Select</description>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_MISO</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_SEL1</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC_EINT5</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC2_D1</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pc4_select</name>
              <description>PC4 Select</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_MOSI</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_SEL0</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC_EINT4</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC2_D2</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pc3_select</name>
              <description>PC3 Select</description>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_CS0</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC_EINT3</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC2_CMD</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pc2_select</name>
              <description>PC2 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_CLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC_EINT2</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC2_CLK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pc1_select</name>
              <description>PC1 Select.</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_RX</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC_EINT1</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SDA</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pc0_select</name>
              <description>PC0 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_TX</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LEDC_DO</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC_EINT0</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SCK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pc_dat</name>
          <description>PC Data Register</description>
          <addressOffset>0x70</addressOffset>
          <fields>
            <field>
              <name>pc_dat</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pc_drv0</name>
          <description>PC Multi_Driving Register 0</description>
          <addressOffset>0x74</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>pc%s_drv</name>
              <description>PC Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pc_pull0</name>
          <description>PC Pull Register 0</description>
          <addressOffset>0x84</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>pc%s_pull</name>
              <description>PC Pull_up/down Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_cfg0</name>
          <description>PD Configure Register 0</description>
          <addressOffset>0x90</addressOffset>
          <fields>
            <field>
              <name>pd7_select</name>
              <description>PD7 Select</description>
              <bitRange>[31:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D11</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_D2N</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT7</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_CKN</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART4_TX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd6_select</name>
              <description>PD6 Select</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D10</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_D2P</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT6</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_CKP</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART5_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd5_select</name>
              <description>PD5 Select</description>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D7</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_CKN</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT5</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_V2N</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART5_TX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd4_select</name>
              <description>PD4 Select</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D6</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_CKP</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT4</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_V2P</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_CTS</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd3_select</name>
              <description>PD3 Select</description>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D5</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_D1N</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT3</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_V1N</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_RTS</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd2_select</name>
              <description>PD2 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_D1P</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT2</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_V1P</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd1_select</name>
              <description>PD1 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D3</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_D0N</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT1</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_V0N</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_TX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd0_select</name>
              <description>PD0 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_D0P</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT0</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_V0P</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SCK</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_cfg1</name>
          <description>PD Configure Register 1</description>
          <addressOffset>0x94</addressOffset>
          <fields>
            <field>
              <name>pd15_select</name>
              <description>PD15 Select</description>
              <bitRange>[31:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D21</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_WP_DBI_TE</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT15</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_V2N</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd14_select</name>
              <description>PD14 Select</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D20</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_HOLD_DBI_DCX_DBI_WRX</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT14</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_V2P</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_CTS</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd13_select</name>
              <description>PD13 Select</description>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D19</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_V1N</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_MISO_DBI_SDI_DBI_TE_DBI_DCX</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_RTS</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT13</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd12_select</name>
              <description>PD12 Select</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D18</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_MOSI_DBI_SDO</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT12</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_V1P</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SDA</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd11_select</name>
              <description>PD11 Select</description>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D15</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_CLK_DBI_SCLK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT11</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_V0N</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd10_select</name>
              <description>PD10 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D14</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI1_CS_DBI_CSX</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT10</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_V0P</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_TX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd9_select</name>
              <description>PD9 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D13</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_D3N</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT9</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_V3N</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM6</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd8_select</name>
              <description>PD8 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D12</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSI_D3P</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT8</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS0_V3P</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART4_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_cfg2</name>
          <description>PD Configure Register 2</description>
          <addressOffset>0x98</addressOffset>
          <fields>
            <field>
              <name>pd22_select</name>
              <description>PD22 Select</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_OUT</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_RX</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT22</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_RX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM7</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd21_select</name>
              <description>PD21 Select</description>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_VSYNC</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_TX</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT21</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SDA</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM5</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd20_select</name>
              <description>PD20 Select</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_HSYNC</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_CLK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT20</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SCK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM4</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd19_select</name>
              <description>PD19 Select</description>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_DE</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA0</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT19</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_V3N</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM3</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd18_select</name>
              <description>PD18 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_CLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA1</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT18</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_V3P</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM2</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd17_select</name>
              <description>PD17 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D23</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA2</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT17</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_CKN</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd16_select</name>
              <description>PD16 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_D22</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA3</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD_EINT16</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVDS1_CKP</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM0</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_dat</name>
          <description>PD Data Register</description>
          <addressOffset>0xA0</addressOffset>
          <fields>
            <field>
              <name>pd_dat</name>
              <bitRange>[22:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_drv0</name>
          <description>PD Multi_Driving Register 0</description>
          <addressOffset>0xA4</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>pd%s_drv</name>
              <description>PD Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_drv1</name>
          <description>PD Multi_Driving Register 1</description>
          <addressOffset>0xA8</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>pd%s_drv</name>
              <description>PD Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_drv2</name>
          <description>PD Multi_Driving Register 2</description>
          <addressOffset>0xAC</addressOffset>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>16-22</dimIndex>
              <name>pd%s_drv</name>
              <description>PD Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_pull0</name>
          <description>PD Pull Register 0</description>
          <addressOffset>0xB4</addressOffset>
          <fields>
            <field>
              <dim>16</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>pd%s_pull</name>
              <description>PD Pull_up/down Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_pull1</name>
          <description>PD Pull Register 1</description>
          <addressOffset>0xB8</addressOffset>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <dimIndex>16-22</dimIndex>
              <name>pd%s_pull</name>
              <description>PD Pull_up/down Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_cfg0</name>
          <description>PE Configure Register 0</description>
          <addressOffset>0xC0</addressOffset>
          <fields>
            <field>
              <name>pe7_select</name>
              <description>PE7 Select</description>
              <bitRange>[31:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_D3</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_JTAG_CK</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_CLKIN_RMII_RXER</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT7</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART5_RX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_OUT</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_JTAG_CK</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe6_select</name>
              <description>PE6 Select</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_D2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_JTAG_DO</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RMII_TXCTRL_RMII_TXEN</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT6</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART5_TX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_IN</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_JTAG_DO</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe5_select</name>
              <description>PE5 Select</description>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_D1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_JTAG_DI</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXD1_RMII_TXD1</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT5</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART4_RX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LEDC_DO</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_JTAG_DI</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe4_select</name>
              <description>PE4 Select</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_D0</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_JTAG_MS</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXD0_RMII_TXD0</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT4</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART4_TX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT2</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_JTAG_MS</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe3_select</name>
              <description>PE3 Select</description>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_MCLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_RX</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXCK_RMII_TXCK</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT3</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_RX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe2_select</name>
              <description>PE2 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_PCLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_TX</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXD1_RMII_RXD1</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT2</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_TX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT0</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe1_select</name>
              <description>PE1 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_VSYNC</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI1_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXD0_RMII_RXD0</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT1</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_CTS</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_VSYNC</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe0_select</name>
              <description>PE0 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_HSYNC</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI1_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXCTRL_RMII_CRS_DV</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT0</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_RTS</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD0_HSYNC</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_cfg1</name>
          <description>PE Configure Register 1</description>
          <addressOffset>0xC4</addressOffset>
          <fields>
            <field>
              <name>pe15_select</name>
              <description>PE15 Select</description>
              <bitRange>[31:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI1_SDA</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM6</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA1</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXCK</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT15</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_JTAG_DI</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_LRCK</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe14_select</name>
              <description>PE14 Select</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI1_SCK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_DOUT1</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA2</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXD3</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT14</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_JTAG_MS</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_DIN0</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe13_select</name>
              <description>PE13 Select</description>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SDA</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_DOUT0</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA3</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXD2</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT13</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM5</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_DIN1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe12_select</name>
              <description>PE12 Select</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SCK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_DOUT2</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXD3</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT12</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_FIELD</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_DIN2</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe11_select</name>
              <description>PE11 Select</description>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_D7</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_DOUT3</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JTAG_CK</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXD2</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT11</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_RX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_DIN3</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe10_select</name>
              <description>PE10 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_D6</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM4</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JTAG_DO</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPHY_25M</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT10</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_TX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe9_select</name>
              <description>PE9 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_D5</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM3</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JTAG_DI</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDIO</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT9</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_CTS</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe8_select</name>
              <description>PE8 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NCSI0_D4</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM2</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JTAG_MS</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDC</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT8</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_RTS</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_TX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_cfg2</name>
          <description>PE Configure Register 2</description>
          <addressOffset>0xC8</addressOffset>
          <fields>
            <field>
              <name>pe17_select</name>
              <description>PE17 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SDA</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_TX</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_CLK</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT17</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_JTAG_CK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_MCLK</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe16_select</name>
              <description>PE16 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SCK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM7</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMIC_DATA0</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PE_EINT16</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D_JTAG_DO</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S0_BCLK</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_dat</name>
          <description>PE Data Register</description>
          <addressOffset>0xD0</addressOffset>
          <fields>
            <field>
              <name>pe_dat</name>
              <description>PE Data</description>
              <bitRange>[17:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_drv0</name>
          <description>PE Multi_Driving Register 0</description>
          <addressOffset>0xD4</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>pe%s_drv</name>
              <description>PE Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_drv1</name>
          <description>PE Multi_Driving Register 1</description>
          <addressOffset>0xD8</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>pe%s_drv</name>
              <description>PE Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_drv2</name>
          <description>PE Multi_Driving Register 2</description>
          <addressOffset>0xDC</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>16-17</dimIndex>
              <name>pe%s_drv</name>
              <description>PE Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_pull0</name>
          <description>PE Pull Register 0</description>
          <addressOffset>0xE4</addressOffset>
          <fields>
            <field>
              <dim>16</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>pe%s_pull</name>
              <description>PE Pull_up/down Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_pull1</name>
          <description>PE Pull Register 1</description>
          <addressOffset>0xE8</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x2</dimIncrement>
              <dimIndex>16-17</dimIndex>
              <name>pe%s_pull</name>
              <description>PE Pull_up/down Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pf_cfg0</name>
          <description>PF Configure Register 0</description>
          <addressOffset>0xF0</addressOffset>
          <fields>
            <field>
              <name>pf6_select</name>
              <description>PF6 Select</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_RX</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM5</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PF_EINT6</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_OUT</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S2_MCLK</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pf5_select</name>
              <description>PF5 Select</description>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC0_D2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_JTAG_CK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PF_EINT5</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JTAG_CK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S2_LRCK</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pf4_select</name>
              <description>PF4 Select</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC0_D3</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SDA</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_TX</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PF_EINT4</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_RX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM6</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pf3_select</name>
              <description>PF3 Select</description>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC0_CMD</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_JTAG_DO</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PF_EINT3</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JTAG_DO</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S2_BCLK</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pf2_select</name>
              <description>PF2 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC0_CLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_IN</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PF_EINT2</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_TX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LEDC_DO</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pf1_select</name>
              <description>PF1 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC0_D0</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_JTAG_DI</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S2_DIN1</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PF_EINT1</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JTAG_DI</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S2_DOUT0</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pf0_select</name>
              <description>PF0 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC0_D1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R_JTAG_MS</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S2_DIN0</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PF_EINT0</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JTAG_MS</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S2_DOUT1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pf_dat</name>
          <description>PF Data Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>pf_dat</name>
              <description>PF Data</description>
              <bitRange>[6:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pf_drv0</name>
          <description>PF Multi_Driving Register 0</description>
          <addressOffset>0x104</addressOffset>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>pf%s_drv</name>
              <description>PF Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pf_pull0</name>
          <description>PF Pull Register 0</description>
          <addressOffset>0x114</addressOffset>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>pf%s_pull</name>
              <description>PF Pull_up/down Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_cfg0</name>
          <description>PG Configure Register 0</description>
          <addressOffset>0x120</addressOffset>
          <fields>
            <field>
              <name>pg7_select</name>
              <description>PG7 Select</description>
              <bitRange>[31:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_RX</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXD3</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT7</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SDA</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_IN</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg6_select</name>
              <description>PG6 Select</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_TX</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXD2</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT6</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SCK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg5_select</name>
              <description>PG5 Select</description>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC1_D3</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXD1_RMII_TXD1</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT5</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART5_RX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM4</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg4_select</name>
              <description>PG4 Select</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC1_D2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXD0_RMII_TXD0</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT4</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART5_TX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM5</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg3_select</name>
              <description>PG3 Select</description>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC1_D1</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXCK_RMII_TXCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT3</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_CTS</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART4_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg2_select</name>
              <description>PG2 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC1_D0</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXD1_RMII_RXD1</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT2</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_RTS</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART4_TX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg1_select</name>
              <description>PG1 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC1_CMD</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXD0_RMII_RXD0</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT1</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_RX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM6</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg0_select</name>
              <description>PG0 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDC1_CLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXCTRL_RMII_CRS_DV</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT0</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_TX</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM7</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_cfg1</name>
          <description>PG Configure Register 1</description>
          <addressOffset>0x124</addressOffset>
          <fields>
            <field>
              <name>pg15_select</name>
              <description>PG15 Select</description>
              <bitRange>[31:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S1_DOUT0</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDIO</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_HOLD</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT15</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SDA</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S1_DIN1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_CTS</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg14_select</name>
              <description>PG14 Select</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S1_DIN0</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDC</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_WP</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT14</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI2_SCK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S1_DOUT1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_RTS</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg13_select</name>
              <description>PG13 Select</description>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S1_BCLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_CLKIN_RMII_RXER</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LEDC_DO</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT13</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SDA</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM2</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_RX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg12_select</name>
              <description>PG12 Select</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S1_LRCK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI0_SCK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_TXCTRL_RMII_TXEN</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT2</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM0</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT12</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_TX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg11_select</name>
              <description>PG11 Select</description>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2S1_MCLK</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EPHY_25M</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TCON_TRIG</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT11</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SDA</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg10_select</name>
              <description>PG10 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM3</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXCK</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_RX</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT10</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SCK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT0</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg9_select</name>
              <description>PG9 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_CTS</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXD3</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT9</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI1_SDA</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_RX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg8_select</name>
              <description>PG8 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART1_RTS</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII_RXD2</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT8</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI1_SCK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART3_TX</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_cfg2</name>
          <description>PG Configure Register 2</description>
          <addressOffset>0x128</addressOffset>
          <fields>
            <field>
              <name>pg18_select</name>
              <description>PG18 Select</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_RX</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM6</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_OUT</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT18</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SDA</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT1</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_RX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg17_select</name>
              <description>PG17 Select</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART2_TX</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM7</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_TX</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT17</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI3_SCK</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT0</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_TX</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pg16_select</name>
              <description>PG16 Select</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_RX</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM5</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OWA_IN</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_EINT16</name>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TCON_TRIG</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_FANOUT2</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LEDC_DO</name>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO_DISABLE</name>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_dat</name>
          <description>PG Data Register</description>
          <addressOffset>0x130</addressOffset>
          <fields>
            <field>
              <name>pg_dat</name>
              <description>PG Data</description>
              <bitRange>[18:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_drv0</name>
          <description>PG Multi_Driving Register 0</description>
          <addressOffset>0x134</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>pg%s_drv</name>
              <description>PG Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_drv1</name>
          <description>PG Multi_Driving Register 1</description>
          <addressOffset>0x138</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>pg%s_drv</name>
              <description>PG Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_drv2</name>
          <description>PG Multi_Driving Register 2</description>
          <addressOffset>0x13C</addressOffset>
          <fields>
            <field>
              <dim>3</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>16-18</dimIndex>
              <name>pg%s_drv</name>
              <description>PG Multi_Driving Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_pull0</name>
          <description>PG Pull Register 0</description>
          <addressOffset>0x144</addressOffset>
          <fields>
            <field>
              <dim>16</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>pg%s_pull</name>
              <description>PG Pull_up/down Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_pull1</name>
          <description>PG Pull Register 1</description>
          <addressOffset>0x148</addressOffset>
          <fields>
            <field>
              <dim>3</dim>
              <dimIncrement>0x2</dimIncrement>
              <dimIndex>16-18</dimIndex>
              <name>pg%s_pull</name>
              <description>PG Pull_up/down Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_eint_cfg0</name>
          <description>PB External Interrupt Configure Register 0</description>
          <addressOffset>0x220</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_eint_cfg1</name>
          <description>PB External Interrupt Configure Register 1</description>
          <addressOffset>0x224</addressOffset>
          <fields>
            <field>
              <dim>5</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-12</dimIndex>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_eint_ctl</name>
          <description>PB External Interrupt Control Register</description>
          <addressOffset>0x230</addressOffset>
          <fields>
            <field>
              <dim>12</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_ctl</name>
              <description>External INT Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_eint_status</name>
          <description>PB External Interrupt Status Register</description>
          <addressOffset>0x234</addressOffset>
          <fields>
            <field>
              <dim>12</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_status</name>
              <description>External INT Pending Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_eint_deb</name>
          <description>PB External Interrupt Debounce Register</description>
          <addressOffset>0x238</addressOffset>
          <fields>
            <field>
              <name>deb_clk_pre_scale</name>
              <description>Debounce Clock Pre_scale n</description>
              <bitRange>[6:4]</bitRange>
            </field>
            <field>
              <name>pio_int_clk_select</name>
              <description>PIO Interrupt Clock Select</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC_32K_HZ</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC_24M_HZ</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pc_eint_cfg0</name>
          <description>PC External Interrupt Configure Register 0</description>
          <addressOffset>0x240</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pc_eint_ctl</name>
          <description>PC External Interrupt Control Register</description>
          <addressOffset>0x250</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_ctl</name>
              <description>External INT Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pc_eint_status</name>
          <description>PC External Interrupt Status Register</description>
          <addressOffset>0x254</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_status</name>
              <description>External INT Pending Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pc_eint_deb</name>
          <description>PC External Interrupt Debounce Register</description>
          <addressOffset>0x258</addressOffset>
          <fields>
            <field>
              <name>deb_clk_pre_scale</name>
              <description>Debounce Clock Pre_scale n</description>
              <bitRange>[6:4]</bitRange>
            </field>
            <field>
              <name>pio_int_clk_select</name>
              <description>PIO Interrupt Clock Select</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC_32K_HZ</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC_24M_HZ</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_eint_cfg0</name>
          <description>PD External Interrupt Configure Register 0</description>
          <addressOffset>0x260</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_eint_cfg1</name>
          <description>PD External Interrupt Configure Register 1</description>
          <addressOffset>0x264</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_eint_cfg2</name>
          <description>PD External Interrupt Configure Register 2</description>
          <addressOffset>0x268</addressOffset>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>16-22</dimIndex>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_eint_ctl</name>
          <description>PD External Interrupt Control Register</description>
          <addressOffset>0x270</addressOffset>
          <fields>
            <field>
              <dim>23</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_ctl</name>
              <description>External INT Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_eint_status</name>
          <description>PD External Interrupt Status Register</description>
          <addressOffset>0x274</addressOffset>
          <fields>
            <field>
              <dim>23</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_status</name>
              <description>External INT Pending Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_eint_deb</name>
          <description>PD External Interrupt Debounce Register</description>
          <addressOffset>0x278</addressOffset>
          <fields>
            <field>
              <name>deb_clk_pre_scale</name>
              <description>Debounce Clock Pre_scale n</description>
              <bitRange>[6:4]</bitRange>
            </field>
            <field>
              <name>pio_int_clk_select</name>
              <description>PIO Interrupt Clock Select</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC_32K_HZ</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC_24M_HZ</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_eint_cfg0</name>
          <description>PE External Interrupt Configure Register 0</description>
          <addressOffset>0x280</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_eint_cfg1</name>
          <description>PE External Interrupt Configure Register 1</description>
          <addressOffset>0x284</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_eint_cfg2</name>
          <description>PE External Interrupt Configure Register 2</description>
          <addressOffset>0x288</addressOffset>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>16-17</dimIndex>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_eint_ctl</name>
          <description>PE External Interrupt Control Register</description>
          <addressOffset>0x290</addressOffset>
          <fields>
            <field>
              <dim>18</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_ctl</name>
              <description>External INT Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_eint_status</name>
          <description>PE External Interrupt Status Register</description>
          <addressOffset>0x294</addressOffset>
          <fields>
            <field>
              <dim>18</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_status</name>
              <description>External INT Pending Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pe_eint_deb</name>
          <description>PE External Interrupt Debounce Register</description>
          <addressOffset>0x298</addressOffset>
          <fields>
            <field>
              <name>deb_clk_pre_scale</name>
              <description>Debounce Clock Pre_scale n</description>
              <bitRange>[6:4]</bitRange>
            </field>
            <field>
              <name>pio_int_clk_select</name>
              <description>PIO Interrupt Clock Select</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC_32K_HZ</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC_24M_HZ</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pf_eint_cfg0</name>
          <description>PF External Interrupt Configure Register 0</description>
          <addressOffset>0x2A0</addressOffset>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pf_eint_ctl</name>
          <description>PF External Interrupt Control Register</description>
          <addressOffset>0x2B0</addressOffset>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_ctl</name>
              <description>External INT Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pf_eint_status</name>
          <description>PF External Interrupt Status Register</description>
          <addressOffset>0x2B4</addressOffset>
          <fields>
            <field>
              <dim>7</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_status</name>
              <description>External INT Pending Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pf_eint_deb</name>
          <description>PF External Interrupt Debounce Register</description>
          <addressOffset>0x2B8</addressOffset>
          <fields>
            <field>
              <name>deb_clk_pre_scale</name>
              <description>Debounce Clock Pre_scale n</description>
              <bitRange>[6:4]</bitRange>
            </field>
            <field>
              <name>pio_int_clk_select</name>
              <description>PIO Interrupt Clock Select</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC_32K_HZ</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC_24M_HZ</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_eint_cfg0</name>
          <description>PG External Interrupt Configure Register 0</description>
          <addressOffset>0x2C0</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_eint_cfg1</name>
          <description>PG External Interrupt Configure Register 1</description>
          <addressOffset>0x2C4</addressOffset>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>8-15</dimIndex>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_eint_cfg2</name>
          <description>PG External Interrupt Configure Register 2</description>
          <addressOffset>0x2C8</addressOffset>
          <fields>
            <field>
              <dim>3</dim>
              <dimIncrement>0x4</dimIncrement>
              <dimIndex>16-18</dimIndex>
              <name>eint%s_cfg</name>
              <description>External INT Mode</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POSITIVE_EDGE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEGATIVE_EDGE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW_LEVEL</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE_EDGE</name>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_eint_ctl</name>
          <description>PG External Interrupt Control Register</description>
          <addressOffset>0x2D0</addressOffset>
          <fields>
            <field>
              <dim>19</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_ctl</name>
              <description>External INT Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_eint_status</name>
          <description>PG External Interrupt Status Register</description>
          <addressOffset>0x2D4</addressOffset>
          <fields>
            <field>
              <dim>18</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>eint%s_status</name>
              <description>External INT Pending Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pg_eint_deb</name>
          <description>PG External Interrupt Debounce Register</description>
          <addressOffset>0x2D8</addressOffset>
          <fields>
            <field>
              <name>deb_clk_pre_scale</name>
              <description>Debounce Clock Pre_scale n</description>
              <bitRange>[6:4]</bitRange>
            </field>
            <field>
              <name>pio_int_clk_select</name>
              <description>PIO Interrupt Clock Select</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC_32K_HZ</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC_24M_HZ</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pio_pow_mod_sel</name>
          <description>PIO Group Withstand Voltage Mode Select Register</description>
          <addressOffset>0x340</addressOffset>
          <fields>
            <field>
              <name>vcc_io_pwr_mod_sel</name>
              <description>VCC_IO POWER MODE Select</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>V33</name>
                  <description>3.3 V</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V18</name>
                  <description>1.8 V</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>5</dim>
              <dimIncrement>0x1</dimIncrement>
              <dimIndex>C,D,E,F,G</dimIndex>
              <name>p%s_pwr_mod_sel</name>
              <description>PX_POWER POWER MODE Select</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>V33</name>
                  <description>3.3 V</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V18</name>
                  <description>1.8 V</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pio_pow_ms_ctl</name>
          <description>PIO Group Withstand Voltage Mode Select Control Register</description>
          <addressOffset>0x344</addressOffset>
          <fields>
            <field>
              <name>vccio_ws_vol_mod_sel</name>
              <description>VCC_IO Withstand Voltage Mode Select Control</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>5</dim>
              <dimIncrement>0x1</dimIncrement>
              <dimIndex>C,D,E,F,G</dimIndex>
              <name>vcc_p%s_ws_vol_mod_sel</name>
              <description>VCC_PX Withstand Voltage Mode Select Control</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pio_pow_val</name>
          <description>PIO Group Power Value Register</description>
          <addressOffset>0x348</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>vccio_pws_val</name>
              <description>VCC_IO Power Value</description>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <dim>5</dim>
              <dimIncrement>0x1</dimIncrement>
              <dimIndex>C,D,E,F,G</dimIndex>
              <name>p%s_pwr_val</name>
              <description>PX_Port Power Value</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pio_pow_vol_sel_ctl</name>
          <description>PIO Group Power Voltage Select Control Register</description>
          <addressOffset>0x350</addressOffset>
          <fields>
            <field>
              <name>vcc_pf_pwr_vol_sel</name>
              <description>VCC_PF Power Voltage Select Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>V18</name>
                  <description>1.8V</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V33</name>
                  <description>3.3V</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPADC</name>
      <description>General Purpose ADC</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02009000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPADC</name>
        <value>73</value>
      </interrupt>
      <registers>
        <register>
          <name>gp_sr_con</name>
          <description>GPADC Sample Rate Configure Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x01DF002F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>fs_div</name>
              <description>ADC sample frequency divider\n\nCLK_IN/(n+1)\n\nDefault value: 50K</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>tacq</name>
              <description>ADC acquire time\n\n(n+1)/CLK_IN\n\nDefault value: 2 us</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_ctrl</name>
          <description>GPADC Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x00800000</resetValue>
          <resetMask>0x00BF0000</resetMask>
          <fields>
            <field>
              <name>adc_first_dly</name>
              <description>ADC First Convert Delay Setting\n\nADC conversion of each channel is delayed by N samples</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>adc_autocali_en</name>
              <description>ADC Auto Calibration</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>adc_op_bias</name>
              <description>ADC OP Bias\n\nAdjust the bandwidth of the ADC amplifier</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gpadc_work_mode</name>
              <description>GPADC Work Mode</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <description>Single conversion mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONTINUOUS</name>
                  <description>Continuous conversion mode</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BURST</name>
                  <description>Burst conversion mode</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_cali_en</name>
              <description>ADC Calibration</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>START</name>
                  <description>Start Calibration, it is cleared to 0 after calibration</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_en</name>
              <description>ADC Function Enable\n\nBefore the bit is enabled, configure ADC parameters including the work mode and channel number, etc.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_cs_en</name>
          <description>GPADC Compare and Select Enable Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00030003</resetMask>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>adc_ch%s_cmp_en</name>
              <description>Channel Compare Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>adc_ch%s_select</name>
              <description>Analog Input Channel Select</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_fifo_intc</name>
          <description>GPADC FIFO Interrupt Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x00001F00</resetValue>
          <resetMask>0x00073F10</resetMask>
          <fields>
            <field>
              <name>fifo_data_drq_en</name>
              <description>ADC FIFO Date DRQ Enable</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_overrun_irq_en</name>
              <description>ADC FIFO Overrun IRQ Enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_data_irq_en</name>
              <description>ADC FIFO Data Available IRQ Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_trig_level</name>
              <description>Interrupt trigger level for ADC\n\nTrigger Level = TXTL + 1</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>fifo_flush</name>
              <description>ADC FIFO Flush\n\nWrite 1 to flush TX FIFO, clear automatically to 0.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_fifo_ints</name>
          <description>GPADC FIFO Interrupt Status Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00033F00</resetMask>
          <fields>
            <field>
              <name>fifo_overrun_pending</name>
              <description>ADC FIFO Overrun IRQ Pending</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NP_PENDING</name>
                  <description>No Pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>FIFO Overrun Pending IRQ</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_data_pending</name>
              <description>ADC FIFO Data Available Pending Bit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <description>NO Pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>FIFO Available Pending IRQ</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxa_cnt</name>
              <description>ADC FIFO available sample word counter</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_fifo_data</name>
          <description>GPADC FIFO Data Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000FFF</resetMask>
          <fields>
            <field>
              <name>gp_fifo_data</name>
              <description>GPADC Data in FIFO</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_cdata</name>
          <description>GPADC Calibration Data Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000FFF</resetMask>
          <fields>
            <field>
              <name>gp_cdata</name>
              <description>GPADC Calibration Data</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_datal_intc</name>
          <description>GPADC Data Low Interrupt Configure Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>ch%s_low_irq_en</name>
              <description>Channel Voltage Low Available Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_datah_intc</name>
          <description>GPADC Data High Interrupt Configure Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>ch%s_hig_irq_en</name>
              <description>Channel Voltage High Available Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_data_intc</name>
          <description>GPADC Data Interrupt Configure Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>ch%s_data_irq_en</name>
              <description>Channel Data Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_datal_ints</name>
          <description>GPADC Data Low Interrupt Status Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>ch%s_low_pengding</name>
              <description>Channel Voltage Low Available Interrupt Status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <description>NO Pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Channel Voltage Low Available Pending IRQ</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_datah_ints</name>
          <description>GPADC Data High Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>ch%s_hig_pengding</name>
              <description>Channel Voltage High Available Interrupt Status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <description>No Pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANNEL</name>
                  <description>Channel Voltage High Available Pending IRQ</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_data_ints</name>
          <description>GPADC Data Interrupt Status Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>ch%s_data_pengding</name>
              <description>Channel Data Available Interrupt Status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <description>No Pending IRQ</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANNEL</name>
                  <description>Channel Data Available Pending IRQ</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_ch0_cmp_data</name>
          <description>GPADC CH0 Compare Data Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0BFF0400</resetValue>
          <resetMask>0x0FFF0FFF</resetMask>
          <fields>
            <field>
              <name>ch0_cmp_hig_data</name>
              <description>Channel 0 Voltage High Value</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ch0_cmp_low_data</name>
              <description>Channel 0 Voltage Low Value</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_ch1_cmp_data</name>
          <description>GPADC CH1 Compare Data Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0BFF0400</resetValue>
          <resetMask>0x0FFF0FFF</resetMask>
          <fields>
            <field>
              <name>ch1_cmp_hig_data</name>
              <description>Channel 1 Voltage High Value</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ch1_cmp_low_data</name>
              <description>Channel 1 Voltage Low Value</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_ch0_data</name>
          <description>GPADC CH0 Data Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000FFF</resetMask>
          <fields>
            <field>
              <name>gp_ch0_data</name>
              <description>Channel 0 Data</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>gp_ch1_data</name>
          <description>GPADC CH1 Data Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000FFF</resetMask>
          <fields>
            <field>
              <name>gp_ch1_data</name>
              <description>Channel 1 Data</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TPADC</name>
      <description>Touch Panel ADC</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02009C00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TPADC</name>
        <value>78</value>
      </interrupt>
      <registers>
        <register>
          <name>tp_ctrl0</name>
          <description>TP Control Register 0</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>adc_first_dly</name>
              <description>ADC First Convert Delay Time (T_FCDT) Setting</description>
              <bitRange>[31:24]</bitRange>
            </field>
            <field>
              <name>adc_first_dly_mode</name>
              <description>ADC First Convert Delay Mode Select</description>
              <bitRange>[23:23]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C16</name>
                  <description>CLK_IN / 16</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C16_256</name>
                  <description>CLK_IN / 16 * 256</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc_clk_divider</name>
              <description>ADC Clock Divider (CLK_IN)</description>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C2</name>
                  <description>CLK / 2</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C3</name>
                  <description>CLK / 3</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C6</name>
                  <description>CLK / 6</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C1</name>
                  <description>CLK / 1</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fs_div</name>
              <description>ADC Sample Frequency Divider</description>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C2P0</name>
                  <description>CLK_IN / 2 ^ (20 - 0)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P1</name>
                  <description>CLK_IN / 2 ^ (20 - 1)</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P2</name>
                  <description>CLK_IN / 2 ^ (20 - 2)</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P3</name>
                  <description>CLK_IN / 2 ^ (20 - 3)</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P4</name>
                  <description>CLK_IN / 2 ^ (20 - 4)</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P5</name>
                  <description>CLK_IN / 2 ^ (20 - 5)</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P6</name>
                  <description>CLK_IN / 2 ^ (20 - 6)</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P7</name>
                  <description>CLK_IN / 2 ^ (20 - 7)</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P8</name>
                  <description>CLK_IN / 2 ^ (20 - 8)</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P9</name>
                  <description>CLK_IN / 2 ^ (20 - 9)</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P10</name>
                  <description>CLK_IN / 2 ^ (20 - 10)</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P11</name>
                  <description>CLK_IN / 2 ^ (20 - 11)</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P12</name>
                  <description>CLK_IN / 2 ^ (20 - 12)</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P13</name>
                  <description>CLK_IN / 2 ^ (20 - 13)</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P14</name>
                  <description>CLK_IN / 2 ^ (20 - 14)</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2P15</name>
                  <description>CLK_IN / 2 ^ (20 - 15)</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tacq</name>
              <description>Touch panel ADC acquire time</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tp_ctrl1</name>
          <description>TP Control Register 1</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>stylus_up_debounce</name>
              <description>Stylus Up Debounce Time Setting</description>
              <bitRange>[19:12]</bitRange>
            </field>
            <field>
              <name>stylus_up_debounce_en</name>
              <description>Stylus Up Debounce Function Select</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chopper_en</name>
              <description>T-sensor Chopping Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>touch_pan_cali_en</name>
              <description>Touch Panel Calibration</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>START</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_dual_en</name>
              <description>Touch Panel Double Point Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_en</name>
              <description>TP Function Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_mode_select</name>
              <description>Touch Panel Mode and Auxiliary ADC Mode Select</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TP</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUXILIARY_ADC</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>adc_chan%s_select</name>
              <description>Analog Input Channel Select</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tp_ctrl2</name>
          <description>TP Control Register 2</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>tp_sensitive_adjust</name>
              <description>Internal Pull-up Resistor Control</description>
              <bitRange>[31:28]</bitRange>
            </field>
            <field>
              <name>tp_fifo_mode_select</name>
              <description>TP Access Data Mode Select</description>
              <bitRange>[27:26]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>X1Y1</name>
                  <description>FIFO store X1 Y1 data for single touch no pressure mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>X1Y1D_XD_Y</name>
                  <description>FIFO store X1 Y1 X Y data for dual touch no pressure mode</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>X1Y1X2Y2</name>
                  <description>FIFO store X1 Y1 X2 Y2 data for dual touch no pressure mode</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>X1Y1X2Y2Z1Z2</name>
                  <description>FIFO store X1 Y1 X2 Y2 Z1 Z2 data for dual touch and pressure mode</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pre_mea_en</name>
              <description>TP Pressure Measurement Enable Control</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pre_mea_thre_cnt</name>
              <description>TP Pressure Measurement Threshold Control</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tp_ctrl3</name>
          <description>TP Control Register 3</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>filter_en</name>
              <description>Filter Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>filter_type</name>
              <description>Filter Type</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>T42</name>
                  <description>4 / 2</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T53</name>
                  <description>5 / 3</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T84</name>
                  <description>8 / 4</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T168</name>
                  <description>16 / 8</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tp_int_fifo_ctrl</name>
          <description>TP Interrupt FIFO Control Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>tp_overrun_irq_en</name>
              <description>TP FIFO Overrun Interrupt Enable</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_data_irq_en</name>
              <description>TP FIFO Data Interrupt Enable</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_data_xy_change</name>
              <description>TP FIFO XY Data Interchange Function Select</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_fifo_trig_level</name>
              <description>TP FIFO Data Available Trigger Level</description>
              <bitRange>[12:8]</bitRange>
            </field>
            <field>
              <name>tp_data_erq_en</name>
              <description>TP FIFO Data Available DRQ Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_fifo_flush</name>
              <description>TP FIFO Flush</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FLUSH</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_up_irq_en</name>
              <description>TP Last Touch (Stylus UP) IRQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_down_irq_en</name>
              <description>TP First Touch (Stylus DOWN) IRQ Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tp_int_fifo_stat</name>
          <description>TP Interrupt FIFO Status Register</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>fifo_overrun_pending</name>
              <description>TP FIFO Overrun Pending</description>
              <bitRange>[17:17]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_data_pending</name>
              <description>TP FIFO Data Available Pending</description>
              <bitRange>[16:16]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxa_cnt</name>
              <description>TP FIFO Available Sample Word Count</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>tp_idle_flg</name>
              <description>TP Idle Flag</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_IDLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_up_pending</name>
              <description>TP Last Touch (Stylus UP) Pending</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tp_down_pending</name>
              <description>TP First Touch (Stylus DOWN) Pending</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tp_cali_data</name>
          <description>TP Calibration Data Register</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>tp_cdat</name>
              <description>TP Common Data</description>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>tp_data</name>
          <description>TP Data Register</description>
          <addressOffset>0x24</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tp_data</name>
              <description>TP Data</description>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LRADC</name>
      <description>Low Rate ADC</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02009800</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>LRADC</name>
        <value>77</value>
      </interrupt>
      <registers>
        <register>
          <name>lradc_ctrl</name>
          <description>LRADC Control Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>first_convert_dly</name>
              <description>ADC First Convert Delay Setting</description>
              <bitRange>[31:24]</bitRange>
            </field>
            <field>
              <name>continue_time_select</name>
              <description>Continuous Mode Time Select</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>key_mode_select</name>
              <description>Key Mode Select</description>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONTINUOUS</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>levela_b_cnt</name>
              <description>Level A to B time threshold select</description>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>lradc_hold_key_en</name>
              <description>LRADC Hold Key Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lradc_channel_en</name>
              <description>LRADC Channel Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>levelb_vol</name>
              <description>Level B Corresponding Data Value Setting (the real voltage value)</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>V39</name>
                  <description>1.221 V</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V36</name>
                  <description>1.157 V</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V33</name>
                  <description>1.093 V</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lradc_sample_rate</name>
              <description>LRADC Sample Rate</description>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>R2K</name>
                  <description>2kHz</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R1K</name>
                  <description>1kHz</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R500</name>
                  <description>500Hz</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R250</name>
                  <description>250Hz</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lradc_en</name>
              <description>LRADC Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lradc_intc</name>
          <description>LRADC Interrupt Control Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>adc0_keyup_irq_en</name>
              <description>ADC0 Key Up Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc0_alrdy_hold_irq_en</name>
              <description>ADC0 Already Hold Key Interrupt Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc0_hold_irq_en</name>
              <description>ADC0 Hold Key Interrupt Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc0_keydown_irq_en</name>
              <description>ADC0 Key Down Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc0_data_irq_en</name>
              <description>ADC0 Data Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lradc_ints</name>
          <description>LRADC Interrupt Status Register</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>adc0_keyup_pending</name>
              <description>ADC0 Key Up Pending</description>
              <bitRange>[4:4]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc0_alrdy_hold_pending</name>
              <description>ADC0 Already Hold Key Pending</description>
              <bitRange>[3:3]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc0_hold_pending</name>
              <description>ADC0 Hold Key Pending</description>
              <bitRange>[2:2]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc0_keydown_pending</name>
              <description>ADC0 Key Down Pending</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>adc0_data_pending</name>
              <description>ADC0 Data Pending</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>lradc_data</name>
          <description>LRADC Data Register</description>
          <addressOffset>0xC</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>lradc_data</name>
              <description>LRADC Data</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PWM</name>
      <description>Pulse Width Modulation</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02000C00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>PWM</name>
        <value>34</value>
      </interrupt>
      <registers>
        <register>
          <name>pier</name>
          <description>PWM IRQ Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000F00FF</resetMask>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>pgie%s</name>
              <description>PWM Group Interrupt Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>pcie%s</name>
              <description>PWM Channel Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>PWM Channel Interrupt Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>PWM Channel Interrupt Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pisr</name>
          <description>PWM IRQ Status Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000F00FF</resetMask>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>pgis%s</name>
              <description>PWM Group Interrupt Status</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>pis%s</name>
              <description>PWM Channel Interrupt Status\n\nWhen the PWM channel counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit.\n\nReads 0: PWM channel 0 interrupt is not pending.\n\nReads 1: PWM channel 0 interrupt is pending.\n\nWrites 0: No effect.\n\nWrites 1: Clear PWM channel 0 interrupt status.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cier</name>
          <description>Capture IRQ Enable Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>cfie%s</name>
              <description>If the enable bit is set to 1, when the capture channel captures falling edge, it generates a capture channel pending.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Capture channel fall lock interrupt disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Capture channel fall lock interrupt enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>crie%s</name>
              <description>If the enable bit is set to 1, when the capture channel captures rising edge, it generates a capture channel pending.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Capture channel rise lock interrupt disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Capture channel rise lock interrupt enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cisr</name>
          <description>Capture IRQ Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>cfis%s</name>
              <description>Status of the capture channel falling lock interrupt\n\nWhen the capture channel captures falling edge, if the fall lock interrupt ( CFIE ) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit.\n\nReads 0: The capture channel interrupt is not pending.\n\nReads 1: The capture channel interrupt is pending.\n\nWrites 0: no effect.\n\nWrites 1: Clear the status of the capture channel interrupt.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x2</dimIncrement>
              <name>cris%s</name>
              <description>Status of the capture channel rising lock interrupt\n\nWhen the capture channel captures rising edge, if the rise lock interrupt ( CRIE ) is enabled, this bit is set 1 by hardware. Writing 1 to clear this bit.\n\nReads 0: The capture channel interrupt is not pending.\n\nReads 1: The capture channel interrupt is pending.\n\nWrites 0: no effect.\n\nWrites 1: Clear the status of the capture channel interrupt.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pccr01</name>
          <description>PWM01 Clock Configuration Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000018F</resetMask>
          <fields>
            <field>
              <name>pwm01_clk_src</name>
              <description>Select PWM01 Clock Source</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB0</name>
                  <description>APB0</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwm01_clk_div_m</name>
              <description>PWM01 Clock Divide M</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M1</name>
                  <description>/1</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M2</name>
                  <description>/2</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M4</name>
                  <description>/4</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M8</name>
                  <description>/8</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M16</name>
                  <description>/16</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M32</name>
                  <description>/32</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M64</name>
                  <description>/64</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M128</name>
                  <description>/128</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M256</name>
                  <description>/256</description>
                  <value>0x8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pccr23</name>
          <description>PWM23 Clock Configuration Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000018F</resetMask>
          <fields>
            <field>
              <name>pwm23_clk_src_sel</name>
              <description>Select PWM23 Clock Source</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB0</name>
                  <description>APB0</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwm23_clk_div_m</name>
              <description>PWM23 Clock Divide M</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M1</name>
                  <description>/1</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M2</name>
                  <description>/2</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M4</name>
                  <description>/4</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M8</name>
                  <description>/8</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M16</name>
                  <description>/16</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M32</name>
                  <description>/32</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M64</name>
                  <description>/64</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M128</name>
                  <description>/128</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M256</name>
                  <description>/256</description>
                  <value>0x8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pccr45</name>
          <description>PWM45 Clock Configuration Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000018F</resetMask>
          <fields>
            <field>
              <name>pwm45_clk_src_sel</name>
              <description>Select PWM45 Clock Source</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB0</name>
                  <description>APB0</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwm45_clk_div_m</name>
              <description>PWM45 Clock Divide M</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M1</name>
                  <description>/1</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M2</name>
                  <description>/2</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M4</name>
                  <description>/4</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M8</name>
                  <description>/8</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M16</name>
                  <description>/16</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M32</name>
                  <description>/32</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M64</name>
                  <description>/64</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M128</name>
                  <description>/128</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M256</name>
                  <description>/256</description>
                  <value>0x8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pccr67</name>
          <description>PWM67 Clock Configuration Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000018F</resetMask>
          <fields>
            <field>
              <name>pwm67_clk_src_sel</name>
              <description>Select PWM67 Clock Source</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB0</name>
                  <description>APB0</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwm67_clk_div_m</name>
              <description>PWM67 Clock Divide M</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>M1</name>
                  <description>/1</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M2</name>
                  <description>/2</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M4</name>
                  <description>/4</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M8</name>
                  <description>/8</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M16</name>
                  <description>/16</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M32</name>
                  <description>/32</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M64</name>
                  <description>/64</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M128</name>
                  <description>/128</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>M256</name>
                  <description>/256</description>
                  <value>0x8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pcgr</name>
          <description>PWM Clock Gating Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00FF00FF</resetMask>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>pwm%s_clk_bypass</name>
              <description>Bypass clock source (after pre-scale) to PWM output</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_BYPASS</name>
                  <description>not bypass</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <description>bypass</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>8</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>pwm%s_clk_gating</name>
              <description>Gating clock for PWM</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASS</name>
                  <description>Pass</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pdzcr01</name>
          <description>PWM01 Dead Zone Control Register</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FF01</resetMask>
          <fields>
            <field>
              <name>pwm01_dz_intv</name>
              <description>PWM01 Dead Zone Interval Value</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pwm01_dz_en</name>
              <description>PWM01 Dead Zone Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Dead Zone disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Dead Zone enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pdzcr23</name>
          <description>PWM23 Dead Zone Control Register</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FF01</resetMask>
          <fields>
            <field>
              <name>pwm23_dz_intv</name>
              <description>PWM23 Dead Zone Interval Value</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pwm23_dz_en</name>
              <description>PWM23 Dead Zone Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Dead Zone disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Dead Zone enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pdzcr45</name>
          <description>PWM45 Dead Zone Control Register</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FF01</resetMask>
          <fields>
            <field>
              <name>pwm45_dz_intv</name>
              <description>PWM45 Dead Zone Interval Value</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pwm45_dz_en</name>
              <description>PWM45 Dead Zone Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Dead Zone disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Dead Zone enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pdzcr67</name>
          <description>PWM67 Dead Zone Control Register</description>
          <addressOffset>0x6C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FF01</resetMask>
          <fields>
            <field>
              <name>pwm67_dz_intv</name>
              <description>PWM67 Dead Zone Interval Value</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pwm67_dz_en</name>
              <description>PWM67 Dead Zone Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Dead Zone disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Dead Zone enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>per</name>
          <description>PWM Enable Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>pwm%s_en</name>
              <description>When PWM is enabled, the 16-bit up-counter starts working and PWM channel is permitted to output PWM waveform.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>PWM disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>PWM enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>pgr%s</name>
          <description>PWM Group[g] Register</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0003FFFF</resetMask>
          <fields>
            <field>
              <name>start</name>
              <description>The PWM channels selected in CS start to output PWM waveform at the same time.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>en</name>
              <description>PWM Group Enable.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>cs</name>
              <description>If bit[i] is set, the PWM i is selected as one channel of PWM Group[g].</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cer</name>
          <description>Capture Enable Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>cap%s_en</name>
              <description>When enabling the capture function, the 16-bit up-counter starts working, and the capture channel is permitted to capture external falling edge or rising edge.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Capture disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Capture enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>pcr%s</name>
          <description>PWM Control Register</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>pwm_pul_num</name>
              <description>In pulse mode, the PWM outputs pulse for PWM_CYCLE_NUM + 1 times and then stops</description>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>pwm_period_rdy</name>
              <description>PWM Period Register Ready</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>READY</name>
                  <description>PWM period register is ready to write</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <description>PWM period register is busy</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwm_pul_start</name>
              <description>PWM Pulse Output Start</description>
              <bitRange>[10:10]</bitRange>
              <modifiedWriteValues>clear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START</name>
                  <description>Output pulse for PWM_CYCLE_NM + 1</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwm_mode</name>
              <description>PWM Output Mode Select</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CYCLE</name>
                  <description>Cycle mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE</name>
                  <description>Pulse mode</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwm_act_sta</name>
              <description>PWM Active State</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW</name>
                  <description>low level</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <description>high level</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwm_prescal_k</name>
              <description>PWM pre-scale K, actual pre-scale is (K + 1)</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>ppr%s</name>
          <description>PWM Period Register</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>pwm_entire_cycle</name>
              <description>Number of the entire cycles in the PWM clock.\n\nN: N + 1 cycles</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pwm_act_cycle</name>
              <description>Number of the active cycles in the PWM clock.\n\nN: N cycles</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>pcntr%s</name>
          <description>PWM Count Register</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>pwm_counter_start</name>
              <description>PWM counter value is set for phase control.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pwm_counter_status</name>
              <description>On PWM output or capture input, reading this register could get the current value of the PWM 16-bit up-counter.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>ppcntr%s</name>
          <description>PWM Pulse Counter Register</description>
          <addressOffset>0x10C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>pwm_pul_counter_status</name>
              <description>On PWM output, reading this register could get the current value of the PWM pulse counter.</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>ccr%s</name>
          <description>Capture Control Register</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000001F</resetMask>
          <fields>
            <field>
              <name>crlf</name>
              <description>When the capture channel captures a rising edge, the current value of the 16-bit up-counter is latched to CRLR, and then this bit is set 1 by hardware.\n\nWrite 1 to clear this bit.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>cflf</name>
              <description>When the capture channel captures a falling edge, the current value of the 16-bit up-counter is latched to CFLR, and then this bit is set 1 by hardware.\n\nWrite 1 to clear this bit.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>crte</name>
              <description>Rising edge capture trigger enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>cfte</name>
              <description>Falling edge capture trigger enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>capinv</name>
              <description>Inverse the signal input from capture channel before 16-bit counter of capture channel.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INVERSE</name>
                  <description>not inverse</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERSE</name>
                  <description>inverse</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>crlr%s</name>
          <description>Capture Rise Lock Register</description>
          <addressOffset>0x114</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>crlr</name>
              <description>When the capture channel captures a rising edge, the current value of the 16-bit up-counter is latched to the register.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x20</dimIncrement>
          <name>cflr%s</name>
          <description>Capture Fall Lock Register</description>
          <addressOffset>0x118</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cflr</name>
              <description>When the capture channel captures a falling edge, the current value of the 16-bit up-counter is latched to the register.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LEDC</name>
      <description>LEDC</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02008000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>LEDC</name>
        <value>36</value>
      </interrupt>
      <registers>
        <register>
          <name>ledc_ctrl</name>
          <description>LEDC Control Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>total_data_length</name>
              <bitRange>[28:16]</bitRange>
            </field>
            <field>
              <name>reset_led_en</name>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>led_rgb_mode</name>
              <bitRange>[8:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GRB</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBR</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RBG</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BGR</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BRG</name>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <dimIndex>B,R,G,TOP</dimIndex>
              <name>led_msb_%s</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ledc_soft_reset</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>ledc_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>led_t01_timing_ctrl</name>
          <description>LEDC T0 T1 Timing Control Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>t1h_time</name>
              <bitRange>[26:21]</bitRange>
              <writeConstraint>
                <range>
                  <minimum>0</minimum>
                  <maximum>63</maximum>
                </range>
              </writeConstraint>
            </field>
            <field>
              <name>t1l_time</name>
              <bitRange>[20:16]</bitRange>
              <writeConstraint>
                <range>
                  <minimum>0</minimum>
                  <maximum>31</maximum>
                </range>
              </writeConstraint>
            </field>
            <field>
              <name>t0h_time</name>
              <bitRange>[10:6]</bitRange>
              <writeConstraint>
                <range>
                  <minimum>0</minimum>
                  <maximum>31</maximum>
                </range>
              </writeConstraint>
            </field>
            <field>
              <name>t0l_time</name>
              <bitRange>[5:0]</bitRange>
              <writeConstraint>
                <range>
                  <minimum>0</minimum>
                  <maximum>31</maximum>
                </range>
              </writeConstraint>
            </field>
          </fields>
        </register>
        <register>
          <name>ledc_data_finish_cnt</name>
          <description>LEDC Data Finish Counter Register</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>led_wait_data_time</name>
              <bitRange>[29:16]</bitRange>
              <writeConstraint>
                <range>
                  <minimum>0</minimum>
                  <maximum>8191</maximum>
                </range>
              </writeConstraint>
            </field>
            <field>
              <name>led_data_finish_cnt</name>
              <bitRange>[12:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>led_reset_timing_ctrl</name>
          <description>LEDC Reset Timing Control Register</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>tr_time</name>
              <bitRange>[28:16]</bitRange>
              <writeConstraint>
                <range>
                  <minimum>1</minimum>
                  <maximum>8191</maximum>
                </range>
              </writeConstraint>
            </field>
            <field>
              <name>led_num</name>
              <bitRange>[9:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ledc_wait_time0_ctrl</name>
          <description>LEDC Wait Time0 Control Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>wait_tim0_en</name>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>total_wait_time0</name>
              <bitRange>[7:0]</bitRange>
              <writeConstraint>
                <range>
                  <minimum>1</minimum>
                  <maximum>255</maximum>
                </range>
              </writeConstraint>
            </field>
          </fields>
        </register>
        <register>
          <name>ledc_data</name>
          <description>LEDC Data Register</description>
          <addressOffset>0x14</addressOffset>
          <access>write-only</access>
        </register>
        <register>
          <name>ledc_dma_ctrl</name>
          <description>LEDC DMA Control Register</description>
          <addressOffset>0x18</addressOffset>
          <fields>
            <field>
              <name>ledc_dma_en</name>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ledc_fifo_trig_level</name>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ledc_int_ctrl</name>
          <description>LEDC Interrupt Control Register</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>global_int_en</name>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_overflow_int_en</name>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>waitdata_timeout_int_en</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_cpureq_int_en</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>led_trans_finish_int_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ledc_int_sts</name>
          <description>LEDC Interrupt Status Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>fifo_empty</name>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>fifo_full</name>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>fifo_wlw</name>
              <bitRange>[15:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>fifo_overflow_int</name>
              <bitRange>[4:4]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_OVERFLOW</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERFLOW</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>waitdata_timeout_int</name>
              <bitRange>[3:3]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_TIMEOUT</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMEOUT</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fifo_cpureq_int</name>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_REQUEST</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REQUEST</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lec_trans_finish_int</name>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_TRANS_COMPLETE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRANS_COMPLETE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ledc_wait_time1_ctrl</name>
          <description>LEDC Wait Time1 Control Register</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>wait_tim1_en</name>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>total_wait_time1</name>
              <bitRange>[30:0]</bitRange>
              <writeConstraint>
                <range>
                  <minimum>128</minimum>
                  <maximum>2147483647</maximum>
                </range>
              </writeConstraint>
            </field>
          </fields>
        </register>
        <register>
          <dim>32</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>ledc_fifo_data%s</name>
          <description>LEDC FIFO Data Register</description>
          <addressOffset>0x30</addressOffset>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EMAC</name>
      <description>Ethernet Medium Access Controller</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04500000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>EMAC</name>
        <value>62</value>
      </interrupt>
      <registers>
        <register>
          <name>emac_basic_ctl0</name>
          <description>EMAC Basic Control Register0</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>speed</name>
              <description>EMAC Working Speed</description>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>S1000</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S10</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S100</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>loopback</name>
              <description>EMAC Loopback Mode For Test</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>duplex</name>
              <description>EMAC Transfer Mode</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HALF_DUPLEX</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL_DUPLEX</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_basic_ctl1</name>
          <description>EMAC Basic Control Register1</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>burst_len</name>
              <description>The burst length of RX and TX DMA transfer</description>
              <bitRange>[29:24]</bitRange>
            </field>
            <field>
              <name>rx_tx_pri</name>
              <description>RX TX DMA Priority</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SAME</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RO_T</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soft_rst</name>
              <description>Soft Reset all Registers and Logic</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_VALID</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_int_sta</name>
          <description>EMAC Interrupt Status Register</description>
          <addressOffset>0x8</addressOffset>
          <modifiedWriteValues>oneToClear</modifiedWriteValues>
          <fields>
            <field>
              <name>rgmii_link_sta_p</name>
              <description>RMII Link Status Changed Interrupt Pending</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_early_p</name>
              <description>RX DMA Filled First Data Buffer of the Receive Frame Interrupt Pending</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_overflow_p</name>
              <description>RX FIFO Overflow Error Interrupt Pending</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_timeout_p</name>
              <description>RX Timeout Interrupt Pending</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_dma_stopped_p</name>
              <description>When this bit asserted, the RX DMA FSM is stopped.</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>rx_buf_ua_p</name>
              <description>RX Buffer UA Interrupt Pending</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_p</name>
              <description>Frame RX Completed Interrupt Pending</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_early_p</name>
              <description>Total interrupt pending which the frame is transmitted to FIFO</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_underflow_p</name>
              <description>TX FIFO Underflow Interrupt Pending</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_timeout_p</name>
              <description>Transmitter Timeout Interrupt Pending</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_buf_ua_p</name>
              <description>TX Buffer UA Interrupt Pending</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_dma_stopped_p</name>
              <description>Transmission DMA Stopped Interrupt Pending</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_p</name>
              <description>Frame Transmission Interrupt Pending</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PENDING</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_int_en</name>
          <description>EMAC Interrupt Enable Register</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>rx_early_int_en</name>
              <description>Early Receive Interrupt</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_overflow_int_en</name>
              <description>Receive Overflow Interrupt</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_timeout_int_en</name>
              <description>Receive Timeout Interrupt</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_dma_stopped_int_en</name>
              <description>Receive DMA FSM Stopped Interrupt</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_buf_ua_int_en</name>
              <description>Receive Buffer Unavailable Interrupt</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_int_en</name>
              <description>Receive Interrupt</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_early_int_en</name>
              <description>Early Transmit Interrupt</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_underflow_int_en</name>
              <description>Transmit Underflow Interrupt</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_timeout_int_en</name>
              <description>Transmit Timeout Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_buf_ua_int_en</name>
              <description>Transmit Buffer Available Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_dma_stopped_int_en</name>
              <description>Transmit DMA FSM Stopped Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_int_en</name>
              <description>Transmit Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_tx_ctl0</name>
          <description>EMAC Transmit Control Register0</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>tx_en</name>
              <description>Enable Transmitter</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_frm_len_ctl</name>
              <description>Frame Transmit Length Control</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B2048</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16384</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_tx_ctl1</name>
          <description>EMAC Transmit Control Register1</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>tx_dma_start</name>
              <description>Transmit DMA FSM Start</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_VALID</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_dma_en</name>
              <description>Transmit DMA Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_th</name>
              <description>Threshold value of TX DMA FIFO</description>
              <bitRange>[10:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>T64</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T128</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T192</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T256</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_md</name>
              <description>Transmission Mode</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GREATER_THAN_TH</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCATE_FULL_FRAME</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>flush_tx_fifo</name>
              <description>Flush the data in the TX FIFO</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_tx_flow_ctl</name>
          <description>EMAC Transmit Flow Control Register</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>tx_flow_ctl_sta</name>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tx_pause_frm_slot</name>
              <bitRange>[21:20]</bitRange>
            </field>
            <field>
              <name>pause_time</name>
              <bitRange>[19:4]</bitRange>
            </field>
            <field>
              <name>zqp_frm_en</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_flow_ctl_en</name>
              <description>TX Flow Control Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_tx_dma_desc_list</name>
          <description>EMAC Transmit Descriptor List Address Register</description>
          <addressOffset>0x20</addressOffset>
        </register>
        <register>
          <name>emac_rx_ctl0</name>
          <description>EMAC Receive Control Register0</description>
          <addressOffset>0x24</addressOffset>
          <fields>
            <field>
              <name>rx_en</name>
              <description>Enable Receiver</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_frm_len_ctl</name>
              <description>Frame Receive Length Control</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B2048</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16384</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>jumbo_frm_en</name>
              <description>Jumbo Frame Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>strip_fcs</name>
              <bitRange>[28:28]</bitRange>
            </field>
            <field>
              <name>check_crc</name>
              <description>Check CRC Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHECK</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_pause_frm_md</name>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONLY_MULTICAST</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ALSO_UNICAST_MAC0</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_flow_ctl_en</name>
              <bitRange>[16:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_rx_ctl1</name>
          <description>EMAC Receive Control Register1</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>rx_dma_start</name>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>rx_ema_en</name>
              <description>Receive DMA Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_flow_ctl</name>
              <description>Receive FIFO Flow Control Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_flow_ctl_th_deact</name>
              <description>Threshold for Deactivating Flow Control</description>
              <bitRange>[23:22]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FM1K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FM2K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FM3K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FM4K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_flow_ctl_th_act</name>
              <description>Threshold for Activating Flow Control</description>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FM1K</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FM2K</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FM3K</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FM4K</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_th</name>
              <description>Threshold for RX DMA FIFO Start</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>T64</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T32</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T96</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T128</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_err_frm</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DROP</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FORWARD</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_runt_frm</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rx_md</name>
              <description>Receive Mode</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GREATER_THAN_TH</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCATE_FULL_FRAME</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>flush_rx_frm</name>
              <description>Flush Receive Frames</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_rx_dma_desc_list</name>
          <description>EMAC Receive Descriptor List Address Register</description>
          <addressOffset>0x34</addressOffset>
        </register>
        <register>
          <name>emac_rx_frm_flt</name>
          <description>EMAC Receive Frame Filter Register</description>
          <addressOffset>0x38</addressOffset>
          <fields>
            <field>
              <name>dis_addr_filter</name>
              <description>Disable Address Filter</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dis_broadcast</name>
              <description>Disable Receive Broadcast Frames</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RECEIVE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DROP</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_all_multicast</name>
              <description>Receive All Multicast Frames Filter</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FILTER</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEIVE_ALL</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ctl_frm_filter</name>
              <description>Receive Control Frames Filter</description>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DROP_ALL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEIVE_ALL</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEIVE_ALL_WHEN_FILTER</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hash_multicast</name>
              <description>Filter Multicast Frames Set</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DA_FIELD</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HASH_TABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hash_unicast</name>
              <description>Filter Unicast Frames Set</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DA_FIELD</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HASH_TABLE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sa_filter_en</name>
              <description>Receive SA Filter Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RECEIVE_UPDATE</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UPDATE_DROP_UNMATCHED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sa_inv_filter</name>
              <description>Receive SA Invert Filter Set</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MATCHED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNMATCHED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>da_inv_filter</name>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERSE_CMP_DA</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>flt_md</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PASSED_WHEN_MATCHED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEIVE_WHEN_PASSED</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_all</name>
              <description>Receive All Frame</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RECEIVE_WHEN_PASSED</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEIVE_ALL_UPDATE</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_rx_hash0</name>
          <description>EMAC Hash Table Register0</description>
          <addressOffset>0x40</addressOffset>
        </register>
        <register>
          <name>emac_rx_hash1</name>
          <description>EMAC Hash Table Register1</description>
          <addressOffset>0x44</addressOffset>
        </register>
        <register>
          <name>emac_mii_cmd</name>
          <description>EMAC Management Interface Command Register</description>
          <addressOffset>0x48</addressOffset>
          <fields>
            <field>
              <name>mdc_div_ratio_m</name>
              <description>MDC Clock DIvider Ratio</description>
              <bitRange>[22:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>R16</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R32</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R64</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>R128</name>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>phy_addr</name>
              <description>PHY Address</description>
              <bitRange>[16:12]</bitRange>
            </field>
            <field>
              <name>phy_reg_addr</name>
              <description>PHY Register Address</description>
              <bitRange>[8:4]</bitRange>
            </field>
            <field>
              <name>mii_wr</name>
              <description>MII Write and Read</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>R</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mii_busy</name>
              <description>MII Status</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_mii_data</name>
          <description>EMAC Management Interface Data Register</description>
          <addressOffset>0x4C</addressOffset>
          <fields>
            <field>
              <name>mii_data</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_addr_high0</name>
          <description>EMAC MAC Address High Register</description>
          <addressOffset>0x50</addressOffset>
          <fields>
            <field>
              <name>mac_addr_high0</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>7</dim>
          <dimIncrement>0x8</dimIncrement>
          <dimIndex>1-7</dimIndex>
          <name>emac_addr_high%s</name>
          <description>EMAC MAC Address High Register</description>
          <addressOffset>0x58</addressOffset>
          <fields>
            <field>
              <name>mac_addr_ctl</name>
              <description>MAC Address Valid</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INVALID</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VALID</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mac_addr_type</name>
              <description>MAC Address Type</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DST</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SRC</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mac_addr_byte_ctl</name>
              <description>MAC Address Byte Control Mask</description>
              <bitRange>[29:24]</bitRange>
            </field>
            <field>
              <name>mac_addr_high</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x8</dimIncrement>
          <name>emac_addr_low%s</name>
          <description>EMAC MAC Address Low Register</description>
          <addressOffset>0x54</addressOffset>
        </register>
        <register>
          <name>emac_tx_dma_sta</name>
          <description>EMAC Transmit DMA Status Register</description>
          <addressOffset>0xB0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tx_dma_sta</name>
              <description>The State of Transmit DMA FSM</description>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_FETCH_DESC</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_WAIT_STA</name>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_TRANS_DATA</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUSPEND</name>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_CLOSE_DESC</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_tx_cur_desc</name>
          <description>EMAC Current Transmit Descriptor Register</description>
          <addressOffset>0xB4</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>emac_tx_cur_buf</name>
          <description>EMAC Current Transmit Buffer Address Register</description>
          <addressOffset>0xB8</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>emac_rx_dma_sta</name>
          <description>EMAC Receive DMA Status Register</description>
          <addressOffset>0xC0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rx_dma_sta</name>
              <description>The State of RX DMA FSM</description>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_FETCH_DESC</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_WAIT_FRM</name>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUSPEND</name>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_CLOSE_DESC</name>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_TRANS_DATA</name>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_rx_cur_desc</name>
          <description>EMAC Current Receive Descriptor Register</description>
          <addressOffset>0xC4</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>emac_rx_cur_buf</name>
          <description>EMAC Current Receive Buffer Address Register</description>
          <addressOffset>0xC8</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>emac_rgmii_sta</name>
          <description>EMAC RGMII Status Register</description>
          <addressOffset>0xD0</addressOffset>
          <fields>
            <field>
              <name>rgmii_link</name>
              <description>The link status of the RGMII interface</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DOWN</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rgmii_link_spd</name>
              <description>The link speed of the RGMII interface</description>
              <bitRange>[2:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>S2_5</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S25</name>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>S125</name>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rgmii_link_md</name>
              <description>The link mode of the RGMII interface</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HALF_DUPLEX</name>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL_DUPLEX</name>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CIR_RX</name>
      <description>Counsumer Infrared Receiver</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x07040000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>IR_RX</name>
        <value>167</value>
      </interrupt>
      <registers>
        <register>
          <name>cir_ctl</name>
          <description>CIR Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000F3</resetMask>
          <fields>
            <field>
              <name>apam</name>
              <description>Active Pulse Accept Mode</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH_VALID</name>
                  <description>Both positive and negative pulses are valid as a leading code</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONLY_NEGATIVE</name>
                  <description>Only negative pulse is valid as a leading code</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONLY_POSITIVE</name>
                  <description>Only positive pulse is valid as a leading code</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ciren</name>
              <description>CIR Enable</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>CIR mode enable</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxen</name>
              <description>Receiver Block Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gen</name>
              <description>Global Enable\n\nA disable on this bit overrides any other block or channel enables and flushes all FIFOs.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_rxpcfg</name>
          <description>CIR Receiver Pulse Configure Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x00000004</resetValue>
          <resetMask>0x00000004</resetMask>
          <fields>
            <field>
              <name>rppi</name>
              <description>Receiver Pulse Polarity Invert</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INVERT</name>
                  <description>Do not invert receiver signal</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <description>Invert receiver signal</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_rxfifo</name>
          <description>CIR Receiver FIFO Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>rbf</name>
              <description>Receiver Byte FIFO</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_rxint</name>
          <description>CIR Receiver Interrupt Control Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00003F33</resetMask>
          <fields>
            <field>
              <name>ral</name>
              <description>RX FIFO available received byte level for interrupt and DMA request\n\nTRIGGER_LEVEL = RAL + 1</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>drq_en</name>
              <description>RX FIFO DMA Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rai_en</name>
              <description>RX FIFO Available Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rpei_en</name>
              <description>Receiver Packet End Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>roi_en</name>
              <description>Receiver FIFO Overrun Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_rxsta</name>
          <description>CIR Receiver Status Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00007F93</resetMask>
          <fields>
            <field>
              <name>rac</name>
              <description>RX FIFO Available Counter</description>
              <bitRange>[14:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B0</name>
                  <description>No available data in RX FIFO</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B1</name>
                  <description>1 byte available in RX FIFO</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B2</name>
                  <description>2 bytes available in RX FIFO</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B3</name>
                  <description>3 bytes available in RX FIFO</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B4</name>
                  <description>4 bytes available in RX FIFO</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B5</name>
                  <description>5 bytes available in RX FIFO</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B6</name>
                  <description>6 bytes available in RX FIFO</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B7</name>
                  <description>7 bytes available in RX FIFO</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B8</name>
                  <description>8 bytes available in RX FIFO</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B9</name>
                  <description>9 bytes available in RX FIFO</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B10</name>
                  <description>10 bytes available in RX FIFO</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B11</name>
                  <description>11 bytes available in RX FIFO</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B12</name>
                  <description>12 bytes available in RX FIFO</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B13</name>
                  <description>13 bytes available in RX FIFO</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B14</name>
                  <description>14 bytes available in RX FIFO</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B15</name>
                  <description>15 bytes available in RX FIFO</description>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <description>16 bytes available in RX FIFO</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B17</name>
                  <description>17 bytes available in RX FIFO</description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B18</name>
                  <description>18 bytes available in RX FIFO</description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B19</name>
                  <description>19 bytes available in RX FIFO</description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B20</name>
                  <description>20 bytes available in RX FIFO</description>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B21</name>
                  <description>21 bytes available in RX FIFO</description>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B22</name>
                  <description>22 bytes available in RX FIFO</description>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B23</name>
                  <description>23 bytes available in RX FIFO</description>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B24</name>
                  <description>24 bytes available in RX FIFO</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B25</name>
                  <description>25 bytes available in RX FIFO</description>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B26</name>
                  <description>26 bytes available in RX FIFO</description>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B27</name>
                  <description>27 bytes available in RX FIFO</description>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B28</name>
                  <description>28 bytes available in RX FIFO</description>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B29</name>
                  <description>29 bytes available in RX FIFO</description>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B30</name>
                  <description>30 bytes available in RX FIFO</description>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B31</name>
                  <description>31 bytes available in RX FIFO</description>
                  <value>0x1F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <description>32 bytes available in RX FIFO</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B33</name>
                  <description>33 bytes available in RX FIFO</description>
                  <value>0x21</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B34</name>
                  <description>34 bytes available in RX FIFO</description>
                  <value>0x22</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B35</name>
                  <description>35 bytes available in RX FIFO</description>
                  <value>0x23</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B36</name>
                  <description>36 bytes available in RX FIFO</description>
                  <value>0x24</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B37</name>
                  <description>37 bytes available in RX FIFO</description>
                  <value>0x25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B38</name>
                  <description>38 bytes available in RX FIFO</description>
                  <value>0x26</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B39</name>
                  <description>39 bytes available in RX FIFO</description>
                  <value>0x27</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B40</name>
                  <description>40 bytes available in RX FIFO</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B41</name>
                  <description>41 bytes available in RX FIFO</description>
                  <value>0x29</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B42</name>
                  <description>42 bytes available in RX FIFO</description>
                  <value>0x2A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B43</name>
                  <description>43 bytes available in RX FIFO</description>
                  <value>0x2B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B44</name>
                  <description>44 bytes available in RX FIFO</description>
                  <value>0x2C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B45</name>
                  <description>45 bytes available in RX FIFO</description>
                  <value>0x2D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B46</name>
                  <description>46 bytes available in RX FIFO</description>
                  <value>0x2E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B47</name>
                  <description>47 bytes available in RX FIFO</description>
                  <value>0x2F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B48</name>
                  <description>48 bytes available in RX FIFO</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B49</name>
                  <description>49 bytes available in RX FIFO</description>
                  <value>0x31</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B50</name>
                  <description>50 bytes available in RX FIFO</description>
                  <value>0x32</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B51</name>
                  <description>51 bytes available in RX FIFO</description>
                  <value>0x33</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B52</name>
                  <description>52 bytes available in RX FIFO</description>
                  <value>0x34</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B53</name>
                  <description>53 bytes available in RX FIFO</description>
                  <value>0x35</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B54</name>
                  <description>54 bytes available in RX FIFO</description>
                  <value>0x36</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B55</name>
                  <description>55 bytes available in RX FIFO</description>
                  <value>0x37</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B56</name>
                  <description>56 bytes available in RX FIFO</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B57</name>
                  <description>57 bytes available in RX FIFO</description>
                  <value>0x39</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B58</name>
                  <description>58 bytes available in RX FIFO</description>
                  <value>0x3A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B59</name>
                  <description>59 bytes available in RX FIFO</description>
                  <value>0x3B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B60</name>
                  <description>60 bytes available in RX FIFO</description>
                  <value>0x3C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B61</name>
                  <description>61 bytes available in RX FIFO</description>
                  <value>0x3D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B62</name>
                  <description>62 bytes available in RX FIFO</description>
                  <value>0x3E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B63</name>
                  <description>63 bytes available in RX FIFO</description>
                  <value>0x3F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <description>64 bytes available in RX FIFO</description>
                  <value>0x40</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stat</name>
              <description>Status of CIR</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <description>Idle</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <description>Busy</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ra</name>
              <description>RX FIFO Available</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_AVAILABLE</name>
                  <description>RX FIFO not available according to its level</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AVAILABLE</name>
                  <description>RX FIFO available according to its level Writing 1 clears this bit.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rpe</name>
              <description>Receiver Packet End Flag</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_DETECTED</name>
                  <description>STO was not detected. In CIR mode, one CIR symbol is receiving or not detected.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STO_FIELD</name>
                  <description>STO field or packet abort symbol (7'b0000,000 and 8'b0000,0000 for MIR and FIR) is detected. In CIR mode, one CIR symbol is received.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>roi</name>
              <description>Receiver FIFO Overrun</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_OVERRUN</name>
                  <description>Receiver FIFO not overrun</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERRUN</name>
                  <description>Receiver FIFO overrun</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_rxcfg</name>
          <description>CIR Receiver Configure Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x00001828</resetValue>
          <resetMask>0x01FFFFFF</resetMask>
          <fields>
            <field>
              <name>scs2</name>
              <description>Bit2 of Sample Clock Select for CIR\n\nThis bit is defined by SCS bits below.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>athc</name>
              <description>Active Threshold Control for CIR</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SAMPLE</name>
                  <description>ATHR in a unit of (Sample Clock)</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAMPLE_128</name>
                  <description>ATHR in a unit of (128*Sample Clocks)</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>athr</name>
              <description>Active Threshold for CIR\n\nThese bits control the duration of CIR from the idle to the active state. The duration can be calculated by ((ATHR + 1)*(ATHC? Sample Clock: 128*Sample Clock)).</description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ithr</name>
              <description>Idle Threshold for CIR\n\nThe Receiver uses it to decide whether the CIR command is received. If there is no CIR signal on the air, the receiver is staying in IDLE status. One active pulse will bring the receiver from IDLE status to Receiving status. After the CIR receiver ends, the inputting signal will keep the specified level (high or low level) for a long time. The receiver can use this idle signal duration to decide that it has received the CIR command. The corresponding flag is asserted. If the corresponding interrupt is enabled, the interrupt line is asserted to the CPU.\n\nWhen the duration of the signal keeps one status (high or low level) for the specified duration ((ITHR + 1)*128 sample_clk), this means that the previous CIR command is finished.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>nthr</name>
              <description>Noise Threshold for CIR\n\nWhen the duration of the signal pulse (high or low level) is less than NTHR, the pulse is taken as noise and should be discarded by hardware.</description>
              <bitRange>[7:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>T0</name>
                  <description>All samples are recorded into RX FIFO</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T1</name>
                  <description>If the signal is only one sample duration, it is taken as noise and discarded.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T2</name>
                  <description>If the signal is less than 2 sample duration, it is taken as noise and discarded</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T3</name>
                  <description>If the signal is less than 3 sample duration, it is taken as noise and discarded</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T4</name>
                  <description>If the signal is less than 4 sample duration, it is taken as noise and discarded</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T5</name>
                  <description>If the signal is less than 5 sample duration, it is taken as noise and discarded</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T6</name>
                  <description>If the signal is less than 6 sample duration, it is taken as noise and discarded</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T7</name>
                  <description>If the signal is less than 7 sample duration, it is taken as noise and discarded</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T8</name>
                  <description>If the signal is less than 8 sample duration, it is taken as noise and discarded</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T9</name>
                  <description>If the signal is less than 9 sample duration, it is taken as noise and discarded</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T10</name>
                  <description>If the signal is less than 10 sample duration, it is taken as noise and discarded</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T11</name>
                  <description>If the signal is less than 11 sample duration, it is taken as noise and discarded</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T12</name>
                  <description>If the signal is less than 12 sample duration, it is taken as noise and discarded</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T13</name>
                  <description>If the signal is less than 13 sample duration, it is taken as noise and discarded</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T14</name>
                  <description>If the signal is less than 14 sample duration, it is taken as noise and discarded</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T15</name>
                  <description>If the signal is less than 15 sample duration, it is taken as noise and discarded</description>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T16</name>
                  <description>If the signal is less than 16 sample duration, it is taken as noise and discarded</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T17</name>
                  <description>If the signal is less than 17 sample duration, it is taken as noise and discarded</description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T18</name>
                  <description>If the signal is less than 18 sample duration, it is taken as noise and discarded</description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T19</name>
                  <description>If the signal is less than 19 sample duration, it is taken as noise and discarded</description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T20</name>
                  <description>If the signal is less than 20 sample duration, it is taken as noise and discarded</description>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T21</name>
                  <description>If the signal is less than 21 sample duration, it is taken as noise and discarded</description>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T22</name>
                  <description>If the signal is less than 22 sample duration, it is taken as noise and discarded</description>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T23</name>
                  <description>If the signal is less than 23 sample duration, it is taken as noise and discarded</description>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T24</name>
                  <description>If the signal is less than 24 sample duration, it is taken as noise and discarded</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T25</name>
                  <description>If the signal is less than 25 sample duration, it is taken as noise and discarded</description>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T26</name>
                  <description>If the signal is less than 26 sample duration, it is taken as noise and discarded</description>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T27</name>
                  <description>If the signal is less than 27 sample duration, it is taken as noise and discarded</description>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T28</name>
                  <description>If the signal is less than 28 sample duration, it is taken as noise and discarded</description>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T29</name>
                  <description>If the signal is less than 29 sample duration, it is taken as noise and discarded</description>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T30</name>
                  <description>If the signal is less than 30 sample duration, it is taken as noise and discarded</description>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T31</name>
                  <description>If the signal is less than 31 sample duration, it is taken as noise and discarded</description>
                  <value>0x1F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T32</name>
                  <description>If the signal is less than 32 sample duration, it is taken as noise and discarded</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T33</name>
                  <description>If the signal is less than 33 sample duration, it is taken as noise and discarded</description>
                  <value>0x21</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T34</name>
                  <description>If the signal is less than 34 sample duration, it is taken as noise and discarded</description>
                  <value>0x22</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T35</name>
                  <description>If the signal is less than 35 sample duration, it is taken as noise and discarded</description>
                  <value>0x23</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T36</name>
                  <description>If the signal is less than 36 sample duration, it is taken as noise and discarded</description>
                  <value>0x24</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T37</name>
                  <description>If the signal is less than 37 sample duration, it is taken as noise and discarded</description>
                  <value>0x25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T38</name>
                  <description>If the signal is less than 38 sample duration, it is taken as noise and discarded</description>
                  <value>0x26</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T39</name>
                  <description>If the signal is less than 39 sample duration, it is taken as noise and discarded</description>
                  <value>0x27</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T40</name>
                  <description>If the signal is less than 40 sample duration, it is taken as noise and discarded</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T41</name>
                  <description>If the signal is less than 41 sample duration, it is taken as noise and discarded</description>
                  <value>0x29</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T42</name>
                  <description>If the signal is less than 42 sample duration, it is taken as noise and discarded</description>
                  <value>0x2A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T43</name>
                  <description>If the signal is less than 43 sample duration, it is taken as noise and discarded</description>
                  <value>0x2B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T44</name>
                  <description>If the signal is less than 44 sample duration, it is taken as noise and discarded</description>
                  <value>0x2C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T45</name>
                  <description>If the signal is less than 45 sample duration, it is taken as noise and discarded</description>
                  <value>0x2D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T46</name>
                  <description>If the signal is less than 46 sample duration, it is taken as noise and discarded</description>
                  <value>0x2E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T47</name>
                  <description>If the signal is less than 47 sample duration, it is taken as noise and discarded</description>
                  <value>0x2F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T48</name>
                  <description>If the signal is less than 48 sample duration, it is taken as noise and discarded</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T49</name>
                  <description>If the signal is less than 49 sample duration, it is taken as noise and discarded</description>
                  <value>0x31</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T50</name>
                  <description>If the signal is less than 50 sample duration, it is taken as noise and discarded</description>
                  <value>0x32</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T51</name>
                  <description>If the signal is less than 51 sample duration, it is taken as noise and discarded</description>
                  <value>0x33</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T52</name>
                  <description>If the signal is less than 52 sample duration, it is taken as noise and discarded</description>
                  <value>0x34</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T53</name>
                  <description>If the signal is less than 53 sample duration, it is taken as noise and discarded</description>
                  <value>0x35</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T54</name>
                  <description>If the signal is less than 54 sample duration, it is taken as noise and discarded</description>
                  <value>0x36</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T55</name>
                  <description>If the signal is less than 55 sample duration, it is taken as noise and discarded</description>
                  <value>0x37</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T56</name>
                  <description>If the signal is less than 56 sample duration, it is taken as noise and discarded</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T57</name>
                  <description>If the signal is less than 57 sample duration, it is taken as noise and discarded</description>
                  <value>0x39</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T58</name>
                  <description>If the signal is less than 58 sample duration, it is taken as noise and discarded</description>
                  <value>0x3A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T59</name>
                  <description>If the signal is less than 59 sample duration, it is taken as noise and discarded</description>
                  <value>0x3B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T60</name>
                  <description>If the signal is less than 60 sample duration, it is taken as noise and discarded</description>
                  <value>0x3C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T61</name>
                  <description>If the signal is less than 61 sample duration, it is taken as noise and discarded</description>
                  <value>0x3D</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scs</name>
              <description>Sample Clock Select for CIR</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CIR_TX</name>
      <description>Counsumer Infrared Transmitter</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02003000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>IR_TX</name>
        <value>35</value>
      </interrupt>
      <registers>
        <register>
          <name>cir_tglr</name>
          <description>CIR Transmit Global Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000E7</resetMask>
          <fields>
            <field>
              <name>ims</name>
              <description>Internal Modulation Select</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_MODULATED</name>
                  <description>The transmitting signal is not modulated</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODULATED</name>
                  <description>The transmitting signal is modulated internally</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>drmc</name>
              <description>Duty ratio of modulated carrier is high level/low level.</description>
              <bitRange>[6:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EQUAL</name>
                  <description>Low level is equal to high level</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUBLE</name>
                  <description>Low level is the double of high level</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIPLE</name>
                  <description>Low level is the triple of high level</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tppi</name>
              <description>Transmit Pulse Polarity Invert</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INVERT</name>
                  <description>Not invert transmit pulse</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERT</name>
                  <description>Invert transmit pulse</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tr</name>
              <description>Transmit Reset\n\nWhen this bit is set, the transmitting is reset. The FIFO will be flushed, the TIC filed and the CSS field will be cleared during Transmit Reset. This field will automatically be cleared when the Transmit Reset is finished, and the CIR transmitter will state Idle.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>txen</name>
              <description>Transmit Block Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable the CIR Transmitter</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable the CIR Transmitter</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_tmcr</name>
          <description>CIR Transmit Modulation Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0000009E</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>rfmc</name>
              <description>Reference Frequency of modulated carrier.\n\nReference Frequency of modulated carrier based on a division of a fixed functional clock (FCLK). The range of the modulated carrier is usually 30 kHz to 60 kHz. Most consumer electronics is 38 kHz.\n\nThe default modulated carrier is 38 kHz when FCLK is 12 MHz.\n\nRFMC= FCLK/((N+1)*(DRMC+2)).</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_tcr</name>
          <description>CIR Transmit Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000008F</resetMask>
          <fields>
            <field>
              <name>css</name>
              <description>Cyclical Pulse Start/Stop Control</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>Stop when cleared to '0'. From start to stop, all data in FIFO must be transmitted.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START</name>
                  <description>Start. Start to transmit when it is set to '1'.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rcs</name>
              <description>Reference Clock Select for CIR Transmit\n\nThe data in TX_FIFO is used to describe the pulse in Run-Length Code. The basic unit of pulse width is Reference Clock.</description>
              <bitRange>[3:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IR_CLK</name>
                  <description>CIR Transmit reference clock is ir_clk</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_CLK_2</name>
                  <description>CIR Transmit reference clock is ir_clk/2</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_CLK_4</name>
                  <description>CIR Transmit reference clock is ir_clk/4</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_CLK_8</name>
                  <description>CIR Transmit reference clock is ir_clk/8</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_CLK_64</name>
                  <description>CIR Transmit reference clock is ir_clk/64</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_CLK_128</name>
                  <description>CIR Transmit reference clock is ir_clk/128</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_CLK_256</name>
                  <description>CIR Transmit reference clock is ir_clk/256</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_CLK_512</name>
                  <description>CIR Transmit reference clock is ir_clk/512</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tts</name>
              <description>Type of the transmission signal</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NON_CYCLICAL</name>
                  <description>The transmitting wave is a single non-cyclical pulse.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CYCLICAL</name>
                  <description>The transmitting wave is a cyclical short-pulse.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_idc_h</name>
          <description>CIR Transmit Idle Duration Threshold High Bit Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000F</resetMask>
          <fields>
            <field>
              <name>idc_h</name>
              <description>Idle Duration Counter Threshold (High 4 bits)\n\nIdle Duration = 128*IDC*Ts (IDC = 0-4095)\n\nIt is used in cyclical transmission mode. When all the data in FIFO is transmitted, the signals can be transmitted after a specific time.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_idc_l</name>
          <description>CIR Transmit Idle Duration Threshold Low Bit Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>idc_l</name>
              <description>Idle Duration Counter Threshold (Low 8 bits)\n\nIdle Duration = 128*IDC*Ts (IDC = 0-4095)\n\nIt is used in cyclical transmission mode. When all the data in FIFO is transmitted, the signals can be transmitted after a specific time.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_ticr_h</name>
          <description>CIR Transmit Idle Counter High Bit Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>tic_h</name>
              <description>Transmit Idle Counter_H (High 8 bits)\n\nIt is used to count the idle duration of CIR transmitter by software.\n\nCount in 128*Ts (Sample Duration, 1/Fs) when the transmitter is idle, and it should be reset when the transmitter is active.\n\nWhen this counter reaches the maximum value (0xFFFF), it will stop automatically, and should not be cleared to zero.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_ticr_l</name>
          <description>CIR Transmit Idle Counter Low Bit Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>tic_l</name>
              <description>Transmit Idle Counter_L (Low 8 bits)\n\nIt is used to count the idle duration of CIR transmitter by software.\n\nCount in 128*Ts (Sample Duration, 1/Fs) when the transmitter is idle, and it should be reset when the transmitter is active.\n\nWhen this counter reaches the maximum value (0xFFFF), it will stop automatically, and should not be cleared to zero.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_tel</name>
          <description>CIR TX FIFO Empty Level Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>tel</name>
              <description>TX FIFO empty Level for DRQ and IRQ.\n\nTRIGGER_LEVEL = TEL + 1</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_txint</name>
          <description>CIR Transmit Interrupt Control Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000007</resetMask>
          <fields>
            <field>
              <name>drq_en</name>
              <description>TX FIFO DMA Enable\n\nWhen it is set to '1', the TX FIFO DRQ is asserted if the number of the transmitting data in the FIFO is less than the RAL. The DRQ is de-asserted when the condition fails.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tai_en</name>
              <description>TX FIFO Available Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tpei_tui_en</name>
              <description>Transmit Packet End Interrupt Enable for Cyclical Pulse / Transmitter FIFO Underrun Interrupt Enable for Non-cyclical Pulse</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_tac</name>
          <description>CIR Transmit FIFO Available Counter Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>tac</name>
              <description>TX FIFO Available Space Counter</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B0</name>
                  <description>No available space in TX FIFO</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B1</name>
                  <description>1 byte available space in TX FIFO</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B2</name>
                  <description>2 bytes available space in TX FIFO</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B3</name>
                  <description>3 bytes available space in TX FIFO</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B4</name>
                  <description>4 bytes available space in TX FIFO</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B5</name>
                  <description>5 bytes available space in TX FIFO</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B6</name>
                  <description>6 bytes available space in TX FIFO</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B7</name>
                  <description>7 bytes available space in TX FIFO</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B8</name>
                  <description>8 bytes available space in TX FIFO</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B9</name>
                  <description>9 bytes available space in TX FIFO</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B10</name>
                  <description>10 bytes available space in TX FIFO</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B11</name>
                  <description>11 bytes available space in TX FIFO</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B12</name>
                  <description>12 bytes available space in TX FIFO</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B13</name>
                  <description>13 bytes available space in TX FIFO</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B14</name>
                  <description>14 bytes available space in TX FIFO</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B15</name>
                  <description>15 bytes available space in TX FIFO</description>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <description>16 bytes available space in TX FIFO</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B17</name>
                  <description>17 bytes available space in TX FIFO</description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B18</name>
                  <description>18 bytes available space in TX FIFO</description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B19</name>
                  <description>19 bytes available space in TX FIFO</description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B20</name>
                  <description>20 bytes available space in TX FIFO</description>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B21</name>
                  <description>21 bytes available space in TX FIFO</description>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B22</name>
                  <description>22 bytes available space in TX FIFO</description>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B23</name>
                  <description>23 bytes available space in TX FIFO</description>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B24</name>
                  <description>24 bytes available space in TX FIFO</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B25</name>
                  <description>25 bytes available space in TX FIFO</description>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B26</name>
                  <description>26 bytes available space in TX FIFO</description>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B27</name>
                  <description>27 bytes available space in TX FIFO</description>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B28</name>
                  <description>28 bytes available space in TX FIFO</description>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B29</name>
                  <description>29 bytes available space in TX FIFO</description>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B30</name>
                  <description>30 bytes available space in TX FIFO</description>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B31</name>
                  <description>31 bytes available space in TX FIFO</description>
                  <value>0x1F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <description>32 bytes available space in TX FIFO</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B33</name>
                  <description>33 bytes available space in TX FIFO</description>
                  <value>0x21</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B34</name>
                  <description>34 bytes available space in TX FIFO</description>
                  <value>0x22</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B35</name>
                  <description>35 bytes available space in TX FIFO</description>
                  <value>0x23</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B36</name>
                  <description>36 bytes available space in TX FIFO</description>
                  <value>0x24</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B37</name>
                  <description>37 bytes available space in TX FIFO</description>
                  <value>0x25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B38</name>
                  <description>38 bytes available space in TX FIFO</description>
                  <value>0x26</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B39</name>
                  <description>39 bytes available space in TX FIFO</description>
                  <value>0x27</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B40</name>
                  <description>40 bytes available space in TX FIFO</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B41</name>
                  <description>41 bytes available space in TX FIFO</description>
                  <value>0x29</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B42</name>
                  <description>42 bytes available space in TX FIFO</description>
                  <value>0x2A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B43</name>
                  <description>43 bytes available space in TX FIFO</description>
                  <value>0x2B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B44</name>
                  <description>44 bytes available space in TX FIFO</description>
                  <value>0x2C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B45</name>
                  <description>45 bytes available space in TX FIFO</description>
                  <value>0x2D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B46</name>
                  <description>46 bytes available space in TX FIFO</description>
                  <value>0x2E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B47</name>
                  <description>47 bytes available space in TX FIFO</description>
                  <value>0x2F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B48</name>
                  <description>48 bytes available space in TX FIFO</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B49</name>
                  <description>49 bytes available space in TX FIFO</description>
                  <value>0x31</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B50</name>
                  <description>50 bytes available space in TX FIFO</description>
                  <value>0x32</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B51</name>
                  <description>51 bytes available space in TX FIFO</description>
                  <value>0x33</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B52</name>
                  <description>52 bytes available space in TX FIFO</description>
                  <value>0x34</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B53</name>
                  <description>53 bytes available space in TX FIFO</description>
                  <value>0x35</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B54</name>
                  <description>54 bytes available space in TX FIFO</description>
                  <value>0x36</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B55</name>
                  <description>55 bytes available space in TX FIFO</description>
                  <value>0x37</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B56</name>
                  <description>56 bytes available space in TX FIFO</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B57</name>
                  <description>57 bytes available space in TX FIFO</description>
                  <value>0x39</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B58</name>
                  <description>58 bytes available space in TX FIFO</description>
                  <value>0x3A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B59</name>
                  <description>59 bytes available space in TX FIFO</description>
                  <value>0x3B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B60</name>
                  <description>60 bytes available space in TX FIFO</description>
                  <value>0x3C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B61</name>
                  <description>61 bytes available space in TX FIFO</description>
                  <value>0x3D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B62</name>
                  <description>62 bytes available space in TX FIFO</description>
                  <value>0x3E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B63</name>
                  <description>63 bytes available space in TX FIFO</description>
                  <value>0x3F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <description>64 bytes available space in TX FIFO</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B65</name>
                  <description>65 bytes available space in TX FIFO</description>
                  <value>0x41</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B66</name>
                  <description>66 bytes available space in TX FIFO</description>
                  <value>0x42</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B67</name>
                  <description>67 bytes available space in TX FIFO</description>
                  <value>0x43</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B68</name>
                  <description>68 bytes available space in TX FIFO</description>
                  <value>0x44</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B69</name>
                  <description>69 bytes available space in TX FIFO</description>
                  <value>0x45</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B70</name>
                  <description>70 bytes available space in TX FIFO</description>
                  <value>0x46</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B71</name>
                  <description>71 bytes available space in TX FIFO</description>
                  <value>0x47</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B72</name>
                  <description>72 bytes available space in TX FIFO</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B73</name>
                  <description>73 bytes available space in TX FIFO</description>
                  <value>0x49</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B74</name>
                  <description>74 bytes available space in TX FIFO</description>
                  <value>0x4A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B75</name>
                  <description>75 bytes available space in TX FIFO</description>
                  <value>0x4B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B76</name>
                  <description>76 bytes available space in TX FIFO</description>
                  <value>0x4C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B77</name>
                  <description>77 bytes available space in TX FIFO</description>
                  <value>0x4D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B78</name>
                  <description>78 bytes available space in TX FIFO</description>
                  <value>0x4E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B79</name>
                  <description>79 bytes available space in TX FIFO</description>
                  <value>0x4F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B80</name>
                  <description>80 bytes available space in TX FIFO</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B81</name>
                  <description>81 bytes available space in TX FIFO</description>
                  <value>0x51</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B82</name>
                  <description>82 bytes available space in TX FIFO</description>
                  <value>0x52</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B83</name>
                  <description>83 bytes available space in TX FIFO</description>
                  <value>0x53</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B84</name>
                  <description>84 bytes available space in TX FIFO</description>
                  <value>0x54</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B85</name>
                  <description>85 bytes available space in TX FIFO</description>
                  <value>0x55</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B86</name>
                  <description>86 bytes available space in TX FIFO</description>
                  <value>0x56</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B87</name>
                  <description>87 bytes available space in TX FIFO</description>
                  <value>0x57</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B88</name>
                  <description>88 bytes available space in TX FIFO</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B89</name>
                  <description>89 bytes available space in TX FIFO</description>
                  <value>0x59</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B90</name>
                  <description>90 bytes available space in TX FIFO</description>
                  <value>0x5A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B91</name>
                  <description>91 bytes available space in TX FIFO</description>
                  <value>0x5B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B92</name>
                  <description>92 bytes available space in TX FIFO</description>
                  <value>0x5C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B93</name>
                  <description>93 bytes available space in TX FIFO</description>
                  <value>0x5D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B94</name>
                  <description>94 bytes available space in TX FIFO</description>
                  <value>0x5E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B95</name>
                  <description>95 bytes available space in TX FIFO</description>
                  <value>0x5F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B96</name>
                  <description>96 bytes available space in TX FIFO</description>
                  <value>0x60</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B97</name>
                  <description>97 bytes available space in TX FIFO</description>
                  <value>0x61</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B98</name>
                  <description>98 bytes available space in TX FIFO</description>
                  <value>0x62</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B99</name>
                  <description>99 bytes available space in TX FIFO</description>
                  <value>0x63</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B100</name>
                  <description>100 bytes available space in TX FIFO</description>
                  <value>0x64</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B101</name>
                  <description>101 bytes available space in TX FIFO</description>
                  <value>0x65</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B102</name>
                  <description>102 bytes available space in TX FIFO</description>
                  <value>0x66</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B103</name>
                  <description>103 bytes available space in TX FIFO</description>
                  <value>0x67</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B104</name>
                  <description>104 bytes available space in TX FIFO</description>
                  <value>0x68</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B105</name>
                  <description>105 bytes available space in TX FIFO</description>
                  <value>0x69</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B106</name>
                  <description>106 bytes available space in TX FIFO</description>
                  <value>0x6A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B107</name>
                  <description>107 bytes available space in TX FIFO</description>
                  <value>0x6B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B108</name>
                  <description>108 bytes available space in TX FIFO</description>
                  <value>0x6C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B109</name>
                  <description>109 bytes available space in TX FIFO</description>
                  <value>0x6D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B110</name>
                  <description>110 bytes available space in TX FIFO</description>
                  <value>0x6E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B111</name>
                  <description>111 bytes available space in TX FIFO</description>
                  <value>0x6F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B112</name>
                  <description>112 bytes available space in TX FIFO</description>
                  <value>0x70</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B113</name>
                  <description>113 bytes available space in TX FIFO</description>
                  <value>0x71</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B114</name>
                  <description>114 bytes available space in TX FIFO</description>
                  <value>0x72</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B115</name>
                  <description>115 bytes available space in TX FIFO</description>
                  <value>0x73</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B116</name>
                  <description>116 bytes available space in TX FIFO</description>
                  <value>0x74</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B117</name>
                  <description>117 bytes available space in TX FIFO</description>
                  <value>0x75</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B118</name>
                  <description>118 bytes available space in TX FIFO</description>
                  <value>0x76</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B119</name>
                  <description>119 bytes available space in TX FIFO</description>
                  <value>0x77</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B120</name>
                  <description>120 bytes available space in TX FIFO</description>
                  <value>0x78</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B121</name>
                  <description>121 bytes available space in TX FIFO</description>
                  <value>0x79</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B122</name>
                  <description>122 bytes available space in TX FIFO</description>
                  <value>0x7A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B123</name>
                  <description>123 bytes available space in TX FIFO</description>
                  <value>0x7B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B124</name>
                  <description>124 bytes available space in TX FIFO</description>
                  <value>0x7C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B125</name>
                  <description>125 bytes available space in TX FIFO</description>
                  <value>0x7D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B126</name>
                  <description>126 bytes available space in TX FIFO</description>
                  <value>0x7E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B127</name>
                  <description>127 bytes available space in TX FIFO</description>
                  <value>0x7F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B128</name>
                  <description>128 bytes available space in TX FIFO</description>
                  <value>0x80</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_txsta</name>
          <description>CIR Transmit Status Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x00000002</resetValue>
          <resetMask>0x0000000F</resetMask>
          <fields>
            <field>
              <name>stct</name>
              <description>Status of CIR Transmitter</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <description>Idle</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ACTIVE</name>
                  <description>Active</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>drq</name>
              <description>DMA Request Flag</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>tai</name>
              <description>TX FIFO Available Interrupt Flag</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_AVAILABLE</name>
                  <description>TX FIFO not available by its level</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AVAILABLE</name>
                  <description>TX FIFO available by its level Writing 1 clears this bit.</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tpe_tur</name>
              <description>Transmitter Packet End Flag for Cyclical Pulse / TUR Transmitter FIFO Underrun Flag for Non-cyclical Pulse</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_COMPLETE_OR_TRANSMIT</name>
                  <description>Transmissions of address, control and data fields not completed / No transmitter FIFO underrun</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMPLETE_OR_TRANSMIT</name>
                  <description>Transmissions of address, control and data fields completed / Transmitter FIFO underrun</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_txt</name>
          <description>CIR Transmit Threshold Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>nctt</name>
              <description>Non-cyclical Pulse Transmit Threshold\n\nThe controller will trigger transmitting the data in the FIFO when the data byte number has reached the Transmit Threshold set in this field.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_dma_ctl</name>
          <description>CIR DMA Control Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x000000A5</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>dma</name>
              <description>Handshake Configuration</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAITING_CYCLE</name>
                  <description>DMA waiting cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HANDSHAKE</name>
                  <description>DMA handshake mode</description>
                  <value>0xEA</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cir_txfifo</name>
          <description>CIR Transmit FIFO Data Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>tbf</name>
              <description>Transmit Byte FIFO\n\nWhen the transmission is triggered, the data in the FIFO will be transmitted until the data number is transmitted completely.</description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CE_NS</name>
      <description>Crypoto Engine</description>
      <groupName>SecuritySystem</groupName>
      <baseAddress>0x03040000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x800</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>CE_NS</name>
        <value>68</value>
      </interrupt>
      <registers>
        <register>
          <name>ce_tda</name>
          <description>Task Descriptor Address</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>task</name>
              <description>Task Descriptor Address\n\nConfigure as the first address of the descriptor structure.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_icr</name>
          <description>Interrupt Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000F</resetMask>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>task%s_irq_en</name>
              <description>Task Channel 3-0 Interrupt Enable</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_isr</name>
          <description>Interrupt Status Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000F</resetMask>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>task%s_pending</name>
              <description>Task Channel 3-0 End Pending\n\nIt indicates whether task is completed.\n\nWrite the corresponding channel bit of the register to clear the end flag.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FINISHED</name>
                  <description>Task not finished</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FINISHED</name>
                  <description>Task finished</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_tlr</name>
          <description>Task Load Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>task_load</name>
              <description>Task Load\n\nWhen set, the CE can load the descriptor of task if the task FIFO is not full.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_tsr</name>
          <description>Task Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <name>running_channel_number</name>
              <description>Running Channel Number</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>T0</name>
                  <description>Task channel 0</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T1</name>
                  <description>Task channel 1</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T2</name>
                  <description>Task channel 2</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T3</name>
                  <description>Task channel 3</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_esr</name>
          <description>Error Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>task_channel%s_error_type</name>
              <description>Task Channel Error Type</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ALGORITHM_NOT_SUPPORT</name>
                  <description>Algorithm not support</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA_LENGTH_ERROR</name>
                  <description>Data length error</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>KEYSRAM_ACCESS_ERROR</name>
                  <description>keysram access error for AES</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_csa</name>
          <description>Current Source Address Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cur_src_addr</name>
              <description>Current source address</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_cda</name>
          <description>Current Destination Address Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cur_dst_addr</name>
              <description>Current destination address</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ce_tpr</name>
          <description>Throughput Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>tp_num</name>
              <description>It indicates the throughput writing to this register at last time.\n\nWriting to this register will clear it to 0.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>