#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug 27 15:05:42 2018
# Process ID: 2988
# Current directory: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11940 C:\Pentek\IP\2018.2\wip\px_test_sig_gen_16\px_test_sig_gen_16.xpr
# Log file: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/vivado.log
# Journal file: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Rich/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
56 Beta devices matching pattern found, 49 enabled.
start_gui
open_project C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.xpr
INFO: [Project 1-313] Project file moved from 'C:/Pentek/IP/2018.1/pentek/ip/px_test_sig_gen_16' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen816_dds/px_test_sig_gen816_dds.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen816_dds/px_test_sig_gen816_dds.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_816/px_axil_csr_tsig_816.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_816/px_axil_csr_tsig_816.xci'.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Pentek/IP/2018.2/ip'; using path 'C:/Pentek/IP/2018.1/pentek/ip' instead.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.ip_user_files', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.ip_user_files'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_test_sig_gen816_dds'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_axil_csr_tsig_816'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [Project 1-230] Project 'px_test_sig_gen_16.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pentek/IP/2018.1/pentek/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 843.668 ; gain = 57.465
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/px_axil_csr_tsig_16.xci C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen16_dds.xci}
WARNING: [IP_Flow 19-3664] IP 'px_axil_csr_tsig_816' generated file not found 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/px_axil_csr_tsig_816.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'px_axil_csr_tsig_816' generated file not found 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/px_axil_csr_tsig_816.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'px_test_sig_gen816_dds' generated file not found 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen816_dds.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'px_test_sig_gen816_dds' generated file not found 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen816_dds.veo'. Please regenerate to continue.
export_ip_user_files -of_objects  [get_files  {C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/px_axil_csr_tsig_16.xci C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen16_dds.xci}] -lib_map_path [list {modelsim=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/modelsim} {questa=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/questa} {riviera=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/riviera} {activehdl=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_816/px_axil_csr_tsig_816.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_816/px_axil_csr_tsig_816.xci
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen816_dds/px_test_sig_gen816_dds.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen816_dds/px_test_sig_gen816_dds.xci
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/px_axil_csr_tsig_16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'px_axil_csr_tsig_16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'px_axil_csr_tsig_16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'px_axil_csr_tsig_16'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'px_axil_csr_tsig_16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'px_axil_csr_tsig_16'...
export_ip_user_files -of_objects [get_files C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/px_axil_csr_tsig_16.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/px_axil_csr_tsig_16.xci]
launch_runs -jobs 12 px_axil_csr_tsig_16_synth_1
[Mon Aug 27 15:21:34 2018] Launched px_axil_csr_tsig_16_synth_1...
Run output will be captured here: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.runs/px_axil_csr_tsig_16_synth_1/runme.log
export_simulation -of_objects [get_files C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/px_axil_csr_tsig_16.xci] -directory C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.ip_user_files/sim_scripts -ip_user_files_dir C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.ip_user_files -ipstatic_source_dir C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/modelsim} {questa=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/questa} {riviera=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/riviera} {activehdl=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Component_Name {px_test_sig_gen16_dds}] [get_ips px_test_sig_gen16_dds]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'px_test_sig_gen16_dds' to 'px_test_sig_gen16_dds' is not allowed and is ignored.
generate_target all [get_files  C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen16_dds.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'px_test_sig_gen16_dds'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'px_test_sig_gen16_dds'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'px_test_sig_gen16_dds'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'px_test_sig_gen16_dds'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'px_test_sig_gen16_dds'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'px_test_sig_gen16_dds'...
export_ip_user_files -of_objects [get_files C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen16_dds.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen16_dds.xci]
launch_runs -jobs 12 px_test_sig_gen16_dds_synth_1
[Mon Aug 27 15:21:52 2018] Launched px_test_sig_gen16_dds_synth_1...
Run output will be captured here: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.runs/px_test_sig_gen16_dds_synth_1/runme.log
export_simulation -of_objects [get_files C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen16_dds.xci] -directory C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.ip_user_files/sim_scripts -ip_user_files_dir C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.ip_user_files -ipstatic_source_dir C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/modelsim} {questa=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/questa} {riviera=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/riviera} {activehdl=C:/../Users/Users/Users/Users/2016.2/data/ip/pentek/ip/px_test_sig_gen_16/px_test_sig_gen_16.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/tb_px_test_sig_gen_16_behav.wcfg
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_test_sig_gen_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_test_sig_gen_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_px_test_sig_gen_16_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen16_dds/sim/px_test_sig_gen16_dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_test_sig_gen16_dds
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/sources_1/imports/px_utility_pkg/px_utility_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/sources_1/new/px_axil_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axil_csr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_16/sim/px_axil_csr_tsig_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axil_csr_tsig_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/new/px_test_sig_gen_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_test_sig_gen_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/new/px_test_sig_gen_16_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_test_sig_gen_16_csr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/new/px_test_sig_gen_mod.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_test_sig_gen_mod
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_test_sig_gen_16
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_test_sig_gen_16_behav xil_defaultlib.tb_px_test_sig_gen_16 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.math_real
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_16.pkg_dds_compiler_v6_0_16
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package dds_compiler_v6_0_16.pkg_betas
Compiling package dds_compiler_v6_0_16.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=2,num_...]
Compiling architecture px_axil_csr_tsig_16_arch of entity xil_defaultlib.px_axil_csr_tsig_16 [px_axil_csr_tsig_16_default]
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_test_sig_gen_16_csr [px_test_sig_gen_16_csr_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_rdy [\dds_compiler_v6_0_16_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinreg=0,ca...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(carryinreg=0,carryinselr...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dsp48_wrap [\dsp48_wrap(xdf="kintexu",abdreg...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dsp48_wrap [\dsp48_wrap(xdf="kintexu",creg=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_eff [\dds_compiler_v6_0_16_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_core [\dds_compiler_v6_0_16_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv [\dds_compiler_v6_0_16_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16 [\dds_compiler_v6_0_16(c_xdevicef...]
Compiling architecture px_test_sig_gen16_dds_arch of entity xil_defaultlib.px_test_sig_gen16_dds [px_test_sig_gen16_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_test_sig_gen_mod [px_test_sig_gen_mod_default]
Compiling architecture behavioral of entity xil_defaultlib.px_test_sig_gen_16 [px_test_sig_gen_16_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_test_sig_gen_16
Built simulation snapshot tb_px_test_sig_gen_16_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim/xsim.dir/tb_px_test_sig_gen_16_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 27 15:23:54 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1433.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_px_test_sig_gen_16_behav -key {Behavioral:sim_1:Functional:tb_px_test_sig_gen_16} -tclbatch {tb_px_test_sig_gen_16.tcl} -view {C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/tb_px_test_sig_gen_16_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/tb_px_test_sig_gen_16_behav.wcfg
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_aclk was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_awaddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_awprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_awvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_awready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_wdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_wstrb was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_wvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_wready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_bresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_bvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_bready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_araddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_arprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_arvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_arready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_rdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_rresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_rvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_rready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axis_aclk was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axis_timecntl_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/m_axis_testsig_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/m_axis_testsig_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/reset_done was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/init_done was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/sample_freq_hz_r was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/sample_freq_hz_p was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/sample_period_ht was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/samples_per_cycle_powerof2 was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/parameter_file_name was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/MODE_CNTL_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/FREQENCY_VAL_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/INTRPT_EN_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/INTRPT_STATUS_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/INTRPT_FLAG_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/NBSP was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/NUS was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_aclk was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_awaddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_awprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_awvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_awready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_wdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_wstrb was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_wvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_wready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_bresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_bvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_bready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_araddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_arprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_arvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_arready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_rdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_rresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_rvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_rready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axis_aclk was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axis_timecntl_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axis_testsig_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axis_testsig_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/load_state was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axis_testsig_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_awaddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_awprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_awvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_awready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_wdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_wstrb was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_wvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_wready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_bresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_bvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_bready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_araddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_arprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_arvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_arready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_rdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_rresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_rvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_rready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_arm_load was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/arm_re was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/cntr_rst was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/arm_load was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/arm_clr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/stay_armed was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/load_mode was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/freq_val was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_pps_re was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_pps_fe was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t3_cntr_load was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/load_armed was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_sync_re was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_sync_fe was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_gate_re was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_gate_fe was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_s_axis_timecntl_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t3_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t4_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t5_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t6_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t7_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t8_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t9_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t10_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t11_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t12_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t13_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t14_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t15_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/xor_csr_irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/csr_irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_csr_irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/frst was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/xirq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/xempty was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_pps was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_sync was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_gate was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/pps_or was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/sync_or was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/gate_or was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t7_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t8_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t9_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t10_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t11_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t12_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t13_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t14_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t15_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t16_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t16_ramp_m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/output_sel was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t5_dds_s_axis_phase_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t5_cntr_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t5_dds_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t4_cntr_load was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t3_s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t4_s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t4_dds_load_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t16_dds_m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t3_ramp_load_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t16_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t6_ramp_cntr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_gate_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_sync_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_pps_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/samples_per_cycle_powerof2 was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/ramp_incr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/iwidth was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ALWAYS_ON_ARM was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ALWAYS_ON_ARM2 was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_PPS_RISING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_PPS_FALLING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_SYNC_RISING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_SYNC_FALLING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_GATE_RISING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_GATE_FALLING_EDGE was not found in the design.
source tb_px_test_sig_gen_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_test_sig_gen_16/read_test_parameters  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
ERROR: File ..\..\..\test_parameters.txt is not open. Cannot call endfile on it
Time: 0 ps  Iteration: 0  Process: /tb_px_test_sig_gen_16/read_test_parameters
  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd

HDL Line: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd:771
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_px_test_sig_gen_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1433.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_test_sig_gen_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_test_sig_gen_16_vlog.prj"
"xvhdl --incr --relax -prj tb_px_test_sig_gen_16_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_test_sig_gen_16
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_test_sig_gen_16_behav xil_defaultlib.tb_px_test_sig_gen_16 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.math_real
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_16.pkg_dds_compiler_v6_0_16
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package dds_compiler_v6_0_16.pkg_betas
Compiling package dds_compiler_v6_0_16.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=2,num_...]
Compiling architecture px_axil_csr_tsig_16_arch of entity xil_defaultlib.px_axil_csr_tsig_16 [px_axil_csr_tsig_16_default]
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_test_sig_gen_16_csr [px_test_sig_gen_16_csr_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_rdy [\dds_compiler_v6_0_16_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinreg=0,ca...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(carryinreg=0,carryinselr...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dsp48_wrap [\dsp48_wrap(xdf="kintexu",abdreg...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dsp48_wrap [\dsp48_wrap(xdf="kintexu",creg=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_eff [\dds_compiler_v6_0_16_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_core [\dds_compiler_v6_0_16_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv [\dds_compiler_v6_0_16_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16 [\dds_compiler_v6_0_16(c_xdevicef...]
Compiling architecture px_test_sig_gen16_dds_arch of entity xil_defaultlib.px_test_sig_gen16_dds [px_test_sig_gen16_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_test_sig_gen_mod [px_test_sig_gen_mod_default]
Compiling architecture behavioral of entity xil_defaultlib.px_test_sig_gen_16 [px_test_sig_gen_16_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_test_sig_gen_16
Built simulation snapshot tb_px_test_sig_gen_16_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_px_test_sig_gen_16_behav -key {Behavioral:sim_1:Functional:tb_px_test_sig_gen_16} -tclbatch {tb_px_test_sig_gen_16.tcl} -view {C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/tb_px_test_sig_gen_16_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/tb_px_test_sig_gen_16_behav.wcfg
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_aclk was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_awaddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_awprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_awvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_awready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_wdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_wstrb was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_wvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_wready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_bresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_bvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_bready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_araddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_arprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_arvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_arready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_rdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_rresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_rvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axi_csr_rready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axis_aclk was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axis_timecntl_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/m_axis_testsig_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/m_axis_testsig_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/reset_done was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/init_done was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/sample_freq_hz_r was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/sample_freq_hz_p was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/sample_period_ht was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/samples_per_cycle_powerof2 was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/parameter_file_name was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/MODE_CNTL_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/FREQENCY_VAL_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/INTRPT_EN_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/INTRPT_STATUS_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/INTRPT_FLAG_REG was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/NBSP was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/NUS was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_aclk was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_awaddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_awprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_awvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_awready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_wdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_wstrb was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_wvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_wready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_bresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_bvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_bready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_araddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_arprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_arvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_arready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_rdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_rresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_rvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axi_csr_rready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axis_aclk was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axis_timecntl_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axis_testsig_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axis_testsig_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/load_state was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axis_testsig_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_awaddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_awprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_awvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_awready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_wdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_wstrb was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_wvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_wready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_bresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_bvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_bready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_araddr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_arprot was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_arvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_arready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_rdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_rresp was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_rvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/m_axi_xc_rready was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_arm_load was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/arm_re was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/cntr_rst was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/arm_load was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/arm_clr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/stay_armed was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/load_mode was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/freq_val was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_pps_re was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_pps_fe was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t3_cntr_load was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/load_armed was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_sync_re was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_sync_fe was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_gate_re was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_gate_fe was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_s_axis_timecntl_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t3_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t4_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t5_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t6_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t7_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t8_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t9_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t10_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t11_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t12_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t13_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t14_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t15_s_axis_timecntl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/xor_csr_irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/csr_irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t1_csr_irq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/frst was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/xirq was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/xempty was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_pps was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_sync was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_gate was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/pps_or was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/sync_or was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/gate_or was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t7_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t8_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t9_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t10_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t11_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t12_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t13_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t14_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t15_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t16_ramp_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t16_ramp_m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/output_sel was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t5_dds_s_axis_phase_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t5_cntr_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t5_dds_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t4_cntr_load was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t3_s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t4_s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t4_dds_load_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t16_dds_m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t3_ramp_load_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t16_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t6_ramp_cntr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_gate_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_sync_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/t2_pps_offset was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/samples_per_cycle_powerof2 was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/ramp_incr was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/iwidth was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ALWAYS_ON_ARM was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ALWAYS_ON_ARM2 was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_PPS_RISING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_PPS_FALLING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_SYNC_RISING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_SYNC_FALLING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_GATE_RISING_EDGE was not found in the design.
WARNING: Simulation object /tb_px_test_sig_gen/uut/LOAD_ON_GATE_FALLING_EDGE was not found in the design.
source tb_px_test_sig_gen_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_test_sig_gen_16/read_test_parameters  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
ERROR: File ..\test_parameters.txt is not open. Cannot call endfile on it
Time: 0 ps  Iteration: 0  Process: /tb_px_test_sig_gen_16/read_test_parameters
  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd

HDL Line: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd:771
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_px_test_sig_gen_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1433.891 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_test_sig_gen_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_test_sig_gen_16_vlog.prj"
"xvhdl --incr --relax -prj tb_px_test_sig_gen_16_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_test_sig_gen_16
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_test_sig_gen_16_behav xil_defaultlib.tb_px_test_sig_gen_16 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.math_real
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_16.pkg_dds_compiler_v6_0_16
Compiling package dds_compiler_v6_0_16.dds_compiler_v6_0_16_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package dds_compiler_v6_0_16.pkg_betas
Compiling package dds_compiler_v6_0_16.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=2,num_...]
Compiling architecture px_axil_csr_tsig_16_arch of entity xil_defaultlib.px_axil_csr_tsig_16 [px_axil_csr_tsig_16_default]
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_test_sig_gen_16_csr [px_test_sig_gen_16_csr_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_rdy [\dds_compiler_v6_0_16_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinreg=0,ca...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(carryinreg=0,carryinselr...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dsp48_wrap [\dsp48_wrap(xdf="kintexu",abdreg...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dsp48_wrap [\dsp48_wrap(xdf="kintexu",creg=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_eff [\dds_compiler_v6_0_16_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_core [\dds_compiler_v6_0_16_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16_viv [\dds_compiler_v6_0_16_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_16.dds_compiler_v6_0_16 [\dds_compiler_v6_0_16(c_xdevicef...]
Compiling architecture px_test_sig_gen16_dds_arch of entity xil_defaultlib.px_test_sig_gen16_dds [px_test_sig_gen16_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_test_sig_gen_mod [px_test_sig_gen_mod_default]
Compiling architecture behavioral of entity xil_defaultlib.px_test_sig_gen_16 [px_test_sig_gen_16_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_test_sig_gen_16
Built simulation snapshot tb_px_test_sig_gen_16_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1433.891 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_test_sig_gen_16/read_test_parameters  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_test_sig_gen_16/read_test_parameters  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing x00CCCCCD to Address: x04
Time: 440 ns  Iteration: 1  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing x00000080 to Address: x00
Time: 461 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing x00000003 to Address: x14
Time: 481 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Total Time = 61000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading back and verifying Control Register writes. Start Time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading Address: x00
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Value is: x00000080 Should be: x00000080
Time: 529 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Read completed successfully at time = 529000 ps
Time: 529 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading Address: x04
Time: 529 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Value is: x00CCCCCD Should be: x00CCCCCD
Time: 557 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Read completed successfully at time = 557000 ps
Time: 557 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading Address: x14
Time: 557 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Value is: x00000003 Should be: x00000003
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Read completed successfully at time = 585000 ps
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 585000 ps
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Total Time = 84000 ps
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing x00000082 to Address: x00
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Write completed at time = 605000 ps
Time: 605 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.891 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.891 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1433.891 ; gain = 0.000
WARNING: Simulation object /tb_px_test_sig_gen_16/param_record was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_test_sig_gen_16/read_test_parameters  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_test_sig_gen_16/read_test_parameters  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing x00CCCCCD to Address: x04
Time: 440 ns  Iteration: 1  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing x00000080 to Address: x00
Time: 461 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing x00000003 to Address: x14
Time: 481 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Total Time = 61000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading back and verifying Control Register writes. Start Time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading Address: x00
Time: 501 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Value is: x00000080 Should be: x00000080
Time: 529 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Read completed successfully at time = 529000 ps
Time: 529 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading Address: x04
Time: 529 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Value is: x00CCCCCD Should be: x00CCCCCD
Time: 557 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Read completed successfully at time = 557000 ps
Time: 557 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Reading Address: x14
Time: 557 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Value is: x00000003 Should be: x00000003
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Read completed successfully at time = 585000 ps
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 585000 ps
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Total Time = 84000 ps
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Writing x00000082 to Address: x00
Time: 585 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
Note: Write completed at time = 605000 ps
Time: 605 ns  Iteration: 0  Process: /tb_px_test_sig_gen_16/setup_process  File: C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sim_1/new/tb_px_test_sig_gen_16.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1433.891 ; gain = 0.000
save_wave_config {C:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/tb_px_test_sig_gen_16_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::open_ipxact_file {C:\Pentek\IP\2018.2\wip\px_test_sig_gen_16\px_test_sig_gen_16.srcs\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_816/px_axil_csr_tsig_816.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen816_dds/px_test_sig_gen816_dds.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_816/px_axil_csr_tsig_816.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen816_dds/px_test_sig_gen816_dds.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/tb_px_test_sig_gen_16_behav.wcfg' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_816/px_axil_csr_tsig_816.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen816_dds/px_test_sig_gen816_dds.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_axil_csr_tsig_816/px_axil_csr_tsig_816.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/sources_1/ip/px_test_sig_gen816_dds/px_test_sig_gen816_dds.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi_csr': References existing memory map 's_axi_csr'.
ipx::reorder_files -after sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen16_dds.xci sources_1/new/px_test_sig_gen_16.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::reorder_files -after sources_1/ip/px_test_sig_gen16_dds/px_test_sig_gen16_dds.xci sources_1/new/px_test_sig_gen_16.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Pentek/IP/2018.2/wip/px_test_sig_gen_16/px_test_sig_gen_16.srcs/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi_csr': References existing memory map 's_axi_csr'.
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 27 15:35:52 2018...
