[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~i2c_master|i2c_master>io_ready",
    "sources":[
      "~i2c_master|i2c_master>reset",
      "~i2c_master|i2c_master>io_start",
      "~i2c_master|i2c_master>io_read_write"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~i2c_master|i2c_master>io_stop",
    "sources":[
      "~i2c_master|i2c_master>reset",
      "~i2c_master|i2c_master>io_start",
      "~i2c_master|i2c_master>io_read_write"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~i2c_master|i2c_master>io_i2c_sda",
    "sources":[
      "~i2c_master|i2c_master>reset",
      "~i2c_master|i2c_master>io_read_write",
      "~i2c_master|i2c_master>io_data_ack"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~i2c_master|i2c_master>io_i2c_scl",
    "sources":[
      "~i2c_master|i2c_master>clock"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/i2c_TEST"
  }
]