# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Block1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/qmult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:03 on Aug 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/qmult.v 
# -- Compiling module qmult
# 
# Top level modules:
# 	qmult
# End time: 14:44:03 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/cmult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:03 on Aug 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/cmult.v 
# -- Compiling module cmult
# 
# Top level modules:
# 	cmult
# End time: 14:44:03 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/Synth/../RTL/Tb {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/Synth/../RTL/Tb/tb_cmult.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:03 on Aug 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/Synth/../RTL/Tb" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/Synth/../RTL/Tb/tb_cmult.sv 
# -- Compiling module tb_cmult
# 
# Top level modules:
# 	tb_cmult
# End time: 14:44:03 on Aug 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_cmult
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_cmult 
# Start time: 14:44:03 on Aug 17,2024
# Loading sv_std.std
# Loading work.tb_cmult
# Loading work.cmult
# Loading work.qmult
# ** Warning: (vsim-3015) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/cmult.v(45): [PCDPC] - Port size (16) does not match connection size (17) for port 'i_multiplicand'. The port definition is at: C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/qmult.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_cmult/c0/qmult_common File: C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/qmult.v
# ** Warning: (vsim-3015) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/cmult.v(66): [PCDPC] - Port size (16) does not match connection size (17) for port 'i_multiplicand'. The port definition is at: C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/qmult.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_cmult/c0/qmult_real File: C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/qmult.v
# ** Warning: (vsim-3015) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/cmult.v(90): [PCDPC] - Port size (16) does not match connection size (17) for port 'i_multiplicand'. The port definition is at: C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/qmult.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_cmult/c0/qmult_imag File: C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/RTL/Des/qmult.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-NKUPU80  ProcessID: 16336
#           Attempting to use alternate WLF file "./wlft6ivc2n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6ivc2n
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/Synth/../RTL/Tb/tb_cmult.sv(49)
#    Time: 5060 ns  Iteration: 0  Instance: /tb_cmult
# Break in Module tb_cmult at C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240817/Project/Synth/../RTL/Tb/tb_cmult.sv line 49
# End time: 15:05:20 on Aug 17,2024, Elapsed time: 0:21:17
# Errors: 0, Warnings: 5
