// Seed: 1483860756
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    input tri id_7,
    output tri0 id_8,
    input supply1 id_9
);
  assign id_4 = 1;
  assign id_4 = id_3;
  specify
    if (id_5) (posedge id_11 => (id_12 +: id_7 * (id_11) + 1)) = (id_12 / "", id_11);
    specparam id_13 = id_0;
  endspecify
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input uwire id_2,
    input tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    output supply0 id_14,
    input wor id_15,
    input tri0 id_16,
    output tri1 id_17,
    output wor id_18,
    input tri0 id_19,
    output supply1 id_20,
    output tri1 id_21
    , id_29,
    input uwire id_22,
    output tri id_23,
    output tri0 id_24,
    input tri id_25,
    output wire id_26,
    input tri0 id_27
);
  tri1 id_30;
  id_31 :
  assert property (@(posedge 1) id_27)
  else $display();
  assign id_30 = id_19 ? 1 : 1 - 1;
  module_0(
      id_6, id_1, id_13, id_11, id_13, id_22, id_24, id_22, id_4, id_22
  );
endmodule
