# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab2_v2.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../Lab2_v2.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.v" \

sv xil_defaultlib  --include "../../../../Lab2_v2.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../Lab2_v2.srcs/sources_1/new/module_clock_2s.sv" \
"../../../../Lab2_v2.srcs/sources_1/new/module_pseudo_random.sv" \
"../../../../Lab2_v2.srcs/sources_1/new/module_register_pp.sv" \
"../../../../Lab2_v2.srcs/sources_1/new/module_seg7_control.sv" \
"../../../../Lab2_v2.srcs/sources_1/new/top_module_7seg_v2.sv" \
"../../../../Lab2_v2.srcs/sim_1/new/tb_module_7seg_v2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
