// Seed: 1791992333
module module_0;
  wire \id_1 ;
  ;
  wire id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    output wor id_3,
    inout tri0 id_4
);
  assign id_0 = id_4 * id_1;
  assign id_4 = id_1;
  assign id_0 = -1;
  wire id_6;
  parameter id_7 = 1'b0;
  module_0 modCall_1 ();
  logic id_8 = -1;
endmodule
module module_2 (
    inout uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    input tri1 id_5,
    output wand id_6
    , id_37,
    input tri0 id_7,
    output wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri1 id_15,
    input supply0 id_16,
    output supply1 id_17,
    output tri0 id_18,
    output tri0 id_19,
    input wor id_20,
    input tri id_21,
    output tri0 id_22,
    input tri id_23,
    input supply1 id_24,
    input uwire id_25,
    output tri0 id_26,
    output wor id_27,
    input tri1 id_28,
    output tri0 id_29,
    input wire id_30,
    output tri0 id_31,
    input wire id_32,
    input wor id_33,
    output wire id_34,
    input tri1 id_35
);
  module_0 modCall_1 ();
endmodule
