D:/altera/projects/VHDL_study/decoder_parametrized.vhd {1 {vcom -work work -2008 -explicit -vopt -stats=none D:/altera/projects/VHDL_study/decoder_parametrized.vhd
Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD_UNSIGNED
-- Compiling entity decoder
-- Compiling architecture synth of decoder

} {} {}} D:/altera/simulations/param_decoder/test_decoder.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none D:/altera/simulations/param_decoder/test_decoder.vhd
Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_decoder
-- Compiling architecture sim of test_decoder

} {} {}}
