;redcode
;assert 1
	SPL 0, 531
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ -1, @-224
	SUB #12, @20
	SUB #12, @20
	DJN -1, @-13
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	MOV -607, <-524
	MOV -607, <-524
	DJN @-270, @-76
	MOV -1, <-224
	SPL -702, #-760
	SLT 20, @12
	SUB @121, 106
	SLT 20, @12
	ADD #270, <1
	SLT 20, 12
	MOV -7, <-20
	SUB @151, 109
	SUB @151, 109
	ADD #270, <1
	ADD #270, <1
	DJN @-270, @-76
	SUB @-127, 100
	JMZ <121, 106
	JMZ <-127, 106
	SUB 402, @9
	ADD #-379, @1
	ADD #270, <1
	SLT 20, @12
	SUB @121, 103
	CMP -207, <-120
	ADD 210, 30
	ADD 210, 30
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	SUB #12, @200
	JMN @12, #-130
	DJN -1, @-20
	SPL 0, 531
	DJN -1, @-20
	SPL 0, 531
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-40
	MOV -7, <-20
	DJN -1, @-20
	SUB 13, @-10
	SUB @0, @9
	ADD #0, @0
	SUB <3, 0
	SLT 401, 70
	SLT 401, 70
	SPL 1, 20
	SPL 1, 20
	SLT 401, 70
	SUB @121, 103
	SPL 800, <402
	SPL 800, <402
	SPL 0, <123
	ADD <1, 201
	SPL 0, <402
	SUB <3, 0
	SUB @1, 9
	SLT 409, 70
	SUB <3, 0
	CMP @0, @4
	SLT 401, 70
	CMP @0, @4
	SLT 401, 70
	SLT 401, 70
	ADD #513, @200
	CMP @0, @4
	ADD @8, 80
	SUB @131, <100
	SUB #0, @0
	SUB #0, @0
	CMP #10, -40
	CMP #10, -40
	CMP @10, 0
	SPL <0, -12
	SUB 1, 0
	SPL <0, -12
	JMN 0, <402
	SUB 13, @-10
	SUB 10, 10
	SUB 8, 20
	SUB 13, @-10
	SUB 13, @-10
	SUB 13, @-10
	SPL 0, <402
	CMP -207, <-120
	SUB 13, @-10
