// Seed: 1997481200
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    input id_4,
    input logic id_5
);
  logic id_6;
  assign id_3 = id_0;
  assign id_2 = 1 ? 1 : (1) - (id_5 - &id_4);
  assign id_6 = 1;
endmodule
