<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>yuv_filter</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>120235</Best-caseLatency>
            <Average-caseLatency>2353435</Average-caseLatency>
            <Worst-caseLatency>7373035</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.202 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>23.534 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>73.730 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>120156</min>
                    <max>7372956</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>120156</Interval-min>
            <Interval-max>7372956</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>3</BRAM_18K>
            <DSP>11</DSP>
            <FF>5669</FF>
            <LUT>7482</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>yuv_filter</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>322</ID>
                </Instance>
                <Instance>
                    <InstName>rgb2yuv_1_U0</InstName>
                    <ModuleName>rgb2yuv_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>350</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_134</InstName>
                            <ModuleName>rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>134</ID>
                            <BindInstances>icmp_ln76_fu_257_p2 add_ln76_fu_263_p2 icmp_ln79_fu_280_p2 select_ln61_fu_285_p3 add_ln76_1_fu_293_p2 select_ln76_fu_299_p3 add_ln81_fu_366_p2 lshr_ln81_fu_464_p2 add_ln82_fu_395_p2 lshr_ln82_fu_488_p2 add_ln83_fu_424_p2 lshr_ln83_fu_512_p2 mac_muladd_8ns_5ns_15ns_15_4_1_U20 mac_muladd_8ns_5ns_15ns_15_4_1_U20 mac_muladd_8ns_5ns_15ns_15_4_1_U20 p_yuv_channels_ch1_din mac_muladd_8ns_8s_16s_16_4_1_U19 sub_ln85_fu_543_p2 mac_muladd_8ns_7s_8ns_15_4_1_U17 mac_muladd_8ns_7s_8ns_15_4_1_U17 grp_fu_753_p2 mac_muladd_8ns_8s_16s_16_4_1_U19 xor_ln85_fu_709_p2 mac_muladd_8ns_8s_16s_16_4_1_U21 mac_muladd_8ns_7ns_8ns_15_4_1_U18 mac_muladd_8ns_7ns_8ns_15_4_1_U18 add_ln86_1_fu_596_p2 mac_muladd_8ns_8s_16s_16_4_1_U21 xor_ln86_fu_722_p2 add_ln79_fu_347_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_16ns_16ns_32_1_1_U35</BindInstances>
                </Instance>
                <Instance>
                    <InstName>yuv_scale_U0</InstName>
                    <ModuleName>yuv_scale</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>366</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98</InstName>
                            <ModuleName>yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>98</ID>
                            <BindInstances>icmp_ln156_fu_153_p2 add_ln156_fu_159_p2 mul_8ns_8ns_15_1_1_U48 mul_8ns_8ns_15_1_1_U49 mul_8ns_8ns_15_1_1_U50</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_16ns_16ns_32_1_1_U62</BindInstances>
                </Instance>
                <Instance>
                    <InstName>yuv2rgb_1_U0</InstName>
                    <ModuleName>yuv2rgb_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>383</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_146</InstName>
                            <ModuleName>yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>146</ID>
                            <BindInstances>icmp_ln116_fu_269_p2 add_ln116_fu_275_p2 icmp_ln119_fu_362_p2 select_ln99_fu_367_p3 add_ln116_1_fu_375_p2 select_ln116_fu_381_p3 C_fu_290_p2 xor_ln125_fu_324_p2 xor_ln126_fu_340_p2 mac_muladd_9s_9ns_8ns_18_4_1_U77 mac_muladd_9s_9ns_8ns_18_4_1_U77 mac_muladd_9ns_8s_18s_18_4_1_U79 mac_muladd_9ns_8s_18s_18_4_1_U79 icmp_ln127_fu_576_p2 select_ln127_fu_598_p3 or_ln127_fu_606_p2 R_fu_612_p3 mul_8s_9s_17_1_1_U76 mac_muladd_8s_8s_17s_17_4_1_U78 mac_muladd_8s_8s_17s_17_4_1_U78 mac_muladd_8s_8s_17s_17_4_1_U78 add_ln128_1_fu_623_p2 icmp_ln128_fu_638_p2 select_ln128_fu_662_p3 or_ln128_fu_670_p2 G_fu_676_p3 icmp_ln129_fu_730_p2 select_ln129_fu_794_p3 or_ln129_fu_801_p2 B_fu_806_p3 add_ln130_fu_457_p2 shl_ln130_fu_470_p2 shl_ln130_2_fu_751_p2 add_ln131_fu_496_p2 shl_ln131_fu_509_p2 shl_ln131_2_fu_772_p2 add_ln132_fu_535_p2 shl_ln132_fu_821_p2 shl_ln132_2_fu_838_p2 add_ln119_fu_438_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_16ns_16ns_32_1_1_U93</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>out_channels_ch1_c_U out_channels_ch2_c_U out_channels_ch3_c_U out_width_c_U out_height_c_U Y_scale_c_U U_scale_c_U V_scale_c_U p_yuv_channels_ch1_U p_yuv_channels_ch2_U p_yuv_channels_ch3_U p_yuv_width_U p_yuv_height_U p_scale_channels_ch1_U p_scale_channels_ch2_U p_scale_channels_ch3_U p_scale_width_U p_scale_height_U control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</Name>
            <Loops>
                <RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120080</Best-caseLatency>
                    <Average-caseLatency>2353280</Average-caseLatency>
                    <Worst-caseLatency>7372880</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.201 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.533 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.729 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120003 ~ 7372803</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y>
                        <Name>RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>40000</min>
                                <max>2457600</max>
                            </range>
                        </TripCount>
                        <Latency>120078 ~ 7372878</Latency>
                        <AbsoluteTimeLatency>1.201 ms ~ 73.729 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>82</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61~E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y>
                            <Name>RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76~E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50</SourceLocation>
                        </RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>755</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1273</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_257_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_263_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_280_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_285_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_293_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_299_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_366_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln81_fu_464_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_395_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln82_fu_488_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_424_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln83_fu_512_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_15ns_15_4_1_U20" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_15ns_15_4_1_U20" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_15ns_15_4_1_U20" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="p_yuv_channels_ch1_din" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="Y" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_16_4_1_U19" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_fu_543_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7s_8ns_15_4_1_U17" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln85_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7s_8ns_15_4_1_U17" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_753_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_16_4_1_U19" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln85_fu_709_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_16_4_1_U21" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_15_4_1_U18" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_15_4_1_U18" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_596_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_16_4_1_U21" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_fu_722_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_347_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rgb2yuv_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120155</Best-caseLatency>
                    <Average-caseLatency>2353355</Average-caseLatency>
                    <Worst-caseLatency>7372955</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.202 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.534 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.730 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120155 ~ 7372955</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:73~E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1089</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1848</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U35" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y</Name>
            <Loops>
                <YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40004</Best-caseLatency>
                    <Average-caseLatency>784404</Average-caseLatency>
                    <Worst-caseLatency>2457604</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40001 ~ 2457601</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y>
                        <Name>YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>40000</min>
                                <max>2457600</max>
                            </range>
                        </TripCount>
                        <Latency>40002 ~ 2457602</Latency>
                        <AbsoluteTimeLatency>0.400 ms ~ 24.576 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156~E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51</SourceLocation>
                    <SummaryOfLoopViolations>
                        <YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y>
                            <Name>YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156~E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51</SourceLocation>
                        </YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>114</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_fu_153_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_159_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U48" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:164" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U49" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:165" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U50" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln166" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv_scale</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40007</Best-caseLatency>
                    <Average-caseLatency>784407</Average-caseLatency>
                    <Worst-caseLatency>2457607</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40007 ~ 2457607</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:153~E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>208</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U62" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</Name>
            <Loops>
                <YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120076</Best-caseLatency>
                    <Average-caseLatency>2353276</Average-caseLatency>
                    <Worst-caseLatency>7372876</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.201 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.533 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.729 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120003 ~ 7372803</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y>
                        <Name>YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>40000</min>
                                <max>2457600</max>
                            </range>
                        </TripCount>
                        <Latency>120074 ~ 7372874</Latency>
                        <AbsoluteTimeLatency>1.201 ms ~ 73.729 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>78</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:99~E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y>
                            <Name>YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116~E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:52</SourceLocation>
                        </YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>493</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1005</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln116_fu_269_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_275_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_362_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_fu_367_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_375_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="select_ln116_fu_381_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="C_fu_290_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:124" STORAGESUBTYPE="" URAM="0" VARIABLE="C" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln125_fu_324_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:125" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln126_fu_340_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9ns_8ns_18_4_1_U77" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9ns_8ns_18_4_1_U77" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_8s_18s_18_4_1_U79" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_8s_18s_18_4_1_U79" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln127_fu_576_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_fu_598_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_fu_606_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="R_fu_612_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="R" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_9s_17_1_1_U76" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U78" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln128_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U78" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln128_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U78" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_1_fu_623_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln128_fu_638_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="select_ln128_fu_662_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="or" PRAGMA="" RTLNAME="or_ln128_fu_670_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="G_fu_676_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="G" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln129_fu_730_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="select_ln129_fu_794_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="or" PRAGMA="" RTLNAME="or_ln129_fu_801_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="select" PRAGMA="" RTLNAME="B_fu_806_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="B" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_457_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln130_fu_470_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln130_2_fu_751_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln130_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_496_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln131_fu_509_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln131_2_fu_772_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln131_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_535_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln132_fu_821_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln132_2_fu_838_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln132_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_438_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv2rgb_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120149</Best-caseLatency>
                    <Average-caseLatency>2353349</Average-caseLatency>
                    <Worst-caseLatency>7372949</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.201 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.533 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.729 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120149 ~ 7372949</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:112~E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:52</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>953</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1693</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U93" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv_filter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120235</Best-caseLatency>
                    <Average-caseLatency>2353435</Average-caseLatency>
                    <Worst-caseLatency>7373035</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.202 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.534 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.730 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>120156</min>
                            <max>7372956</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>120156 ~ 7372956</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>11</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>5669</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>7488</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_channels_ch1_c_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_channels_ch1_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_channels_ch2_c_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_channels_ch2_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_channels_ch3_c_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_channels_ch3_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_width_c_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_width_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_height_c_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out_height_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Y_scale_c_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38" STORAGESIZE="8 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="Y_scale_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="U_scale_c_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38" STORAGESIZE="8 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="U_scale_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="V_scale_c_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38" STORAGESIZE="8 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="V_scale_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_channels_ch1_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_yuv_channels_ch1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_channels_ch2_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_yuv_channels_ch2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_channels_ch3_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_yuv_channels_ch3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_width_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_yuv_width" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_yuv_height_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_yuv_height" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_channels_ch1_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_scale_channels_ch1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_channels_ch2_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_scale_channels_ch2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_channels_ch3_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_scale_channels_ch3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_width_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_scale_width" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_scale_height_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_scale_height" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="3" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>p_yuv_channels_ch1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_yuv_channels_ch2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_yuv_channels_ch3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_yuv_width_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_yuv_height_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_channels_ch1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_channels_ch2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_channels_ch3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_width_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_scale_height_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_dataflow default_channel="fifo"/>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="inout" srcType="*" srcSize="58982432">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="inout" srcType="*" srcSize="58982432">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_scale" index="2" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Y_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="U_scale" index="3" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="U_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="V_scale" index="4" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="V_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in_channels_ch1_1" access="W" description="Data signal of in_channels_ch1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_channels_ch1" access="W" description="Bit 31 to 0 of in_channels_ch1"/>
                    </fields>
                </register>
                <register offset="0x14" name="in_channels_ch1_2" access="W" description="Data signal of in_channels_ch1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_channels_ch1" access="W" description="Bit 63 to 32 of in_channels_ch1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in_channels_ch2_1" access="W" description="Data signal of in_channels_ch2" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_channels_ch2" access="W" description="Bit 31 to 0 of in_channels_ch2"/>
                    </fields>
                </register>
                <register offset="0x20" name="in_channels_ch2_2" access="W" description="Data signal of in_channels_ch2" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_channels_ch2" access="W" description="Bit 63 to 32 of in_channels_ch2"/>
                    </fields>
                </register>
                <register offset="0x28" name="in_channels_ch3_1" access="W" description="Data signal of in_channels_ch3" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_channels_ch3" access="W" description="Bit 31 to 0 of in_channels_ch3"/>
                    </fields>
                </register>
                <register offset="0x2c" name="in_channels_ch3_2" access="W" description="Data signal of in_channels_ch3" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_channels_ch3" access="W" description="Bit 63 to 32 of in_channels_ch3"/>
                    </fields>
                </register>
                <register offset="0x34" name="in_width_1" access="W" description="Data signal of in_width" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_width" access="W" description="Bit 31 to 0 of in_width"/>
                    </fields>
                </register>
                <register offset="0x38" name="in_width_2" access="W" description="Data signal of in_width" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_width" access="W" description="Bit 63 to 32 of in_width"/>
                    </fields>
                </register>
                <register offset="0x40" name="in_height_1" access="W" description="Data signal of in_height" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_height" access="W" description="Bit 31 to 0 of in_height"/>
                    </fields>
                </register>
                <register offset="0x44" name="in_height_2" access="W" description="Data signal of in_height" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_height" access="W" description="Bit 63 to 32 of in_height"/>
                    </fields>
                </register>
                <register offset="0x4c" name="out_channels_ch1_1" access="W" description="Data signal of out_channels_ch1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_channels_ch1" access="W" description="Bit 31 to 0 of out_channels_ch1"/>
                    </fields>
                </register>
                <register offset="0x50" name="out_channels_ch1_2" access="W" description="Data signal of out_channels_ch1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_channels_ch1" access="W" description="Bit 63 to 32 of out_channels_ch1"/>
                    </fields>
                </register>
                <register offset="0x58" name="out_channels_ch2_1" access="W" description="Data signal of out_channels_ch2" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_channels_ch2" access="W" description="Bit 31 to 0 of out_channels_ch2"/>
                    </fields>
                </register>
                <register offset="0x5c" name="out_channels_ch2_2" access="W" description="Data signal of out_channels_ch2" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_channels_ch2" access="W" description="Bit 63 to 32 of out_channels_ch2"/>
                    </fields>
                </register>
                <register offset="0x64" name="out_channels_ch3_1" access="W" description="Data signal of out_channels_ch3" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_channels_ch3" access="W" description="Bit 31 to 0 of out_channels_ch3"/>
                    </fields>
                </register>
                <register offset="0x68" name="out_channels_ch3_2" access="W" description="Data signal of out_channels_ch3" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_channels_ch3" access="W" description="Bit 63 to 32 of out_channels_ch3"/>
                    </fields>
                </register>
                <register offset="0x70" name="out_width_1" access="W" description="Data signal of out_width" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_width" access="W" description="Bit 31 to 0 of out_width"/>
                    </fields>
                </register>
                <register offset="0x74" name="out_width_2" access="W" description="Data signal of out_width" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_width" access="W" description="Bit 63 to 32 of out_width"/>
                    </fields>
                </register>
                <register offset="0x7c" name="out_height_1" access="W" description="Data signal of out_height" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_height" access="W" description="Bit 31 to 0 of out_height"/>
                    </fields>
                </register>
                <register offset="0x80" name="out_height_2" access="W" description="Data signal of out_height" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_height" access="W" description="Bit 63 to 32 of out_height"/>
                    </fields>
                </register>
                <register offset="0x88" name="Y_scale" access="W" description="Data signal of Y_scale" range="32">
                    <fields>
                        <field offset="0" width="8" name="Y_scale" access="W" description="Bit 7 to 0 of Y_scale"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="U_scale" access="W" description="Data signal of U_scale" range="32">
                    <fields>
                        <field offset="0" width="8" name="U_scale" access="W" description="Bit 7 to 0 of U_scale"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="V_scale" access="W" description="Data signal of V_scale" range="32">
                    <fields>
                        <field offset="0" width="8" name="V_scale" access="W" description="Bit 7 to 0 of V_scale"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="Y_scale"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="U_scale"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="V_scale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="16" argName="out"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="16" argName="out"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="16" argName="out"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 8 -&gt; 16, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=3</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in_channels_ch1_1, 0x10, 32, W, Data signal of in_channels_ch1, </column>
                    <column name="s_axi_control">in_channels_ch1_2, 0x14, 32, W, Data signal of in_channels_ch1, </column>
                    <column name="s_axi_control">in_channels_ch2_1, 0x1c, 32, W, Data signal of in_channels_ch2, </column>
                    <column name="s_axi_control">in_channels_ch2_2, 0x20, 32, W, Data signal of in_channels_ch2, </column>
                    <column name="s_axi_control">in_channels_ch3_1, 0x28, 32, W, Data signal of in_channels_ch3, </column>
                    <column name="s_axi_control">in_channels_ch3_2, 0x2c, 32, W, Data signal of in_channels_ch3, </column>
                    <column name="s_axi_control">in_width_1, 0x34, 32, W, Data signal of in_width, </column>
                    <column name="s_axi_control">in_width_2, 0x38, 32, W, Data signal of in_width, </column>
                    <column name="s_axi_control">in_height_1, 0x40, 32, W, Data signal of in_height, </column>
                    <column name="s_axi_control">in_height_2, 0x44, 32, W, Data signal of in_height, </column>
                    <column name="s_axi_control">out_channels_ch1_1, 0x4c, 32, W, Data signal of out_channels_ch1, </column>
                    <column name="s_axi_control">out_channels_ch1_2, 0x50, 32, W, Data signal of out_channels_ch1, </column>
                    <column name="s_axi_control">out_channels_ch2_1, 0x58, 32, W, Data signal of out_channels_ch2, </column>
                    <column name="s_axi_control">out_channels_ch2_2, 0x5c, 32, W, Data signal of out_channels_ch2, </column>
                    <column name="s_axi_control">out_channels_ch3_1, 0x64, 32, W, Data signal of out_channels_ch3, </column>
                    <column name="s_axi_control">out_channels_ch3_2, 0x68, 32, W, Data signal of out_channels_ch3, </column>
                    <column name="s_axi_control">out_width_1, 0x70, 32, W, Data signal of out_width, </column>
                    <column name="s_axi_control">out_width_2, 0x74, 32, W, Data signal of out_width, </column>
                    <column name="s_axi_control">out_height_1, 0x7c, 32, W, Data signal of out_height, </column>
                    <column name="s_axi_control">out_height_2, 0x80, 32, W, Data signal of out_height, </column>
                    <column name="s_axi_control">Y_scale, 0x88, 32, W, Data signal of Y_scale, </column>
                    <column name="s_axi_control">U_scale, 0x90, 32, W, Data signal of U_scale, </column>
                    <column name="s_axi_control">V_scale, 0x98, 32, W, Data signal of V_scale, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">inout, pointer</column>
                    <column name="out">inout, pointer</column>
                    <column name="Y_scale">in, unsigned char</column>
                    <column name="U_scale">in, unsigned char</column>
                    <column name="V_scale">in, unsigned char</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="in">s_axi_control, interface, offset, </column>
                    <column name="in">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="in">s_axi_control, interface, offset, </column>
                    <column name="in">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="in">s_axi_control, interface, offset, </column>
                    <column name="in">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="in">s_axi_control, interface, offset, </column>
                    <column name="in">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="in">s_axi_control, interface, offset, </column>
                    <column name="out">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="out">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="out">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="out">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="out">m_axi_gmem, interface, , channel=0 channel=0 channel=0 channel=0 channel=0</column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="Y_scale">s_axi_control, register, , name=Y_scale offset=0x88 range=32</column>
                    <column name="U_scale">s_axi_control, register, , name=U_scale offset=0x90 range=32</column>
                    <column name="V_scale">s_axi_control, register, , name=V_scale offset=0x98 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">out_channels_ch1, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:6, write, Widen Fail, , YUV2RGB_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">in_channels_ch1, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:6, read, Widen Fail, , RGB2YUV_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">out_channels_ch1, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:6, write, Fail, , YUV2RGB_LOOP_X, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">in_channels_ch1, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:6, read, Fail, , RGB2YUV_LOOP_X, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">in_channels_ch1, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:6, read, Inferred, variable, RGB2YUV_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7, , </column>
                    <column name="m_axi_gmem">in_channels_ch2, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82:14, read, Widen Fail, , RGB2YUV_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">in_channels_ch2, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82:14, read, Fail, , RGB2YUV_LOOP_X, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">in_channels_ch2, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82:14, read, Inferred, variable, RGB2YUV_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7, , </column>
                    <column name="m_axi_gmem">in_channels_ch3, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83:14, read, Widen Fail, , RGB2YUV_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">in_channels_ch3, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83:14, read, Fail, , RGB2YUV_LOOP_X, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">in_channels_ch3, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83:14, read, Inferred, variable, RGB2YUV_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7, , </column>
                    <column name="m_axi_gmem">out_channels_ch1, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130:34, write, Inferred, variable, YUV2RGB_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7, , </column>
                    <column name="m_axi_gmem">out_channels_ch2, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131:34, write, Widen Fail, , YUV2RGB_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">out_channels_ch2, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131:34, write, Fail, , YUV2RGB_LOOP_X, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">out_channels_ch2, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131:34, write, Inferred, variable, YUV2RGB_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7, , </column>
                    <column name="m_axi_gmem">out_channels_ch3, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132:34, write, Widen Fail, , YUV2RGB_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">out_channels_ch3, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132:34, write, Fail, , YUV2RGB_LOOP_X, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">out_channels_ch3, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132:34, write, Inferred, variable, YUV2RGB_LOOP_Y, E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="dataflow" location="../../yuv_filter.c:38" status="valid" parentFunction="yuv_filter" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../yuv_filter.c:77" status="valid" parentFunction="rgb2yuv" variable="" isDirective="0" options="min=200 max=1920"/>
        <Pragma type="loop_tripcount" location="../../yuv_filter.c:80" status="valid" parentFunction="rgb2yuv" variable="" isDirective="0" options="min=200 max=1280"/>
        <Pragma type="loop_tripcount" location="../../yuv_filter.c:117" status="valid" parentFunction="yuv2rgb" variable="" isDirective="0" options="min=200 max=1920"/>
        <Pragma type="loop_tripcount" location="../../yuv_filter.c:120" status="valid" parentFunction="yuv2rgb" variable="" isDirective="0" options="min=200 max=1280"/>
        <Pragma type="loop_tripcount" location="../../yuv_filter.c:157" status="valid" parentFunction="yuv_scale" variable="" isDirective="0" options="min=200 max=1920"/>
        <Pragma type="loop_tripcount" location="../../yuv_filter.c:160" status="valid" parentFunction="yuv_scale" variable="" isDirective="0" options="min=200 max=1280"/>
        <Pragma type="pipeline" location="hls_config.cfg:14" status="valid" parentFunction="rgb2yuv" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="hls_config.cfg:16" status="valid" parentFunction="yuv2rgb" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="hls_config.cfg:15" status="valid" parentFunction="yuv_scale" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

