ğŸ” Digital Locker using Finite State Machine (Verilog HDL)

ğŸ“Œ Project Overview
This project implements a secure Digital Locker system using a synchronous Finite State Machine (FSM) in Verilog HDL.
The design was developed and simulated using Xilinx Vivado and verified through behavioral simulation waveforms.
The system supports password authentication, data storage, lockout protection after multiple failed attempts, tamper detection, and timeout-based recovery.

âœ¨ Key Features
4-digit PIN authentication
Secure unlock mechanism
Data storage and retrieval
PIN update functionality
Lockout after 3 incorrect attempts
Automatic lockout timeout recovery
Tamper detection support
Fully simulated in Xilinx Vivado

ğŸ§  FSM Architecture
The system is implemented using a synchronous FSM with clearly defined states.
States:
IDLE â€“ Waiting for user interaction
ENTERING â€“ Capturing 4-digit PIN input
VERIFY â€“ Comparing entered PIN with stored PIN
UNLOCKED â€“ Access granted
ERROR â€“ Incorrect PIN entered
LOCKOUT â€“ Security lockout state

State Diagram

<img width="753" height="370" alt="state_diagram" src="https://github.com/user-attachments/assets/6feae1d0-2ac3-4701-a21a-4593db387a4d" />

ğŸ” Security Mechanism
Wrong attempts are tracked using a counter.
After 3 incorrect PIN entries, the system transitions to LOCKOUT.
During LOCKOUT:
Access is denied
Fail signal remains active
Timeout counter runs
After timeout completion, system returns to IDLE automatically.
Tamper signal forces immediate lockout for enhanced security.

ğŸ’¾ Data Storage Functionality
When in the UNLOCKED state:
User can store 4-digit data
Stored data can be read using the read signal
PIN can be updated using the set_pin signal

ğŸ“Š Simulation Results (Vivado Behavioral Simulation)

Waveform Output

<img width="1631" height="1078" alt="waveform" src="https://github.com/user-attachments/assets/a0675053-b7c4-4a64-8f48-9e7cbdae0b97" />


Waveform Analysis

<img width="738" height="563" alt="waveform_analysis" src="https://github.com/user-attachments/assets/9cfdfa8a-ee34-4a15-92ef-f458f614b50b" />

Simulation verifies:
Correct PIN unlocks system
Incorrect PIN triggers ERROR
Three wrong attempts activate LOCKOUT
Automatic recovery from LOCKOUT
Proper data storage and read operations

ğŸ“‚ Project Structure
Digital-Locker-FSM/
â”‚
â”œâ”€â”€ src/
â”‚   â””â”€â”€ locker.v          # Main RTL design
â”‚
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ tb.v              # Testbench
â”‚
â”œâ”€â”€ docs/
    â”œâ”€â”€ state_diagram.png
    â”œâ”€â”€ waveform.png
    â””â”€â”€ waveform_analysis.png


ğŸ›  Tools Used
Verilog HDL
Xilinx Vivado (Behavioral Simulation)
GTKWave (Optional external waveform viewer)

ğŸš€ How to Run Simulation in Vivado
Create a new RTL project in Vivado
Add locker.v under Design Sources
Add tb.v under Simulation Sources
Run Behavioral Simulation
Observe waveform results

ğŸ¯ Learning Outcomes
FSM design using Verilog HDL
Secure lockout implementation using counters
Proper separation of sequential and combinational logic
Testbench design and functional verification
Behavioral simulation using Vivado

ğŸ‘¨â€ğŸ’» Author
Ritesh Salikeri Patil
Electronics and Communication Engineering Student
