$date
	Sat May 06 22:08:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module a1 $end
$var wire 2 ! a [1:0] $end
$var wire 2 " b [1:0] $end
$var wire 1 # w0 $end
$var wire 1 $ w1 $end
$var wire 1 % w3 $end
$var wire 1 & w2 $end
$var wire 4 ' product [3:0] $end
$scope module h0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module h1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ) carry $end
$var wire 1 * sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
b0 '
0&
0%
0$
0#
b0 "
b0 !
$end
#1
b1 "
#2
b10 "
#3
b11 "
#4
b0 "
b1 !
#5
b1 '
b1 "
#6
1(
b10 '
1#
b10 "
#7
b11 '
b11 "
#8
0(
b0 '
0#
b0 "
b10 !
#9
b10 '
1(
1$
b1 "
#10
0(
b100 '
1*
0$
1%
b10 "
#11
b110 '
1(
1$
b11 "
#12
0(
b0 '
0*
0$
0%
b0 "
b11 !
#13
1(
b11 '
1$
b1 "
#14
1*
b110 '
1#
0$
1%
b10 "
#15
0*
1)
0(
1&
b1001 '
1$
b11 "
#16
