// Generated by CIRCT 42e53322a
module ClkGen(	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:2:3
  input  PHI0,	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:2:24
  output PHI1,	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:2:40
         PHI2,	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:2:55
         PHI1_topad,	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:2:70
         PHI2_topad	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:2:91
);

  assign PHI1 = ~PHI0;	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:4:10, :17:5
  assign PHI2 = PHI0;	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:17:5
  assign PHI1_topad = ~PHI0;	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:4:10, :17:5
  assign PHI2_topad = PHI0;	// /tmp/tmp.m75rUZqje7/25563_breaks_HDL_Core6502_clock.cleaned.mlir:17:5
endmodule

