#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x157e2e920 .scope module, "FIFO_tb" "FIFO_tb" 2 9;
 .timescale -9 -12;
P_0x157e297d0 .param/l "ASIZE" 0 2 12, +C4<00000000000000000000000000000011>;
P_0x157e29810 .param/l "DEPTH" 0 2 13, +C4<00000000000000000000000000000001000>;
P_0x157e29850 .param/l "DSIZE" 0 2 11, +C4<00000000000000000000000000001000>;
v0x157e479e0_0 .var/i "i", 31 0;
v0x157e47a80_0 .var "rclk", 0 0;
v0x157e47b20_0 .net "rdata", 7 0, L_0x157e48440;  1 drivers
v0x157e47bf0_0 .net "rempty", 0 0, v0x157e444a0_0;  1 drivers
v0x157e47cc0_0 .var "rinc", 0 0;
v0x157e47dd0_0 .var "rrst_n", 0 0;
v0x157e47e60_0 .var/i "seed", 31 0;
v0x157e47ef0_0 .var "wclk", 0 0;
v0x157e48000_0 .var "wdata", 7 0;
v0x157e48110_0 .net "wfull", 0 0, v0x157e468e0_0;  1 drivers
v0x157e481a0_0 .var "winc", 0 0;
v0x157e48230_0 .var "wrst_n", 0 0;
S_0x157e2a4f0 .scope module, "fifo" "FIFO" 2 20, 3 11 0, S_0x157e2e920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /OUTPUT 1 "wfull";
    .port_info 2 /OUTPUT 1 "rempty";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x157e1c620 .param/l "ASIZE" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x157e1c660 .param/l "DSIZE" 0 3 11, +C4<00000000000000000000000000001000>;
v0x157e46d70_0 .net "raddr", 2 0, L_0x157e484f0;  1 drivers
v0x157e46e20_0 .net "rclk", 0 0, v0x157e47a80_0;  1 drivers
v0x157e46f00_0 .net "rdata", 7 0, L_0x157e48440;  alias, 1 drivers
v0x157e46f90_0 .net "rempty", 0 0, v0x157e444a0_0;  alias, 1 drivers
v0x157e47040_0 .net "rinc", 0 0, v0x157e47cc0_0;  1 drivers
v0x157e47110_0 .net "rptr", 3 0, v0x157e44830_0;  1 drivers
v0x157e471e0_0 .net "rq2_wptr", 3 0, v0x157e45660_0;  1 drivers
v0x157e472b0_0 .net "rrst_n", 0 0, v0x157e47dd0_0;  1 drivers
v0x157e47380_0 .net "waddr", 2 0, L_0x157e48f30;  1 drivers
v0x157e47490_0 .net "wclk", 0 0, v0x157e47ef0_0;  1 drivers
v0x157e47520_0 .net "wdata", 7 0, v0x157e48000_0;  1 drivers
v0x157e475b0_0 .net "wfull", 0 0, v0x157e468e0_0;  alias, 1 drivers
v0x157e47680_0 .net "winc", 0 0, v0x157e481a0_0;  1 drivers
v0x157e47750_0 .net "wptr", 3 0, v0x157e46b20_0;  1 drivers
v0x157e47820_0 .net "wq2_rptr", 3 0, v0x157e44fa0_0;  1 drivers
v0x157e478f0_0 .net "wrst_n", 0 0, v0x157e48230_0;  1 drivers
S_0x157e1aa10 .scope module, "fifomem" "FIFO_memory" 3 38, 4 13 0, S_0x157e2a4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /INPUT 8 "wdata";
    .port_info 2 /INPUT 3 "waddr";
    .port_info 3 /INPUT 3 "raddr";
    .port_info 4 /INPUT 1 "wclk_en";
    .port_info 5 /INPUT 1 "wfull";
    .port_info 6 /INPUT 1 "wclk";
P_0x157e13c60 .param/l "ADDR_SIZE" 0 4 14, +C4<00000000000000000000000000000011>;
P_0x157e13ca0 .param/l "DATA_SIZE" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x157e13ce0 .param/l "DEPTH" 1 4 22, +C4<00000000000000000000000000000001000>;
L_0x157e48440 .functor BUFZ 8, L_0x157e482c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x157e32610_0 .net *"_ivl_0", 7 0, L_0x157e482c0;  1 drivers
v0x157e43010_0 .net *"_ivl_2", 4 0, L_0x157e48360;  1 drivers
L_0x148078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x157e430c0_0 .net *"_ivl_5", 1 0, L_0x148078010;  1 drivers
v0x157e43180 .array "mem", 7 0, 7 0;
v0x157e43220_0 .net "raddr", 2 0, L_0x157e484f0;  alias, 1 drivers
v0x157e43310_0 .net "rdata", 7 0, L_0x157e48440;  alias, 1 drivers
v0x157e433c0_0 .net "waddr", 2 0, L_0x157e48f30;  alias, 1 drivers
v0x157e43470_0 .net "wclk", 0 0, v0x157e47ef0_0;  alias, 1 drivers
v0x157e43510_0 .net "wclk_en", 0 0, v0x157e481a0_0;  alias, 1 drivers
v0x157e43620_0 .net "wdata", 7 0, v0x157e48000_0;  alias, 1 drivers
v0x157e436c0_0 .net "wfull", 0 0, v0x157e468e0_0;  alias, 1 drivers
E_0x157e1bf40 .event posedge, v0x157e43470_0;
L_0x157e482c0 .array/port v0x157e43180, L_0x157e48360;
L_0x157e48360 .concat [ 3 2 0 0], L_0x157e484f0, L_0x148078010;
S_0x157e437d0 .scope module, "rptr_empty" "rptr_empty" 3 48, 5 9 0, S_0x157e2a4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 3 "raddr";
    .port_info 2 /OUTPUT 4 "rptr";
    .port_info 3 /INPUT 4 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x157e1c770 .param/l "ADDR_SIZE" 0 5 9, +C4<00000000000000000000000000000011>;
L_0x157e48810 .functor NOT 4, L_0x157e486f0, C4<0000>, C4<0000>, C4<0000>;
L_0x157e488e0 .functor AND 4, L_0x157e48610, L_0x157e48810, C4<1111>, C4<1111>;
L_0x157e48d60 .functor XOR 4, L_0x157e48c40, L_0x157e489f0, C4<0000>, C4<0000>;
v0x157e43bc0_0 .net *"_ivl_10", 3 0, L_0x157e48810;  1 drivers
v0x157e43c80_0 .net *"_ivl_12", 3 0, L_0x157e488e0;  1 drivers
v0x157e43d20_0 .net *"_ivl_16", 3 0, L_0x157e48c40;  1 drivers
v0x157e43db0_0 .net *"_ivl_18", 2 0, L_0x157e48b30;  1 drivers
v0x157e43e40_0 .net *"_ivl_2", 3 0, L_0x157e48610;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x157e43f10_0 .net *"_ivl_20", 0 0, L_0x1480780e8;  1 drivers
L_0x148078058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x157e43fc0_0 .net *"_ivl_5", 2 0, L_0x148078058;  1 drivers
v0x157e44070_0 .net *"_ivl_6", 3 0, L_0x157e486f0;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x157e44120_0 .net *"_ivl_9", 2 0, L_0x1480780a0;  1 drivers
v0x157e44230_0 .net "raddr", 2 0, L_0x157e484f0;  alias, 1 drivers
v0x157e442f0_0 .var "rbin", 3 0;
v0x157e44380_0 .net "rbin_next", 3 0, L_0x157e489f0;  1 drivers
v0x157e44410_0 .net "rclk", 0 0, v0x157e47a80_0;  alias, 1 drivers
v0x157e444a0_0 .var "rempty", 0 0;
v0x157e44540_0 .net "rempty_val", 0 0, L_0x157e48e10;  1 drivers
v0x157e445e0_0 .net "rgray_next", 3 0, L_0x157e48d60;  1 drivers
v0x157e44690_0 .net "rinc", 0 0, v0x157e47cc0_0;  alias, 1 drivers
v0x157e44830_0 .var "rptr", 3 0;
v0x157e448e0_0 .net "rq2_wptr", 3 0, v0x157e45660_0;  alias, 1 drivers
v0x157e44990_0 .net "rrst_n", 0 0, v0x157e47dd0_0;  alias, 1 drivers
E_0x157e43b70/0 .event negedge, v0x157e44990_0;
E_0x157e43b70/1 .event posedge, v0x157e44410_0;
E_0x157e43b70 .event/or E_0x157e43b70/0, E_0x157e43b70/1;
L_0x157e484f0 .part v0x157e442f0_0, 0, 3;
L_0x157e48610 .concat [ 1 3 0 0], v0x157e47cc0_0, L_0x148078058;
L_0x157e486f0 .concat [ 1 3 0 0], v0x157e444a0_0, L_0x1480780a0;
L_0x157e489f0 .arith/sum 4, v0x157e442f0_0, L_0x157e488e0;
L_0x157e48b30 .part L_0x157e489f0, 1, 3;
L_0x157e48c40 .concat [ 3 1 0 0], L_0x157e48b30, L_0x1480780e8;
L_0x157e48e10 .cmp/eq 4, L_0x157e48d60, v0x157e45660_0;
S_0x157e44ae0 .scope module, "sync_r2w" "two_ff_sync" 3 24, 6 9 0, S_0x157e2a4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x157e43a80 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x157e44c90_0 .net "clk", 0 0, v0x157e47ef0_0;  alias, 1 drivers
v0x157e44e40_0 .net "din", 3 0, v0x157e44830_0;  alias, 1 drivers
v0x157e44ef0_0 .var "q1", 3 0;
v0x157e44fa0_0 .var "q2", 3 0;
v0x157e45050_0 .net "rst_n", 0 0, v0x157e48230_0;  alias, 1 drivers
E_0x157e44dd0/0 .event negedge, v0x157e45050_0;
E_0x157e44dd0/1 .event posedge, v0x157e43470_0;
E_0x157e44dd0 .event/or E_0x157e44dd0/0, E_0x157e44dd0/1;
S_0x157e45170 .scope module, "sync_w2r" "two_ff_sync" 3 31, 6 9 0, S_0x157e2a4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x157e45330 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x157e453b0_0 .net "clk", 0 0, v0x157e47a80_0;  alias, 1 drivers
v0x157e45500_0 .net "din", 3 0, v0x157e46b20_0;  alias, 1 drivers
v0x157e455a0_0 .var "q1", 3 0;
v0x157e45660_0 .var "q2", 3 0;
v0x157e45720_0 .net "rst_n", 0 0, v0x157e47dd0_0;  alias, 1 drivers
S_0x157e45830 .scope module, "wptr_full" "wptr_full" 3 58, 7 9 0, S_0x157e2a4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 3 "waddr";
    .port_info 2 /OUTPUT 4 "wptr";
    .port_info 3 /INPUT 4 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x157e45a30 .param/l "ADDR_SIZE" 0 7 9, +C4<00000000000000000000000000000011>;
L_0x157e492b0 .functor NOT 4, L_0x157e49130, C4<0000>, C4<0000>, C4<0000>;
L_0x157e49360 .functor AND 4, L_0x157e48fd0, L_0x157e492b0, C4<1111>, C4<1111>;
L_0x157e497c0 .functor XOR 4, L_0x157e496a0, L_0x157e49450, C4<0000>, C4<0000>;
L_0x157e49950 .functor NOT 2, L_0x157e49870, C4<00>, C4<00>, C4<00>;
v0x157e45c20_0 .net *"_ivl_10", 3 0, L_0x157e492b0;  1 drivers
v0x157e45cc0_0 .net *"_ivl_12", 3 0, L_0x157e49360;  1 drivers
v0x157e45d60_0 .net *"_ivl_16", 3 0, L_0x157e496a0;  1 drivers
v0x157e45df0_0 .net *"_ivl_18", 2 0, L_0x157e49590;  1 drivers
v0x157e45e80_0 .net *"_ivl_2", 3 0, L_0x157e48fd0;  1 drivers
L_0x1480781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x157e45f50_0 .net *"_ivl_20", 0 0, L_0x1480781c0;  1 drivers
v0x157e46000_0 .net *"_ivl_25", 1 0, L_0x157e49870;  1 drivers
v0x157e460b0_0 .net *"_ivl_26", 1 0, L_0x157e49950;  1 drivers
v0x157e46160_0 .net *"_ivl_29", 1 0, L_0x157e49a00;  1 drivers
v0x157e46270_0 .net *"_ivl_30", 3 0, L_0x157e49b20;  1 drivers
L_0x148078130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x157e46320_0 .net *"_ivl_5", 2 0, L_0x148078130;  1 drivers
v0x157e463d0_0 .net *"_ivl_6", 3 0, L_0x157e49130;  1 drivers
L_0x148078178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x157e46480_0 .net *"_ivl_9", 2 0, L_0x148078178;  1 drivers
v0x157e46530_0 .net "waddr", 2 0, L_0x157e48f30;  alias, 1 drivers
v0x157e465f0_0 .var "wbin", 3 0;
v0x157e46680_0 .net "wbin_next", 3 0, L_0x157e49450;  1 drivers
v0x157e46710_0 .net "wclk", 0 0, v0x157e47ef0_0;  alias, 1 drivers
v0x157e468e0_0 .var "wfull", 0 0;
v0x157e46970_0 .net "wfull_val", 0 0, L_0x157e49c50;  1 drivers
v0x157e46a00_0 .net "wgray_next", 3 0, L_0x157e497c0;  1 drivers
v0x157e46a90_0 .net "winc", 0 0, v0x157e481a0_0;  alias, 1 drivers
v0x157e46b20_0 .var "wptr", 3 0;
v0x157e46bb0_0 .net "wq2_rptr", 3 0, v0x157e44fa0_0;  alias, 1 drivers
v0x157e46c40_0 .net "wrst_n", 0 0, v0x157e48230_0;  alias, 1 drivers
L_0x157e48f30 .part v0x157e465f0_0, 0, 3;
L_0x157e48fd0 .concat [ 1 3 0 0], v0x157e481a0_0, L_0x148078130;
L_0x157e49130 .concat [ 1 3 0 0], v0x157e468e0_0, L_0x148078178;
L_0x157e49450 .arith/sum 4, v0x157e465f0_0, L_0x157e49360;
L_0x157e49590 .part L_0x157e49450, 1, 3;
L_0x157e496a0 .concat [ 3 1 0 0], L_0x157e49590, L_0x1480781c0;
L_0x157e49870 .part v0x157e44fa0_0, 2, 2;
L_0x157e49a00 .part v0x157e44fa0_0, 0, 2;
L_0x157e49b20 .concat [ 2 2 0 0], L_0x157e49a00, L_0x157e49950;
L_0x157e49c50 .cmp/eq 4, L_0x157e497c0, L_0x157e49b20;
    .scope S_0x157e44ae0;
T_0 ;
    %wait E_0x157e44dd0;
    %load/vec4 v0x157e45050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x157e44ef0_0, 0;
    %assign/vec4 v0x157e44fa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x157e44ef0_0;
    %load/vec4 v0x157e44e40_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x157e44ef0_0, 0;
    %assign/vec4 v0x157e44fa0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x157e45170;
T_1 ;
    %wait E_0x157e43b70;
    %load/vec4 v0x157e45720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x157e455a0_0, 0;
    %assign/vec4 v0x157e45660_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x157e455a0_0;
    %load/vec4 v0x157e45500_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x157e455a0_0, 0;
    %assign/vec4 v0x157e45660_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x157e1aa10;
T_2 ;
    %wait E_0x157e1bf40;
    %load/vec4 v0x157e43510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x157e436c0_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x157e43620_0;
    %load/vec4 v0x157e433c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157e43180, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x157e437d0;
T_3 ;
    %wait E_0x157e43b70;
    %load/vec4 v0x157e44990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x157e44830_0, 0;
    %assign/vec4 v0x157e442f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x157e44380_0;
    %load/vec4 v0x157e445e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x157e44830_0, 0;
    %assign/vec4 v0x157e442f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x157e437d0;
T_4 ;
    %wait E_0x157e43b70;
    %load/vec4 v0x157e44990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x157e444a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x157e44540_0;
    %assign/vec4 v0x157e444a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x157e45830;
T_5 ;
    %wait E_0x157e44dd0;
    %load/vec4 v0x157e46c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x157e46b20_0, 0;
    %assign/vec4 v0x157e465f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x157e46680_0;
    %load/vec4 v0x157e46a00_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x157e46b20_0, 0;
    %assign/vec4 v0x157e465f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x157e45830;
T_6 ;
    %wait E_0x157e44dd0;
    %load/vec4 v0x157e46c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157e468e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x157e46970_0;
    %assign/vec4 v0x157e468e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x157e2e920;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157e479e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x157e47e60_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x157e2e920;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x157e47ef0_0;
    %inv;
    %store/vec4 v0x157e47ef0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x157e2e920;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x157e47a80_0;
    %inv;
    %store/vec4 v0x157e47a80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x157e2e920;
T_10 ;
    %vpi_call 2 43 "$dumpfile", "async_fifo_testbench.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x157e2e920 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x157e2e920;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e47ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e47a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e48230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e47dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e481a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e47cc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x157e48000_0, 0, 8;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e48230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e47dd0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e48230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e47dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e47cc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157e479e0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x157e479e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_func 2 64 "$random" 32, v0x157e47e60_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x157e48000_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e481a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e481a0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x157e479e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x157e479e0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e47cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e481a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157e479e0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x157e479e0_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_11.3, 5;
    %vpi_func 2 75 "$random" 32, v0x157e47e60_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x157e48000_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x157e479e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x157e479e0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e481a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e47cc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157e479e0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x157e479e0_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_11.5, 5;
    %delay 20000, 0;
    %load/vec4 v0x157e479e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x157e479e0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "FIFO_tb.v";
    "FIFO.v";
    "FIFO_memory.v";
    "rptr_empty.v";
    "two_ff_sync.v";
    "wptr_full.v";
