var group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ab5eb5ee28bcdcabbf047965cff046707", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#a404e72b817755ddb4c218bab56a958d7", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga77f20b15f050779e2cff9ccab1dc1d62", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#gaceee7cb8a3f6a477a5e904dd16b47921", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#gab11804bee3abef859e77a94d8eaf93ed", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#gadf0379218cec9a9dc2994dfd2f6030d4", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#gad1a0bf7060d194c69a52248ca1300e02", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga626ca6164842feeb907253c921ce8f9e", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#gad75efe3735bbed81dbb33938aa7df3c8", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#gaf3846e6c4052e180e0960c537c16e7c3", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#gabc918862c5ce1391f77e71a0f3d0675a", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga7fcb39f65ede358d31b349a8467be27f", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga28c4bdfd1af8f27bbd352ed361ef7243", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga69b0e8d518e9b3be7715dff785ead9a5", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga6d20b022d508802ec2f3d56fad55c545", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga465c1f29e2a73bb6846350f1778c8dba", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga085d21ccccda485f34074422edc6ad5f", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga6262ce7b6fe948ccae28d91e78db5109", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga703a5e4c34a47c20f1035362fce9d7e6", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga34cb70a3bf2016e701af00a36cc56675", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga94c0308265203f4e449ac6252bb17da5", null ]
];