$date
	Mon Sep 23 16:16:37 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Shift_Reg_tb $end
$scope module dut $end
$var wire 1 ! Clk $end
$var wire 10 " Data_reg_in [9:0] $end
$var wire 1 # Load_shift_register $end
$var wire 1 $ Reset $end
$var wire 1 % Start $end
$var wire 1 & Serial_out $end
$var reg 4 ' Counter [3:0] $end
$var reg 10 ( Shift_reg_data [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
x%
x$
x#
bx "
x!
$end
#20
b0 '
1!
0%
b111111111 "
0#
1$
#30
0!
#40
1!
#50
0!
#60
1!
#70
0!
#80
1!
#90
0!
#100
b1 '
1!
0$
#110
0!
#120
b10 '
1!
#130
0!
#140
b0 '
0&
b111111111 (
1!
1#
#150
0!
#160
b1 '
1!
0#
1%
#170
0!
#180
b10 '
1&
b1111111110 (
1!
#190
0!
#200
b11 '
b1111111100 (
1!
#210
0!
#220
b100 '
b1111111000 (
1!
#230
0!
#240
b101 '
b1111110000 (
1!
#250
0!
#260
b110 '
b1111100000 (
1!
#270
0!
#280
b111 '
b1111000000 (
1!
#290
0!
#300
b1000 '
b1110000000 (
1!
#310
0!
#320
b1001 '
b1100000000 (
1!
#330
0!
#340
b1010 '
b1000000000 (
1!
#350
0!
#360
b0 '
0&
b0 (
1!
b1010101010 "
#370
0!
#380
b1 '
1!
#390
0!
#400
b0 '
1&
b1010101010 (
1!
1#
0%
#410
0!
#420
1!
#430
0!
#440
1!
#450
0!
#460
b1 '
1!
0#
1%
#470
0!
#480
b10 '
0&
b101010100 (
1!
#490
0!
#500
b11 '
1&
b1010101000 (
1!
#510
0!
#520
b100 '
0&
b101010000 (
1!
#530
0!
#540
b101 '
1&
b1010100000 (
1!
#550
0!
#560
b110 '
0&
b101000000 (
1!
#570
0!
#580
b111 '
1&
b1010000000 (
1!
#590
0!
#600
b1000 '
0&
b100000000 (
1!
#610
0!
#620
b1001 '
1&
b1000000000 (
1!
#630
0!
#640
b1010 '
0&
b0 (
1!
#650
0!
#660
b0 '
1!
