From 6a5987725dceb9f1b00a17ae3622b6cddab36894 Mon Sep 17 00:00:00 2001
From: cym <cym@rock-chips.com>
Date: Fri, 22 Mar 2013 21:01:11 +0800
Subject: [PATCH] RK292X:modify DDR3 DLL disable frequency,part of the LVDDR3
 can not     work with low-frequency.

---
 arch/arm/mach-rk2928/ddr.c | 14 +++++++++++---
 1 file changed, 11 insertions(+), 3 deletions(-)

diff --git a/arch/arm/mach-rk2928/ddr.c b/arch/arm/mach-rk2928/ddr.c
index 99c9c794c34b..ba874cb654fb 100755
--- a/arch/arm/mach-rk2928/ddr.c
+++ b/arch/arm/mach-rk2928/ddr.c
@@ -26,7 +26,7 @@
 typedef uint32_t uint32 ;
 
 
-#define DDR3_DDR2_DLL_DISABLE_FREQ    (125)   //lvddr3 频率太低时dll不能正常工作
+#define DDR3_DDR2_DLL_DISABLE_FREQ    (300)
 #define DDR3_DDR2_ODT_DISABLE_FREQ    (333)
 #define SR_IDLE                       (0x1)   //unit:32*DDR clk cycle, and 0 for disable auto self-refresh
 #define PD_IDLE                       (0x40)  //unit:DDR clk cycle, and 0 for disable auto power-down
@@ -1187,8 +1187,16 @@ uint32_t ddr_get_parameter(uint32_t nMHz)
         {
             tmp = 3;
         }
-        cl = ddr3_cl_cwl[ddr_speed_bin][tmp] >> 16;
-        cwl = ddr3_cl_cwl[ddr_speed_bin][tmp] & 0x0ff;
+        if(nMHz < DDR3_DDR2_DLL_DISABLE_FREQ)       //when dll bypss cl = cwl = 6;
+        {
+            cl = 6;
+            cwl = 6;
+        }
+        else
+        {
+            cl = ddr3_cl_cwl[ddr_speed_bin][tmp] >> 16;
+            cwl = ddr3_cl_cwl[ddr_speed_bin][tmp] & 0x0ff;
+        }
         if(cl == 0)
         {
             ret = -4; //超过颗粒的最大频率
-- 
2.35.3

