#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8f77d15760 .scope module, "alu_add" "alu_add" 2 3;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8f77d137c0_0 .net "rd", 31 0, L_0x7f8f77d29330;  1 drivers
o0x104614038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d271f0_0 .net "rs1", 31 0, o0x104614038;  0 drivers
o0x104614068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d27290_0 .net "rs2", 31 0, o0x104614068;  0 drivers
L_0x7f8f77d29330 .arith/sum 32, o0x104614038, o0x104614068;
S_0x7f8f77d14bb0 .scope module, "alu_and" "alu_and" 2 90;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x104614158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x104614188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f8f77d29430 .functor AND 32, o0x104614158, o0x104614188, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7f8f77d27390_0 .net "rd", 31 0, L_0x7f8f77d29430;  1 drivers
v0x7f8f77d27450_0 .net "rs1", 31 0, o0x104614158;  0 drivers
v0x7f8f77d274f0_0 .net "rs2", 31 0, o0x104614188;  0 drivers
S_0x7f8f77d16420 .scope module, "alu_or" "alu_or" 2 81;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x104614278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x1046142a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f8f77d29500 .functor OR 32, o0x104614278, o0x1046142a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8f77d275f0_0 .net "rd", 31 0, L_0x7f8f77d29500;  1 drivers
v0x7f8f77d276b0_0 .net "rs1", 31 0, o0x104614278;  0 drivers
v0x7f8f77d27750_0 .net "rs2", 31 0, o0x1046142a8;  0 drivers
S_0x7f8f77d15c30 .scope module, "alu_sll" "alu_sll" 2 21;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8f77d27850_0 .net "amount", 4 0, L_0x7f8f77d295f0;  1 drivers
v0x7f8f77d27910_0 .net "rd", 31 0, L_0x7f8f77d296d0;  1 drivers
o0x1046143c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d279b0_0 .net "rs1", 31 0, o0x1046143c8;  0 drivers
o0x1046143f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d27a60_0 .net "rs2", 31 0, o0x1046143f8;  0 drivers
L_0x7f8f77d295f0 .part o0x1046143f8, 0, 5;
L_0x7f8f77d296d0 .shift/l 32, o0x1046143c8, L_0x7f8f77d295f0;
S_0x7f8f77d13cb0 .scope module, "alu_slt" "alu_slt" 2 32;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x104645008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8f77d27b60_0 .net/2u *"_s0", 30 0, L_0x104645008;  1 drivers
v0x7f8f77d27c20_0 .net *"_s2", 0 0, L_0x7f8f77e00050;  1 drivers
v0x7f8f77d27cc0_0 .net "rd", 31 0, L_0x7f8f77e00160;  1 drivers
o0x104614548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d27d60_0 .net "rs1", 31 0, o0x104614548;  0 drivers
o0x104614578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d27e10_0 .net "rs2", 31 0, o0x104614578;  0 drivers
L_0x7f8f77e00050 .cmp/gt.s 32, o0x104614578, o0x104614548;
L_0x7f8f77e00160 .concat [ 1 31 0 0], L_0x7f8f77e00050, L_0x104645008;
S_0x7f8f77d05110 .scope module, "alu_sltu" "alu_sltu" 2 41;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x104645050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8f77d27f30_0 .net/2u *"_s0", 30 0, L_0x104645050;  1 drivers
v0x7f8f77d27ff0_0 .net *"_s2", 0 0, L_0x7f8f77e002c0;  1 drivers
v0x7f8f77d28090_0 .net "rd", 31 0, L_0x7f8f77e003c0;  1 drivers
o0x1046146c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d28130_0 .net "rs1", 31 0, o0x1046146c8;  0 drivers
o0x1046146f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d281e0_0 .net "rs2", 31 0, o0x1046146f8;  0 drivers
L_0x7f8f77e002c0 .cmp/gt 32, o0x1046146f8, o0x1046146c8;
L_0x7f8f77e003c0 .concat [ 1 31 0 0], L_0x7f8f77e002c0, L_0x104645050;
S_0x7f8f77d00f40 .scope module, "alu_sra" "alu_sra" 2 70;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8f77d28300_0 .net "amount", 4 0, L_0x7f8f77e00520;  1 drivers
v0x7f8f77d283c0_0 .net "rd", 31 0, L_0x7f8f77e005c0;  1 drivers
o0x104614818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d28460_0 .net "rs1", 31 0, o0x104614818;  0 drivers
o0x104614848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d28510_0 .net "rs2", 31 0, o0x104614848;  0 drivers
L_0x7f8f77e00520 .part o0x104614848, 0, 5;
L_0x7f8f77e005c0 .shift/rs 32, o0x104614818, L_0x7f8f77e00520;
S_0x7f8f77d0a270 .scope module, "alu_srl_tb" "alu_srl_tb" 3 6;
 .timescale -8 -10;
v0x7f8f77d28ba0_0 .var "clk", 0 0;
v0x7f8f77d28c50_0 .net "rd", 31 0, L_0x7f8f77e007d0;  1 drivers
v0x7f8f77d28cf0_0 .var "rs1", 31 0;
v0x7f8f77d28dc0_0 .var "rs2", 31 0;
E_0x7f8f77d28610 .event negedge, v0x7f8f77d28ba0_0;
S_0x7f8f77d28660 .scope module, "specimen" "alu_srl" 3 11, 2 59 0, S_0x7f8f77d0a270;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8f77d28870_0 .net "amount", 4 0, L_0x7f8f77e006e0;  1 drivers
v0x7f8f77d28930_0 .net "rd", 31 0, L_0x7f8f77e007d0;  alias, 1 drivers
v0x7f8f77d289e0_0 .net "rs1", 31 0, v0x7f8f77d28cf0_0;  1 drivers
v0x7f8f77d28aa0_0 .net "rs2", 31 0, v0x7f8f77d28dc0_0;  1 drivers
L_0x7f8f77e006e0 .part v0x7f8f77d28dc0_0, 0, 5;
L_0x7f8f77e007d0 .shift/r 32, v0x7f8f77d28cf0_0, L_0x7f8f77e006e0;
S_0x7f8f77d05f50 .scope module, "alu_sub" "alu_sub" 2 12;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7f8f77d28e70_0 .net "rd", 31 0, L_0x7f8f77e00930;  1 drivers
o0x104614ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d28f10_0 .net "rs1", 31 0, o0x104614ab8;  0 drivers
o0x104614ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f77d28fc0_0 .net "rs2", 31 0, o0x104614ae8;  0 drivers
L_0x7f8f77e00930 .arith/sub 32, o0x104614ab8, o0x104614ae8;
S_0x7f8f77d07230 .scope module, "alu_xor" "alu_xor" 2 50;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x104614bd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x104614c08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f8f77e00a80 .functor XOR 32, o0x104614bd8, o0x104614c08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8f77d290d0_0 .net "rd", 31 0, L_0x7f8f77e00a80;  1 drivers
v0x7f8f77d29190_0 .net "rs1", 31 0, o0x104614bd8;  0 drivers
v0x7f8f77d29230_0 .net "rs2", 31 0, o0x104614c08;  0 drivers
    .scope S_0x7f8f77d0a270;
T_0 ;
    %vpi_call 3 13 "$display", "--- alu_srl simulation..." {0 0 0};
    %vpi_call 3 14 "$dumpfile", "./testbench/alu_srl.dump" {0 0 0};
    %vpi_call 3 15 "$dumpvars" {0 0 0};
    %vpi_call 3 16 "$display", "--- clk = %-d", 32'sb00000000000000000000000000010100 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8f77d28cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8f77d28dc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8f77d28ba0_0, 0, 1;
    %delay 100, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7f8f77d28cf0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f8f77d28dc0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f8f77d28cf0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f8f77d28dc0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f8f77d28cf0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f8f77d28dc0_0, 0;
    %delay 2000, 0;
    %vpi_call 3 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f8f77d0a270;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x7f8f77d28ba0_0;
    %inv;
    %store/vec4 v0x7f8f77d28ba0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8f77d0a270;
T_2 ;
    %wait E_0x7f8f77d28610;
    %vpi_call 3 28 "$display", "time= %d: rs1=%d | rs2=%d | rd=%d", $time, v0x7f8f77d28cf0_0, v0x7f8f77d28dc0_0, v0x7f8f77d28c50_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./alu_function.v";
    "./testbench/alu_srl_tb.v";
