//
// File created by:  ncverilog
// Do not modify this file
//
/home/ks6n19/Documents/project/testbench/arm_soc_stim.sv
