Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Dec 24 13:08:10 2023
| Host         : LAPTOP-AB75201K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_ssd_control_sets_placed.rpt
| Design       : test_ssd
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           11 |
| No           | No                    | Yes                    |              52 |           19 |
| No           | Yes                   | No                     |              24 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+--------------------------------------+------------------+----------------+
|        Clock Signal       | Enable Signal |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------+---------------+--------------------------------------+------------------+----------------+
|  uut/uut2/divider_uut/CLK |               | uut/uut2/divider_uut/O_CLK_reg_reg_0 |                8 |             20 |
|  n_0_33_BUFG              |               |                                      |               11 |             23 |
|  clk_IBUF_BUFG            |               | uut/uut2/divider_uut/O_CLK_reg_reg_0 |                5 |             24 |
|  clk_IBUF_BUFG            |               | reset_IBUF                           |               11 |             32 |
+---------------------------+---------------+--------------------------------------+------------------+----------------+


