Fitter report for MAX1000_Replica1
Mon Feb 23 17:01:51 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Feb 23 17:01:51 2026           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; MAX1000_Replica1                                ;
; Top-level Entity Name              ; MAX1000_Replica1                                ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M08SAU169C8G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 7,549 / 8,064 ( 94 % )                          ;
;     Total combinational functions  ; 7,477 / 8,064 ( 93 % )                          ;
;     Dedicated logic registers      ; 390 / 8,064 ( 5 % )                             ;
; Total registers                    ; 390                                             ;
; Total pins                         ; 97 / 130 ( 75 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 387,072 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 1 ( 100 % )                                 ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 1 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08SAU169C8G                        ;                                       ;
; Maximum processors allowed for parallel compilation                ; 24                                    ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.4%      ;
;     Processor 3            ;   3.1%      ;
;     Processor 4            ;   3.0%      ;
;     Processor 5            ;   3.0%      ;
;     Processor 6            ;   3.0%      ;
;     Processor 7            ;   3.0%      ;
;     Processor 8            ;   2.9%      ;
;     Processors 9-16        ;   2.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                          ;
+--------------+------------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity   ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+------------------+--------------+------------+---------------+----------------+
; Location     ;                  ;              ; CLK_X      ; PIN_G5        ; QSF Assignment ;
; I/O Standard ; MAX1000_Replica1 ;              ; CLK_X      ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+------------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8126 ) ; 0.00 % ( 0 / 8126 )        ; 0.00 % ( 0 / 8126 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8126 ) ; 0.00 % ( 0 / 8126 )        ; 0.00 % ( 0 / 8126 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8113 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/output_files/MAX1000_Replica1.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 7,549 / 8,064 ( 94 % ) ;
;     -- Combinational with no register       ; 7159                   ;
;     -- Register only                        ; 72                     ;
;     -- Combinational with a register        ; 318                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 6886                   ;
;     -- 3 input functions                    ; 416                    ;
;     -- <=2 input functions                  ; 175                    ;
;     -- Register only                        ; 72                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 7377                   ;
;     -- arithmetic mode                      ; 100                    ;
;                                             ;                        ;
; Total registers*                            ; 390 / 8,687 ( 4 % )    ;
;     -- Dedicated logic registers            ; 390 / 8,064 ( 5 % )    ;
;     -- I/O registers                        ; 0 / 623 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 487 / 504 ( 97 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 97 / 130 ( 75 % )      ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )        ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )        ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 42 ( 0 % )         ;
; UFM blocks                                  ; 0 / 1 ( 0 % )          ;
; ADC blocks                                  ; 0 / 1 ( 0 % )          ;
; Total block memory bits                     ; 0 / 387,072 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 387,072 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )         ;
; PLLs                                        ; 1 / 1 ( 100 % )        ;
; Global signals                              ; 8                      ;
;     -- Global clocks                        ; 8 / 10 ( 80 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Remote update blocks                        ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 20.5% / 18.5% / 23.4%  ;
; Peak interconnect usage (total/H/V)         ; 30.9% / 27.7% / 36.0%  ;
; Maximum fan-out                             ; 2362                   ;
; Highest non-global fan-out                  ; 2362                   ;
; Total fan-out                               ; 30784                  ;
; Average fan-out                             ; 3.76                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 7549 / 8064 ( 94 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 7159                 ; 0                              ;
;     -- Register only                        ; 72                   ; 0                              ;
;     -- Combinational with a register        ; 318                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 6886                 ; 0                              ;
;     -- 3 input functions                    ; 416                  ; 0                              ;
;     -- <=2 input functions                  ; 175                  ; 0                              ;
;     -- Register only                        ; 72                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 7377                 ; 0                              ;
;     -- arithmetic mode                      ; 100                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 390                  ; 0                              ;
;     -- Dedicated logic registers            ; 390 / 8064 ( 5 % )   ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 487 / 504 ( 97 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 97                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; PLL                                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Clock control block                         ; 6 / 12 ( 50 % )      ; 2 / 12 ( 16 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 202                  ; 2                              ;
;     -- Registered Input Connections         ; 154                  ; 0                              ;
;     -- Output Connections                   ; 47                   ; 157                            ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 30784                ; 167                            ;
;     -- Registered Connections               ; 1693                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 90                   ; 159                            ;
;     -- hard_block:auto_generated_inst       ; 159                  ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 14                   ; 2                              ;
;     -- Output Ports                         ; 38                   ; 3                              ;
;     -- Bidir Ports                          ; 45                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; AIN[0]   ; E1    ; 1A       ; 10           ; 19           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; AIN[1]   ; C2    ; 1A       ; 10           ; 22           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; AIN[2]   ; C1    ; 1A       ; 10           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; AIN[3]   ; D1    ; 1A       ; 10           ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; AIN[4]   ; E3    ; 1A       ; 10           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; AIN[5]   ; E4    ; 1A       ; 10           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; AIN[6]   ; F1    ; 1A       ; 10           ; 19           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; CLK12M   ; H6    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; F_DO     ; B2    ; 8        ; 1            ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; RESET    ; E7    ; 8        ; 11           ; 25           ; 7            ; 97                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; SEN_INT1 ; J5    ; 3        ; 6            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SEN_INT2 ; L4    ; 3        ; 3            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SEN_SDO  ; K5    ; 3        ; 6            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; USER_BTN ; E6    ; 8        ; 6            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; A[0]    ; K6    ; 3        ; 11           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[10]   ; N4    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[11]   ; M10   ; 3        ; 17           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[12]   ; L11   ; 3        ; 15           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[13]   ; M12   ; 3        ; 13           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[1]    ; M5    ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[2]    ; N5    ; 3        ; 6            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[3]    ; J8    ; 3        ; 17           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[4]    ; N10   ; 3        ; 13           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[5]    ; M11   ; 3        ; 15           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[6]    ; N9    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[7]    ; L10   ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[8]    ; M13   ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[9]    ; N8    ; 3        ; 6            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; BA[0]   ; N6    ; 3        ; 9            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; BA[1]   ; K8    ; 3        ; 17           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CAS     ; N7    ; 3        ; 6            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CKE     ; M8    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLK     ; M9    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CS      ; M4    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DQM[0]  ; E9    ; 6        ; 31           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DQM[1]  ; F12   ; 6        ; 31           ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; F_CLK   ; A3    ; 8        ; 6            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; F_DI    ; A2    ; 8        ; 1            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; F_S     ; B3    ; 8        ; 3            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]  ; A8    ; 8        ; 15           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]  ; A9    ; 8        ; 15           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]  ; A11   ; 8        ; 13           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]  ; A10   ; 8        ; 15           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]  ; B10   ; 8        ; 15           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]  ; C9    ; 8        ; 17           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]  ; C10   ; 8        ; 17           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]  ; D8    ; 8        ; 13           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAS     ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEN_CS  ; L5    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEN_SDI ; J7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEN_SPC ; J6    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; WE      ; K7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                  ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------+
; BDBUS[0] ; A4    ; 8        ; 6            ; 10           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; BDBUS[1] ; B4    ; 8        ; 3            ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; BDBUS[2] ; B5    ; 8        ; 6            ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; BDBUS[3] ; A6    ; 8        ; 11           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; BDBUS[4] ; B6    ; 8        ; 11           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; BDBUS[5] ; A7    ; 8        ; 11           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; DQ[0]    ; D11   ; 6        ; 31           ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[10]   ; E13   ; 6        ; 31           ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[11]   ; D12   ; 6        ; 31           ; 22           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[12]   ; C12   ; 6        ; 31           ; 20           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[13]   ; B12   ; 6        ; 31           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[14]   ; B13   ; 6        ; 31           ; 20           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[15]   ; A12   ; 6        ; 31           ; 20           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[1]    ; G10   ; 6        ; 31           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[2]    ; F10   ; 6        ; 31           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[3]    ; F9    ; 6        ; 31           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[4]    ; E10   ; 6        ; 31           ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[5]    ; D9    ; 6        ; 31           ; 21           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[6]    ; G9    ; 6        ; 31           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[7]    ; F8    ; 6        ; 31           ; 19           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[8]    ; F13   ; 6        ; 31           ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; DQ[9]    ; E12   ; 6        ; 31           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:sdram|sdram_dq_next[0]~0 (inverted) ;
; D[0]     ; H8    ; 5        ; 31           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[10]    ; K12   ; 5        ; 31           ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[11]    ; J10   ; 5        ; 31           ; 1            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[12]    ; H10   ; 5        ; 31           ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[13]    ; H13   ; 5        ; 31           ; 5            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[14]    ; G12   ; 5        ; 31           ; 6            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[1]     ; K10   ; 5        ; 31           ; 1            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[2]     ; H5    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[3]     ; H4    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[4]     ; J1    ; 2        ; 0            ; 7            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[5]     ; J2    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[6]     ; L12   ; 5        ; 31           ; 1            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[7]     ; J12   ; 5        ; 31           ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[8]     ; J13   ; 5        ; 31           ; 5            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; D[9]     ; K11   ; 5        ; 31           ; 1            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; PIO[0]   ; M3    ; 2        ; 0            ; 2            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; PIO[1]   ; L3    ; 2        ; 0            ; 2            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; PIO[2]   ; M2    ; 2        ; 0            ; 6            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; PIO[3]   ; M1    ; 2        ; 0            ; 6            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; PIO[4]   ; N3    ; 2        ; 0            ; 5            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; PIO[5]   ; N2    ; 2        ; 0            ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; PIO[6]   ; K2    ; 2        ; 0            ; 2            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
; PIO[7]   ; K1    ; 2        ; 0            ; 2            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+-------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                        ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+-------------------------------------------------+--------------------------------+---------------------+------------------+
; G1       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed    ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed    ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; F5       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed    ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; F6       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed    ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; D8       ; DIFFIO_RX_T18p, DIFFOUT_T18p, DEV_OE, Low_Speed ; Use as regular IO              ; LED[7]              ; Dual Purpose Pin ;
; D7       ; CONFIG_SEL, Low_Speed                           ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; E7       ; nCONFIG, Low_Speed                              ; Use as regular IO              ; RESET               ; Dual Purpose Pin ;
+----------+-------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 7 / 8 ( 88 % )   ; 3.3V          ; --           ;
; 1B       ; 4 / 10 ( 40 % )  ; 2.5V          ; --           ;
; 2        ; 13 / 16 ( 81 % ) ; 3.3V          ; --           ;
; 3        ; 28 / 30 ( 93 % ) ; 3.3V          ; --           ;
; 5        ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ;
; 6        ; 18 / 22 ( 82 % ) ; 3.3V          ; --           ;
; 8        ; 21 / 28 ( 75 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; A2       ; 248        ; 8        ; F_DI                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; F_CLK                                          ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 237        ; 8        ; BDBUS[0]                                       ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A6       ; 235        ; 8        ; BDBUS[3]                                       ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 233        ; 8        ; BDBUS[5]                                       ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 221        ; 8        ; LED[0]                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 223        ; 8        ; LED[1]                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 225        ; 8        ; LED[3]                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 227        ; 8        ; LED[2]                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 183        ; 6        ; DQ[15]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; A13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B1       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 250        ; 8        ; F_DO                                           ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B3       ; 241        ; 8        ; F_S                                            ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 243        ; 8        ; BDBUS[1]                                       ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 238        ; 8        ; BDBUS[2]                                       ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 236        ; 8        ; BDBUS[4]                                       ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; B8       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B9       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B10      ; 224        ; 8        ; LED[4]                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B12      ; 177        ; 6        ; DQ[13]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; B13      ; 181        ; 6        ; DQ[14]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 8          ; 1A       ; AIN[2]                                         ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 2          ; 1A       ; AIN[1]                                         ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; C4       ; 244        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; C5       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; C6       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C8       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C9       ; 222        ; 8        ; LED[5]                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 220        ; 8        ; LED[6]                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 182        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C12      ; 180        ; 6        ; DQ[12]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C13      ; 175        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 0          ; 1A       ; AIN[3]                                         ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ;            ;          ; ANAIN1                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; ADC_VREF                                       ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D6       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D7       ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 228        ; 8        ; LED[7]                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 186        ; 6        ; DQ[5]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D10      ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D11      ; 190        ; 6        ; DQ[0]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D12      ; 188        ; 6        ; DQ[11]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D13      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; E1       ; 14         ; 1A       ; AIN[0]                                         ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; REFGND                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; E3       ; 4          ; 1A       ; AIN[4]                                         ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 6          ; 1A       ; AIN[5]                                         ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 240        ; 8        ; USER_BTN                                       ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 234        ; 8        ; RESET                                          ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; On           ;
; E8       ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E9       ; 178        ; 6        ; DQM[0]                                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E10      ; 184        ; 6        ; DQ[4]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E11      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E12      ; 158        ; 6        ; DQ[9]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E13      ; 154        ; 6        ; DQ[10]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1A       ; AIN[6]                                         ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; F4       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; F6       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; F7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; F8       ; 176        ; 6        ; DQ[7]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F9       ; 172        ; 6        ; DQ[3]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F10      ; 174        ; 6        ; DQ[2]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F12      ; 156        ; 6        ; DQM[1]                                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F13      ; 152        ; 6        ; DQ[8]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; G2       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; G4       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ; 148        ; 6        ; DQ[6]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G10      ; 150        ; 6        ; DQ[1]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G12      ; 143        ; 5        ; D[14]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G13      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 42         ; 2        ; D[3]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 40         ; 2        ; D[2]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 38         ; 2        ; CLK12M                                         ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ; 142        ; 5        ; D[0]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H9       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H10      ; 138        ; 5        ; D[12]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; H13      ; 139        ; 5        ; D[13]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 37         ; 2        ; D[4]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 39         ; 2        ; D[5]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; J5       ; 66         ; 3        ; SEN_INT1                                       ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; J6       ; 72         ; 3        ; SEN_SPC                                        ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; J7       ; 76         ; 3        ; SEN_SDI                                        ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; J8       ; 88         ; 3        ; A[3]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; J9       ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 122        ; 5        ; D[11]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J12      ; 134        ; 5        ; D[7]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 137        ; 5        ; D[8]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 57         ; 2        ; PIO[7]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 59         ; 2        ; PIO[6]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K5       ; 64         ; 3        ; SEN_SDO                                        ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; K6       ; 74         ; 3        ; A[0]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; K7       ; 78         ; 3        ; WE                                             ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; K8       ; 90         ; 3        ; BA[1]                                          ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K10      ; 120        ; 5        ; D[1]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K11      ; 121        ; 5        ; D[9]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 132        ; 5        ; D[10]                                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 58         ; 2        ; PIO[1]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 62         ; 3        ; SEN_INT2                                       ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; L5       ; 60         ; 3        ; SEN_CS                                         ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; L6       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L7       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; L10      ; 94         ; 3        ; A[7]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 86         ; 3        ; A[12]                                          ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 123        ; 5        ; D[6]                                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 41         ; 2        ; PIO[3]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 43         ; 2        ; PIO[2]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 56         ; 2        ; PIO[0]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 61         ; 3        ; CS                                             ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M5       ; 63         ; 3        ; A[1]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M6       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; M7       ; 70         ; 3        ; RAS                                            ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 73         ; 3        ; CKE                                            ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 75         ; 3        ; CLK                                            ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 92         ; 3        ; A[11]                                          ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 84         ; 3        ; A[5]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 82         ; 3        ; A[13]                                          ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M13      ; 80         ; 3        ; A[8]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; N2       ; 44         ; 2        ; PIO[5]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 46         ; 2        ; PIO[4]                                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 65         ; 3        ; A[10]                                          ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N5       ; 67         ; 3        ; A[2]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 68         ; 3        ; BA[0]                                          ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N7       ; 69         ; 3        ; CAS                                            ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N8       ; 71         ; 3        ; A[9]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 83         ; 3        ; A[6]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N10      ; 81         ; 3        ; A[4]                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N11      ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; N12      ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------+
; SDC pin name                  ; mclk|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                      ;
; Compensate clock              ; clock0                                                                      ;
; Compensated input/output pins ; --                                                                          ;
; Switchover type               ; --                                                                          ;
; Input frequency 0             ; 12.0 MHz                                                                    ;
; Input frequency 1             ; --                                                                          ;
; Nominal PFD frequency         ; 12.0 MHz                                                                    ;
; Nominal VCO frequency         ; 480.0 MHz                                                                   ;
; VCO post scale K counter      ; 2                                                                           ;
; VCO frequency control         ; Auto                                                                        ;
; VCO phase shift step          ; 260 ps                                                                      ;
; VCO multiply                  ; --                                                                          ;
; VCO divide                    ; --                                                                          ;
; Freq min lock                 ; 7.5 MHz                                                                     ;
; Freq max lock                 ; 16.25 MHz                                                                   ;
; M VCO Tap                     ; 0                                                                           ;
; M Initial                     ; 1                                                                           ;
; M value                       ; 40                                                                          ;
; N value                       ; 1                                                                           ;
; Charge pump current           ; setting 1                                                                   ;
; Loop filter resistance        ; setting 20                                                                  ;
; Loop filter capacitance       ; setting 0                                                                   ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                          ;
; Bandwidth type                ; Medium                                                                      ;
; Real time reconfigurable      ; Off                                                                         ;
; Scan chain MIF file           ; --                                                                          ;
; Preserve PLL counter order    ; Off                                                                         ;
; PLL location                  ; PLL_1                                                                       ;
; Inclk0 signal                 ; CLK12M                                                                      ;
; Inclk1 signal                 ; --                                                                          ;
; Inclk0 signal type            ; Dedicated Pin                                                               ;
; Inclk1 signal type            ; --                                                                          ;
+-------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; Name                                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                     ;
+-----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 10   ; 1   ; 120.0 MHz        ; 0 (0 ps)    ; 11.25 (260 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; mclk|altpll_component|auto_generated|pll1|clk[0] ;
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 10   ; 1   ; 120.0 MHz        ; 0 (0 ps)    ; 11.25 (260 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; mclk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+


+-----------------------------------+
; I/O Assignment Warnings           ;
+----------+------------------------+
; Pin Name ; Reason                 ;
+----------+------------------------+
; LED[0]   ; Missing drive strength ;
; LED[1]   ; Missing drive strength ;
; LED[2]   ; Missing drive strength ;
; LED[3]   ; Missing drive strength ;
; LED[4]   ; Missing drive strength ;
; LED[5]   ; Missing drive strength ;
; LED[6]   ; Missing drive strength ;
; LED[7]   ; Missing drive strength ;
; SEN_SDI  ; Missing drive strength ;
; SEN_SPC  ; Missing drive strength ;
; SEN_CS   ; Missing drive strength ;
; F_S      ; Missing drive strength ;
; F_CLK    ; Missing drive strength ;
; F_DI     ; Missing drive strength ;
; DQM[0]   ; Missing drive strength ;
; DQM[1]   ; Missing drive strength ;
; A[0]     ; Missing drive strength ;
; A[1]     ; Missing drive strength ;
; A[2]     ; Missing drive strength ;
; A[3]     ; Missing drive strength ;
; A[4]     ; Missing drive strength ;
; A[5]     ; Missing drive strength ;
; A[6]     ; Missing drive strength ;
; A[7]     ; Missing drive strength ;
; A[8]     ; Missing drive strength ;
; A[9]     ; Missing drive strength ;
; A[10]    ; Missing drive strength ;
; A[11]    ; Missing drive strength ;
; A[12]    ; Missing drive strength ;
; A[13]    ; Missing drive strength ;
; BA[0]    ; Missing drive strength ;
; BA[1]    ; Missing drive strength ;
; CLK      ; Missing drive strength ;
; CKE      ; Missing drive strength ;
; RAS      ; Missing drive strength ;
; WE       ; Missing drive strength ;
; CS       ; Missing drive strength ;
; CAS      ; Missing drive strength ;
; PIO[6]   ; Missing drive strength ;
; PIO[7]   ; Missing drive strength ;
; BDBUS[2] ; Missing drive strength ;
; BDBUS[3] ; Missing drive strength ;
; BDBUS[4] ; Missing drive strength ;
; BDBUS[5] ; Missing drive strength ;
; D[0]     ; Missing drive strength ;
; D[1]     ; Missing drive strength ;
; D[2]     ; Missing drive strength ;
; D[3]     ; Missing drive strength ;
; D[4]     ; Missing drive strength ;
; D[5]     ; Missing drive strength ;
; D[6]     ; Missing drive strength ;
; D[7]     ; Missing drive strength ;
; D[8]     ; Missing drive strength ;
; D[9]     ; Missing drive strength ;
; D[10]    ; Missing drive strength ;
; D[11]    ; Missing drive strength ;
; D[12]    ; Missing drive strength ;
; D[13]    ; Missing drive strength ;
; D[14]    ; Missing drive strength ;
; PIO[0]   ; Missing drive strength ;
; PIO[1]   ; Missing drive strength ;
; PIO[2]   ; Missing drive strength ;
; PIO[3]   ; Missing drive strength ;
; PIO[4]   ; Missing drive strength ;
; PIO[5]   ; Missing drive strength ;
; BDBUS[0] ; Missing drive strength ;
; BDBUS[1] ; Missing drive strength ;
; DQ[0]    ; Missing drive strength ;
; DQ[1]    ; Missing drive strength ;
; DQ[2]    ; Missing drive strength ;
; DQ[3]    ; Missing drive strength ;
; DQ[4]    ; Missing drive strength ;
; DQ[5]    ; Missing drive strength ;
; DQ[6]    ; Missing drive strength ;
; DQ[7]    ; Missing drive strength ;
; DQ[8]    ; Missing drive strength ;
; DQ[9]    ; Missing drive strength ;
; DQ[10]   ; Missing drive strength ;
; DQ[11]   ; Missing drive strength ;
; DQ[12]   ; Missing drive strength ;
; DQ[13]   ; Missing drive strength ;
; DQ[14]   ; Missing drive strength ;
; DQ[15]   ; Missing drive strength ;
+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                      ; Entity Name       ; Library Name ;
+--------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------+-------------------+--------------+
; |MAX1000_Replica1                          ; 7549 (2)    ; 390 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 97   ; 0            ; 7159 (2)     ; 72 (0)            ; 318 (0)          ; 0          ; |MAX1000_Replica1                                                                        ; MAX1000_Replica1  ; work         ;
;    |Replica1_CORE:ap1|                     ; 7234 (22)   ; 236 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6976 (22)    ; 61 (0)            ; 197 (0)          ; 0          ; |MAX1000_Replica1|Replica1_CORE:ap1                                                      ; Replica1_CORE     ; work         ;
;       |CPU_MX65:\gen_cpu0:c2:cpu|          ; 488 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 349 (0)      ; 21 (0)            ; 118 (0)          ; 0          ; |MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu                            ; CPU_MX65          ; work         ;
;          |cpu_clock_gen:clk|               ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 0 (0)            ; 0          ; |MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk          ; cpu_clock_gen     ; work         ;
;          |mx65:mx65_inst|                  ; 484 (484)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 347 (347)    ; 19 (19)           ; 118 (118)        ; 0          ; |MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst             ; mx65              ; work         ;
;       |INTBASIC:\basic2:rom|               ; 6556 (6556) ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6539 (6539)  ; 0 (0)             ; 17 (17)          ; 0          ; |MAX1000_Replica1|Replica1_CORE:ap1|INTBASIC:\basic2:rom                                 ; INTBASIC          ; work         ;
;       |pia_uart:pia|                       ; 172 (77)    ; 106 (60)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (17)      ; 40 (29)           ; 66 (31)          ; 0          ; |MAX1000_Replica1|Replica1_CORE:ap1|pia_uart:pia                                         ; pia_uart          ; work         ;
;          |uart_receive:recv|               ; 63 (63)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 8 (8)             ; 18 (18)          ; 0          ; |MAX1000_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv                       ; uart_receive      ; work         ;
;          |uart_send:send|                  ; 32 (32)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 3 (3)             ; 17 (17)          ; 0          ; |MAX1000_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send                          ; uart_send         ; work         ;
;    |frac_clk_div:cclk|                     ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; 0          ; |MAX1000_Replica1|frac_clk_div:cclk                                                      ; frac_clk_div      ; work         ;
;    |frac_clk_div:sclk|                     ; 37 (37)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 24 (24)          ; 0          ; |MAX1000_Replica1|frac_clk_div:sclk                                                      ; frac_clk_div      ; work         ;
;    |pll_clock:mclk|                        ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |MAX1000_Replica1|pll_clock:mclk                                                         ; pll_clock         ; work         ;
;       |altpll:altpll_component|            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |MAX1000_Replica1|pll_clock:mclk|altpll:altpll_component                                 ; altpll            ; work         ;
;          |pll_clock_altpll:auto_generated| ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |MAX1000_Replica1|pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated ; pll_clock_altpll  ; work         ;
;    |sdram_controller:sdram|                ; 220 (220)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (153)    ; 6 (6)             ; 61 (61)          ; 0          ; |MAX1000_Replica1|sdram_controller:sdram                                                 ; sdram_controller  ; work         ;
;    |sram_sdram_bridge:bridge|              ; 65 (65)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 5 (5)             ; 49 (49)          ; 0          ; |MAX1000_Replica1|sram_sdram_bridge:bridge                                               ; sram_sdram_bridge ; work         ;
+--------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; USER_BTN ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEN_INT1 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SEN_INT2 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SEN_SDI  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEN_SDO  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SEN_SPC  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEN_CS   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; F_S      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; F_CLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; F_DI     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; F_DO     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AIN[0]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AIN[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AIN[2]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AIN[3]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AIN[4]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AIN[5]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AIN[6]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DQM[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DQM[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; WE       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CS       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CAS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[6]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PIO[7]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; BDBUS[2] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; BDBUS[3] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; BDBUS[4] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; BDBUS[5] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[4]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[5]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[6]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[7]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[8]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[9]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[10]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[11]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[12]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[13]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[14]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PIO[0]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PIO[1]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PIO[2]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PIO[3]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PIO[4]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PIO[5]   ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; BDBUS[0] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; BDBUS[1] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DQ[0]    ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; DQ[1]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; DQ[2]    ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; DQ[3]    ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; DQ[4]    ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; DQ[5]    ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; DQ[6]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; DQ[7]    ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; DQ[8]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; DQ[9]    ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; DQ[10]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; DQ[11]   ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; DQ[12]   ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; DQ[13]   ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; DQ[14]   ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; DQ[15]   ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; RESET    ; Input    ; (6) 868 ps    ; (6) 868 ps    ; --                    ; --  ; --   ;
; CLK12M   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; USER_BTN                                                                                    ;                   ;         ;
; SEN_INT1                                                                                    ;                   ;         ;
; SEN_INT2                                                                                    ;                   ;         ;
; SEN_SDO                                                                                     ;                   ;         ;
; F_DO                                                                                        ;                   ;         ;
; AIN[0]                                                                                      ;                   ;         ;
; AIN[1]                                                                                      ;                   ;         ;
; AIN[2]                                                                                      ;                   ;         ;
; AIN[3]                                                                                      ;                   ;         ;
; AIN[4]                                                                                      ;                   ;         ;
; AIN[5]                                                                                      ;                   ;         ;
; AIN[6]                                                                                      ;                   ;         ;
; PIO[6]                                                                                      ;                   ;         ;
; PIO[7]                                                                                      ;                   ;         ;
; BDBUS[2]                                                                                    ;                   ;         ;
; BDBUS[3]                                                                                    ;                   ;         ;
; BDBUS[4]                                                                                    ;                   ;         ;
; BDBUS[5]                                                                                    ;                   ;         ;
; D[0]                                                                                        ;                   ;         ;
; D[1]                                                                                        ;                   ;         ;
; D[2]                                                                                        ;                   ;         ;
; D[3]                                                                                        ;                   ;         ;
; D[4]                                                                                        ;                   ;         ;
; D[5]                                                                                        ;                   ;         ;
; D[6]                                                                                        ;                   ;         ;
; D[7]                                                                                        ;                   ;         ;
; D[8]                                                                                        ;                   ;         ;
; D[9]                                                                                        ;                   ;         ;
; D[10]                                                                                       ;                   ;         ;
; D[11]                                                                                       ;                   ;         ;
; D[12]                                                                                       ;                   ;         ;
; D[13]                                                                                       ;                   ;         ;
; D[14]                                                                                       ;                   ;         ;
; PIO[0]                                                                                      ;                   ;         ;
; PIO[1]                                                                                      ;                   ;         ;
; PIO[2]                                                                                      ;                   ;         ;
; PIO[3]                                                                                      ;                   ;         ;
; PIO[4]                                                                                      ;                   ;         ;
; PIO[5]                                                                                      ;                   ;         ;
;      - LED[2]~output                                                                        ; 0                 ; 6       ;
; BDBUS[0]                                                                                    ;                   ;         ;
;      - Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|r                                   ; 1                 ; 6       ;
;      - LED[0]~output                                                                        ; 1                 ; 6       ;
; BDBUS[1]                                                                                    ;                   ;         ;
; DQ[0]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux86~0                                                       ; 0                 ; 6       ;
; DQ[1]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux85~0                                                       ; 1                 ; 0       ;
; DQ[2]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux84~0                                                       ; 0                 ; 6       ;
; DQ[3]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux83~0                                                       ; 1                 ; 6       ;
; DQ[4]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux82~0                                                       ; 0                 ; 6       ;
; DQ[5]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux81~0                                                       ; 0                 ; 6       ;
; DQ[6]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux80~0                                                       ; 0                 ; 0       ;
; DQ[7]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux79~0                                                       ; 1                 ; 6       ;
; DQ[8]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux78~0                                                       ; 1                 ; 0       ;
; DQ[9]                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|Mux77~0                                                       ; 0                 ; 6       ;
; DQ[10]                                                                                      ;                   ;         ;
;      - sdram_controller:sdram|Mux76~0                                                       ; 0                 ; 0       ;
; DQ[11]                                                                                      ;                   ;         ;
;      - sdram_controller:sdram|Mux75~0                                                       ; 0                 ; 6       ;
; DQ[12]                                                                                      ;                   ;         ;
;      - sdram_controller:sdram|Mux74~0                                                       ; 1                 ; 6       ;
; DQ[13]                                                                                      ;                   ;         ;
;      - sdram_controller:sdram|Mux73~0                                                       ; 1                 ; 6       ;
; DQ[14]                                                                                      ;                   ;         ;
;      - sdram_controller:sdram|Mux72~0                                                       ; 0                 ; 6       ;
; DQ[15]                                                                                      ;                   ;         ;
;      - sdram_controller:sdram|Mux71~0                                                       ; 1                 ; 6       ;
; RESET                                                                                       ;                   ;         ;
;      - sdram_controller:sdram|sdram_dqm[0]                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|sdram_dqm[1]                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|sdram_addr[5]                                                 ; 0                 ; 6       ;
;      - sdram_controller:sdram|sdram_ras_n                                                   ; 0                 ; 6       ;
;      - sdram_controller:sdram|sdram_we_n                                                    ; 0                 ; 6       ;
;      - sdram_controller:sdram|sdram_cas_n                                                   ; 0                 ; 6       ;
;      - sdram_controller:sdram|state[0]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|state[2]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|state[3]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|state[1]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count[0]                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count[1]                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count[3]                                                  ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|mrdy                                                        ; 1                 ; 6       ;
;      - sdram_controller:sdram|need_refresh                                                  ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|sdram_wr_n                                                  ; 1                 ; 6       ;
;      - sram_sdram_bridge:bridge|sdram_req                                                   ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|state                                                       ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|session_active                                              ; 0                 ; 6       ;
;      - sdram_controller:sdram|ready                                                         ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|refresh_pending                                             ; 0                 ; 6       ;
;      - Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]               ; 1                 ; 6       ;
;      - frac_clk_div:sclk|counter[0]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:sclk|counter[1]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:sclk|counter[2]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:sclk|counter[3]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:sclk|counter[4]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:sclk|counter[5]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:sclk|counter[6]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:sclk|counter[7]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[15]                                                          ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[14]                                                          ; 1                 ; 6       ;
;      - frac_clk_div:cclk|counter[0]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:cclk|counter[1]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:cclk|counter[2]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:cclk|counter[3]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:cclk|counter[4]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:cclk|counter[5]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:cclk|counter[6]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:cclk|counter[7]                                                         ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[13]                                                          ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[12]                                                          ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[11]                                                          ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[10]                                                          ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[9]                                                           ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[8]                                                           ; 1                 ; 6       ;
;      - pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|pll_lock_sync ; 0                 ; 6       ;
;      - cpu_reset_n~0                                                                        ; 0                 ; 6       ;
;      - sdram_controller:sdram|sdram_addr[4]~1                                               ; 0                 ; 6       ;
;      - sdram_controller:sdram|active_row[6]~0                                               ; 0                 ; 6       ;
;      - frac_clk_div:sclk|clk_i                                                              ; 1                 ; 6       ;
;      - sdram_controller:sdram|seq_count[13]~10                                              ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count[13]~12                                              ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count~16                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count~18                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count~20                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count~23                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count~25                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count~27                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|seq_count~30                                                  ; 0                 ; 6       ;
;      - sdram_controller:sdram|refresh_postponed                                             ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|sdram_req~1                                                 ; 0                 ; 6       ;
;      - sdram_controller:sdram|row_active~0                                                  ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|sdram_din[0]~0                                              ; 0                 ; 6       ;
;      - Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]               ; 1                 ; 6       ;
;      - Replica1_CORE:ap1|pia_uart:pia|data_out[4]~4                                         ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[14]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[6]                                                       ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|sram_dout[4]~1                                              ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[12]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[4]                                                       ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[13]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[5]                                                       ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[10]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[2]                                                       ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[9]                                                       ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[1]                                                       ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[8]                                                       ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[0]                                                       ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[11]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[3]                                                       ; 0                 ; 6       ;
;      - sdram_controller:sdram|ack~0                                                         ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|refresh_req~0                                               ; 0                 ; 6       ;
;      - sram_sdram_bridge:bridge|sdram_din[0]~1                                              ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[15]                                                      ; 0                 ; 6       ;
;      - sdram_controller:sdram|dout[7]                                                       ; 0                 ; 6       ;
;      - frac_clk_div:cclk|clk_i                                                              ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[7]                                                           ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[6]                                                           ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[5]                                                           ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[4]                                                           ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[3]                                                           ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[1]                                                           ; 1                 ; 6       ;
;      - frac_clk_div:sclk|accum[2]                                                           ; 1                 ; 6       ;
;      - sram_sdram_bridge:bridge|refresh_counter[9]~18                                       ; 0                 ; 6       ;
;      - pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|pll1          ; 1                 ; 6       ;
;      - sdram_controller:sdram|sdram_cke~feeder                                              ; 0                 ; 6       ;
; CLK12M                                                                                      ;                   ;         ;
+---------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK12M                                                                                  ; PIN_H6             ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; RESET                                                                                   ; PIN_E7             ; 97      ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]                  ; FF_X28_Y13_N31     ; 120     ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]                  ; FF_X28_Y13_N17     ; 54      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]                  ; FF_X28_Y13_N17     ; 68      ; Clock                                               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector15~1                 ; LCCOMB_X24_Y14_N14 ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector20~0                 ; LCCOMB_X24_Y14_N20 ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|WideOr23                     ; LCCOMB_X20_Y14_N30 ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|a[7]~12                      ; LCCOMB_X27_Y13_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[7]~11                    ; LCCOMB_X20_Y14_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[7]~3                     ; LCCOMB_X27_Y13_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|control.load_czid            ; LCCOMB_X22_Y15_N20 ; 3       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|dl[7]~13                     ; LCCOMB_X23_Y16_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[7]~8                     ; LCCOMB_X23_Y12_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pcl[7]~9                     ; LCCOMB_X24_Y13_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|s[7]~0                       ; LCCOMB_X24_Y13_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|x[7]~2                       ; LCCOMB_X20_Y15_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|x[7]~3                       ; LCCOMB_X27_Y13_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|y[7]~1                       ; LCCOMB_X27_Y13_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|Equal1~0                                                              ; LCCOMB_X23_Y14_N26 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|pia_uart:pia|cra[2]~1                                                 ; LCCOMB_X22_Y21_N4  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|pia_uart:pia|crb[2]~0                                                 ; LCCOMB_X23_Y20_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|pia_uart:pia|data_out[4]~4                                            ; LCCOMB_X23_Y20_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|pia_uart:pia|ddra[4]~2                                                ; LCCOMB_X22_Y21_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|pia_uart:pia|ddrb[4]~0                                                ; LCCOMB_X22_Y21_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|pia_uart:pia|process_0~0                                              ; LCCOMB_X19_Y24_N8  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|pia_uart:pia|tx_strobe_n~0                                            ; LCCOMB_X20_Y21_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Replica1_CORE:ap1|pia_uart:pia|uart_send:send|Selector8~0                               ; LCCOMB_X14_Y21_N28 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cpu_reset_n~0                                                                           ; LCCOMB_X23_Y20_N26 ; 172     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; frac_clk_div:cclk|Equal0~2                                                              ; LCCOMB_X11_Y22_N26 ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; frac_clk_div:cclk|clk_out                                                               ; LCCOMB_X11_Y22_N6  ; 2       ; Clock                                               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; frac_clk_div:sclk|Equal0~2                                                              ; LCCOMB_X15_Y23_N30 ; 24      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; frac_clk_div:sclk|clk_out                                                               ; LCCOMB_X15_Y23_N28 ; 46      ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 33      ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 121     ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_locked ; PLL_1              ; 3       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram|Mux10~1                                                          ; LCCOMB_X24_Y23_N0  ; 1       ; Latch enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram|Mux137~3                                                         ; LCCOMB_X24_Y23_N8  ; 1       ; Latch enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram|Mux2~3                                                           ; LCCOMB_X22_Y23_N4  ; 26      ; Latch enable                                        ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sdram_controller:sdram|active_row[6]~1                                                  ; LCCOMB_X23_Y21_N12 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram|sdram_dq_next[0]~0                                               ; LCCOMB_X25_Y23_N26 ; 17      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; sdram_controller:sdram|seq_count[13]~12                                                 ; LCCOMB_X24_Y24_N10 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sram_sdram_bridge:bridge|refresh_counter[9]~18                                          ; LCCOMB_X20_Y24_N28 ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sram_sdram_bridge:bridge|sdram_din[0]~0                                                 ; LCCOMB_X19_Y14_N16 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sram_sdram_bridge:bridge|sdram_din[0]~1                                                 ; LCCOMB_X20_Y18_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sram_sdram_bridge:bridge|sdram_req~1                                                    ; LCCOMB_X20_Y18_N22 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sram_sdram_bridge:bridge|sram_dout[4]~1                                                 ; LCCOMB_X23_Y20_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]                  ; FF_X28_Y13_N31     ; 120     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]                  ; FF_X28_Y13_N17     ; 68      ; 9                                    ; Global Clock         ; GCLK9            ; --                        ;
; cpu_reset_n~0                                                                           ; LCCOMB_X23_Y20_N26 ; 172     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; frac_clk_div:cclk|clk_out                                                               ; LCCOMB_X11_Y22_N6  ; 2       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; frac_clk_div:sclk|clk_out                                                               ; LCCOMB_X15_Y23_N28 ; 46      ; 7                                    ; Global Clock         ; GCLK0            ; --                        ;
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 33      ; 1                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 121     ; 18                                   ; Global Clock         ; GCLK4            ; --                        ;
; sdram_controller:sdram|Mux2~3                                                           ; LCCOMB_X22_Y23_N4  ; 26      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+-----------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                   ;
+-------------------------------------------------------------------------+---------+
; Name                                                                    ; Fan-Out ;
+-------------------------------------------------------------------------+---------+
; Replica1_CORE:ap1|INTBASIC:\basic2:rom|rom~20                           ; 2362    ;
; Replica1_CORE:ap1|INTBASIC:\basic2:rom|rom~19                           ; 2324    ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector41~2 ; 2287    ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector42~1 ; 2093    ;
; Replica1_CORE:ap1|INTBASIC:\basic2:rom|rom~15                           ; 1955    ;
; Replica1_CORE:ap1|INTBASIC:\basic2:rom|rom~16                           ; 1766    ;
; Replica1_CORE:ap1|INTBASIC:\basic2:rom|rom~14                           ; 1537    ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector35~1 ; 1337    ;
; Replica1_CORE:ap1|INTBASIC:\basic2:rom|rom~18                           ; 1071    ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector32~2 ; 920     ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector33~3 ; 662     ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector30~2 ; 603     ;
+-------------------------------------------------------------------------+---------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 9,088 / 27,275 ( 33 % ) ;
; C16 interconnects     ; 182 / 1,240 ( 15 % )    ;
; C4 interconnects      ; 4,501 / 20,832 ( 22 % ) ;
; Direct links          ; 612 / 27,275 ( 2 % )    ;
; Global clocks         ; 8 / 10 ( 80 % )         ;
; Local interconnects   ; 5,511 / 8,064 ( 68 % )  ;
; R24 interconnects     ; 165 / 1,320 ( 13 % )    ;
; R4 interconnects      ; 4,968 / 28,560 ( 17 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 15.50) ; Number of LABs  (Total = 487) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 1                             ;
; 2                                           ; 2                             ;
; 3                                           ; 2                             ;
; 4                                           ; 0                             ;
; 5                                           ; 0                             ;
; 6                                           ; 2                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 1                             ;
; 11                                          ; 3                             ;
; 12                                          ; 1                             ;
; 13                                          ; 11                            ;
; 14                                          ; 16                            ;
; 15                                          ; 32                            ;
; 16                                          ; 412                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.43) ; Number of LABs  (Total = 487) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 46                            ;
; 1 Clock                            ; 69                            ;
; 1 Clock enable                     ; 36                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 12                            ;
; 2 Clock enables                    ; 22                            ;
; 2 Clocks                           ; 16                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.28) ; Number of LABs  (Total = 487) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 0                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 0                             ;
; 13                                           ; 7                             ;
; 14                                           ; 14                            ;
; 15                                           ; 26                            ;
; 16                                           ; 352                           ;
; 17                                           ; 19                            ;
; 18                                           ; 14                            ;
; 19                                           ; 7                             ;
; 20                                           ; 8                             ;
; 21                                           ; 5                             ;
; 22                                           ; 5                             ;
; 23                                           ; 6                             ;
; 24                                           ; 6                             ;
; 25                                           ; 3                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 4.55) ; Number of LABs  (Total = 487) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 80                            ;
; 2                                               ; 59                            ;
; 3                                               ; 84                            ;
; 4                                               ; 84                            ;
; 5                                               ; 35                            ;
; 6                                               ; 50                            ;
; 7                                               ; 28                            ;
; 8                                               ; 12                            ;
; 9                                               ; 11                            ;
; 10                                              ; 4                             ;
; 11                                              ; 11                            ;
; 12                                              ; 7                             ;
; 13                                              ; 6                             ;
; 14                                              ; 7                             ;
; 15                                              ; 4                             ;
; 16                                              ; 3                             ;
; 17                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.21) ; Number of LABs  (Total = 487) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 1                             ;
; 4                                            ; 1                             ;
; 5                                            ; 2                             ;
; 6                                            ; 6                             ;
; 7                                            ; 29                            ;
; 8                                            ; 52                            ;
; 9                                            ; 56                            ;
; 10                                           ; 61                            ;
; 11                                           ; 55                            ;
; 12                                           ; 35                            ;
; 13                                           ; 36                            ;
; 14                                           ; 14                            ;
; 15                                           ; 13                            ;
; 16                                           ; 12                            ;
; 17                                           ; 7                             ;
; 18                                           ; 4                             ;
; 19                                           ; 10                            ;
; 20                                           ; 4                             ;
; 21                                           ; 4                             ;
; 22                                           ; 3                             ;
; 23                                           ; 4                             ;
; 24                                           ; 7                             ;
; 25                                           ; 3                             ;
; 26                                           ; 5                             ;
; 27                                           ; 9                             ;
; 28                                           ; 7                             ;
; 29                                           ; 5                             ;
; 30                                           ; 6                             ;
; 31                                           ; 7                             ;
; 32                                           ; 2                             ;
; 33                                           ; 4                             ;
; 34                                           ; 0                             ;
; 35                                           ; 5                             ;
; 36                                           ; 5                             ;
; 37                                           ; 8                             ;
; 38                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 97        ; 0            ; 97        ; 0            ; 0            ; 97        ; 97        ; 0            ; 97        ; 97        ; 0            ; 0            ; 0            ; 1            ; 59           ; 0            ; 0            ; 59           ; 1            ; 0            ; 28           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 97        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 97           ; 0         ; 97           ; 97           ; 0         ; 0         ; 97           ; 0         ; 0         ; 97           ; 97           ; 97           ; 96           ; 38           ; 97           ; 97           ; 38           ; 96           ; 97           ; 69           ; 97           ; 97           ; 97           ; 97           ; 97           ; 97           ; 0         ; 97           ; 97           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; USER_BTN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEN_INT1           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEN_INT2           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEN_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEN_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEN_SPC            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEN_CS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; F_S                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; F_CLK              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; F_DI               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; F_DO               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AIN[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AIN[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AIN[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AIN[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AIN[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AIN[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AIN[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQM[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQM[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[0]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[1]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[2]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[3]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[4]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[5]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[6]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[7]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[8]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[9]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[10]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[11]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[12]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[13]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BA[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BA[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CKE                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAS                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; WE                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CS                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CAS                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[0]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[1]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[2]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[3]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[4]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[5]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[6]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[7]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[8]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[9]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[10]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[11]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[12]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[13]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[14]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BDBUS[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[4]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[5]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[6]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[7]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[8]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[9]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[10]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[11]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[12]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[13]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[14]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DQ[15]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK12M             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; Off                    ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                ; Destination Clock(s)                                                                                                                          ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; mclk|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                               ; sdram_controller:sdram|need_refresh                                                                                                           ; 198.8             ;
; mclk|altpll_component|auto_generated|pll1|clk[1],Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0],Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]                                                                        ; 64.8              ;
; frac_clk_div:cclk|clk_i                                                                                                                                                                        ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]                                                                        ; 33.5              ;
; frac_clk_div:cclk|clk_i,Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]                                                                                                 ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]                                                                        ; 26.8              ;
; mclk|altpll_component|auto_generated|pll1|clk[1],Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0],Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]                                                                        ; 24.8              ;
; frac_clk_div:cclk|clk_i                                                                                                                                                                        ; frac_clk_div:cclk|clk_i                                                                                                                       ; 16.1              ;
; mclk|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                               ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0],Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] ; 14.6              ;
; mclk|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                               ; frac_clk_div:cclk|clk_i                                                                                                                       ; 6.4               ;
; mclk|altpll_component|auto_generated|pll1|clk[1],frac_clk_div:cclk|clk_i                                                                                                                       ; frac_clk_div:cclk|clk_i                                                                                                                       ; 6.4               ;
; mclk|altpll_component|auto_generated|pll1|clk[1],Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0],Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0],Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] ; 6.1               ;
; mclk|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                               ; sdram_controller:sdram|need_refresh,sdram_controller:sdram|seq_count[0]                                                                       ; 5.0               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------+
; Source Register                                                                    ; Destination Register                                                   ; Delay Added in ns ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------+
; sram_sdram_bridge:bridge|sdram_din[12]                                             ; sdram_controller:sdram|din_latched[4]                                  ; 8.524             ;
; sram_sdram_bridge:bridge|sdram_din[15]                                             ; sdram_controller:sdram|din_latched[7]                                  ; 8.386             ;
; sram_sdram_bridge:bridge|sdram_din[14]                                             ; sdram_controller:sdram|din_latched[6]                                  ; 8.386             ;
; sram_sdram_bridge:bridge|sdram_din[13]                                             ; sdram_controller:sdram|din_latched[5]                                  ; 8.386             ;
; sram_sdram_bridge:bridge|sdram_din[11]                                             ; sdram_controller:sdram|din_latched[3]                                  ; 8.386             ;
; sram_sdram_bridge:bridge|sdram_din[0]                                              ; sdram_controller:sdram|din_latched[0]                                  ; 8.383             ;
; sram_sdram_bridge:bridge|sdram_byte_en[1]                                          ; sdram_controller:sdram|byte_en_latched[1]                              ; 8.382             ;
; sram_sdram_bridge:bridge|sdram_byte_en[0]                                          ; sdram_controller:sdram|byte_en_latched[0]                              ; 8.382             ;
; sram_sdram_bridge:bridge|sdram_din[1]                                              ; sdram_controller:sdram|din_latched[1]                                  ; 8.023             ;
; sram_sdram_bridge:bridge|sdram_din[10]                                             ; sdram_controller:sdram|din_latched[2]                                  ; 7.749             ;
; sram_sdram_bridge:bridge|sdram_wr_n                                                ; sdram_controller:sdram|wr_n_latched                                    ; 7.593             ;
; sram_sdram_bridge:bridge|sdram_addr[13]                                            ; sdram_controller:sdram|addr_row_latched[5]                             ; 7.540             ;
; sram_sdram_bridge:bridge|sdram_addr[14]                                            ; sdram_controller:sdram|addr_row_latched[6]                             ; 7.528             ;
; sram_sdram_bridge:bridge|sdram_addr[5]                                             ; sdram_controller:sdram|addr_col_latched[5]                             ; 7.476             ;
; sram_sdram_bridge:bridge|sdram_addr[7]                                             ; sdram_controller:sdram|addr_col_latched[7]                             ; 7.473             ;
; sram_sdram_bridge:bridge|sdram_addr[6]                                             ; sdram_controller:sdram|addr_col_latched[6]                             ; 7.267             ;
; sram_sdram_bridge:bridge|sdram_addr[0]                                             ; sdram_controller:sdram|addr_col_latched[0]                             ; 7.209             ;
; sram_sdram_bridge:bridge|sdram_addr[2]                                             ; sdram_controller:sdram|addr_col_latched[2]                             ; 7.205             ;
; sram_sdram_bridge:bridge|sdram_addr[4]                                             ; sdram_controller:sdram|addr_col_latched[4]                             ; 7.172             ;
; sram_sdram_bridge:bridge|sdram_addr[1]                                             ; sdram_controller:sdram|addr_col_latched[1]                             ; 7.171             ;
; sram_sdram_bridge:bridge|sdram_addr[9]                                             ; sdram_controller:sdram|addr_row_latched[1]                             ; 7.170             ;
; sram_sdram_bridge:bridge|sdram_addr[3]                                             ; sdram_controller:sdram|addr_col_latched[3]                             ; 7.143             ;
; sram_sdram_bridge:bridge|sdram_addr[8]                                             ; sdram_controller:sdram|addr_row_latched[0]                             ; 7.104             ;
; sram_sdram_bridge:bridge|sdram_addr[11]                                            ; sdram_controller:sdram|addr_row_latched[3]                             ; 6.924             ;
; sram_sdram_bridge:bridge|sdram_addr[10]                                            ; sdram_controller:sdram|addr_row_latched[2]                             ; 6.923             ;
; sram_sdram_bridge:bridge|sdram_addr[12]                                            ; sdram_controller:sdram|addr_row_latched[4]                             ; 6.923             ;
; sram_sdram_bridge:bridge|mrdy                                                      ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0] ; 6.421             ;
; sram_sdram_bridge:bridge|sram_dout[3]                                              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[3]      ; 5.733             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]             ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] ; 5.482             ;
; sram_sdram_bridge:bridge|sram_dout[0]                                              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 5.308             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]             ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] ; 5.301             ;
; sram_sdram_bridge:bridge|sram_dout[6]                                              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[6]      ; 5.019             ;
; sdram_controller:sdram|state[0]                                                    ; sdram_controller:sdram|refresh_postponed_next                          ; 5.017             ;
; sram_sdram_bridge:bridge|sram_dout[1]                                              ; Replica1_CORE:ap1|pia_uart:pia|ddra[1]                                 ; 4.980             ;
; sram_sdram_bridge:bridge|sram_dout[5]                                              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|ir[5]       ; 4.953             ;
; sram_sdram_bridge:bridge|sram_dout[7]                                              ; Replica1_CORE:ap1|pia_uart:pia|ddrb[7]                                 ; 4.923             ;
; sram_sdram_bridge:bridge|sram_dout[2]                                              ; Replica1_CORE:ap1|pia_uart:pia|ddra[2]                                 ; 4.710             ;
; sdram_controller:sdram|seq_count[13]                                               ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[12]                                               ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[11]                                               ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[10]                                               ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[9]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[8]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[7]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[6]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[5]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[4]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[2]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[14]                                               ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[0]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[1]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; sdram_controller:sdram|seq_count[3]                                                ; sdram_controller:sdram|refresh_active                                  ; 4.461             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[6]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[5]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|s[5]                    ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[7]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[5]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[4]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[3]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[2]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[6]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|s[6]                    ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.PLA3              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.TREAD             ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|s[4]                    ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[4]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[4]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[0]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[0]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pcl[7]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[7]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|s[7]                    ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[7]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pcl[6]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pcl[5]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pcl[4]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.RTS4_RTI5         ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[1]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.IZY3              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.TWRITE            ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.TFIX              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.IZX4              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[1]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.RTS3_RTI4         ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.PHP2_BRK4         ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.JSR2              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.BRK2_JSR3         ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.BRK3_JSR4         ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.PHA2              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.ZPY2              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.RTI3              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.PLX2_RTX2         ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.PLP3              ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.IZX2_ZPX2         ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.IZY2_IZX3_JMPIND3 ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.JMPIND4           ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[6]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[5]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[3]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[2]                  ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]      ; 4.099             ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (119006): Selected device 10M08SAU169C8G for design "MAX1000_Replica1"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|pll1" as MAX 10 PLL type File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 10, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[0] port File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 10, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[1] port File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAU169C8GES is compatible
    Info (176445): Device 10M04SAU169C8G is compatible
    Info (176445): Device 10M16SAU169C8G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location G1
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location F5
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location F6
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (335093): The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'MAX1000_Replica1.sdc'
Warning (332174): Ignored filter at MAX1000_Replica1.sdc(4): MAX10_CLK1_50 could not be matched with a port File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc Line: 4
Warning (332049): Ignored create_clock at MAX1000_Replica1.sdc(4): Argument <targets> is an empty collection File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc Line: 4
    Info (332050): create_clock -name "clk_50" -period 20.000ns [get_ports {MAX10_CLK1_50}] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc Line: 4
Warning (332174): Ignored filter at MAX1000_Replica1.sdc(10): KEY[*] could not be matched with a port File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc Line: 10
Warning (332049): Ignored set_false_path at MAX1000_Replica1.sdc(10): Argument <from> is an empty collection File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc Line: 10
    Info (332050): set_false_path -from [get_ports {KEY[*]}] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc Line: 10
Warning (332174): Ignored filter at MAX1000_Replica1.sdc(11): LEDR[*] could not be matched with a port File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc Line: 11
Warning (332049): Ignored set_false_path at MAX1000_Replica1.sdc(11): Argument <to> is an empty collection File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc Line: 11
    Info (332050): set_false_path -to [get_ports {LEDR[*]}] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc Line: 11
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]  File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd Line: 22
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]~0 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd Line: 22
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]~1 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd Line: 22
Info (176353): Automatically promoted node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]  File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd Line: 22
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|z File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 41
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|c File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 40
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|d File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 44
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.BRK2_JSR3 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 69
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.PHP2_BRK4 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 69
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.BRK3_JSR4 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 69
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.PHA2 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 69
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.TWRITE File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 69
        Info (176357): Destination node Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.TMOD File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 69
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node frac_clk_div:sclk|clk_out  File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sdram_controller:sdram|Mux2~3  File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 467
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node frac_clk_div:cclk|clk_out  File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node cpu_reset_n~0  File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 256
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node LED[4]~output File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 23
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|pll1" output port clk[1] feeds output pin "CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v Line: 51
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLK_X" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170089): 4e+02 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:30
Info (11888): Total time spent on timing analysis during the Fitter is 2.48 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 59 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 20
    Info (169178): Pin SEN_INT1 uses I/O standard 3.3-V LVTTL at J5 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 26
    Info (169178): Pin SEN_INT2 uses I/O standard 3.3-V LVTTL at L4 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 27
    Info (169178): Pin SEN_SDO uses I/O standard 3.3-V LVTTL at K5 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 29
    Info (169178): Pin F_DO uses I/O standard 3.3-V LVTTL at B2 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 43
    Info (169178): Pin AIN[0] uses I/O standard 3.3-V LVTTL at E1 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 47
    Info (169178): Pin AIN[1] uses I/O standard 3.3-V LVTTL at C2 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 47
    Info (169178): Pin AIN[2] uses I/O standard 3.3-V LVTTL at C1 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 47
    Info (169178): Pin AIN[3] uses I/O standard 3.3-V LVTTL at D1 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 47
    Info (169178): Pin AIN[4] uses I/O standard 3.3-V LVTTL at E3 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 47
    Info (169178): Pin AIN[5] uses I/O standard 3.3-V LVTTL at E4 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 47
    Info (169178): Pin AIN[6] uses I/O standard 3.3-V LVTTL at F1 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 47
    Info (169178): Pin PIO[6] uses I/O standard 3.3-V LVTTL at K2 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169178): Pin PIO[7] uses I/O standard 3.3-V LVTTL at K1 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169178): Pin BDBUS[2] uses I/O standard 3.3-V LVTTL at B5 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169178): Pin BDBUS[3] uses I/O standard 3.3-V LVTTL at A6 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169178): Pin BDBUS[4] uses I/O standard 3.3-V LVTTL at B6 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169178): Pin BDBUS[5] uses I/O standard 3.3-V LVTTL at A7 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169178): Pin D[0] uses I/O standard 3.3-V LVTTL at H8 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[1] uses I/O standard 3.3-V LVTTL at K10 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[2] uses I/O standard 3.3-V LVTTL at H5 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[3] uses I/O standard 3.3-V LVTTL at H4 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[4] uses I/O standard 3.3-V LVTTL at J1 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[5] uses I/O standard 3.3-V LVTTL at J2 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[6] uses I/O standard 3.3-V LVTTL at L12 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[7] uses I/O standard 3.3-V LVTTL at J12 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[8] uses I/O standard 3.3-V LVTTL at J13 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[9] uses I/O standard 3.3-V LVTTL at K11 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[10] uses I/O standard 3.3-V LVTTL at K12 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[11] uses I/O standard 3.3-V LVTTL at J10 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[12] uses I/O standard 3.3-V LVTTL at H10 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[13] uses I/O standard 3.3-V LVTTL at H13 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin D[14] uses I/O standard 3.3-V LVTTL at G12 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169178): Pin PIO[0] uses I/O standard 3.3-V LVTTL at M3 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169178): Pin PIO[1] uses I/O standard 3.3-V LVTTL at L3 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169178): Pin PIO[2] uses I/O standard 3.3-V LVTTL at M2 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169178): Pin PIO[3] uses I/O standard 3.3-V LVTTL at M1 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169178): Pin PIO[4] uses I/O standard 3.3-V LVTTL at N3 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169178): Pin PIO[5] uses I/O standard 3.3-V LVTTL at N2 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169178): Pin BDBUS[0] uses I/O standard 3.3-V LVTTL at A4 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169178): Pin BDBUS[1] uses I/O standard 3.3-V LVTTL at B4 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169178): Pin DQ[0] uses I/O standard 3.3-V LVTTL at D11 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[1] uses I/O standard 3.3-V LVTTL at G10 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[2] uses I/O standard 3.3-V LVTTL at F10 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[3] uses I/O standard 3.3-V LVTTL at F9 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[4] uses I/O standard 3.3-V LVTTL at E10 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[5] uses I/O standard 3.3-V LVTTL at D9 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[6] uses I/O standard 3.3-V LVTTL at G9 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[7] uses I/O standard 3.3-V LVTTL at F8 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[8] uses I/O standard 3.3-V LVTTL at F13 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[9] uses I/O standard 3.3-V LVTTL at E12 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[10] uses I/O standard 3.3-V LVTTL at E13 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[11] uses I/O standard 3.3-V LVTTL at D12 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[12] uses I/O standard 3.3-V LVTTL at C12 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[13] uses I/O standard 3.3-V LVTTL at B12 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[14] uses I/O standard 3.3-V LVTTL at B13 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin DQ[15] uses I/O standard 3.3-V LVTTL at A12 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 51
    Info (169178): Pin RESET uses I/O standard 3.3 V Schmitt Trigger at E7 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 19
    Info (169178): Pin CLK12M uses I/O standard 3.3-V LVTTL at H6 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 18
Warning (169064): Following 29 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin PIO[6] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169065): Pin PIO[7] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169065): Pin BDBUS[2] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169065): Pin BDBUS[3] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169065): Pin BDBUS[4] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169065): Pin BDBUS[5] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169065): Pin D[0] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[1] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[2] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[3] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[4] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[5] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[6] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[7] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[8] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[9] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[10] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[11] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[12] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[13] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin D[14] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 46
    Info (169065): Pin PIO[0] has a permanently enabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169065): Pin PIO[1] has a permanently enabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169065): Pin PIO[2] has a permanently enabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169065): Pin PIO[3] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169065): Pin PIO[4] has a permanently enabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169065): Pin PIO[5] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 34
    Info (169065): Pin BDBUS[0] has a permanently disabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
    Info (169065): Pin BDBUS[1] has a permanently enabled output enable File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd Line: 37
Warning (169202): Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs.
Info (144001): Generated suppressed messages file /home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/output_files/MAX1000_Replica1.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 6682 megabytes
    Info: Processing ended: Mon Feb 23 17:01:52 2026
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/output_files/MAX1000_Replica1.fit.smsg.


