Running in Lattice mode

Starting:    D:\Programs\LatticeDiamond\diamond\3.9_x64\synpbase\bin64\mbin\synplify.exe
Install:     D:\Programs\LatticeDiamond\diamond\3.9_x64\synpbase
Hostname:    LAPTOP-3NF0UC83
Date:        Tue Mar 20 18:51:19 2018
Version:     L-2016.09L-1

Arguments:   -product synplify_pro -tcl D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/FipsyBaseline_DiamondProject/Implementation/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
TCL script complete: "D:/Programs/Hubic/Maker/Business/FPGA/Education/fipsy-fpga-edu/FipsyBaseline_DiamondProject/Implementation/launch_synplify.tcl"
New HDL Analyst: enabled
log file: "D:\Programs\Hubic\Maker\Business\FPGA\Education\fipsy-fpga-edu\FipsyBaseline_DiamondProject\Implementation\Implementation.srr"
Running: Implementation in foreground

Running Implementation_syn|Implementation

Running: compile (Compile) on Implementation_syn|Implementation
# Tue Mar 20 18:52:12 2018

Running: compile_flow (Compile Process) on Implementation_syn|Implementation
# Tue Mar 20 18:52:12 2018

Running: compiler (Compile Input) on Implementation_syn|Implementation
# Tue Mar 20 18:52:12 2018
Copied D:\Programs\Hubic\Maker\Business\FPGA\Education\fipsy-fpga-edu\FipsyBaseline_DiamondProject\Implementation\synwork\Implementation_comp.srs to D:\Programs\Hubic\Maker\Business\FPGA\Education\fipsy-fpga-edu\FipsyBaseline_DiamondProject\Implementation\Implementation.srs

compiler completed
# Tue Mar 20 18:52:16 2018

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on Implementation_syn|Implementation
# Tue Mar 20 18:52:16 2018

multi_srs_gen completed
# Tue Mar 20 18:52:16 2018

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Programs\Hubic\Maker\Business\FPGA\Education\fipsy-fpga-edu\FipsyBaseline_DiamondProject\Implementation\synwork\Implementation_mult.srs to D:\Programs\Hubic\Maker\Business\FPGA\Education\fipsy-fpga-edu\FipsyBaseline_DiamondProject\Implementation\Implementation.srs
Complete: Compile Process on Implementation_syn|Implementation

Running: premap (Pre-mapping) on Implementation_syn|Implementation
# Tue Mar 20 18:52:16 2018

premap completed with warnings
# Tue Mar 20 18:52:18 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on Implementation_syn|Implementation

Running: map (Map) on Implementation_syn|Implementation
# Tue Mar 20 18:52:18 2018

Running: fpga_mapper (Map & Optimize) on Implementation_syn|Implementation
# Tue Mar 20 18:52:18 2018
Copied D:\Programs\Hubic\Maker\Business\FPGA\Education\fipsy-fpga-edu\FipsyBaseline_DiamondProject\Implementation\synwork\Implementation_m.srm to D:\Programs\Hubic\Maker\Business\FPGA\Education\fipsy-fpga-edu\FipsyBaseline_DiamondProject\Implementation\Implementation.srm

fpga_mapper completed with warnings
# Tue Mar 20 18:52:20 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on Implementation_syn|Implementation
Complete: Logic Synthesis on Implementation_syn|Implementation
Loaded XDM (Hierarchy) data base - elapsed time 0:2 Blocks=3
@N Implementation 'D:\Programs\Hubic\Maker\Business\FPGA\Education\fipsy-fpga-edu\FipsyBaseline_DiamondProject\Implementation\Implementation_syn.prj|Implementation' design hierarchy loaded from database
exit status=0
