// Seed: 388259884
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  inout wire id_39;
  output wire id_38;
  inout wire id_37;
  output wire id_36;
  input wire id_35;
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  output tri id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  assign module_1.id_1 = 0;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_40;
  wire  id_41;
  wire  id_42;
  assign id_29 = id_40 == 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_2 = 32'd37,
    parameter id_3 = 32'd59,
    parameter id_8 = 32'd28
) (
    input wand _id_0,
    output supply0 id_1,
    input wire _id_2,
    input supply1 _id_3,
    output supply1 id_4,
    input uwire id_5,
    input supply0 id_6,
    output supply0 id_7,
    output tri0 _id_8,
    output supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    input wor id_12,
    output wire id_13,
    output supply1 id_14,
    input wand id_15,
    inout uwire id_16,
    input wor id_17
);
  uwire [-1 : id_3] id_19 = 1'd0;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  logic [id_8 : id_2  -  (  id_0  )] id_20;
  ;
  wire id_21 = ~id_2 || id_0 || -1 & id_3 || id_0 || id_20 || -1 || id_11 && 1 && -1 || -1;
  logic id_22;
  logic [-1 : (  -1  |  -1 'b0 )] id_23 = 1 == 1;
  wire id_24;
endmodule
