-- generated by newgenasym Wed Jun 05 09:15:43 2019

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity led is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\10\:      INOUT  STD_LOGIC;    
	\11\:      INOUT  STD_LOGIC;    
	\12\:      INOUT  STD_LOGIC;    
	\13\:      INOUT  STD_LOGIC;    
	\14\:      INOUT  STD_LOGIC;    
	\15\:      INOUT  STD_LOGIC;    
	\16\:      INOUT  STD_LOGIC;    
	\17\:      INOUT  STD_LOGIC;    
	\18\:      INOUT  STD_LOGIC;    
	\1a\:      INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\2a\:      INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\3a\:      INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\4a\:      INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	\6\:       INOUT  STD_LOGIC;    
	\7\:       INOUT  STD_LOGIC;    
	\8\:       INOUT  STD_LOGIC;    
	\9\:       INOUT  STD_LOGIC;    
	A:         INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC;    
	BA:        INOUT  STD_LOGIC;    
	BC:        INOUT  STD_LOGIC;    
	C:         INOUT  STD_LOGIC;    
	C0:        INOUT  STD_LOGIC;    
	C1:        INOUT  STD_LOGIC;    
	C2:        INOUT  STD_LOGIC;    
	C3:        INOUT  STD_LOGIC;    
	C4:        INOUT  STD_LOGIC;    
	C6:        INOUT  STD_LOGIC;    
	CA1:       INOUT  STD_LOGIC;    
	CA2:       INOUT  STD_LOGIC;    
	D:         INOUT  STD_LOGIC;    
	DP:        INOUT  STD_LOGIC;    
	E:         INOUT  STD_LOGIC;    
	F:         INOUT  STD_LOGIC;    
	G:         INOUT  STD_LOGIC;    
	GA:        INOUT  STD_LOGIC;    
	GC:        INOUT  STD_LOGIC;    
	K:         INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	R:         INOUT  STD_LOGIC;    
	RA:        INOUT  STD_LOGIC;    
	RC:        INOUT  STD_LOGIC;    
	YA:        INOUT  STD_LOGIC;    
	YC:        INOUT  STD_LOGIC;    
	ZA:        INOUT  STD_LOGIC);
end led;
