vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\mux_3to1_16bit.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\execute_instruction.vhd"
