/*


 Copyright (c) 2002-2017 Microsemi Corporation "Microsemi". All Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted but only in
 connection with products utilizing the Microsemi switch and PHY products.
 Permission is also granted for you to integrate into other products, disclose,
 transmit and distribute the software only in an absolute machine readable format
 (e.g. HEX file) and only in or with products utilizing the Microsemi switch and
 PHY products.  The source code of the software may not be disclosed, transmitted
 or distributed without the prior written permission of Microsemi.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software.  Microsemi retains all ownership,
 copyright, trade secret and proprietary rights in the software and its source code,
 including all modifications thereto.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL WARRANTIES
 OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES ARE EXPRESS,
 IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION, WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND NON-INFRINGEMENT.

*/
#ifndef _VTSS_DAYTONA_REG_INIT_GCB_H
#define _VTSS_DAYTONA_REG_INIT_GCB_H

// Settings for mode PSS

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSS                                    VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSS                                    VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSS                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSS                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PSS_W

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSS_W                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSS_W                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSS_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSS_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSS_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSS_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSS_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSS_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSS_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSS_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSS_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSS_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSS_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSS_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSS_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSS_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSS_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSS_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSS_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSS_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSS_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSS_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSS_W                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSS_W                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSS_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSS_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSS_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PSOC_a

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSOC_a                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSOC_a                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSOC_a                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSOC_a                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PSOC_Wa

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSOC_Wa                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSOC_Wa                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSOC_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSOC_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PSOC_s

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSOC_s                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSOC_s                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSOC_s                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSOC_s                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PSOC_Ws

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSOC_Ws                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSOC_Ws                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSOC_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSOC_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PEO_WMWa

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_WMWa                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_WMWa                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_WMWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_WMWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PEO_WMWs

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_WMWs                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_WMWs                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_WMWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_WMWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PEE_W

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_W                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_W                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_W                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_W                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEE_MW

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_MW                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_MW                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_MW                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_MW                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_MW                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_MW                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_MW                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_MW                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_MW                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_MW                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_MW                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_MW                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_MW                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_MW                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_MW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_MW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_MW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_MW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_MW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_MW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_MW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_MW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_MW                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_MW                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_MW                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_MW                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_MW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode XAUI_2M_PEE_MW

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_XAUI_2M_PEE_MW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_XAUI_2M_PEE_MW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_XAUI_2M_PEE_MW                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_XAUI_2M_PEE_MW                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_XAUI_2M_PEE_MW                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_XAUI_2M_PEE_MW                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_XAUI_2M_PEE_MW                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_XAUI_2M_PEE_MW                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_XAUI_2M_PEE_MW                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_XAUI_2M_PEE_MW                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_XAUI_2M_PEE_MW                    VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_XAUI_2M_PEE_MW                    VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_XAUI_2M_PEE_MW                    VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_XAUI_2M_PEE_MW                    VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_XAUI_2M_PEE_MW              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_XAUI_2M_PEE_MW              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_XAUI_2M_PEE_MW              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_XAUI_2M_PEE_MW              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_XAUI_2M_PEE_MW              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_XAUI_2M_PEE_MW              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_XAUI_2M_PEE_MW              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_XAUI_2M_PEE_MW              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_XAUI_2M_PEE_MW                VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_XAUI_2M_PEE_MW                VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_XAUI_2M_PEE_MW                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_XAUI_2M_PEE_MW                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_XAUI_2M_PEE_MW               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEE_P

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_P                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_P                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_P                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_P                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEE_P_S

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_P_S                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_P_S                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_P_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_P_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_P_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_P_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_P_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_P_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_P_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_P_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_P_S                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_P_S                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_P_S                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_P_S                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_P_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_P_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_P_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_P_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_P_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_P_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_P_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_P_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_P_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_P_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_P_S                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_P_S                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_P_S                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PEE_MP

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_MP                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_MP                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_MP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_MP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_MP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_MP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_MP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_MP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_MP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_MP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_MP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_MP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_MP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_MP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_MP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_MP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_MP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_MP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_MP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_MP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_MP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_MP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_MP                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_MP                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_MP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_MP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_MP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode XAUI_2M_PEE_MP

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_XAUI_2M_PEE_MP                         VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_XAUI_2M_PEE_MP                         VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_XAUI_2M_PEE_MP                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_XAUI_2M_PEE_MP                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_XAUI_2M_PEE_MP                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_XAUI_2M_PEE_MP                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_XAUI_2M_PEE_MP                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_XAUI_2M_PEE_MP                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_XAUI_2M_PEE_MP                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_XAUI_2M_PEE_MP                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_XAUI_2M_PEE_MP                    VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_XAUI_2M_PEE_MP                    VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_XAUI_2M_PEE_MP                    VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_XAUI_2M_PEE_MP                    VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_XAUI_2M_PEE_MP              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_XAUI_2M_PEE_MP              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_XAUI_2M_PEE_MP              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_XAUI_2M_PEE_MP              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_XAUI_2M_PEE_MP              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_XAUI_2M_PEE_MP              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_XAUI_2M_PEE_MP              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_XAUI_2M_PEE_MP              VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_XAUI_2M_PEE_MP                VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_XAUI_2M_PEE_MP                VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_XAUI_2M_PEE_MP                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_XAUI_2M_PEE_MP                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_XAUI_2M_PEE_MP               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PFF_P

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PFF_P                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PFF_P                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PFF_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PFF_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PFF_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PFF_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PFF_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PFF_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PFF_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PFF_P                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PFF_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PFF_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PFF_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PFF_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PFF_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PFF_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PFF_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PFF_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PFF_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PFF_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PFF_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PFF_P                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PFF_P                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PFF_P                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PFF_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PFF_P                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PFF_P                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEO_Wa

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_Wa                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_Wa                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_Wa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_Wa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_Wa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_Wa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_Wa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_Wa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_Wa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_Wa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_Wa                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_Wa                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_Wa                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_Wa                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_Wa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_Wa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_Wa                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_Wa                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEO_MWa

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_MWa                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_MWa                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_MWa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_MWa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_MWa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_MWa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_MWa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_MWa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_MWa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_MWa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_MWa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_MWa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_MWa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_MWa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_MWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_MWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_MWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_MWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_MWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_MWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_MWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_MWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_MWa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_MWa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_MWa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_MWa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_MWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEO_Ws

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_Ws                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_Ws                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_Ws                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_Ws                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_Ws                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_Ws                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_Ws                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_Ws                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_Ws                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_Ws                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_Ws                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_Ws                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_Ws                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_Ws                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_Ws                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_Ws                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_Ws                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_Ws                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEO_MWs

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_MWs                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_MWs                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_MWs                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_MWs                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_MWs                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_MWs                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_MWs                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_MWs                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_MWs                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_MWs                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_MWs                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_MWs                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_MWs                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_MWs                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_MWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_MWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_MWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_MWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_MWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_MWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_MWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_MWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_MWs                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_MWs                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_MWs                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_MWs                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_MWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEO_P2e_20

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_P2e_20                             VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_P2e_20                             VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_P2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_P2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_P2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_P2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_P2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_P2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_P2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_P2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_P2e_20                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_P2e_20                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_P2e_20                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_P2e_20                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_P2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_P2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_P2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_P2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_P2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_P2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_P2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_P2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_P2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_P2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_P2e_20                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_P2e_20                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_P2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEO_MP2e_20

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_MP2e_20                            VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_MP2e_20                            VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_MP2e_20                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_MP2e_20                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_MP2e_20                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_MP2e_20                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_MP2e_20                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_MP2e_20                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_MP2e_20                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_MP2e_20                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_MP2e_20                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_MP2e_20                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_MP2e_20                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_MP2e_20                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_MP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_MP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_MP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_MP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_MP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_MP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_MP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_MP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_MP2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_MP2e_20                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_MP2e_20                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_MP2e_20                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_MP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PEO_P2e_100

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_P2e_100                            VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_P2e_100                            VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_P2e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_P2e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_P2e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_P2e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_P2e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_P2e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_P2e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_P2e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_P2e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_P2e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_P2e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_P2e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_P2e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_P2e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_P2e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_P2e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_P2e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_P2e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_P2e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_P2e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_P2e_100                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_P2e_100                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_P2e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_P2e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_P2e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PEO_P1e_100

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_P1e_100                            VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_P1e_100                            VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_P1e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_P1e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_P1e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_P1e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_P1e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_P1e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_P1e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_P1e_100                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_P1e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_P1e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_P1e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_P1e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_P1e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_P1e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_P1e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_P1e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_P1e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_P1e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_P1e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_P1e_100                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_P1e_100                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_P1e_100                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_P1e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_P1e_100                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_P1e_100                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PFO_P2f

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PFO_P2f                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PFO_P2f                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PFO_P2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PFO_P2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PFO_P2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PFO_P2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PFO_P2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PFO_P2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PFO_P2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PFO_P2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PFO_P2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PFO_P2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PFO_P2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PFO_P2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PFO_P2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PFO_P2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PFO_P2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PFO_P2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PFO_P2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PFO_P2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PFO_P2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PFO_P2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PFO_P2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PFO_P2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PFO_P2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PFO_P2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PFO_P2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode PGO_2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PGO_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PGO_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PGO_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PGO_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PGO_2sub

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PGO_2sub                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PGO_2sub                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PGO_2sub                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PGO_2sub                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PGO_2subSmall

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PGO_2subSmall                          VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PGO_2subSmall                          VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PGO_2subSmall                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PGO_2subSmall                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode PGO_2gen

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PGO_2gen                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PGO_2gen                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2gen                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2gen                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2gen                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2gen                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2gen                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2gen                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2gen                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2gen                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PGO_2gen                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PGO_2gen                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PGO_2gen                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PGO_2gen                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PGO_2gen                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PGO_2gen                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PGO_2gen                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PGO_2gen                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PGO_2gen                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PGO_2gen                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PGO_2gen                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PGO_2gen                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PGO_2gen                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PGO_2gen                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PGO_2gen                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PGO_2gen                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PGO_2gen                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode BOO_2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOO_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOO_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOO_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOO_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOO_2e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOO_2e                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOO_2e                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOO_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOO_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOO_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOO_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOO_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOO_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOO_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOO_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOO_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOO_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOO_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOO_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOO_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOO_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOO_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOO_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOO_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOO_1e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOO_1e                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOO_1e                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOO_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOO_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOO_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOO_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOO_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOO_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOO_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOO_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOO_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOO_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOO_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOO_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOO_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOO_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOO_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOO_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOO_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOO_2f

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOO_2f                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOO_2f                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOO_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOO_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOO_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOO_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOO_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOO_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOO_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOO_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOO_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOO_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOO_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOO_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOO_2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOO_2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOO_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOO_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOO_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BMX_2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BMX_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BMX_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BMX_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BMX_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BMX_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BMX_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BMX_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BMX_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BMX_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BMX_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BMX_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BMX_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BMX_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BMX_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BMX_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BMX_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BMX_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BMX_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BMX_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BMX_2e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BMX_2e                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BMX_2e                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_2e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BMX_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BMX_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BMX_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BMX_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BMX_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BMX_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BMX_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BMX_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BMX_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BMX_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BMX_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BMX_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BMX_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BMX_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BMX_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BMX_2e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BMX_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BMX_1e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BMX_1e                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BMX_1e                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_1e                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BMX_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BMX_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BMX_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BMX_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BMX_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BMX_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BMX_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BMX_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BMX_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BMX_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BMX_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BMX_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BMX_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BMX_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BMX_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BMX_1e                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BMX_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BMX_2f

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BMX_2f                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BMX_2f                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BMX_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BMX_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BMX_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BMX_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BMX_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BMX_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BMX_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BMX_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BMX_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BMX_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BMX_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BMX_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BMX_2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BMX_2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BMX_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BMX_2f                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BMX_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOE_WMWa

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOE_WMWa                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOE_WMWa                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOE_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOE_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOE_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOE_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOE_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOE_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOE_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOE_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOE_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOE_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOE_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOE_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOE_WMWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOE_WMWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOE_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOE_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOE_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOE_WMWs

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOE_WMWs                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOE_WMWs                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOE_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOE_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOE_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOE_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOE_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOE_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOE_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOE_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOE_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOE_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOE_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOE_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOE_WMWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOE_WMWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOE_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOE_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOE_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOE_PMP2e_20

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOE_PMP2e_20                           VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOE_PMP2e_20                           VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_PMP2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_PMP2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_PMP2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_PMP2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_PMP2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_PMP2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_PMP2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_PMP2e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOE_PMP2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOE_PMP2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOE_PMP2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOE_PMP2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOE_PMP2e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOE_PMP2e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOE_PMP2e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOE_PMP2e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOE_PMP2e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOE_PMP2e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOE_PMP2e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOE_PMP2e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOE_PMP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOE_PMP2e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOE_PMP2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOE_PMP2e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOE_PMP2e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode BOE_PMP1e_20

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOE_PMP1e_20                           VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOE_PMP1e_20                           VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_PMP1e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_PMP1e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_PMP1e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_PMP1e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_PMP1e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_PMP1e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_PMP1e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_PMP1e_20                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOE_PMP1e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOE_PMP1e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOE_PMP1e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOE_PMP1e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOE_PMP1e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOE_PMP1e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOE_PMP1e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOE_PMP1e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOE_PMP1e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOE_PMP1e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOE_PMP1e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOE_PMP1e_20                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOE_PMP1e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOE_PMP1e_20                  VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOE_PMP1e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOE_PMP1e_20                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOE_PMP1e_20                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode BOEC_2e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOEC_2e                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOEC_2e                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOEC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOEC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOEC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOEC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOEC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOEC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOEC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOEC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOEC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOEC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOEC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOEC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOEC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOEC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOEC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOEC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOEC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOEC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOEC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOEC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOEC_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOEC_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOEC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOEC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOEC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOEC_1e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOEC_1e                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOEC_1e                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOEC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOEC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOEC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOEC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOEC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOEC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOEC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOEC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOEC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOEC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOEC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOEC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOEC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOEC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOEC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOEC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOEC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOEC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOEC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOEC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOEC_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOEC_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOEC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOEC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOEC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOG_2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOG_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOG_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOG_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOG_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOG_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOG_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOG_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOG_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOG_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOG_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOG_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOG_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOG_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOG_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOG_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOG_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOG_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOG_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOG_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOG_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOG_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOG_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOG_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOG_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOG_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOG_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOG_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode BOG_2sub

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOG_2sub                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOG_2sub                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOG_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOG_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOG_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOG_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOG_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOG_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOG_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOG_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOG_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOG_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOG_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOG_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOG_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOG_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOG_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOG_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOG_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOG_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOG_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOG_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOG_2sub                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOG_2sub                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOG_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOG_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOG_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode BOG_W2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOG_W2                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOG_W2                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOG_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOG_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOG_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOG_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOG_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOG_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOG_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOG_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOG_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOG_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOG_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOG_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOG_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOG_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOG_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOG_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOG_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOG_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOG_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOG_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOG_W2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOG_W2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOG_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOG_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOG_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode BOSC_a

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOSC_a                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOSC_a                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOSC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOSC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOSC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOSC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOSC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOSC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOSC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOSC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOSC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOSC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOSC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOSC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOSC_a                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOSC_a                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOSC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOSC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOSC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOSC_Wa

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOSC_Wa                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOSC_Wa                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOSC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOSC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOSC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOSC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOSC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOSC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOSC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOSC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOSC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOSC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOSC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOSC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOSC_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOSC_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOSC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOSC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOSC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOSC_s

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOSC_s                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOSC_s                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOSC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOSC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOSC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOSC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOSC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOSC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOSC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOSC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOSC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOSC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOSC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOSC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOSC_s                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOSC_s                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOSC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOSC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOSC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOSC_Ws

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOSC_Ws                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOSC_Ws                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOSC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOSC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOSC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOSC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOSC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOSC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOSC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOSC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOSC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOSC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOSC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOSC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOSC_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOSC_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOSC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOSC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOSC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BOFC_2f

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOFC_2f                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOFC_2f                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOFC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOFC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOFC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOFC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOFC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOFC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOFC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOFC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOFC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOFC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOFC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOFC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOFC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOFC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOFC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOFC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOFC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOFC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOFC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOFC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOFC_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOFC_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOFC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOFC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOFC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x1)


// Settings for mode BO8F

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BO8F                                   VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BO8F                                   VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BO8F                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BO8F                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BO8F                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BO8F                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BO8F                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BO8F                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BO8F                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BO8F                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BO8F                              VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BO8F                              VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BO8F                              VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BO8F                              VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BO8F                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BO8F                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BO8F                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BO8F                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x4)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BO8F                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BO8F                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BO8F                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BO8F                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BO8F                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BO8F                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BO8F                              VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BO8F                              VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BO8F                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TSOC_a

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSOC_a                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSOC_a                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_a                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSOC_a                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSOC_a                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSOC_a                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSOC_a                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSOC_a                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TSOC_Wa

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSOC_Wa                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSOC_Wa                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_Wa                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSOC_Wa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSOC_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSOC_Wa                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSOC_Wa                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSOC_Wa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TSOC_s

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSOC_s                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSOC_s                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_s                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSOC_s                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSOC_s                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSOC_s                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSOC_s                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSOC_s                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TSOC_Ws

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSOC_Ws                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSOC_Ws                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_Ws                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSOC_Ws                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSOC_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSOC_Ws                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSOC_Ws                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSOC_Ws                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEO_PMP_2e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_PMP_2e                             VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_PMP_2e                             VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PMP_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PMP_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PMP_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PMP_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PMP_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PMP_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PMP_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PMP_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_PMP_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_PMP_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_PMP_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_PMP_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_PMP_2e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_PMP_2e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_PMP_2e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_PMP_2e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_PMP_2e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_PMP_2e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_PMP_2e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_PMP_2e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_PMP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_PMP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_PMP_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_PMP_2e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_PMP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEO_PMP_1e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_PMP_1e                             VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_PMP_1e                             VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PMP_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PMP_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PMP_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PMP_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PMP_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PMP_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PMP_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PMP_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_PMP_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_PMP_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_PMP_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_PMP_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_PMP_1e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_PMP_1e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_PMP_1e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_PMP_1e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_PMP_1e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_PMP_1e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_PMP_1e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_PMP_1e                  VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_PMP_1e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_PMP_1e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_PMP_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_PMP_1e                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_PMP_1e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEO_PP_2e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_PP_2e                              VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_PP_2e                              VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PP_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PP_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PP_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PP_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PP_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PP_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PP_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PP_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_PP_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_PP_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_PP_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_PP_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_PP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_PP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_PP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_PP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_PP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_PP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_PP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_PP_2e                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_PP_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_PP_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_PP_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_PP_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_PP_2e                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TFO_PP2f

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TFO_PP2f                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TFO_PP2f                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TFO_PP2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TFO_PP2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TFO_PP2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TFO_PP2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TFO_PP2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TFO_PP2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TFO_PP2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TFO_PP2f                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TFO_PP2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TFO_PP2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TFO_PP2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TFO_PP2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TFO_PP2f                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TFO_PP2f                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TFO_PP2f                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TFO_PP2f                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TFO_PP2f                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TFO_PP2f                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TFO_PP2f                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TFO_PP2f                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TFO_PP2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TFO_PP2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TFO_PP2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TFO_PP2f                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TFO_PP2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEOC_2e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEOC_2e                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEOC_2e                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEOC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEOC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEOC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEOC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEOC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEOC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEOC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEOC_2e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEOC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEOC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEOC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEOC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEOC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEOC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEOC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEOC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEOC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEOC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEOC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEOC_2e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEOC_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEOC_2e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEOC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEOC_2e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEOC_2e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEOC_1e

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEOC_1e                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEOC_1e                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEOC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEOC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEOC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEOC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEOC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEOC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEOC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEOC_1e                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEOC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEOC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEOC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEOC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEOC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEOC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEOC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEOC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEOC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEOC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEOC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEOC_1e                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEOC_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEOC_1e                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEOC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEOC_1e                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEOC_1e                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TFOC_2f

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TFOC_2f                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TFOC_2f                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TFOC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TFOC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TFOC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TFOC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TFOC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TFOC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TFOC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TFOC_2f                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TFOC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TFOC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TFOC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TFOC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TFOC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TFOC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TFOC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TFOC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TFOC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TFOC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TFOC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TFOC_2f                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TFOC_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TFOC_2f                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TFOC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TFOC_2f                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TFOC_2f                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEO_WMWa

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_WMWa                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_WMWa                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_WMWa                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_WMWa                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_WMWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_WMWa                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_WMWa                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_WMWa                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEO_WMWs

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_WMWs                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_WMWs                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_WMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_WMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_WMWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_WMWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_WMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_WMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEO_PMWs

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_PMWs                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_PMWs                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PMWs                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_PMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_PMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_PMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_PMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_PMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_PMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_PMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_PMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_PMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_PMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_PMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_PMWs                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_PMWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_PMWs                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_PMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_PMWs                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_PMWs                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TGO_2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TGO_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TGO_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TGO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TGO_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TGO_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TGO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TGO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TGO_2sub

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TGO_2sub                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TGO_2sub                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_2sub                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TGO_2sub                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TGO_2sub                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TGO_2sub                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TGO_2sub                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TGO_2sub                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TGO_2subSmall

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TGO_2subSmall                          VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TGO_2subSmall                          VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_2subSmall                   VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TGO_2subSmall               VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TGO_2subSmall                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TGO_2subSmall                 VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TGO_2subSmall                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TGO_2subSmall                VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TGO_W2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TGO_W2                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TGO_W2                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_W2                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TGO_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TGO_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TGO_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TGO_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TGO_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TGO_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TGO_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TGO_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TGO_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TGO_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TGO_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TGO_W2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TGO_W2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TGO_W2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TGO_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TGO_W2                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TGO_W2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode T8FO

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_T8FO                                   VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_T8FO                                   VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_T8FO                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_T8FO                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_T8FO                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_T8FO                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_T8FO                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_T8FO                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_T8FO                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_T8FO                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_T8FO                              VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_T8FO                              VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_T8FO                              VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_T8FO                              VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_T8FO                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_T8FO                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_T8FO                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_T8FO                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_T8FO                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_T8FO                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_T8FO                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_T8FO                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_T8FO                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_T8FO                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_T8FO                              VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_T8FO                              VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_T8FO                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TOO_2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TOO_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TOO_2                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TOO_2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TOO_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TOO_2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TOO_2                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TOO_2                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TOO_2e2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TOO_2e2                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TOO_2e2                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_2e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_2e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_2e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_2e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_2e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_2e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_2e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_2e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TOO_2e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TOO_2e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TOO_2e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TOO_2e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TOO_2e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TOO_2e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TOO_2e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TOO_2e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TOO_2e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TOO_2e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TOO_2e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TOO_2e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TOO_2e2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TOO_2e2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TOO_2e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TOO_2e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TOO_2e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TOO_1e2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TOO_1e2                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TOO_1e2                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_1e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_1e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_1e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_1e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_1e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_1e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_1e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_1e2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TOO_1e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TOO_1e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TOO_1e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TOO_1e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TOO_1e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TOO_1e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TOO_1e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TOO_1e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TOO_1e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TOO_1e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TOO_1e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TOO_1e2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TOO_1e2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TOO_1e2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TOO_1e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TOO_1e2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TOO_1e2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TOO_2f2

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TOO_2f2                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TOO_2f2                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_2f2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_2f2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_2f2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_2f2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_2f2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_2f2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_2f2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_2f2                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TOO_2f2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TOO_2f2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TOO_2f2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TOO_2f2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TOO_2f2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TOO_2f2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TOO_2f2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TOO_2f2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TOO_2f2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TOO_2f2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TOO_2f2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TOO_2f2                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TOO_2f2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TOO_2f2                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TOO_2f2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TOO_2f2                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TOO_2f2                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEE_L

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_L                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_L                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_L                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_L                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_L                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_L                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_L                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_L                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_L                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_L                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_L                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_L                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_L                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_L                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_L                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_L                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_L                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_L                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_L                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_L                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_L                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_L                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_L                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_L                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_L                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_L                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_L                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEE_PMP_S

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_PMP_S                              VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_PMP_S                              VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PMP_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PMP_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PMP_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PMP_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PMP_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PMP_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PMP_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PMP_S                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_PMP_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_PMP_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_PMP_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_PMP_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_PMP_S                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_PMP_S                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_PMP_S                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_PMP_S                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_PMP_S                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_PMP_S                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_PMP_S                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_PMP_S                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_PMP_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_PMP_S                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_PMP_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_PMP_S                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_PMP_S                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEE_PMP_A

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_PMP_A                              VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_PMP_A                              VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PMP_A                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PMP_A                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PMP_A                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PMP_A                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PMP_A                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PMP_A                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PMP_A                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PMP_A                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_PMP_A                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_PMP_A                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_PMP_A                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_PMP_A                         VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_PMP_A                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_PMP_A                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_PMP_A                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_PMP_A                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_PMP_A                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_PMP_A                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_PMP_A                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_PMP_A                   VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_PMP_A                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_PMP_A                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_PMP_A                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_PMP_A                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_PMP_A                    VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEE_PMW

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_PMW                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_PMW                                VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PMW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PMW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PMW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PMW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PMW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PMW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PMW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PMW                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_PMW                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_PMW                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_PMW                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_PMW                           VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_PMW                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_PMW                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_PMW                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_PMW                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_PMW                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_PMW                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_PMW                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_PMW                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_PMW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_PMW                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_PMW                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_PMW                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_PMW                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEE_PP

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_PP                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_PP                                 VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PP                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_PP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_PP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_PP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_PP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_PP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_PP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_PP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_PP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_PP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_PP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_PP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_PP                      VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_PP                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_PP                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_PP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_PP                            VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_PP                       VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TEE_W

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_W                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_W                                  VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_W                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_W                       VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_W                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_W                         VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_W                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_W                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TFF

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TFF                                    VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TFF                                    VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TFF                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TFF                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TFF                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TFF                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TFF                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TFF                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TFF                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TFF                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TFF                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TFF                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TFF                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TFF                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TFF                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TFF                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TFF                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TFF                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TFF                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TFF                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TFF                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TFF                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TFF                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TFF                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TFF                               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TFF                               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TFF                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode TSS

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSS                                    VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSS                                    VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x2)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSS                             VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x3)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSS                         VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSS                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSS                           VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSS                               VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x1)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSS                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)


// Settings for mode DISABLED

#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_DISABLED                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_DISABLED                               VTSS_F_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_DISABLED                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_DISABLED                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_DISABLED                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_DISABLED                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_DISABLED                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_DISABLED                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_DISABLED                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_DISABLED                        VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_DISABLED                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_DISABLED                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_DISABLED                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_DISABLED                          VTSS_F_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_DISABLED                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_DISABLED                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_DISABLED                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_DISABLED                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_DISABLED                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_DISABLED                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_DISABLED                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_DISABLED                    VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_DISABLED                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_DISABLED                      VTSS_F_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_DISABLED                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_DISABLED                          VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0(0x0)
#define  VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_DISABLED                     VTSS_F_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1(0x0)




typedef enum {
    BM_GCB_PSS,
    BM_GCB_PSS_W,
    BM_GCB_PSOC_A,
    BM_GCB_PSOC_WA,
    BM_GCB_PSOC_S,
    BM_GCB_PSOC_WS,
    BM_GCB_PEO_WMWA,
    BM_GCB_PEO_WMWS,
    BM_GCB_PEE_W,
    BM_GCB_PEE_MW,
    BM_GCB_XAUI_2M_PEE_MW,
    BM_GCB_PEE_P,
    BM_GCB_PEE_P_S,
    BM_GCB_PEE_MP,
    BM_GCB_XAUI_2M_PEE_MP,
    BM_GCB_PFF_P,
    BM_GCB_PEO_WA,
    BM_GCB_PEO_MWA,
    BM_GCB_PEO_WS,
    BM_GCB_PEO_MWS,
    BM_GCB_PEO_P2E_20,
    BM_GCB_PEO_MP2E_20,
    BM_GCB_PEO_P2E_100,
    BM_GCB_PEO_P1E_100,
    BM_GCB_PFO_P2F,
    BM_GCB_PGO_2,
    BM_GCB_PGO_2SUB,
    BM_GCB_PGO_2SUBSMALL,
    BM_GCB_PGO_2GEN,
    BM_GCB_BOO_2,
    BM_GCB_BOO_2E,
    BM_GCB_BOO_1E,
    BM_GCB_BOO_2F,
    BM_GCB_BMX_2,
    BM_GCB_BMX_2E,
    BM_GCB_BMX_1E,
    BM_GCB_BMX_2F,
    BM_GCB_BOE_WMWA,
    BM_GCB_BOE_WMWS,
    BM_GCB_BOE_PMP2E_20,
    BM_GCB_BOE_PMP1E_20,
    BM_GCB_BOEC_2E,
    BM_GCB_BOEC_1E,
    BM_GCB_BOG_2,
    BM_GCB_BOG_2SUB,
    BM_GCB_BOG_W2,
    BM_GCB_BOSC_A,
    BM_GCB_BOSC_WA,
    BM_GCB_BOSC_S,
    BM_GCB_BOSC_WS,
    BM_GCB_BOFC_2F,
    BM_GCB_BO8F,
    BM_GCB_TSOC_A,
    BM_GCB_TSOC_WA,
    BM_GCB_TSOC_S,
    BM_GCB_TSOC_WS,
    BM_GCB_TEO_PMP_2E,
    BM_GCB_TEO_PMP_1E,
    BM_GCB_TEO_PP_2E,
    BM_GCB_TFO_PP2F,
    BM_GCB_TEOC_2E,
    BM_GCB_TEOC_1E,
    BM_GCB_TFOC_2F,
    BM_GCB_TEO_WMWA,
    BM_GCB_TEO_WMWS,
    BM_GCB_TEO_PMWS,
    BM_GCB_TGO_2,
    BM_GCB_TGO_2SUB,
    BM_GCB_TGO_2SUBSMALL,
    BM_GCB_TGO_W2,
    BM_GCB_T8FO,
    BM_GCB_TOO_2,
    BM_GCB_TOO_2E2,
    BM_GCB_TOO_1E2,
    BM_GCB_TOO_2F2,
    BM_GCB_TEE_L,
    BM_GCB_TEE_PMP_S,
    BM_GCB_TEE_PMP_A,
    BM_GCB_TEE_PMW,
    BM_GCB_TEE_PP,
    BM_GCB_TEE_W,
    BM_GCB_TFF,
    BM_GCB_TSS,
    BM_GCB_DISABLED,
    BM_GCB_LAST
} block_gcb_mode_t;

#endif /* _VTSS_DAYTONA_REG_INIT_GCB_H */
