{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678571106949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678571106950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 00:45:06 2023 " "Processing started: Sun Mar 12 00:45:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678571106950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678571106950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_test -c cpu_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_test -c cpu_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678571106950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678571107228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678571107228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/CPU/stack.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_files/CPU/stack.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678571113974 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OP_NAND_BIO verilog_files/CPU/opcodes.v 20 opcodes.v(21) " "Verilog HDL macro warning at opcodes.v(21): overriding existing definition for macro \"OP_NAND_BIO\", which was defined in \"verilog_files/CPU/opcodes.v\", line 20" {  } { { "verilog_files/CPU/opcodes.v" "" { Text "/home/plantator/SIFO/course_work/verilog_files/CPU/opcodes.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1678571113976 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OP_SRA_BIO verilog_files/CPU/opcodes.v 22 opcodes.v(23) " "Verilog HDL macro warning at opcodes.v(23): overriding existing definition for macro \"OP_SRA_BIO\", which was defined in \"verilog_files/CPU/opcodes.v\", line 22" {  } { { "verilog_files/CPU/opcodes.v" "" { Text "/home/plantator/SIFO/course_work/verilog_files/CPU/opcodes.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1678571113976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/CPU/opcodes.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_files/CPU/opcodes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678571113977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/CPU/control.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_files/CPU/control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678571113978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/CPU/cache.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_files/CPU/cache.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678571113979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/CPU/ALU.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_files/CPU/ALU.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678571113980 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "verilog_files/ram.v " "Can't analyze file -- file verilog_files/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678571113981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 0 0 " "Found 0 design units, including 0 entities, in source file memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678571113982 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "verilog_files/opcodes.v " "Can't analyze file -- file verilog_files/opcodes.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678571113984 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "cpu_test " "Top-level design entity \"cpu_test\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1678571114084 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678571114141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 00:45:14 2023 " "Processing ended: Sun Mar 12 00:45:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678571114141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678571114141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678571114141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678571114141 ""}
