// Seed: 4113273346
module module_0 #(
    parameter id_3 = 32'd67
);
  bit id_1;
  logic [7:0] id_2;
  assign module_1.id_11 = 0;
  localparam id_3 = -1;
  wire [id_3 : -1 'd0] id_4;
  always @(id_2[-1]) id_1 <= {1, id_2};
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    inout tri id_2,
    output tri id_3
    , id_10,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output supply1 id_8
);
  logic [1 'b0 : -1] id_11 = 1 != id_10;
  module_0 modCall_1 ();
endmodule
