INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kin/Desktop/FPGA/7_ram_ip/7_ram_ip.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kin/Desktop/FPGA/7_ram_ip/7_ram_ip.srcs/sources_1/new/ram_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_rw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kin/Desktop/FPGA/7_ram_ip/7_ram_ip.srcs/sources_1/new/top_ram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kin/Desktop/FPGA/7_ram_ip/7_ram_ip.srcs/sim_1/new/test_ram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ram_ip
