Analysis & Synthesis report for Proyecto
Sat Jun 11 23:19:52 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: armSingle:arm|controller:c|condlogic:cl|flopenr:flagreg1
 13. Parameter Settings for User Entity Instance: armSingle:arm|controller:c|condlogic:cl|flopenr:flagreg0
 14. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:PCSrcMux
 15. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|flopr:PCReg
 16. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|suma:pcadder1
 17. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|suma:pcadder2
 18. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:ra1mux
 19. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:ra2mux
 20. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:resmux
 21. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|alu:alu
 22. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|alu:alu|mux_2:sum_mux
 23. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|alu:alu|suma:sum_alu
 24. Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:MemtoRegMux
 25. Port Connectivity Checks: "dataMem:dmem"
 26. Port Connectivity Checks: "armSingle:arm|dataPath:dp|mux_2:ra1mux"
 27. Port Connectivity Checks: "armSingle:arm|dataPath:dp|suma:pcadder2"
 28. Port Connectivity Checks: "armSingle:arm|dataPath:dp|suma:pcadder1"
 29. Port Connectivity Checks: "armSingle:arm"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jun 11 23:19:51 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; Proyecto                                    ;
; Top-level Entity Name           ; topARM                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5633                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; topARM             ; Proyecto           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; instrucMem.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv         ;         ;
; MainDecoder.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/MainDecoder.sv        ;         ;
; ALUDecoder.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/ALUDecoder.sv         ;         ;
; Decoder.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/Decoder.sv            ;         ;
; condlogic.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/condlogic.sv          ;         ;
; controller.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/controller.sv         ;         ;
; flopenr.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/flopenr.sv            ;         ;
; suma.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/suma.sv               ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/alu.sv                ;         ;
; mux_2.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/mux_2.sv              ;         ;
; dataMem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataMem.sv            ;         ;
; rom.mem                          ; yes             ; User Unspecified File        ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/rom.mem               ;         ;
; extend.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/extend.sv             ;         ;
; registerFile.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/registerFile.sv       ;         ;
; regData.mem                      ; yes             ; User Unspecified File        ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/regData.mem           ;         ;
; flopr.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/flopr.sv              ;         ;
; dataPath.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataPath.sv           ;         ;
; armSingle.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/armSingle.sv          ;         ;
; topARM.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/topARM.sv             ;         ;
; pcLogic.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/pcLogic.sv            ;         ;
; instructions_file.mem            ; yes             ; User Unspecified File        ; C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instructions_file.mem ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 4411      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 4100      ;
;     -- 7 input functions                    ; 34        ;
;     -- 6 input functions                    ; 2919      ;
;     -- 5 input functions                    ; 97        ;
;     -- 4 input functions                    ; 71        ;
;     -- <=3 input functions                  ; 979       ;
;                                             ;           ;
; Dedicated logic registers                   ; 5633      ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 5633      ;
; Total fan-out                               ; 37051     ;
; Average fan-out                             ; 3.76      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                             ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                 ; Entity Name  ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------+--------------+--------------+
; |topARM                            ; 4100 (0)            ; 5633 (0)                  ; 0                 ; 0          ; 67   ; 0            ; |topARM                                                             ; topARM       ; work         ;
;    |armSingle:arm|                 ; 2378 (0)            ; 513 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm                                               ; armSingle    ; work         ;
;       |controller:c|               ; 11 (0)              ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|controller:c                                  ; controller   ; work         ;
;          |Decoder:dec|             ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|controller:c|Decoder:dec                      ; Decoder      ; work         ;
;             |ALUDecoder:ALUDeco|   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|controller:c|Decoder:dec|ALUDecoder:ALUDeco   ; ALUDecoder   ; work         ;
;             |MainDecoder:MainDeco| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|controller:c|Decoder:dec|MainDecoder:MainDeco ; MainDecoder  ; work         ;
;          |condlogic:cl|            ; 5 (4)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|controller:c|condlogic:cl                     ; condlogic    ; work         ;
;             |condcheck:cc|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|controller:c|condlogic:cl|condcheck:cc        ; condcheck    ; work         ;
;             |flopenr:flagreg1|     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|controller:c|condlogic:cl|flopenr:flagreg1    ; flopenr      ; work         ;
;       |dataPath:dp|                ; 2367 (0)            ; 512 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp                                   ; dataPath     ; work         ;
;          |alu:alu|                 ; 94 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|alu:alu                           ; alu          ; work         ;
;             |mux_2:sum_mux|        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|alu:alu|mux_2:sum_mux             ; mux_2        ; work         ;
;             |suma:sum_alu|         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|alu:alu|suma:sum_alu              ; suma         ; work         ;
;          |flopr:PCReg|             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|flopr:PCReg                       ; flopr        ; work         ;
;          |mux_2:MemtoRegMux|       ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|mux_2:MemtoRegMux                 ; mux_2        ; work         ;
;          |mux_2:ra1mux|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|mux_2:ra1mux                      ; mux_2        ; work         ;
;          |mux_2:ra2mux|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|mux_2:ra2mux                      ; mux_2        ; work         ;
;          |mux_2:resmux|            ; 1740 (1740)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|mux_2:resmux                      ; mux_2        ; work         ;
;          |registerFile:RegFile|    ; 406 (406)           ; 480 (480)                 ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|registerFile:RegFile              ; registerFile ; work         ;
;          |suma:pcadder1|           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|suma:pcadder1                     ; suma         ; work         ;
;          |suma:pcadder2|           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|armSingle:arm|dataPath:dp|suma:pcadder2                     ; suma         ; work         ;
;    |dataMem:dmem|                  ; 1692 (1692)         ; 5120 (5120)               ; 0                 ; 0          ; 0    ; 0            ; |topARM|dataMem:dmem                                                ; dataMem      ; work         ;
;    |instrucMem:imem|               ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topARM|instrucMem:imem                                             ; instrucMem   ; work         ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+---------------------------------------------------------------+--------------------+
; Register name                                                 ; Reason for Removal ;
+---------------------------------------------------------------+--------------------+
; armSingle:arm|controller:c|condlogic:cl|flopenr:flagreg0|q[1] ; Lost fanout        ;
; armSingle:arm|controller:c|condlogic:cl|flopenr:flagreg1|q[1] ; Lost fanout        ;
; armSingle:arm|controller:c|condlogic:cl|flopenr:flagreg0|q[0] ; Lost fanout        ;
; Total Number of Removed Registers = 3                         ;                    ;
+---------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5633  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5602  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; dataMem:dmem|RAM[0][0]                    ; 1       ;
; dataMem:dmem|RAM[16][0]                   ; 1       ;
; dataMem:dmem|RAM[4][0]                    ; 1       ;
; dataMem:dmem|RAM[8][0]                    ; 1       ;
; dataMem:dmem|RAM[2][0]                    ; 1       ;
; dataMem:dmem|RAM[18][0]                   ; 1       ;
; dataMem:dmem|RAM[10][0]                   ; 1       ;
; dataMem:dmem|RAM[1][0]                    ; 1       ;
; dataMem:dmem|RAM[5][0]                    ; 1       ;
; dataMem:dmem|RAM[13][0]                   ; 1       ;
; dataMem:dmem|RAM[11][0]                   ; 1       ;
; dataMem:dmem|RAM[15][0]                   ; 1       ;
; dataMem:dmem|RAM[8][2]                    ; 1       ;
; dataMem:dmem|RAM[12][2]                   ; 1       ;
; dataMem:dmem|RAM[1][2]                    ; 1       ;
; dataMem:dmem|RAM[5][2]                    ; 1       ;
; dataMem:dmem|RAM[13][2]                   ; 1       ;
; dataMem:dmem|RAM[17][2]                   ; 1       ;
; dataMem:dmem|RAM[2][2]                    ; 1       ;
; dataMem:dmem|RAM[10][2]                   ; 1       ;
; dataMem:dmem|RAM[7][2]                    ; 1       ;
; dataMem:dmem|RAM[15][2]                   ; 1       ;
; dataMem:dmem|RAM[12][3]                   ; 1       ;
; dataMem:dmem|RAM[10][3]                   ; 1       ;
; dataMem:dmem|RAM[11][3]                   ; 1       ;
; dataMem:dmem|RAM[0][4]                    ; 1       ;
; dataMem:dmem|RAM[1][4]                    ; 1       ;
; dataMem:dmem|RAM[16][4]                   ; 1       ;
; dataMem:dmem|RAM[17][4]                   ; 1       ;
; dataMem:dmem|RAM[4][4]                    ; 1       ;
; dataMem:dmem|RAM[7][4]                    ; 1       ;
; dataMem:dmem|RAM[9][4]                    ; 1       ;
; dataMem:dmem|RAM[32][5]                   ; 1       ;
; dataMem:dmem|RAM[48][5]                   ; 1       ;
; dataMem:dmem|RAM[64][5]                   ; 1       ;
; dataMem:dmem|RAM[80][5]                   ; 1       ;
; dataMem:dmem|RAM[96][5]                   ; 1       ;
; dataMem:dmem|RAM[112][5]                  ; 1       ;
; dataMem:dmem|RAM[128][5]                  ; 1       ;
; dataMem:dmem|RAM[144][5]                  ; 1       ;
; dataMem:dmem|RAM[160][5]                  ; 1       ;
; dataMem:dmem|RAM[176][5]                  ; 1       ;
; dataMem:dmem|RAM[192][5]                  ; 1       ;
; dataMem:dmem|RAM[208][5]                  ; 1       ;
; dataMem:dmem|RAM[224][5]                  ; 1       ;
; dataMem:dmem|RAM[240][5]                  ; 1       ;
; dataMem:dmem|RAM[20][5]                   ; 1       ;
; dataMem:dmem|RAM[36][5]                   ; 1       ;
; dataMem:dmem|RAM[52][5]                   ; 1       ;
; dataMem:dmem|RAM[68][5]                   ; 1       ;
; dataMem:dmem|RAM[84][5]                   ; 1       ;
; dataMem:dmem|RAM[100][5]                  ; 1       ;
; dataMem:dmem|RAM[116][5]                  ; 1       ;
; dataMem:dmem|RAM[132][5]                  ; 1       ;
; dataMem:dmem|RAM[148][5]                  ; 1       ;
; dataMem:dmem|RAM[164][5]                  ; 1       ;
; dataMem:dmem|RAM[180][5]                  ; 1       ;
; dataMem:dmem|RAM[196][5]                  ; 1       ;
; dataMem:dmem|RAM[212][5]                  ; 1       ;
; dataMem:dmem|RAM[228][5]                  ; 1       ;
; dataMem:dmem|RAM[244][5]                  ; 1       ;
; dataMem:dmem|RAM[24][5]                   ; 1       ;
; dataMem:dmem|RAM[40][5]                   ; 1       ;
; dataMem:dmem|RAM[56][5]                   ; 1       ;
; dataMem:dmem|RAM[72][5]                   ; 1       ;
; dataMem:dmem|RAM[88][5]                   ; 1       ;
; dataMem:dmem|RAM[104][5]                  ; 1       ;
; dataMem:dmem|RAM[120][5]                  ; 1       ;
; dataMem:dmem|RAM[136][5]                  ; 1       ;
; dataMem:dmem|RAM[152][5]                  ; 1       ;
; dataMem:dmem|RAM[168][5]                  ; 1       ;
; dataMem:dmem|RAM[184][5]                  ; 1       ;
; dataMem:dmem|RAM[200][5]                  ; 1       ;
; dataMem:dmem|RAM[216][5]                  ; 1       ;
; dataMem:dmem|RAM[232][5]                  ; 1       ;
; dataMem:dmem|RAM[248][5]                  ; 1       ;
; dataMem:dmem|RAM[28][5]                   ; 1       ;
; dataMem:dmem|RAM[44][5]                   ; 1       ;
; dataMem:dmem|RAM[60][5]                   ; 1       ;
; dataMem:dmem|RAM[76][5]                   ; 1       ;
; dataMem:dmem|RAM[92][5]                   ; 1       ;
; dataMem:dmem|RAM[108][5]                  ; 1       ;
; dataMem:dmem|RAM[124][5]                  ; 1       ;
; dataMem:dmem|RAM[140][5]                  ; 1       ;
; dataMem:dmem|RAM[156][5]                  ; 1       ;
; dataMem:dmem|RAM[172][5]                  ; 1       ;
; dataMem:dmem|RAM[188][5]                  ; 1       ;
; dataMem:dmem|RAM[204][5]                  ; 1       ;
; dataMem:dmem|RAM[220][5]                  ; 1       ;
; dataMem:dmem|RAM[236][5]                  ; 1       ;
; dataMem:dmem|RAM[252][5]                  ; 1       ;
; dataMem:dmem|RAM[33][5]                   ; 1       ;
; dataMem:dmem|RAM[49][5]                   ; 1       ;
; dataMem:dmem|RAM[25][5]                   ; 1       ;
; dataMem:dmem|RAM[41][5]                   ; 1       ;
; dataMem:dmem|RAM[57][5]                   ; 1       ;
; dataMem:dmem|RAM[21][5]                   ; 1       ;
; dataMem:dmem|RAM[37][5]                   ; 1       ;
; dataMem:dmem|RAM[53][5]                   ; 1       ;
; dataMem:dmem|RAM[29][5]                   ; 1       ;
; Total number of inverted registers = 676* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |topARM|armSingle:arm|dataPath:dp|mux_2:MemtoRegMux|y[23] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |topARM|armSingle:arm|dataPath:dp|mux_2:MemtoRegMux|y[0]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |topARM|armSingle:arm|dataPath:dp|mux_2:MemtoRegMux|y[2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |topARM|armSingle:arm|dataPath:dp|mux_2:MemtoRegMux|y[10] ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |topARM|armSingle:arm|dataPath:dp|alu:alu|Mux5            ;
; 1025:1             ; 8 bits    ; 5464 LEs      ; 3424 LEs             ; 2040 LEs               ; No         ; |topARM|armSingle:arm|dataPath:dp|mux_2:resmux|y[2]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:PCSrcMux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|flopr:PCReg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|suma:pcadder1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|suma:pcadder2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:ra1mux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:ra2mux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:resmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|alu:alu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; M              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|alu:alu|mux_2:sum_mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|alu:alu|suma:sum_alu ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: armSingle:arm|dataPath:dp|mux_2:MemtoRegMux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataMem:dmem"                                                                                                                                      ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                          ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; w_data ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "w_data[31..8]" will be connected to GND. ;
; rd     ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (8 bits) it drives; bit(s) "rd[32..8]" have no fanouts                          ;
; chars  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "armSingle:arm|dataPath:dp|mux_2:ra1mux" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armSingle:arm|dataPath:dp|suma:pcadder2"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armSingle:arm|dataPath:dp|suma:pcadder1"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "armSingle:arm"         ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; ReadData[31..8] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5633                        ;
;     CLR               ; 1                           ;
;     CLR SLD           ; 30                          ;
;     ENA               ; 5600                        ;
;     ENA CLR           ; 2                           ;
; arriav_lcell_comb     ; 4100                        ;
;     extend            ; 34                          ;
;         7 data inputs ; 34                          ;
;     normal            ; 3974                        ;
;         1 data inputs ; 676                         ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 125                         ;
;         4 data inputs ; 50                          ;
;         5 data inputs ; 97                          ;
;         6 data inputs ; 2919                        ;
;     shared            ; 92                          ;
;         1 data inputs ; 60                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 21                          ;
; boundary_port         ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 7.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Jun 11 23:19:10 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file instrucmem.sv
    Info (12023): Found entity 1: instrucMem File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instrucmemtest.sv
    Info (12023): Found entity 1: instrucMemTest File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMemTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maindecoder.sv
    Info (12023): Found entity 1: MainDecoder File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/MainDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aludecoder.sv
    Info (12023): Found entity 1: ALUDecoder File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/ALUDecoder.sv Line: 1
Warning (12019): Can't analyze file -- file DecoderDecoderDecoder.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodertest.sv
    Info (12023): Found entity 1: decoderTest File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/decoderTest.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/condlogic.sv Line: 1
    Info (12023): Found entity 2: condcheck File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/condlogic.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controllertest.sv
    Info (12023): Found entity 1: controllerTest File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/controllerTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file suma.sv
    Info (12023): Found entity 1: suma File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/suma.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alutest.sv
    Info (12023): Found entity 1: aluTest File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/aluTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.sv
    Info (12023): Found entity 1: mux_2 File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/mux_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem.sv
    Info (12023): Found entity 1: dataMem File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemtest.sv
    Info (12023): Found entity 1: dataMemTest File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataMemTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extendtest.sv
    Info (12023): Found entity 1: extendTest File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/extendTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: registerFile File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/registerFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfiletest.sv
    Info (12023): Found entity 1: registerFileTest File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/registerFileTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: dataPath File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataPath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapathtest.sv
    Info (12023): Found entity 1: datapathTest File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/datapathTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file armsingle.sv
    Info (12023): Found entity 1: armSingle File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/armSingle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toparm.sv
    Info (12023): Found entity 1: topARM File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/topARM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toparmtest.sv
    Info (12023): Found entity 1: topARMTest File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/topARMTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pclogic.sv
    Info (12023): Found entity 1: pcLogic File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/pcLogic.sv Line: 1
Info (12127): Elaborating entity "topARM" for the top level hierarchy
Info (12128): Elaborating entity "armSingle" for hierarchy "armSingle:arm" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/topARM.sv Line: 10
Info (12128): Elaborating entity "controller" for hierarchy "armSingle:arm|controller:c" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/armSingle.sv Line: 16
Info (12128): Elaborating entity "Decoder" for hierarchy "armSingle:arm|controller:c|Decoder:dec" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/controller.sv Line: 18
Info (12128): Elaborating entity "MainDecoder" for hierarchy "armSingle:arm|controller:c|Decoder:dec|MainDecoder:MainDeco" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/Decoder.sv Line: 12
Info (12128): Elaborating entity "ALUDecoder" for hierarchy "armSingle:arm|controller:c|Decoder:dec|ALUDecoder:ALUDeco" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/Decoder.sv Line: 14
Info (12128): Elaborating entity "pcLogic" for hierarchy "armSingle:arm|controller:c|Decoder:dec|pcLogic:PcLogic" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/Decoder.sv Line: 16
Info (12128): Elaborating entity "condlogic" for hierarchy "armSingle:arm|controller:c|condlogic:cl" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/controller.sv Line: 22
Info (12128): Elaborating entity "flopenr" for hierarchy "armSingle:arm|controller:c|condlogic:cl|flopenr:flagreg1" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/condlogic.sv Line: 15
Info (12128): Elaborating entity "condcheck" for hierarchy "armSingle:arm|controller:c|condlogic:cl|condcheck:cc" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/condlogic.sv Line: 20
Info (12128): Elaborating entity "dataPath" for hierarchy "armSingle:arm|dataPath:dp" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/armSingle.sv Line: 20
Info (12128): Elaborating entity "mux_2" for hierarchy "armSingle:arm|dataPath:dp|mux_2:PCSrcMux" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataPath.sv Line: 19
Info (12128): Elaborating entity "flopr" for hierarchy "armSingle:arm|dataPath:dp|flopr:PCReg" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataPath.sv Line: 20
Info (12128): Elaborating entity "suma" for hierarchy "armSingle:arm|dataPath:dp|suma:pcadder1" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataPath.sv Line: 22
Info (12128): Elaborating entity "mux_2" for hierarchy "armSingle:arm|dataPath:dp|mux_2:ra1mux" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataPath.sv Line: 27
Info (12128): Elaborating entity "registerFile" for hierarchy "armSingle:arm|dataPath:dp|registerFile:RegFile" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataPath.sv Line: 32
Warning (10175): Verilog HDL warning at registerFile.sv(16): ignoring unsupported system task File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/registerFile.sv Line: 16
Info (12128): Elaborating entity "extend" for hierarchy "armSingle:arm|dataPath:dp|extend:Ext" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataPath.sv Line: 38
Info (12128): Elaborating entity "alu" for hierarchy "armSingle:arm|dataPath:dp|alu:alu" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataPath.sv Line: 41
Warning (10230): Verilog HDL assignment warning at alu.sv(36): truncated value with size 32 to match size of target (1) File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/alu.sv Line: 36
Info (12128): Elaborating entity "instrucMem" for hierarchy "instrucMem:imem" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/topARM.sv Line: 13
Warning (10850): Verilog HDL warning at instrucMem.sv(6): number of words (61) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv Line: 6
Warning (10030): Net "mem.data_a" at instrucMem.sv(3) has no driver or initial value, using a default initial value '0' File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv Line: 3
Warning (10030): Net "mem.waddr_a" at instrucMem.sv(3) has no driver or initial value, using a default initial value '0' File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv Line: 3
Warning (10030): Net "mem.we_a" at instrucMem.sv(3) has no driver or initial value, using a default initial value '0' File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv Line: 3
Info (12128): Elaborating entity "dataMem" for hierarchy "dataMem:dmem" File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/topARM.sv Line: 14
Warning (10230): Verilog HDL assignment warning at dataMem.sv(17): truncated value with size 32 to match size of target (8) File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataMem.sv Line: 17
Warning (10175): Verilog HDL warning at dataMem.sv(18): ignoring unsupported system task File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/dataMem.sv Line: 18
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "instrucMem:imem|mem" is uninferred due to inappropriate RAM size File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv Line: 3
    Info (276007): RAM logic "armSingle:arm|dataPath:dp|registerFile:RegFile|rf" is uninferred due to asynchronous read logic File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/registerFile.sv Line: 5
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/db/Proyecto.ram0_instrucMem_aad16542.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/db/Proyecto.ram0_registerFile_e16e767d.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/output_files/Proyecto.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9123 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 9056 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Sat Jun 11 23:19:52 2022
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/output_files/Proyecto.map.smsg.


