// Mem file initialization records.
//
// SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
// Vivado v2022.1 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Created on Saturday March 18, 2023 - 05:09:01 pm, from:
//
//     Map file     - /home/jack/erase/project_1/project_1.gen/sources_1/bd/design_1/design_1.bmm
//     Data file(s) - /home/jack/erase/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'design_1_i_microblaze_0.design_1_i_blk_mem_gen_0_8K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
