

================================================================
== Vivado HLS Report for 'resample_for_conv2'
================================================================
* Date:           Tue Dec  3 11:19:06 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------------------------------------------+
    |   Latency   |   Interval  |                   Pipeline                  |
    |  min |  max |  min |  max |                     Type                    |
    +------+------+------+------+---------------------------------------------+
    |  1773|  1774|  1764|  1764| loop rewind(delay=2 initiation interval(s)) |
    +------+------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |                       |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |- row_window1_window2  |  1773|  1773|        11|          1|          1|  1764|    yes   |
        +-----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     328|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|      68|      48|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     357|
|Register         |        0|      -|     505|     160|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     573|     893|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------------+---------+-------+----+----+
    |CNN_mux_432_25_1_1_U141    |CNN_mux_432_25_1_1    |        0|      0|   0|  17|
    |CNN_urem_4ns_4ns_eOg_U140  |CNN_urem_4ns_4ns_eOg  |        0|      0|  68|  31|
    +---------------------------+----------------------+---------+-------+----+----+
    |Total                      |                      |        0|      0|  68|  48|
    +---------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |CNN_mac_muladd_9nfYi_U142  |CNN_mac_muladd_9nfYi  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_363_p2                     |     +    |      0|  0|  13|           1|           4|
    |indvar_flatten17_op_fu_513_p2     |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next2_fu_487_p2    |     +    |      0|  0|  18|           1|          11|
    |indvar_flatten_op_fu_499_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_403_p2                     |     +    |      0|  0|  13|           1|           4|
    |k_2_dup_fu_565_p2                 |     +    |      0|  0|  13|           2|           4|
    |l_2_dup_fu_666_p2                 |     +    |      0|  0|  15|           4|           8|
    |m_fu_449_p2                       |     +    |      0|  0|  10|           1|           2|
    |n_1_fu_493_p2                     |     +    |      0|  0|  10|           2|           1|
    |newIndex_trunc_fu_611_p2          |     +    |      0|  0|  10|           2|           2|
    |tmp_10_fu_643_p2                  |     +    |      0|  0|  13|           4|           1|
    |tmp_2_fu_688_p2                   |     +    |      0|  0|  15|           1|           8|
    |tmp_6_fu_591_p2                   |     +    |      0|  0|  13|           4|           4|
    |tmp_8_fu_596_p2                   |     +    |      0|  0|  13|           4|           4|
    |ap_condition_275                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_389_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp_3_mid1_fu_435_p2              |    and   |      0|  0|   2|           1|           1|
    |tmp_3_mid_fu_383_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_539_p2       |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_flatten2_fu_545_p2       |   icmp   |      0|  0|  13|          11|          10|
    |exitcond_flatten_fu_533_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_15_fu_637_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_3_fu_527_p2                   |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |not_exitcond_flatten_1_fu_429_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_455_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_461_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_409_p2                     |    or    |      0|  0|   2|           1|           1|
    |i_mid2_fu_395_p3                  |  select  |      0|  0|   4|           1|           4|
    |indvar_flatten_next1_fu_519_p3    |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next_fu_505_p3     |  select  |      0|  0|   4|           1|           1|
    |j_mid2_fu_441_p3                  |  select  |      0|  0|   4|           1|           4|
    |j_mid_fu_369_p3                   |  select  |      0|  0|   4|           1|           1|
    |k_1_mid2_fu_571_p3                |  select  |      0|  0|   4|           1|           4|
    |k_1_mid_fu_558_p3                 |  select  |      0|  0|   4|           1|           1|
    |k_mid2_fu_581_p3                  |  select  |      0|  0|   4|           1|           4|
    |k_mid_fu_551_p3                   |  select  |      0|  0|   4|           1|           1|
    |l_1_mid2_fu_694_p3                |  select  |      0|  0|   8|           1|           8|
    |l_1_mid_fu_672_p3                 |  select  |      0|  0|   8|           1|           8|
    |l_mid2_fu_680_p3                  |  select  |      0|  0|   8|           1|           8|
    |m_cast_mid2_fu_475_p3             |  select  |      0|  0|   2|           1|           2|
    |m_mid_fu_415_p3                   |  select  |      0|  0|   2|           1|           1|
    |n_mid2_fu_467_p3                  |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |exitcond_flatten_not_fu_423_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_377_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 328|          95|         145|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  13|          3|    1|          3|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10                    |   9|          2|    1|          2|
    |ap_phi_mux_exitcond_flatten3_phi_fu_170_p6  |  13|          3|    1|          3|
    |ap_phi_mux_exitcond_flatten4_phi_fu_185_p6  |  13|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_283_p6                  |  13|          3|    4|         12|
    |ap_phi_mux_indvar_flatten1_phi_fu_269_p6    |  13|          3|    8|         24|
    |ap_phi_mux_indvar_flatten2_phi_fu_297_p6    |  13|          3|   11|         33|
    |ap_phi_mux_indvar_flatten_phi_fu_241_p6     |  13|          3|    4|         12|
    |ap_phi_mux_j_phi_fu_255_p6                  |  13|          3|    4|         12|
    |ap_phi_mux_k_phi_fu_325_p6                  |  13|          3|    4|         12|
    |ap_phi_mux_k_s_phi_fu_311_p6                |  13|          3|    4|         12|
    |ap_phi_mux_l_phi_fu_353_p6                  |  13|          3|    8|         24|
    |ap_phi_mux_l_s_phi_fu_339_p6                |  13|          3|    8|         24|
    |ap_phi_mux_m_cast_phi_fu_213_p6             |  13|          3|    2|          6|
    |ap_phi_mux_n_phi_fu_227_p6                  |  13|          3|    2|          6|
    |ap_phi_mux_tmp_1_phi_fu_199_p6              |  13|          3|    1|          3|
    |exitcond_flatten3_reg_166                   |   9|          2|    1|          2|
    |exitcond_flatten4_reg_181                   |   9|          2|    1|          2|
    |i_reg_279                                   |   9|          2|    4|          8|
    |indvar_flatten1_reg_265                     |   9|          2|    8|         16|
    |indvar_flatten2_reg_293                     |   9|          2|   11|         22|
    |indvar_flatten_reg_237                      |   9|          2|    4|          8|
    |j_reg_251                                   |   9|          2|    4|          8|
    |k_reg_321                                   |   9|          2|    4|          8|
    |k_s_reg_307                                 |   9|          2|    4|          8|
    |l_reg_349                                   |   9|          2|    8|         16|
    |l_s_reg_335                                 |   9|          2|    8|         16|
    |m_cast_reg_209                              |   9|          2|    2|          4|
    |n_reg_223                                   |   9|          2|    2|          4|
    |rewind_ap_ready_reg                         |   9|          2|    1|          2|
    |tmp_1_reg_195                               |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 357|         81|  129|        321|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |arrayNo_reg_818               |   2|   0|    2|          0|
    |exitcond_flatten1_reg_799     |   1|   0|    1|          0|
    |exitcond_flatten2_reg_804     |   1|   0|    1|          0|
    |exitcond_flatten3_reg_166     |   1|   0|    1|          0|
    |exitcond_flatten4_reg_181     |   1|   0|    1|          0|
    |exitcond_flatten_mid_reg_723  |   1|   0|    1|          0|
    |exitcond_flatten_reg_794      |   1|   0|    1|          0|
    |i_mid2_reg_728                |   4|   0|    4|          0|
    |i_reg_279                     |   4|   0|    4|          0|
    |indvar_flatten1_reg_265       |   8|   0|    8|          0|
    |indvar_flatten2_reg_293       |  11|   0|   11|          0|
    |indvar_flatten_next1_reg_784  |   8|   0|    8|          0|
    |indvar_flatten_next2_reg_769  |  11|   0|   11|          0|
    |indvar_flatten_next_reg_779   |   4|   0|    4|          0|
    |indvar_flatten_reg_237        |   4|   0|    4|          0|
    |j_mid2_reg_746                |   4|   0|    4|          0|
    |j_reg_251                     |   4|   0|    4|          0|
    |k_mid2_reg_813                |   4|   0|    4|          0|
    |k_reg_321                     |   4|   0|    4|          0|
    |k_s_reg_307                   |   4|   0|    4|          0|
    |l_1_mid2_reg_863              |   8|   0|    8|          0|
    |l_mid2_reg_858                |   8|   0|    8|          0|
    |l_reg_349                     |   8|   0|    8|          0|
    |l_s_reg_335                   |   8|   0|    8|          0|
    |m_cast_mid2_reg_757           |   2|   0|    2|          0|
    |m_cast_reg_209                |   2|   0|    2|          0|
    |n_1_reg_774                   |   2|   0|    2|          0|
    |n_mid2_reg_752                |   2|   0|    2|          0|
    |n_reg_223                     |   2|   0|    2|          0|
    |rewind_ap_ready_reg           |   1|   0|    1|          0|
    |tmp_10_reg_847                |   4|   0|    4|          0|
    |tmp_12_reg_852                |  25|   0|   25|          0|
    |tmp_14_reg_874                |  11|   0|   11|          0|
    |tmp_15_reg_843                |   1|   0|    1|          0|
    |tmp_1_reg_195                 |   1|   0|    1|          0|
    |tmp_3_mid1_reg_740            |   1|   0|    1|          0|
    |tmp_3_reg_789                 |   1|   0|    1|          0|
    |tmp_7_reg_764                 |   2|   0|    2|          0|
    |tmp_reg_734                   |   1|   0|    1|          0|
    |exitcond_flatten2_reg_804     |  64|  32|    1|          0|
    |exitcond_flatten3_reg_166     |  64|  32|    1|          0|
    |exitcond_flatten_mid_reg_723  |  64|  32|    1|          0|
    |tmp_12_reg_852                |  64|  32|   25|          0|
    |tmp_15_reg_843                |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 505| 160|  214|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_done                    | out |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|square_image_0_V_address0  | out |    6|  ap_memory |  square_image_0_V  |     array    |
|square_image_0_V_ce0       | out |    1|  ap_memory |  square_image_0_V  |     array    |
|square_image_0_V_q0        |  in |   25|  ap_memory |  square_image_0_V  |     array    |
|square_image_1_V_address0  | out |    6|  ap_memory |  square_image_1_V  |     array    |
|square_image_1_V_ce0       | out |    1|  ap_memory |  square_image_1_V  |     array    |
|square_image_1_V_q0        |  in |   25|  ap_memory |  square_image_1_V  |     array    |
|square_image_2_V_address0  | out |    6|  ap_memory |  square_image_2_V  |     array    |
|square_image_2_V_ce0       | out |    1|  ap_memory |  square_image_2_V  |     array    |
|square_image_2_V_q0        |  in |   25|  ap_memory |  square_image_2_V  |     array    |
|square_image_3_V_address0  | out |    6|  ap_memory |  square_image_3_V  |     array    |
|square_image_3_V_ce0       | out |    1|  ap_memory |  square_image_3_V  |     array    |
|square_image_3_V_q0        |  in |   25|  ap_memory |  square_image_3_V  |     array    |
|resampled_0_V_address0     | out |   10|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_ce0          | out |    1|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_we0          | out |    1|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_d0           | out |   25|  ap_memory |    resampled_0_V   |     array    |
|resampled_1_V_address0     | out |   10|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_ce0          | out |    1|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_we0          | out |    1|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_d0           | out |   25|  ap_memory |    resampled_1_V   |     array    |
+---------------------------+-----+-----+------------+--------------------+--------------+

