<stg><name>neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %tile_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tile

]]></Node>
<StgValue><ssdm name="tile_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i64 0, i64 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln62 = icmp_eq  i7 %indvar_flatten_load, i7 72

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %add_ln62_2 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln62 = br i1 %icmp_ln62, void %for.inc52, void %for.cond56.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc52:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc52:1 %i_load = load i64 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc52:2 %add_ln62 = add i64 %i_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc52:4 %icmp_ln63 = icmp_eq  i5 %j_load, i5 18

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc52:5 %select_ln62 = select i1 %icmp_ln63, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52:6 %select_ln62_1 = select i1 %icmp_ln63, i64 %add_ln62, i64 %i_load

]]></Node>
<StgValue><ssdm name="select_ln62_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="64">
<![CDATA[
for.inc52:7 %trunc_ln62 = trunc i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc52:8 %add_ln62_1 = add i5 %trunc_ln62, i5 %tile_read

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
for.inc52:20 %switch_ln65 = switch i5 %select_ln62, void %arrayidx516.case.17, i5 0, void %arrayidx516.case.0, i5 1, void %arrayidx516.case.1, i5 2, void %arrayidx516.case.2, i5 3, void %arrayidx516.case.3, i5 4, void %arrayidx516.case.4, i5 5, void %arrayidx516.case.5, i5 6, void %arrayidx516.case.6, i5 7, void %arrayidx516.case.7, i5 8, void %arrayidx516.case.8, i5 9, void %arrayidx516.case.9, i5 10, void %arrayidx516.case.10, i5 11, void %arrayidx516.case.11, i5 12, void %arrayidx516.case.12, i5 13, void %arrayidx516.case.13, i5 14, void %arrayidx516.case.14, i5 15, void %arrayidx516.case.15, i5 16, void %arrayidx516.case.16

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.16:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.15:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.14:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.13:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.12:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.11:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.10:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.9:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.8:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.7:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.6:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.5:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.4:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.3:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.2:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.1:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.0:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="select_ln62" val="!0"/>
<literal name="select_ln62" val="!1"/>
<literal name="select_ln62" val="!2"/>
<literal name="select_ln62" val="!3"/>
<literal name="select_ln62" val="!4"/>
<literal name="select_ln62" val="!5"/>
<literal name="select_ln62" val="!6"/>
<literal name="select_ln62" val="!7"/>
<literal name="select_ln62" val="!8"/>
<literal name="select_ln62" val="!9"/>
<literal name="select_ln62" val="!10"/>
<literal name="select_ln62" val="!11"/>
<literal name="select_ln62" val="!12"/>
<literal name="select_ln62" val="!13"/>
<literal name="select_ln62" val="!14"/>
<literal name="select_ln62" val="!15"/>
<literal name="select_ln62" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.case.17:2 %br_ln65 = br void %arrayidx516.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
for.cond56.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc52:9 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln62_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc52:10 %tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln62_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="6">
<![CDATA[
for.inc52:11 %zext_ln65 = zext i6 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc52:12 %add_ln65 = add i9 %tmp_7, i9 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="5">
<![CDATA[
for.inc52:13 %zext_ln65_1 = zext i5 %select_ln62

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc52:14 %add_ln65_1 = add i9 %add_ln65, i9 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="9">
<![CDATA[
for.inc52:15 %zext_ln65_2 = zext i9 %add_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52:16 %layer1_weights_addr = getelementptr i12 %layer1_weights, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="layer1_weights_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="9">
<![CDATA[
for.inc52:19 %layer1_weights_load = load i9 %layer1_weights_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx516.exit:0 %add_ln63 = add i5 %select_ln62, i5 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx516.exit:1 %store_ln63 = store i7 %add_ln62_2, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx516.exit:2 %store_ln63 = store i64 %select_ln62_1, i64 %i

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx516.exit:3 %store_ln63 = store i5 %add_ln63, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx516.exit:4 %br_ln63 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_2_VITIS_LOOP_63_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc52:17 %specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52:18 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="9">
<![CDATA[
for.inc52:19 %layer1_weights_load = load i9 %layer1_weights_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.16:0 %layer1_weight_tile_16_addr = getelementptr i12 %layer1_weight_tile_16, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_16_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.16:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_16_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.15:0 %layer1_weight_tile_15_addr = getelementptr i12 %layer1_weight_tile_15, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_15_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.15:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.14:0 %layer1_weight_tile_14_addr = getelementptr i12 %layer1_weight_tile_14, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_14_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.14:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.13:0 %layer1_weight_tile_13_addr = getelementptr i12 %layer1_weight_tile_13, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_13_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.13:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.12:0 %layer1_weight_tile_12_addr = getelementptr i12 %layer1_weight_tile_12, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_12_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.12:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.11:0 %layer1_weight_tile_11_addr = getelementptr i12 %layer1_weight_tile_11, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_11_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.11:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.10:0 %layer1_weight_tile_10_addr = getelementptr i12 %layer1_weight_tile_10, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_10_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.10:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.9:0 %layer1_weight_tile_9_addr = getelementptr i12 %layer1_weight_tile_9, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_9_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.9:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.8:0 %layer1_weight_tile_8_addr = getelementptr i12 %layer1_weight_tile_8, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_8_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.8:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.7:0 %layer1_weight_tile_7_addr = getelementptr i12 %layer1_weight_tile_7, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_7_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.7:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.6:0 %layer1_weight_tile_6_addr = getelementptr i12 %layer1_weight_tile_6, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_6_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.6:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.5:0 %layer1_weight_tile_5_addr = getelementptr i12 %layer1_weight_tile_5, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_5_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.5:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.4:0 %layer1_weight_tile_4_addr = getelementptr i12 %layer1_weight_tile_4, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_4_addr"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.4:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.3:0 %layer1_weight_tile_3_addr = getelementptr i12 %layer1_weight_tile_3, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_3_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.3:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.2:0 %layer1_weight_tile_2_addr = getelementptr i12 %layer1_weight_tile_2, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_2_addr"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.2:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.1:0 %layer1_weight_tile_1_addr = getelementptr i12 %layer1_weight_tile_1, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_1_addr"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.1:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.0:0 %layer1_weight_tile_addr = getelementptr i12 %layer1_weight_tile, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_addr"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.0:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="-1"/>
</and_exp><and_exp><literal name="select_ln62" val="-2"/>
</and_exp><and_exp><literal name="select_ln62" val="-3"/>
</and_exp><and_exp><literal name="select_ln62" val="-4"/>
</and_exp><and_exp><literal name="select_ln62" val="-5"/>
</and_exp><and_exp><literal name="select_ln62" val="-6"/>
</and_exp><and_exp><literal name="select_ln62" val="-7"/>
</and_exp><and_exp><literal name="select_ln62" val="-8"/>
</and_exp><and_exp><literal name="select_ln62" val="-9"/>
</and_exp><and_exp><literal name="select_ln62" val="-10"/>
</and_exp><and_exp><literal name="select_ln62" val="-11"/>
</and_exp><and_exp><literal name="select_ln62" val="-12"/>
</and_exp><and_exp><literal name="select_ln62" val="-13"/>
</and_exp><and_exp><literal name="select_ln62" val="-14"/>
</and_exp><and_exp><literal name="select_ln62" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx516.case.17:0 %layer1_weight_tile_17_addr = getelementptr i12 %layer1_weight_tile_17, i64 0, i64 %select_ln62_1

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_17_addr"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln62" val="-1"/>
</and_exp><and_exp><literal name="select_ln62" val="-2"/>
</and_exp><and_exp><literal name="select_ln62" val="-3"/>
</and_exp><and_exp><literal name="select_ln62" val="-4"/>
</and_exp><and_exp><literal name="select_ln62" val="-5"/>
</and_exp><and_exp><literal name="select_ln62" val="-6"/>
</and_exp><and_exp><literal name="select_ln62" val="-7"/>
</and_exp><and_exp><literal name="select_ln62" val="-8"/>
</and_exp><and_exp><literal name="select_ln62" val="-9"/>
</and_exp><and_exp><literal name="select_ln62" val="-10"/>
</and_exp><and_exp><literal name="select_ln62" val="-11"/>
</and_exp><and_exp><literal name="select_ln62" val="-12"/>
</and_exp><and_exp><literal name="select_ln62" val="-13"/>
</and_exp><and_exp><literal name="select_ln62" val="-14"/>
</and_exp><and_exp><literal name="select_ln62" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="12" op_1_bw="2">
<![CDATA[
arrayidx516.case.17:1 %store_ln65 = store i12 %layer1_weights_load, i2 %layer1_weight_tile_17_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
