
*** Running vivado
    with args -log HDMI_bd_Encryption_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_bd_Encryption_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_bd_Encryption_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GIT/VLSI/Projet_test/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top HDMI_bd_Encryption_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 480.168 ; gain = 103.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_Encryption_0_0' [c:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Encryption_0_0/synth/HDMI_bd_Encryption_0_0.vhd:74]
INFO: [Synth 8-3491] module 'Encryption' declared at 'C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:28' bound to instance 'U0' of component 'Encryption' [c:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Encryption_0_0/synth/HDMI_bd_Encryption_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Encryption' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:40]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regNbit' declared at 'C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:4' bound to instance 'reg1' of component 'regNbit' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:81]
INFO: [Synth 8-638] synthesizing module 'regNbit' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:13]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regNbit' (1#1) [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:13]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regNbit' declared at 'C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd:4' bound to instance 'reg2' of component 'regNbit' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:82]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:6' bound to instance 'Hrdc' of component 'rdc_Nbits' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rdc_Nbits' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:15]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/new/reg_1bit.vhd:4' bound to instance 'bit0' of component 'reg_1bit' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:48]
INFO: [Synth 8-638] synthesizing module 'reg_1bit' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/new/reg_1bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg_1bit' (2#1) [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/new/reg_1bit.vhd:12]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/new/reg_1bit.vhd:4' bound to instance 'biti' of component 'reg_1bit' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/new/reg_1bit.vhd:4' bound to instance 'bitEnd' of component 'reg_1bit' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'rdc_Nbits' (3#1) [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:15]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:6' bound to instance 'Vrdc' of component 'rdc_Nbits' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:85]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd:6' bound to instance 'VDErdc' of component 'rdc_Nbits' [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:86]
WARNING: [Synth 8-614] signal 'key' is read in the process but is not in the sensitivity list [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'Encryption' (4#1) [C:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd_Encryption_0_0' (5#1) [c:/GIT/VLSI/Projet_test/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Encryption_0_0/synth/HDMI_bd_Encryption_0_0.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 535.438 ; gain = 158.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 535.438 ; gain = 158.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 535.438 ; gain = 158.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.738 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 877.996 ; gain = 3.258
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 877.996 ; gain = 501.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 877.996 ; gain = 501.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 877.996 ; gain = 501.312
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cptSwitch" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "key_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 877.996 ; gain = 501.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input     24 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regNbit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module reg_1bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rdc_Nbits 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Encryption 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input     24 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U0/cptSwitch" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 877.996 ; gain = 501.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 885.582 ; gain = 508.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 885.953 ; gain = 509.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 906.906 ; gain = 530.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 906.906 ; gain = 530.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 906.906 ; gain = 530.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 906.906 ; gain = 530.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 906.906 ; gain = 530.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 906.906 ; gain = 530.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 906.906 ; gain = 530.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     3|
|3     |LUT2   |    62|
|4     |LUT3   |    31|
|5     |LUT4   |     7|
|6     |LUT5   |    30|
|7     |LUT6   |    62|
|8     |FDCE   |   119|
|9     |FDPE   |    31|
|10    |FDRE   |    65|
|11    |LDC    |    31|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+------------+------+
|      |Instance                       |Module      |Cells |
+------+-------------------------------+------------+------+
|1     |top                            |            |   457|
|2     |  U0                           |Encryption  |   457|
|3     |    Hrdc                       |rdc_Nbits   |     6|
|4     |      \inst[0].inst0.bit0      |reg_1bit_8  |     1|
|5     |      \inst[1].insti.biti      |reg_1bit_9  |     1|
|6     |      \inst[2].instEnd.bitEnd  |reg_1bit_10 |     1|
|7     |    VDErdc                     |rdc_Nbits_0 |     7|
|8     |      \inst[0].inst0.bit0      |reg_1bit_5  |     1|
|9     |      \inst[1].insti.biti      |reg_1bit_6  |     1|
|10    |      \inst[2].instEnd.bitEnd  |reg_1bit_7  |     1|
|11    |    Vrdc                       |rdc_Nbits_1 |     6|
|12    |      \inst[0].inst0.bit0      |reg_1bit    |     1|
|13    |      \inst[1].insti.biti      |reg_1bit_3  |     1|
|14    |      \inst[2].instEnd.bitEnd  |reg_1bit_4  |     1|
|15    |    reg1                       |regNbit     |    48|
|16    |    reg2                       |regNbit_2   |    24|
+------+-------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 906.906 ; gain = 530.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 906.906 ; gain = 187.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 906.906 ; gain = 530.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  LDC => LDCE: 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 914.449 ; gain = 550.906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.449 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/GIT/VLSI/Projet_test/project_1/project_1.runs/HDMI_bd_Encryption_0_0_synth_1/HDMI_bd_Encryption_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.449 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/GIT/VLSI/Projet_test/project_1/project_1.runs/HDMI_bd_Encryption_0_0_synth_1/HDMI_bd_Encryption_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_bd_Encryption_0_0_utilization_synth.rpt -pb HDMI_bd_Encryption_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 17:02:19 2021...
