@W: MT529 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl0\source\div00.vhdl":20:6:20:7|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including SLR00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
