$date
	Wed Oct 30 17:30:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module processor_tb $end
$var wire 32 ! src2 [31:0] $end
$var wire 32 " src1 [31:0] $end
$var wire 32 # finalResult [31:0] $end
$var wire 1 $ clk $end
$var wire 32 % aluResult [31:0] $end
$var reg 1 & enable $end
$var reg 32 ' inData1 [31:0] $end
$var reg 32 ( inData2 [31:0] $end
$var reg 4 ) op [3:0] $end
$var reg 1 * reset $end
$scope module alu_inst $end
$var wire 4 + op [3:0] $end
$var wire 32 , src2 [31:0] $end
$var wire 32 - src1 [31:0] $end
$var reg 32 . result [31:0] $end
$upscope $end
$scope module clk_gen $end
$var parameter 32 / PERIOD $end
$var reg 1 $ clk $end
$var integer 32 0 cycle [31:0] $end
$upscope $end
$scope module reg1 $end
$var wire 1 $ clk $end
$var wire 1 & enable $end
$var wire 32 1 inData [31:0] $end
$var wire 1 * reset $end
$var reg 32 2 outData [31:0] $end
$upscope $end
$scope module reg2 $end
$var wire 1 $ clk $end
$var wire 1 & enable $end
$var wire 32 3 inData [31:0] $end
$var wire 1 * reset $end
$var reg 32 4 outData [31:0] $end
$upscope $end
$scope module resultReg $end
$var wire 1 $ clk $end
$var wire 1 & enable $end
$var wire 32 5 inData [31:0] $end
$var wire 1 * reset $end
$var reg 32 6 outData [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 /
$end
#0
$dumpvars
bx 6
bx 5
bx 4
b101 3
bx 2
b1010 1
b0 0
bx .
bx -
bx ,
b0 +
0*
b0 )
b101 (
b1010 '
1&
bx %
0$
bx #
bx "
bx !
$end
#1000
b1111 %
b1111 .
b1111 5
b1010 "
b1010 -
b1010 2
b101 !
b101 ,
b101 4
b1 0
1$
#2000
b10 0
0$
#3000
b1111 #
b1111 6
b11 0
1$
#4000
b100 0
b101 %
b101 .
b101 5
0$
b1 )
b1 +
b1010 (
b1010 3
b10100 '
b10100 1
#5000
b1010 %
b1010 .
b1010 5
b10100 "
b10100 -
b10100 2
b1010 !
b1010 ,
b1010 4
b101 #
b101 6
b101 0
1$
#6000
b110 0
0$
#7000
b1010 #
b1010 6
b111 0
1$
#8000
b1000 0
b11001000 %
b11001000 .
b11001000 5
0$
b10 )
b10 +
b110 (
b110 3
b101 '
b101 1
#9000
b11110 %
b11110 .
b11110 5
b101 "
b101 -
b101 2
b110 !
b110 ,
b110 4
b11001000 #
b11001000 6
b1001 0
1$
#10000
b1010 0
0$
#11000
b11110 #
b11110 6
b1011 0
1$
#12000
b1100 0
0$
#13000
b1101 0
1$
#14000
b1110 0
0$
