<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-5232</identifier><datestamp>2011-12-27T05:37:28Z</datestamp><dc:title>PERFORMANCE OF PIPELINE AND PARALLEL ARCHITECTURES FOR COMMUNICATION PROCESSORS</dc:title><dc:creator>REDDI, AV</dc:creator><dc:publisher>BUTTERWORTH-HEINEMANN LTD</dc:publisher><dc:date>2011-07-19T08:37:05Z</dc:date><dc:date>2011-12-26T12:51:05Z</dc:date><dc:date>2011-12-27T05:37:28Z</dc:date><dc:date>2011-07-19T08:37:05Z</dc:date><dc:date>2011-12-26T12:51:05Z</dc:date><dc:date>2011-12-27T05:37:28Z</dc:date><dc:date>1984</dc:date><dc:type>Article</dc:type><dc:identifier>COMPUTER PERFORMANCE, 5(2), 102-107</dc:identifier><dc:identifier>0143-9642</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/5232</dc:identifier><dc:identifier>http://hdl.handle.net/10054/5232</dc:identifier><dc:language>en</dc:language></oai_dc:dc>