# 1 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"





/dts-v1/;





# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 13 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 14 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts" 2
# 1 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 1





/dts-v1/;
# 1 "./include/generated/autoconf.h" 1
# 8 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mt6890-clk.h" 1
# 10 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2


# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt68xx-pinfunc.h" 1
# 11 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt68xx-pinfunc.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 12 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt68xx-pinfunc.h" 2
# 13 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/memory/mt6880-larb-port.h" 1
# 14 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/mt6890-power.h" 1
# 15 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/ti-syscon.h" 1
# 16 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/mediatek,boot-mode.h" 1
# 17 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 18 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 19 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 20 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 21 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/mtk,mt6873-emi.h" 1
# 22 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/mt635x-auxadc.h" 1
# 23 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gce/mt6890-gce.h" 1
# 24 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 25 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
/ {
 model = "MT6890";
 compatible = "mediatek,MT6890";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;


 chosen: chosen {
  bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram 			vmalloc=400M slub_debug=OFZPU swiotlb=noforce 			firmware_class.path=/vendor/firmware 			page_owner=on";



 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 gpio_leds {
  compatible = "gpio-leds";
# 79 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi"
 };

 pwmleds {
  compatible = "mediatek,pwm-leds";

  backlight {
   label = "lcd-backlight";
   pwms = <&disp_pwm 0 39385>;
   max-brightness = <255>;
   pwm-names = "lcd-backlight";
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0000>;
   enable-method = "psci";
   performance-domains = <&performance 0>;
   clock-frequency = <1701000000>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff>;
   #cooling-cells = <2>;
  };

  cpu1: cpu@001 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0100>;
   enable-method = "psci";
   performance-domains = <&performance 0>;
   clock-frequency = <1701000000>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff>;
   #cooling-cells = <2>;
  };

  cpu2: cpu@002 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0200>;
   enable-method = "psci";
   performance-domains = <&performance 0>;
   clock-frequency = <1701000000>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff>;
   #cooling-cells = <2>;
  };

  cpu3: cpu@003 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0300>;
   enable-method = "psci";
   performance-domains = <&performance 0>;
   clock-frequency = <1701000000>;
   cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff>;
   #cooling-cells = <2>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
   };
  };

  idle-states {
   entry-method = "arm,psci";
   cpuoff_l: cpuoff_l {
     compatible = "arm,idle-state";
     arm,psci-suspend-param = <0x00010001>;
     local-timer-stop;
     entry-latency-us = <50>;
     exit-latency-us = <100>;
     min-residency-us = <1600>;
   };
   clusteroff_l: clusteroff_l {
     compatible = "arm,idle-state";
     arm,psci-suspend-param = <0x01010001>;
     local-timer-stop;
     entry-latency-us = <100>;
     exit-latency-us = <250>;
     min-residency-us = <2100>;
   };
   mcusysoff: mcusysoff {
     compatible = "arm,idle-state";
     arm,psci-suspend-param = <0x01010002>;
     local-timer-stop;
     entry-latency-us = <300>;
     exit-latency-us = <1200>;
     min-residency-us = <2600>;
   };
  };

 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupt-parent = <&gic>;
  interrupts = <1 7 4>;
 };

 dsu-pmu-0 {
  compatible = "arm,dsu-pmu";
  interrupts = <0 18 4>;
  cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 performance: performance-controller@0011bc00 {
  compatible = "mediatek,cpufreq-hw";
  reg = <0 0x0011bc10 0 0x120>;
  #performance-domain-cells = <1>;
 };

 dvfsp: dvfsp@0011bc00 {
                compatible = "mediatek,mcupm-dvfsp";
                reg = <0 0x0011bc00 0 0x1400>;
  nvmem = <&efuse>;
                nvmem-names = "mtk_efuse";
                nvmem-cells = <&efuse_segment>;
                nvmem-cell-names = "efuse_segment_cell";
        };

 leakage {
  compatible = "mediatek,mtk-static-power";
  nvmem = <&efuse>;
  nvmem-names = "mtk_efuse";
  nvmem-cells = <&efuse_segment>;
  nvmem-cell-names = "efuse_segment_cell";
  n-domain = <7>;
  domain = "LL", "CCI", "VCORE", "MODEM_NR", "VSRAM_CPULL", "VSRAM_MODEM", "VCORE_OFF";
  LL = <0x224 0xff 750 30 1 0>;
  CCI = <0x220 0xff000000 750 30 1 0>;
  VCORE = <0x21C 0xff0000 750 30 1 0>;
  MODEM_NR = <0x21C 0xff00 825 30 1 0>;
  VSRAM_CPULL = <0x228 0xff0000 750 30 1 0>;
  VSRAM_MODEM = <0x22C 0xff 825 30 1 0>;
  VCORE_OFF = <0x224 0xff0000 550 30 1 0>;
 };

 lastbus: lastbus {
  compatible = "mediatek,lastbus";
  enabled = <1>;
  sw_version = <1>;
  timeout_ms = <200>;
  timeout_type = <0>;
  monitors {
   monitor1 {
    monitor_name = "debug_ctrl_ao_INFRA_AO";
    base = <0x10023000>;
    num_ports = <27>;
    bus_freq_mhz = <78>;
   };
   monitor2 {
    monitor_name = "debug_ctrl_ao_PERI_AO";
    base = <0x1002b000>;
    num_ports = <31>;
    bus_freq_mhz = <78>;
   };
   monitor3 {
    monitor_name = "debug_ctrl_ao_PERI_AO2";
    base = <0x1002e000>;
    num_ports = <21>;
    bus_freq_mhz = <78>;
   };
   monitor4 {
    monitor_name = "debug_ctrl_ao_PERI_PAR_AO";
    base = <0x10040000>;
    num_ports = <20>;
    bus_freq_mhz = <78>;
   };
   monitor5 {
    monitor_name = "debug_ctrl_ao_FMEM_AO";
    base = <0x10042000>;
    num_ports = <21>;
    bus_freq_mhz = <78>;
   };
  };
 };

 memory {
  device_type = "memory";
  reg = <0 0x40000000 0 0x3e605000>;
 };

 wed: wed@15010000 {
                compatible = "mediatek,wed";
                wed_num = <2>;

                pci_slot_map = <0>, <1>;
                reg = <0 0x15010000 0 0x1000>,
                                <0 0x15011000 0 0x1000>;
  interrupt-parent = <&gic>;
                interrupts = <0 406 4>,
                                                <0 407 4>;
        };

        wed2: wed2@15011000 {
                compatible = "mediatek,wed2";
                wed_num = <2>;
                reg = <0 0x15010000 0 0x1000>,
                                <0 0x15011000 0 0x1000>;
  interrupt-parent = <&gic>;
                interrupts = <0 406 4>,
                                                <0 407 4>;
        };

        wdma: wdma@15102800 {
                compatible = "mediatek,wed-wdma";
                reg = <0 0x15102800 0 0x400>,
                                <0 0x15102c00 0 0x400>;
  interrupt-parent = <&gic>;
                interrupts = <0 216 4>,
                                                <0 217 4>,
                                                <0 218 4>,
                                                <0 219 4>,
                                                <0 220 4>,
                                                <0 221 4>;
        };

 ap2woccif: ap2woccif@151A9000 {
                compatible = "mediatek,ap2woccif";
                reg = <0 0x151a9000 0 0x1000>,
                                <0 0x151ab000 0 0x1000>;
  interrupt-parent = <&gic>;
                interrupts = <0 414 4>,
                                                <0 415 4>;
        };

        wocpu_sysram: wocpu@15180000 {
                compatible = "mediatek,wocpu_sysram";
                reg = <0 0x15180000 0 0x8000>;
                shared = <1>;
        };

        wocpu_dlm: wocpu_dlm@1518E000 {
                compatible = "mediatek,wocpu_dlm";
                reg = <0 0x1518E000 0 0x2000>,
    <0 0x15192000 0 0x2000>;

  resets = <&ethsysrst 0>;
  reset-names = "wocpu_rst";
        };

        cpu_boot: wocpu_boot@15194000 {
                compatible = "mediatek,wocpu_boot";
                reg = <0 0x15194000 0 0x1000>;
        };

        pcie_mirror: pcie_mirror@10201000 {
                compatible = "mediatek,pcie-mirror";
                reg = <0 0x10201000 0 0x1000>;
        };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  reserve-memory-medmcu_share {
   compatible = "mediatek,reserve-memory-medmcu_share";
   no-map;
   size = <0 0x00328700>;
   alignment = <0 0x10000>;
   alloc-ranges = <0 0x60000000 0 0x10000000>;
  };

  gps_mem: gps-reserve-memory {
   compatible = "mediatek,gps-reserve-memory";
   no-map;
   size = <0 0x60000>;
   alignment = <0 0x10000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };

  reserve-memory-mcupm_share {
   compatible = "mediatek,reserve-memory-mcupm_share";
   no-map;
   status = "okay";

   size = <0 0x210000>;



   alignment = <0 0x10000>;
   alloc-ranges = <0 0x40000000 0 0x60000000>;
  };

  reserve-memory-sspm_share {
   compatible = "mediatek,reserve-memory-sspm_share";
   no-map;
   status = "okay";

   size = <0 0x210000>;



   alignment = <0 0x10000>;
   alloc-ranges = <0 0x40000000 0 0x60000000>;
  };

  wocpu0_emi: wocpu0_emi@50000000 {
   compatible = "mediatek,wocpu0_emi";
   no-map;
   reg = <0 0x50000000 0 0x80000>;
   shared = <0>;
  };

  wocpu1_emi: wocpu1_emi@50040000 {
   compatible = "mediatek,wocpu1_emi";
   no-map;
   reg = <0 0x50080000 0 0x80000>;
   shared = <0>;
  };

  wocpu_data: wocpu_data@50100000 {
   compatible = "mediatek,wocpu_data";
   no-map;
   reg = <0 0x50100000 0 0x180000>;
   shared = <1>;
  };

  wocpu0_msg: wocpu0_msg@50280000 {
   compatible = "mediatek,wocpu0_msg";
   no-map;
   reg = <0 0x50280000 0 0x180000>;
  };

  wocpu1_msg: wocpu1_msg@50400000 {
   compatible = "mediatek,wocpu1_msg";
   no-map;
   reg = <0 0x50400000 0 0x180000>;
  };
 };

 cache_parity {
  compatible = "mediatek,mt6890-cache-parity";
  arm_dsu_ecc_hwirq = <32>;
  interrupts = <0 0 4>,
        <0 1 4>,
        <0 2 4>,
        <0 3 4>,
        <0 4 4>;
 };

 gic: interrupt-controller {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  #redistributor-regions = <1>;
  interrupt-parent = <&gic>;
  interrupt-controller;
  reg = <0 0x0c000000 0 0x40000>,
        <0 0x0c040000 0 0x200000>;
  interrupts = <1 9 4>;
 };

 clkao: clkao {
  compatible = "simple-bus";
 };

 clocks {
  clk_null: clk_null {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  clk10m: clk10m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <10000000>;
  };

  clk26m: clk26m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <26000000>;
  };

  clk12m: clk12m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <12000000>;
  };

  clk32k: clk32k {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32000>;
  };

  clk13m: clk13m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <13000000>;
  };

  ulposc: ulposc {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <260000000>;
  };
 };

 topckgen_clk: syscon@10000000 {
  compatible = "mediatek,mt6890-topckgen", "syscon";
  reg = <0 0x10000000 0 0x1000>;
  #clock-cells = <1>;
 };

 apmixedsys_clk: syscon@1000c000 {
  compatible = "mediatek,mt6890-apmixedsys", "syscon";
  reg = <0 0x1000c000 0 0xe00>;
  #clock-cells=<1>;
 };

 dbgsys_dem_clk: syscon@0d0a0000 {
  compatible = "mediatek,mt6890-dbgsys_dem", "syscon";
  reg = <0 0x0d0a0000 0 0x1000>;
  #clock-cells = <1>;
 };

 infracfg_ao_clk: syscon@10001000 {
  compatible = "mediatek,mt6890-infracfg_ao", "syscon";
  reg = <0 0x10001000 0 0x1000>;
  #clock-cells = <1>;
 };

 pericfg_clk: syscon@10003000 {
  compatible = "mediatek,mt6890-pericfg", "syscon";
  reg = <0 0x10003000 0 0x1000>;
  #clock-cells = <1>;
 };

 scpsys: power-controller@10006000 {
  compatible = "mediatek,mt6890-scpsys", "syscon";
  reg = <0 0x10006000 0 0x1000>;
  #power-domain-cells = <1>;
  infracfg = <&infracfg_ao_clk>;
  clocks = <&topckgen_clk 167>,
   <&topckgen_clk 169>,
   <&topckgen_clk 207>,
   <&topckgen_clk 208>,
   <&topckgen_clk 209>,
   <&topckgen_clk 210>,
   <&topckgen_clk 206>,
   <&infracfg_ao_clk 53>,
                        <&mmsys_config_clk 17>;
  clock-names = "disp",
   "mfg",
   "eth1",
    "eth2",
   "eth3",
   "eth4",
   "eip97",
   "audio",
   "disp-0";

 };

 gce_clk: syscon@10228000 {
  compatible = "mediatek,mt6890-gce", "syscon";
  reg = <0 0x10228000 0 0x1000>;
  #clock-cells = <1>;
 };

 audsys_clk: syscon@11210000 {
  compatible = "mediatek,mt6890-audsys", "syscon";
  reg = <0 0x11210000 0 0x1000>;
  #clock-cells = <1>;
 };

 imp_iic_wrap_e_clk: syscon@11c46000 {
  compatible = "mediatek,mt6890-imp_iic_wrap_e", "syscon";
  reg = <0 0x11c46000 0 0x1000>;
  #clock-cells = <1>;
 };

 mfgsys_clk: syscon@13fbf000 {
  compatible = "mediatek,mt6890-mfgsys", "syscon";
  reg = <0 0x13fbf000 0 0x1000>;
  #clock-cells = <1>;
 };

 mmsys_config_clk: syson@14000000 {
  compatible = "mediatek,mt6890-mmsys_config", "syscon";
  reg = <0 0x14000000 0 0x1000>;
  #clock-cells = <1>;
 };

 mtk_lpm: mtk_lpm {
  compatible = "mediatek,mtk-lpm";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  suspend-method = "enable";

  logger-enable-states = "mcusysoff", "system_mem",
        "system_pll", "system_bus";

  mcusys-cnt-chk = <1>;

  irq-remain = <&edge_keypad &edge_mdwdt>;
  resource-ctrl = <&bus26m &infra &syspll>,
    <&dram_s0 &dram_s1>;
  constraints = <&rc_bus26m &rc_syspll &rc_dram>,
      <&rc_cpu_buck_ldo>;
  spm-cond = <&spm_cond_cg &spm_cond_pll>;
  cg-shift = <0>;
  pll-shift = <16>;

  power-gs = <&gs_6330>;

  cpupm_sysram: cpupm-sysram@0011b000 {
   compatible = "mediatek,cpupm-sysram";
   reg = <0 0x0011b000 0 0x500>;
  };

  mcusys_ctrl: mcusys-ctrl@0c53a000 {
    compatible = "mediatek,mcusys-ctrl";
    reg = <0 0x0c53a000 0 0x1000>;
  };
  lpm_sysram: lpm_sysram@0011b500 {
   compatible = "mediatek,lpm-sysram";
   reg = <0 0x0011b500 0 0x300>;
  };

  irq-remain-list {
   edge_keypad: edge_keypad {
    target = <&keypad>;
    value = <1 0 0 0x4>;
   };
   edge_mdwdt: edge_mdwdt {
    target = <&mddriver>;
    value = <1 0 0 0x02000000>;
   };
  };
  resource-ctrl-list {
   bus26m: bus26m {
    id = <0x00000000>;
    value = <0>;
   };
   infra: infra {
    id = <0x00000001>;
    value = <0>;
   };
   syspll: syspll {
    id = <0x00000002>;
    value = <0>;
   };
   dram_s0: dram_s0 {
    id = <0x00000003>;
    value = <0>;
   };
   dram_s1: dram_s1 {
    id = <0x00000004>;
    value = <0>;
   };
  };
  constraint-list {
   rc_bus26m: rc_bus26m {
    rc-name = "bus26m";
    id = <0x00000000>;
    value = <1>;
    cond-info = <1>;
   };
   rc_syspll: rc_syspll {
    rc-name = "syspll";
    id = <0x00000001>;
    value = <1>;
    cond-info = <1>;
   };
   rc_dram: rc_dram {
    rc-name = "dram";
    id = <0x00000002>;
    value = <1>;
    cond-info = <1>;
   };
   rc_cpu_buck_ldo: rc_cpu_buck_ldo{
    rc-name = "cpu-buck-ldo";
    id = <0x00000003>;
    value = <1>;
    cond-info = <0>;
   };
  };
  spm-cond-list {
   spm_cond_cg: spm_cond_cg {
    cg-name = "MTCMOS_0",
     "INFRA_0",
     "INFRA_1",
     "INFRA_2",
     "INFRA_3",
     "INFRA_4",
     "INFRA_5",
     "MMSYS_0",
     "MMSYS_1",
     "MMSYS_2";
   };
   spm_cond_pll: spm_cond_pll {
    pll-name = "UNIVPLL",
     "MFGPLL",
     "MSDCPLL",
     "MMPLL",
     "NET1PLL",
     "NET2PLL",
     "WEDMCUPLL",
     "MEDMCUPLL",
     "SGMIIPLL";
   };
  };
  power-gs-list {
   gs_6330: gs_6330 {
    target = <&pmic>;
    value = "mediatek,mt6330-regulator";
   };
  };
 };

 tboard_thermistor1: thermal-ntc1 {
  compatible = "mediatek,mt6880-board-ntc";
  #thermal-sensor-cells = <0>;
  reg = <0 0x1001C0D4 0 0x4>;
  pmic_auxadc = <&pmic_auxadc>;
  temperature-lookup-table = <
   (-40000) 4397119
   (-39000) 4092874
   (-38000) 3811717
   (-37000) 3551749
   (-36000) 3311236
   (-35000) 3088599
   (-34000) 2882396
   (-33000) 2691310
   (-32000) 2514137
   (-31000) 2349778
   (-30000) 2197225
   (-29000) 2055558
   (-28000) 1923932
   (-27000) 1801573
   (-26000) 1687773
   (-25000) 1581881
   (-24000) 1483100
   (-23000) 1391113
   (-22000) 1305413
   (-21000) 1225531
   (-20000) 1151037
   (-19000) 1081535
   (-18000) 1016661
   (-17000) 956080
   (-16000) 899481
   (-15000) 846579
   (-14000) 797111
   (-13000) 750834
   (-12000) 707524
   (-11000) 666972
   (-10000) 628988
   (-9000) 593342
   (-8000) 559931
   (-7000) 528602
   (-6000) 499212
   (-5000) 471632
   (-4000) 445772
   (-3000) 421480
   (-2000) 398652
   (-1000) 377193
   0 357012
   1000 338006
   2000 320122
   3000 303287
   4000 287434
   5000 272500
   6000 258426
   7000 245160
   8000 232649
   9000 220847
   10000 209710
   11000 199196
   12000 189268
   13000 179890
   14000 171027
   15000 162651
   16000 154726
   17000 147232
   18000 140142
   19000 133432
   20000 127080
   21000 121066
   22000 115368
   23000 109970
   24000 104852
   25000 100000
   26000 95398
   27000 91032
   28000 86889
   29000 82956
   30000 79222
   31000 75675
   32000 72306
   33000 69104
   34000 66061
   35000 63167
   36000 60415
   37000 57797
   38000 55306
   39000 52934
   40000 50677
   41000 48528
   42000 46482
   43000 44533
   44000 42675
   45000 40904
   46000 39213
   47000 37601
   48000 36063
   49000 34595
   50000 33195
   51000 31859
   52000 30584
   53000 29366
   54000 28203
   55000 27091
   56000 26028
   57000 25013
   58000 24042
   59000 23113
   60000 22224
   61000 21374
   62000 20560
   63000 19782
   64000 19036
   65000 18322
   66000 17640
   67000 16986
   68000 16360
   69000 15759
   70000 15184
   71000 14631
   72000 14100
   73000 13591
   74000 13103
   75000 12635
   76000 12187
   77000 11756
   78000 11343
   79000 10946
   80000 10565
   81000 10199
   82000 9847
   83000 9509
   84000 9184
   85000 8872
   86000 8572
   87000 8283
   88000 8005
   89000 7738
   90000 7481
   91000 7234
   92000 6997
   93000 6769
   94000 6548
   95000 6337
   96000 6132
   97000 5934
   98000 5744
   99000 5561
   100000 5384
   101000 5214
   102000 5051
   103000 4893
   104000 4741
   105000 4594
   106000 4453
   107000 4316
   108000 4184
   109000 4057
   110000 3934
   111000 3816
   112000 3701
   113000 3591
   114000 3484
   115000 3380
   116000 3281
   117000 3185
   118000 3093
   119000 3003
   120000 2916
   121000 2832
   122000 2751
   123000 2672
   124000 2596
   125000 2522>;
 };

 tboard_thermistor2: thermal-ntc2 {
  compatible = "mediatek,mt6880-board-ntc";
  #thermal-sensor-cells = <0>;
  reg = <0 0x1001C0D8 0 0x4>;
  pmic_auxadc = <&pmic_auxadc>;
  temperature-lookup-table = <
   (-40000) 4397119
   (-39000) 4092874
   (-38000) 3811717
   (-37000) 3551749
   (-36000) 3311236
   (-35000) 3088599
   (-34000) 2882396
   (-33000) 2691310
   (-32000) 2514137
   (-31000) 2349778
   (-30000) 2197225
   (-29000) 2055558
   (-28000) 1923932
   (-27000) 1801573
   (-26000) 1687773
   (-25000) 1581881
   (-24000) 1483100
   (-23000) 1391113
   (-22000) 1305413
   (-21000) 1225531
   (-20000) 1151037
   (-19000) 1081535
   (-18000) 1016661
   (-17000) 956080
   (-16000) 899481
   (-15000) 846579
   (-14000) 797111
   (-13000) 750834
   (-12000) 707524
   (-11000) 666972
   (-10000) 628988
   (-9000) 593342
   (-8000) 559931
   (-7000) 528602
   (-6000) 499212
   (-5000) 471632
   (-4000) 445772
   (-3000) 421480
   (-2000) 398652
   (-1000) 377193
   0 357012
   1000 338006
   2000 320122
   3000 303287
   4000 287434
   5000 272500
   6000 258426
   7000 245160
   8000 232649
   9000 220847
   10000 209710
   11000 199196
   12000 189268
   13000 179890
   14000 171027
   15000 162651
   16000 154726
   17000 147232
   18000 140142
   19000 133432
   20000 127080
   21000 121066
   22000 115368
   23000 109970
   24000 104852
   25000 100000
   26000 95398
   27000 91032
   28000 86889
   29000 82956
   30000 79222
   31000 75675
   32000 72306
   33000 69104
   34000 66061
   35000 63167
   36000 60415
   37000 57797
   38000 55306
   39000 52934
   40000 50677
   41000 48528
   42000 46482
   43000 44533
   44000 42675
   45000 40904
   46000 39213
   47000 37601
   48000 36063
   49000 34595
   50000 33195
   51000 31859
   52000 30584
   53000 29366
   54000 28203
   55000 27091
   56000 26028
   57000 25013
   58000 24042
   59000 23113
   60000 22224
   61000 21374
   62000 20560
   63000 19782
   64000 19036
   65000 18322
   66000 17640
   67000 16986
   68000 16360
   69000 15759
   70000 15184
   71000 14631
   72000 14100
   73000 13591
   74000 13103
   75000 12635
   76000 12187
   77000 11756
   78000 11343
   79000 10946
   80000 10565
   81000 10199
   82000 9847
   83000 9509
   84000 9184
   85000 8872
   86000 8572
   87000 8283
   88000 8005
   89000 7738
   90000 7481
   91000 7234
   92000 6997
   93000 6769
   94000 6548
   95000 6337
   96000 6132
   97000 5934
   98000 5744
   99000 5561
   100000 5384
   101000 5214
   102000 5051
   103000 4893
   104000 4741
   105000 4594
   106000 4453
   107000 4316
   108000 4184
   109000 4057
   110000 3934
   111000 3816
   112000 3701
   113000 3591
   114000 3484
   115000 3380
   116000 3281
   117000 3185
   118000 3093
   119000 3003
   120000 2916
   121000 2832
   122000 2751
   123000 2672
   124000 2596
   125000 2522>;
 };

 tboard_thermistor3: thermal-ntc3 {
  compatible = "mediatek,mt6880-board-ntc";
  #thermal-sensor-cells = <0>;
  reg = <0 0x1001C0DC 0 0x4>;
  pmic_auxadc = <&pmic_auxadc>;
  temperature-lookup-table = <
   (-40000) 4397119
   (-39000) 4092874
   (-38000) 3811717
   (-37000) 3551749
   (-36000) 3311236
   (-35000) 3088599
   (-34000) 2882396
   (-33000) 2691310
   (-32000) 2514137
   (-31000) 2349778
   (-30000) 2197225
   (-29000) 2055558
   (-28000) 1923932
   (-27000) 1801573
   (-26000) 1687773
   (-25000) 1581881
   (-24000) 1483100
   (-23000) 1391113
   (-22000) 1305413
   (-21000) 1225531
   (-20000) 1151037
   (-19000) 1081535
   (-18000) 1016661
   (-17000) 956080
   (-16000) 899481
   (-15000) 846579
   (-14000) 797111
   (-13000) 750834
   (-12000) 707524
   (-11000) 666972
   (-10000) 628988
   (-9000) 593342
   (-8000) 559931
   (-7000) 528602
   (-6000) 499212
   (-5000) 471632
   (-4000) 445772
   (-3000) 421480
   (-2000) 398652
   (-1000) 377193
   0 357012
   1000 338006
   2000 320122
   3000 303287
   4000 287434
   5000 272500
   6000 258426
   7000 245160
   8000 232649
   9000 220847
   10000 209710
   11000 199196
   12000 189268
   13000 179890
   14000 171027
   15000 162651
   16000 154726
   17000 147232
   18000 140142
   19000 133432
   20000 127080
   21000 121066
   22000 115368
   23000 109970
   24000 104852
   25000 100000
   26000 95398
   27000 91032
   28000 86889
   29000 82956
   30000 79222
   31000 75675
   32000 72306
   33000 69104
   34000 66061
   35000 63167
   36000 60415
   37000 57797
   38000 55306
   39000 52934
   40000 50677
   41000 48528
   42000 46482
   43000 44533
   44000 42675
   45000 40904
   46000 39213
   47000 37601
   48000 36063
   49000 34595
   50000 33195
   51000 31859
   52000 30584
   53000 29366
   54000 28203
   55000 27091
   56000 26028
   57000 25013
   58000 24042
   59000 23113
   60000 22224
   61000 21374
   62000 20560
   63000 19782
   64000 19036
   65000 18322
   66000 17640
   67000 16986
   68000 16360
   69000 15759
   70000 15184
   71000 14631
   72000 14100
   73000 13591
   74000 13103
   75000 12635
   76000 12187
   77000 11756
   78000 11343
   79000 10946
   80000 10565
   81000 10199
   82000 9847
   83000 9509
   84000 9184
   85000 8872
   86000 8572
   87000 8283
   88000 8005
   89000 7738
   90000 7481
   91000 7234
   92000 6997
   93000 6769
   94000 6548
   95000 6337
   96000 6132
   97000 5934
   98000 5744
   99000 5561
   100000 5384
   101000 5214
   102000 5051
   103000 4893
   104000 4741
   105000 4594
   106000 4453
   107000 4316
   108000 4184
   109000 4057
   110000 3934
   111000 3816
   112000 3701
   113000 3591
   114000 3484
   115000 3380
   116000 3281
   117000 3185
   118000 3093
   119000 3003
   120000 2916
   121000 2832
   122000 2751
   123000 2672
   124000 2596
   125000 2522>;
 };

 tboard_thermistor4: thermal-ntc4 {
  compatible = "mediatek,mt6880-board-ntc";
  #thermal-sensor-cells = <0>;
  reg = <0 0x1001C0E0 0 0x4>;
  pmic_auxadc = <&pmic_auxadc>;
  temperature-lookup-table = <
   (-40000) 4397119
   (-39000) 4092874
   (-38000) 3811717
   (-37000) 3551749
   (-36000) 3311236
   (-35000) 3088599
   (-34000) 2882396
   (-33000) 2691310
   (-32000) 2514137
   (-31000) 2349778
   (-30000) 2197225
   (-29000) 2055558
   (-28000) 1923932
   (-27000) 1801573
   (-26000) 1687773
   (-25000) 1581881
   (-24000) 1483100
   (-23000) 1391113
   (-22000) 1305413
   (-21000) 1225531
   (-20000) 1151037
   (-19000) 1081535
   (-18000) 1016661
   (-17000) 956080
   (-16000) 899481
   (-15000) 846579
   (-14000) 797111
   (-13000) 750834
   (-12000) 707524
   (-11000) 666972
   (-10000) 628988
   (-9000) 593342
   (-8000) 559931
   (-7000) 528602
   (-6000) 499212
   (-5000) 471632
   (-4000) 445772
   (-3000) 421480
   (-2000) 398652
   (-1000) 377193
   0 357012
   1000 338006
   2000 320122
   3000 303287
   4000 287434
   5000 272500
   6000 258426
   7000 245160
   8000 232649
   9000 220847
   10000 209710
   11000 199196
   12000 189268
   13000 179890
   14000 171027
   15000 162651
   16000 154726
   17000 147232
   18000 140142
   19000 133432
   20000 127080
   21000 121066
   22000 115368
   23000 109970
   24000 104852
   25000 100000
   26000 95398
   27000 91032
   28000 86889
   29000 82956
   30000 79222
   31000 75675
   32000 72306
   33000 69104
   34000 66061
   35000 63167
   36000 60415
   37000 57797
   38000 55306
   39000 52934
   40000 50677
   41000 48528
   42000 46482
   43000 44533
   44000 42675
   45000 40904
   46000 39213
   47000 37601
   48000 36063
   49000 34595
   50000 33195
   51000 31859
   52000 30584
   53000 29366
   54000 28203
   55000 27091
   56000 26028
   57000 25013
   58000 24042
   59000 23113
   60000 22224
   61000 21374
   62000 20560
   63000 19782
   64000 19036
   65000 18322
   66000 17640
   67000 16986
   68000 16360
   69000 15759
   70000 15184
   71000 14631
   72000 14100
   73000 13591
   74000 13103
   75000 12635
   76000 12187
   77000 11756
   78000 11343
   79000 10946
   80000 10565
   81000 10199
   82000 9847
   83000 9509
   84000 9184
   85000 8872
   86000 8572
   87000 8283
   88000 8005
   89000 7738
   90000 7481
   91000 7234
   92000 6997
   93000 6769
   94000 6548
   95000 6337
   96000 6132
   97000 5934
   98000 5744
   99000 5561
   100000 5384
   101000 5214
   102000 5051
   103000 4893
   104000 4741
   105000 4594
   106000 4453
   107000 4316
   108000 4184
   109000 4057
   110000 3934
   111000 3816
   112000 3701
   113000 3591
   114000 3484
   115000 3380
   116000 3281
   117000 3185
   118000 3093
   119000 3003
   120000 2916
   121000 2832
   122000 2751
   123000 2672
   124000 2596
   125000 2522>;
 };

 trm: thermal_risk_monitor {
  compatible = "mediatek,mt6880-trm";
 };

 pmic_temp: pmic_temp {
  compatible = "mediatek,mt6330-pmic-temp";
  io-channels =
   <&pmic_auxadc 0x05>;
  io-channel-names =
   "pmic_chip_temp";

  #thermal-sensor-cells = <0>;
  nvmem-cells = <&thermal_efuse_data1>;
  nvmem-cell-names = "t_e_data1@6c";
  pmic_temp,cali_factor = <1681>;
  pmic_temp,iio_chan = <0>;
 };

 pmic_vcore: pmic_vcore {
  compatible = "mediatek,mt6330-pmic-temp";
  io-channels =
   <&pmic_auxadc 0x06>;
  io-channel-names =
   "pmic_buck1_temp";

  #thermal-sensor-cells = <0>;
  nvmem-cells = <&thermal_efuse_data1>;
  nvmem-cell-names = "t_e_data1@6c";
  pmic_temp,cali_factor = <1863>;
  pmic_temp,iio_chan = <1>;
 };

 pmic_vproc: pmic_vproc {
  compatible = "mediatek,mt6330-pmic-temp";
  io-channels =
   <&pmic_auxadc 0x07>;
  io-channel-names =
   "pmic_buck2_temp";
  #thermal-sensor-cells = <0>;
  nvmem-cells = <&thermal_efuse_data1>;
  nvmem-cell-names = "t_e_data1@6c";
  pmic_temp,cali_factor = <1863>;
  pmic_temp,iio_chan = <2>;
 };

 pmic_vgpu: pmic_vgpu {
  compatible = "mediatek,mt6330-pmic-temp";
  io-channels =
   <&pmic_auxadc 0x08>;
  io-channel-names =
   "pmic_buck3_temp";
  #thermal-sensor-cells = <0>;
  nvmem-cells = <&thermal_efuse_data1>;
  nvmem-cell-names = "t_e_data1@6c";
  pmic_temp,cali_factor = <1863>;
  pmic_temp,iio_chan = <3>;
 };

 md_rf_ic: md-rf-ic {
  compatible = "mediatek,md-rf";
  #thermal-sensor-cells = <0>;
 };

 md_cooler_mutt: mutt {
  compatible = "mediatek,mt6297-md-cooler-mutt";
  mutt_pa1: mutt-pa1 {
   id = <0>;
   #cooling-cells = <2>;
  };
  mutt_pa1_no_ims: mutt-pa1-no-ims {
   id = <0>;
   #cooling-cells = <2>;
  };
  mutt_pa2: mutt-pa2 {
   id = <1>;
   #cooling-cells = <2>;
  };
  mutt_pa2_no_ims: mutt-pa2-no-ims {
   id = <1>;
   #cooling-cells = <2>;
  };
 };
 md_cooler_tx_pwr: tx-pwr {
  compatible = "mediatek,md-cooler-tx-pwr";
  tx_pwr_pa1: tx-pwr-pa1 {
   id = <0>;
   #cooling-cells = <2>;
  };
  tx_pwr_pa2: tx-pwr-pa2 {
   id = <1>;
   #cooling-cells = <2>;
  };
 };
 md_cooler_scg_off: scg-off {
  compatible = "mediatek,md-cooler-scg-off";
  scg_off_pa2: scg-off-pa2 {
   id = <1>;
   #cooling-cells = <2>;
  };
 };

 thermal-zones {
  soc_max {
   polling-delay = <100>;
   polling-delay-passive = <50>;
   thermal-sensors = <&lvts 0>;

   trips {
    cpu_threshold: cpu_trip-point@0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpu_threshold: gpu_trip-point@0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    soc_max_crit: soc_max_crit@0 {
     temperature = <115000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_threshold>;
     cooling-device = <&cpu0 (~0) (~0)>,
       <&cpu1 (~0) (~0)>,
       <&cpu2 (~0) (~0)>,
       <&cpu3 (~0) (~0)>;
     contribution = <1024>;
    };

    map1 {
     trip = <&gpu_threshold>;
     cooling-device = <&mali (~0) (~0)>;
     contribution = <1024>;
    };
   };
  };

  cpu_little0 {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 1>;
  };

  cpu_little1 {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 2>;
  };

  cpu_little2 {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 3>;
  };

  cpu_little3 {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 4>;
  };

  gpu0 {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 5>;
  };

  gpu1 {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 6>;
  };

  dramc {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 7>;
  };

  mmsys {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 8>;
  };

  md_5g {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 9>;
  };

  md_4g {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 10>;
  };

  md_3g {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&lvts 11>;
  };

  soc_dram_ntc {
   polling-delay = <1000>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&tboard_thermistor1>;

   trips {
    soc_dram_ntc_crit: soc_dram_ntc_crit@0 {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  nrpa_ntc {
   polling-delay = <1000>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&tboard_thermistor2>;

   trips {
    nrpa_ntc_target: nrpa_ntc_trip@0 {
     temperature = <82000>;
     hysteresis = <2000>;
     type = "passive";
    };
    nrpa_ntc_no_ims: nrpa_ntc_trip@1 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };
    nrpa_ntc_crit: nrpa_ntc_trip@2 {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&nrpa_ntc_target>;
     cooling-device = <&mutt_pa2 (~0) (~0)>;
    };
    map1 {
     trip = <&nrpa_ntc_no_ims>;
     cooling-device = <&mutt_pa2_no_ims (~0) (~0)>;
    };
   };
  };

  ltepa_ntc {
   polling-delay = <1000>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&tboard_thermistor3>;

   trips {
    ltepa_ntc_target: ltepa_ntc_trip@0 {
     temperature = <82000>;
     hysteresis = <2000>;
     type = "passive";
    };
    ltepa_ntc_no_ims: ltepa_ntc_trip@1 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };
    ltepa_ntc_crit: ltepa_ntc_trip@2 {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&ltepa_ntc_target>;
     cooling-device = <&mutt_pa1 (~0) (~0)>;
    };
    map1 {
     trip = <&ltepa_ntc_no_ims>;
     cooling-device = <&mutt_pa1_no_ims (~0) (~0)>;
    };
   };
  };

  rf_ntc {
   polling-delay = <1000>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&tboard_thermistor4>;

   trips {
    rf_ntc_crit: rf_ntc_crit@0 {
     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  pmic {
   polling-delay = <1000>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&pmic_temp>;

   trips {
    pmic_temp_crit: pmic_temp_crit@0 {
     temperature = <125000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
  pmic_vcore {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&pmic_vcore>;
  };
  pmic_vproc {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&pmic_vproc>;
  };
  pmic_vgpu {
   polling-delay = <0>;
   polling-delay-passive = <0>;
   thermal-sensors = <&pmic_vgpu>;
  };

  md_rf {
   polling-delay = <1000>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&md_rf_ic>;

   trips {
    md_rf_crit: md_rf_crit@0 {
     temperature = <117000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
  conn_gps {
   polling-delay = <1000>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&consys>;

   trips {
    consys_max_crit: consys_max_crit@0 {
     temperature = <117000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 chipid@08000000 {
  compatible = "mediatek,chipid";
  reg = <0 0x08000000 0 0x0004>,
        <0 0x08000004 0 0x0004>,
        <0 0x08000008 0 0x0004>,
        <0 0x0800000c 0 0x0004>;
 };

 dbgtop@1000d000 {
  compatible = "mediatek,dbgtop-drm";
  reg = <0 0x1000d000 0 0x1000>;
 };

 mcupm@0C540000 {
  compatible = "mediatek,mcupm";
  reg =<0 0x0C540000 0 0x22000>,

   <0 0x0c55fb00 0 0xa0>,
   <0 0x0c562004 0 0x4>,
   <0 0x0c562018 0 0x4>,
   <0 0x0c562000 0 0x4>,
   <0 0x0c562010 0 0x4>,

   <0 0x0c55fba0 0 0xa0>,
   <0 0x0c562004 0 0x4>,
   <0 0x0c562018 0 0x4>,
   <0 0x0c562000 0 0x4>,
   <0 0x0c562010 0 0x4>,

   <0 0x0c55fc40 0 0xa0>,
   <0 0x0c562004 0 0x4>,
   <0 0x0c562018 0 0x4>,
   <0 0x0c562000 0 0x4>,
   <0 0x0c562010 0 0x4>,

   <0 0x0c55fce0 0 0xa0>,
   <0 0x0c562004 0 0x4>,
   <0 0x0c562018 0 0x4>,
   <0 0x0c562000 0 0x4>,
   <0 0x0c562010 0 0x4>,

   <0 0x0c55fd80 0 0xa0>,
   <0 0x0c562004 0 0x4>,
   <0 0x0c562018 0 0x4>,
   <0 0x0c562000 0 0x4>,
   <0 0x0c562010 0 0x4>,

   <0 0x0c55fe20 0 0xa0>,
   <0 0x0c562004 0 0x4>,
   <0 0x0c562018 0 0x4>,
   <0 0x0c562000 0 0x4>,
   <0 0x0c562010 0 0x4>,

   <0 0x0c55fec0 0 0xa0>,
   <0 0x0c562004 0 0x4>,
   <0 0x0c562018 0 0x4>,
   <0 0x0c562000 0 0x4>,
   <0 0x0c562010 0 0x4>,

   <0 0x0c55ff60 0 0xa0>,
   <0 0x0c562004 0 0x4>,
   <0 0x0c562018 0 0x4>,
   <0 0x0c562000 0 0x4>,
   <0 0x0c562010 0 0x4>;

  reg-names = "mcupm_base",

   "mbox0_base",
   "mbox0_set",
   "mbox0_clr",
   "mbox0_send",
   "mbox0_recv",

   "mbox1_base",
   "mbox1_set",
   "mbox1_clr",
   "mbox1_send",
   "mbox1_recv",

   "mbox2_base",
   "mbox2_set",
   "mbox2_clr",
   "mbox2_send",
   "mbox2_recv",

   "mbox3_base",
   "mbox3_set",
   "mbox3_clr",
   "mbox3_send",
   "mbox3_recv",

   "mbox4_base",
   "mbox4_set",
   "mbox4_clr",
   "mbox4_send",
   "mbox4_recv",

   "mbox5_base",
   "mbox5_set",
   "mbox5_clr",
   "mbox5_send",
   "mbox5_recv",

   "mbox6_base",
   "mbox6_set",
   "mbox6_clr",
   "mbox6_send",
   "mbox6_recv",

   "mbox7_base",
   "mbox7_set",
   "mbox7_clr",
   "mbox7_send",
   "mbox7_recv";

  interrupts = <0 33 4>,
   <0 34 4>,
   <0 35 4>,
   <0 36 4>,
   <0 37 4>,
   <0 38 4>,
   <0 39 4>,
   <0 40 4>;

  interrupt-names = "mbox0",
   "mbox1",
   "mbox2",
   "mbox3",
   "mbox4",
   "mbox5",
   "mbox6",
   "mbox7";
 };

 topckgen: topckgen@10000000 {
  compatible = "mediatek,topckgen", "syscon";
  reg = <0 0x10000000 0 0x1000>;
 };

 dcm: dcm@10001000 {
  compatible = "mediatek,mt6880-dcm";
  reg = <0 0x10001000 0 0x1000>,
   <0 0x10002000 0 0x1000>,
   <0 0x10022000 0 0x1000>,
   <0 0x10219000 0 0x1000>,
   <0 0x10230000 0 0x2000>,
   <0 0x10235000 0 0x1000>,
   <0 0x10238000 0 0x1000>,
   <0 0x10240000 0 0x2000>,
   <0 0x10248000 0 0x1000>,
   <0 0xc538000 0 0x5000>,
   <0 0xc53a800 0 0x1000>;
  reg-names = "infracfg_ao",
   "infracfg_ao_mem",
   "infra_ao_bcrm",
   "emi",
   "dramc_ch0_top0",
   "chn0_emi",
   "dramc_ch0_top5",
   "dramc_ch1_top0",
   "dramc_ch1_top5",
   "mp_cpusys_top",
   "cpccfg_reg";
 };

 infracfg_ao: infracfg_ao@10001000 {
  compatible = "mediatek,infracfg_ao", "syscon", "simple-mfd";
  reg = <0 0x10001000 0 0x1000>;
  infracfg_rst: reset-controller {
   compatible = "ti,syscon-reset";
   #reset-cells = <1>;

   ti,reset-bits = <
    0x120 0 0x124 0 0 0 ((1 << 3) | (1 << 4) | (1 << 2))
    0x730 12 0x734 12 0 0 ((1 << 3) | (1 << 4) | (1 << 2))
    >;
  };
 };

 infracfg_ao_mem@10002000 {
  compatible = "mediatek,infracfg_ao_mem";
  reg = <0 0x10002000 0 0x1000>;
 };

 pericfg@10003000 {
  compatible = "mediatek,pericfg";
  reg = <0 0x10003000 0 0x1000>;
 };

 gpio_usage_mapping: gpio_usage_mapping {
  compatible = "mediatek,gpio_usage_mapping";
 };

 gpio: gpio@10005000 {
  compatible = "mediatek,gpio";
  reg = <0 0x10005000 0 0x1000>;
 };

 pio: pinctrl@10005000 {
  compatible = "mediatek,mt68xx-pinctrl";
  reg = <0 0x10005000 0 0x1000>,
        <0 0x11c10000 0 0x1000>,
        <0 0x11c20000 0 0x1000>,
        <0 0x11d00000 0 0x1000>,
        <0 0x11d10000 0 0x1000>,
        <0 0x11d20000 0 0x1000>,
        <0 0x11e00000 0 0x1000>,
        <0 0x11f00000 0 0x1000>,
     <0 0x1000b000 0 0x1000>;
  reg-names = "gpio", "iocfg_rm",
   "iocfg_rb", "iocfg_bl",
   "iocfg_bm", "iocfg_br",
   "iocfg_lt", "iocfg_tl",
   "eint";
  gpio-controller;
  #gpio-cells = <2>;
  gpio-ranges = <&pio 0 0 235>;
  interrupt-controller;
  #interrupt-cells = <2>;
  interrupts = <0 212 4>;
  interrupt-parent = <&gic>;
 };

 sleep: sleep@10006000 {
  compatible = "mediatek,sleep", "syscon";
  reg = <0 0x10006000 0 0x1000>;
 };

 spmtwam: spmtwam@10006000 {
  compatible = "mediatek,spmtwam";
  reg = <0 0x10006000 0 0x1000>;
  interrupts = <0 222 4>;
  spm_twam_con = <0xa0>;
  spm_twam_window_len = <0xa4>;
  spm_twam_idle_sel = <0xa8>;
  spm_irq_mask = <0xb4>;
  spm_irq_sta = <0x128>;
  spm_twam_last_sta0 = <0x1d0>;
  spm_twam_last_sta1 = <0x1d4>;
  spm_twam_last_sta2 = <0x1d8>;
  spm_twam_last_sta3 = <0x1dc>;
 };

 srclken: srclken@10006500 {
  compatible = "mediatek,srclken";
  reg = <0 0x10006500 0 0x1000>,
   <0 0x105c4000 0 0x1000>,
   <0 0x10005000 0 0x1000>;
  reg-names = "srclken", "scpdvfs", "gpio";
  srclken-mode = "bringup";

  srclken-rst-cfg = <0x0>;
  srclken-central-cfg = <0x4 0x8 0x1C>;
  srclken-cmd-cfg = <0xC>;
  srclken-pmic-cfg = <0x10 0x14>;
  srclken-dcxo-fpm-cfg = <0x18>;
  srclken-subsys-cfg = <0x20>;
  srclken-misc-cfg = <0xB4>;
  srclken-spm-cfg = <0xB8>;
  srclken-subsys-if-cfg = <0xBC>;
  srclken-fsm-sta = <0x60>;
  srclken-cmd-sta = <0x64 0x68>;
  srclken-spi-sta = <0x6C>;
  srclken-pipo-sta = <0x70>;
  srclken-subsys-sta = <0x80>;
  srclken-dbg-trace-sta = <0xC0 0xC4>;

  srclken-scp-enable = "n";
  scp-vreq-cfg = <0x54>;
  scp-rc-vreq-bit = <27 28>;

  srclken-gpio-enable = "n";
  gpio-dir-cfg = <0x0>;
  gpio-dout-cfg = <0x100>;
  gpio-pull-bit = <6>;
 };

 watchdog: watchdog@10007000 {
  compatible = "mediatek,mt6880-wdt",
        "mediatek,mt6589-wdt",
        "syscon", "simple-mfd";
  reg = <0 0x10007000 0 0x1000>;
  reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x24>;
   mask = <0xF>;
   mode-charger = <1>;
   mode-recovery = <2>;
   mode-bootloader = <3>;
   mode-dm-verity-dev-corrupt = <4>;
   mode-kpoc = <5>;
   mode-ddr-reserve = <6>;
   mode-meta = <7>;
   mode-download = <9>;
   mode-pcie = <10>;
  };
 };

 apxgpt@10008000 {
  compatible = "mediatek,apxgpt";
  reg = <0 0x10008000 0 0x1000>;
  interrupts = <0 275 4>;
 };

 sej@1000a000 {
  compatible = "mediatek,sej";
  reg = <0 0x1000a000 0 0x1000>;
  interrupts = <0 294 4>;
 };

 apmixed: apmixed@1000c000 {
  compatible = "mediatek,apmixed";
  reg = <0 0x1000c000 0 0xe00>;
 };

 fhctl@1000ce00 {
  compatible = "mediatek,mt6890-fhctl";
  reg = <0 0x1000ce00 0 0x200>;
  mediatek,apmixed = <&apmixed>;

  armpll_ll {
   mediatek,fh-id = <0>;
   mediatek,fh-pll-id = <0>;
   mediatek,fh-cpu-pll;
  };

  mainpll {
   mediatek,fh-id = <1>;
   mediatek,fh-pll-id = <3>;
  };

  mpll {
   mediatek,fh-id = <2>;
   mediatek,fh-pll-id = <2>;
  };

  msdcpll {
   mediatek,fh-id = <4>;
   mediatek,fh-pll-id = <5>;
  };

  mfgpll {
   mediatek,fh-id = <5>;
   mediatek,fh-pll-id = <7>;
  };

  mmpll {
                        mediatek,fh-id = <6>;
                        mediatek,fh-pll-id = <6>;
                };
 };

 pwrap@1000d000 {
  compatible = "mediatek,pwrap";
  reg = <0 0x1000d000 0 0x1000>;
 };

 keypad:kp@10010000 {
  compatible = "mediatek,kp";
  reg = <0 0x10010000 0 0x1000>;
  interrupts = <0 74 1>;
  clocks = <&clk26m>;
  clock-names = "kpd";
 };

 gpio-keys {
  compatible = "gpio-keys";
  button0 {
   label = "restart";
   gpios = <&pio 6 1>;
   linux,code = <0x198>;
  };
 };

 topmisc@10011000 {
  compatible = "mediatek,topmisc";
  reg = <0 0x10011000 0 0x1000>;
 };

 dvfsrc: dvfsrc@10012000 {
  compatible = "mediatek,mt6890-dvfsrc";
  reg = <0 0x10012000 0 0x1000>,
   <0 0x10006000 0 0x1000>;
  reg-names = "dvfsrc", "spm";
  #interconnect-cells = <1>;
  dvfsrc_vcore: dvfsrc-vcore {
   regulator-name = "dvfsrc-vcore";
   regulator-min-microvolt = <550000>;
   regulator-max-microvolt = <750000>;
   regulator-always-on;
  };

  dvfsrc_freq_opp6: opp6 {
   opp-peak-KBps = <0>;
  };
  dvfsrc_freq_opp5: opp5 {
   opp-peak-KBps = <2500000>;
  };
  dvfsrc_freq_opp4: opp4 {
   opp-peak-KBps = <3800000>;
  };
  dvfsrc_freq_opp3: opp3 {
   opp-peak-KBps = <5100000>;
  };
  dvfsrc_freq_opp2: opp2 {
   opp-peak-KBps = <5900000>;
  };
  dvfsrc_freq_opp1: opp1 {
   opp-peak-KBps = <7600000>;
  };
  dvfsrc_freq_opp0: opp0 {
   opp-peak-KBps = <10200000>;
  };

  dvfsrc-helper {
   compatible = "mediatek,dvfsrc-helper";
   vcore-supply = <&mt6330_vcore_buck_reg>;
   rc-vcore-supply = <&dvfsrc_vcore>;
   interconnects = <&dvfsrc 19 &dvfsrc 0>;
   interconnect-names = "icc-perf-bw";
   required-opps = <&dvfsrc_freq_opp0>,
     <&dvfsrc_freq_opp1>,
     <&dvfsrc_freq_opp2>,
     <&dvfsrc_freq_opp3>,
     <&dvfsrc_freq_opp4>,
     <&dvfsrc_freq_opp5>,
     <&dvfsrc_freq_opp6>;
  };

  dvfsrc-met {
   compatible = "mediatek,dvfsrc-met";
  };
 };

 mbist_ao@10013000 {
  compatible = "mediatek,mbist_ao";
  reg = <0 0x10013000 0 0x1000>;
 };

 dpmaif_ao@10014000 {
  compatible = "mediatek,dpmaif_ao";
  reg = <0 0x10014000 0 0x1000>;
 };

 aes_top0@10016000 {
  compatible = "mediatek,aes_top0";
  reg = <0 0x10016000 0 0x1000>;
 };

 timer: timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 4>,
    <1 14 4>,
    <1 11 4>,
    <1 10 4>;
  clock-frequency = <13000000>;
 };

 sys_timer@10017000 {
  compatible = "mediatek,sys_timer",
    "mediatek,mt6765-timer";
  reg = <0 0x10017000 0 0x1000>;
  interrupts = <0 233 4>;
  clocks = <&clk13m>;
 };

 modem_temp_share@10018000 {
  compatible = "mediatek,modem_temp_share";
  reg = <0 0x10018000 0 0x1000>;
 };

 security_ao@1001a000 {
  compatible = "mediatek,security_ao";
  reg = <0 0x1001a000 0 0x1000>;
 };

 topckgen_ao@1001b000 {
  compatible = "mediatek,topckgen_ao";
  reg = <0 0x1001b000 0 0x1000>;
 };

 devapc_ao_mm@1001c000 {
  compatible = "mediatek,devapc_ao_mm";
  reg = <0 0x1001c000 0 0x1000>;
 };

 sleep_sram@1001e000 {
  compatible = "mediatek,sleep_sram";
  reg = <0 0x1001e000 0 0x4000>;
 };

 bcrm_ao_peri@10022000 {
  compatible = "mediatek,bcrm_ao_peri";
  reg = <0 0x10022000 0 0x1000>;
 };

 debug_ao_peri@10023000 {
  compatible = "mediatek,debug_ao_peri";
  reg = <0 0x10023000 0 0x1000>;
 };

 mhccif: mhccif@10024000 {
  compatible = "mediatek,mt6880-mhccif";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0 0x10024000 0 0x1000>,
        <0 0x10025000 0 0x1000>;
  reg-names = "mhccif_rc", "mhccif_ep";
  interrupts = <0 317 4>;
  status = "disabled";
 };

 spmi_bus: spmi@10026000 {
  compatible = "mediatek,mt6880-pmif-m", "syscon";
  reg = <0 0x10026000 0 0x0008F0>,
        <0 0x10029000 0 0x000110>;
  reg-names = "pmif", "spmimst";
  interrupts-extended = <&gic 0 220 4>,
          <&pio 216 4>;
  interrupt-names = "pmif_irq", "rcs_irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  irq_event_en = <0x0 0x00180000 0x0 0x0 0x0>;
  clocks = <&infracfg_ao_clk 2>,
   <&infracfg_ao_clk 1>,
   <&topckgen_clk 180>,
   <&topckgen_clk 96>,
   <&topckgen_clk 84>,
   <&topckgen_clk 191>,
   <&topckgen_clk 84>,
   <&topckgen_clk 96>;
  clock-names = "pmif_sys_ck",
   "pmif_tmr_ck",
   "pmif_clk_mux",
   "pmif_clk_osc_d10",
   "pmif_clk26m",
   "spmimst_clk_mux",
   "spmimst_clk26m",
   "spmimst_clk_osc_d10";
  swinf_ch_start = <6>;
  ap_swinf_no = <2>;
  grpid = <0xB>;
  #address-cells = <2>;
  #size-cells = <0>;
 };

 spmi_p_bus: spmi_p@10027000 {
  compatible = "mediatek,mt6880-pmif-p";
  reg = <0 0x10027000 0 0x0008F0>,
        <0 0x10028000 0 0x000110>;
  reg-names = "pmif", "spmimst";
  interrupts = <0 221 4>;
  interrupt-names = "pmif_irq";
  irq_event_en = <0x0 0x0 0x0 0x0 0x0>;
  clocks = <&infracfg_ao_clk 2>,
   <&infracfg_ao_clk 1>,
   <&topckgen_clk 180>,
   <&topckgen_clk 96>,
   <&topckgen_clk 84>,
   <&topckgen_clk 192>,
   <&topckgen_clk 84>,
   <&topckgen_clk 21>;
  clock-names = "pmif_sys_ck",
   "pmif_tmr_ck",
   "pmif_clk_mux",
   "pmif_clk_osc_d10",
   "pmif_clk26m",
   "spmimst_clk_mux",
   "spmimst_clk26m",
   "spmimst_clk_mainpll_d7_d8";
  swinf_ch_start = <6>;
  ap_swinf_no = <2>;
  grpid = <0xB>;
  #address-cells = <2>;
  #size-cells = <0>;
 };


        atf_logger {
                compatible = "mediatek,atf_logger";
        };

 bcrm_peri_ao@1002a000 {
  compatible = "mediatek,bcrm_peri_ao";
  reg = <0 0x1002a000 0 0x1000>;
 };

 debug_ao_peri@1002b000 {
  compatible = "mediatek,debug_ao_peri";
  reg = <0 0x1002b000 0 0x1000>;
 };

 bcrm_peri_ao2@1002d000 {
  compatible = "mediatek,bcrm_peri_ao2";
  reg = <0 0x1002d000 0 0x1000>;
 };

 debug_ao_peri2@1002e000 {
  compatible = "mediatek,debug_ao_peri2";
  reg = <0 0x1002e000 0 0x1000>;
 };

 devapc_ao_infra@10030000 {
  compatible = "mediatek,devapc_ao_infra";
  reg = <0 0x10030000 0 0x4000>;
 };

 devapc_ao_peri@10034000 {
  compatible = "mediatek,devapc_ao_peri";
  reg = <0 0x10034000 0 0x4000>;
 };

 devapc_ao_peri2@10038000 {
  compatible = "mediatek,devapc_ao_peri2";
  reg = <0 0x10038000 0 0x4000>;
 };

 devapc_ao_peri_par@1003c000 {
  compatible = "mediatek,devapc_ao_peri_par";
  reg = <0 0x1003c000 0 0x4000>;
 };

 debug_ao_peri_par@10040000 {
  compatible = "mediatek,debug_ao_peri_par";
  reg = <0 0x10040000 0 0x1000>;
 };

 bcrm_peri_par_ao@10041000 {
  compatible = "mediatek,bcrm_peri_par_ao";
  reg = <0 0x10041000 0 0x1000>;
 };

 debug_ao_fmem@10042000 {
  compatible = "mediatek,debug_ao_fmem";
  reg = <0 0x10042000 0 0x1000>;
 };

 bcrm_fmem_ao@10043000 {
  compatible = "mediatek,bcrm_fmem_ao";
  reg = <0 0x10043000 0 0x1000>;
 };

 devapc_ao_fmem@10044000 {
  compatible = "mediatek,devapc_ao_fmem";
  reg = <0 0x10044000 0 0x4000>;
 };

 pwm@10048000 {
  compatible = "mediatek,mt68xx-pwm";
  reg = <0 0x10048000 0 0x1000>;
  #pwm-cells = <2>;
  interrupts = <0 274 4>;

  clocks = <&topckgen_clk 190>,
   <&infracfg_ao_clk 22>,
   <&infracfg_ao_clk 17>,
   <&infracfg_ao_clk 18>,
   <&infracfg_ao_clk 19>,
   <&infracfg_ao_clk 20>,
   <&infracfg_ao_clk 21>,
   <&infracfg_ao_clk 65>,
   <&infracfg_ao_clk 66>;
  clock-names = "top",
   "main",
   "pwm1",
   "pwm2",
   "pwm3",
   "pwm4",
   "pwm5",
   "pwm6",
   "pwm7";
 };

 sgmii0@10060000 {
  compatible = "mediatek,sgmii0";
  reg = <0 0x10060000 0 0x8000>;
  interrupts = <0 367 4>;
 };

 sgmii1@10070000 {
  compatible = "mediatek,sgmii1";
  reg = <0 0x10070000 0 0x8000>;
  interrupts = <0 368 4>;
 };

 sys_cirq@10204000 {
  compatible = "mediatek,sys_cirq";
  reg = <0 0x10204000 0 0x1000>;
  interrupts = <0 501 4>;
 };

 devapc@10207000 {
  compatible = "mediatek,mt6880-devapc";
  reg = <0 0x10207000 0 0x1000>,
        <0 0x10274000 0 0x1000>,
        <0 0x10275000 0 0x1000>,
        <0 0x11020000 0 0x1000>,
        <0 0x10030000 0 0x1000>,
        <0 0x1020e000 0 0x1000>,
        <0 0x10033000 0 0x1000>;
  interrupts = <0 187 4>;
  clocks = <&infracfg_ao_clk 43>;
  clock-names = "devapc-infra-clock";
 };

 hwrng: hwrng {
  compatible = "mediatek,mt67xx-rng";
 };

 bus_dbg@10208000 {
  compatible = "mediatek,bus_dbg-v2";
  reg = <0 0x10208000 0 0x1000>,
   <0 0x10001000 0 0x1000>;
  mediatek,bus_dbg_con_offset = <0x2fc>;
  interrupt = <0 201 4>;
 };

 ap_ccif0@10209000 {
  compatible = "mediatek,ap_ccif0";
  reg = <0 0x10209000 0 0x1000>;
  interrupts = <0 258 4>;
 };

 md_ccif0@1020a000 {
  compatible = "mediatek,md_ccif0";
  reg = <0 0x1020a000 0 0x1000>;
 };

 ap_ccif1@1020b000 {
  compatible = "mediatek,ap_ccif1";
  reg = <0 0x1020b000 0 0x1000>;
  interrupts = <0 260 4>;
 };

 md_ccif1@1020c000 {
  compatible = "mediatek,md_ccif1";
  reg = <0 0x1020c000 0 0x1000>;
 };

 infra_mbist@1020d000 {
  compatible = "mediatek,infra_mbist";
  reg = <0 0x1020d000 0 0x1000>;
 };

 infracfg@1020e000 {
  compatible = "mediatek,infracfg";
  reg = <0 0x1020e000 0 0x1000>;
 };

 trng@1020f000 {
  compatible = "mediatek,trng";
  reg = <0 0x1020f000 0 0x1000>;
  interrupts = <0 271 4>;
 };

 dxcc_sec@10210000 {
  compatible = "mediatek,dxcc_sec";
  reg = <0 0x10210000 0 0x1000>;
 };

 cqdma-controller@10212000 {
  compatible = "mediatek,mt6890-cqdma";
  reg = <0 0x10212000 0 0x80>,
   <0 0x10212100 0 0x80>,
   <0 0x10212200 0 0x80>,
   <0 0x10212300 0 0x80>;
  interrupts = <0 154 4>,
   <0 155 4>,
   <0 156 4>,
   <0 157 4>;
  clocks = <&infracfg_ao_clk 72>;
  clock-names = "cqdma";
  dma-channel-mask = <63>;
  dma-channels = <4>;
  dma-requests = <10>;
  #dma-cells = <1>;
 };

 md2md_md2_ccif0@10213000 {
  compatible = "mediatek,md2md_md2_ccif0";
  reg = <0 0x10213000 0 0x1000>;
 };

 sramrom@10214000 {
  compatible = "mediatek,sramrom";
  reg = <0 0x10214000 0 0x1000>;
 };

 bcrm_infra@10215000 {
  compatible = "mediatek,bcrm_infra";
  reg = <0 0x10215000 0 0x1000>;
 };

 dbg_tracker2@10218000 {
  compatible = "mediatek,dbg_tracker2";
  reg = <0 0x10218000 0 0x1000>;
 };

 emicen: emicen@10219000 {
  compatible = "mediatek,mt6880-emicen",
        "mediatek,common-emicen";
  reg = <0 0x10219000 0 0x1000>;
  mediatek,emi-reg = <&emichn>;
 };

 infra_device_mpu@1021a000 {
  compatible = "mediatek,infra_device_mpu";
  reg = <0 0x1021a000 0 0x1000>;
 };

 infra_device_mpu@1021b000 {
  compatible = "mediatek,infra_device_mpu";
  reg = <0 0x1021b000 0 0x1000>;
 };

 infracfg_mem@1021c000 {
  compatible = "mediatek,infracfg_mem";
  reg = <0 0x1021c000 0 0x1000>;
 };

 emimpu:emimpu@10226000 {
  compatible = "mediatek,mt6880-emimpu",
        "mediatek,common-emimpu";
  reg = <0 0x10226000 0 0x1000>;
  mediatek,emi-reg = <&emicen>;
  interrupts = <0 189 4>;
  region_cnt = <32>;
  domain_cnt = <16>;
  addr_align = <16>;
  ap_region = <31>;
  ap_apc = <0 5 5 5 0 0 6 5>,
    <0 0 5 5 5 5 5 5>;
  dump = <0x1f0 0x1f8 0x1fc>;
  clear = <0x160 0xffffffff 16>,
   <0x200 0x00000003 16>,
   <0x1f0 0x80000000 1>;
  clear_md = <0x1fc 0x80000000 1>;
  ctrl_intf = <1>;
  slverr = <0>;
 };

 cldma_sys_ap {
  compatible = "mediatek,cldma_sys_ap";
  reg = <0 0x1004A000 0 0x1000>,
   <0 0x1021E000 0 0x1000>;
  interrupts = <0 285 4>;
  clocks = <&infracfg_ao_clk 108>;
  clock-names = "infra-cldma0-rh";
  mediatek,hif_ids = <1>;
 };

 mrdump_ext_rst: mrdump_ext_rst {
  compatible = "mediatek, mrdump_ext_rst-eint";
  mode = "IRQ";
  status = "okay";
 };

 dpmaif:dpmaif@10014000 {
  compatible = "mediatek,dpmaif";
  reg = <0 0x10014000 0 0x1000>,
   <0 0x1022D000 0 0x1000>,
   <0 0x1022C000 0 0x1000>,
   <0 0x1022E000 0 0x1000>,
   <0 0x15B14000 0 0x1000>,
   <0 0x15B38000 0 0x1000>;
  interrupts = <0 209 4 0>;
  mediatek,dpmaif_capability = <6>;
  clocks = <&infracfg_ao_clk 97>,
   <&infracfg_ao_clk 52>;
  clock-names = "infra-dpmaif-clk",
   "infra-dpmaif-blk-clk";
 };

 ccifdriver:ccifdriver@10209000 {
  compatible = "mediatek,ccci_ccif";
  reg = <0 0x10209000 0 0x1000>,
   <0 0x1020a000 0 0x1000>;
  mediatek,sram_size = <512>;

  interrupts = <0 194 4>,
     <0 195 4>;
  clocks = <&infracfg_ao_clk 44>,
   <&infracfg_ao_clk 47>,
   <&infracfg_ao_clk 36>,
   <&infracfg_ao_clk 37>,
   <&infracfg_ao_clk 87>,
   <&infracfg_ao_clk 88>,
   <&infracfg_ao_clk 100>;
  clock-names = "infra-ccif-ap",
   "infra-ccif-md",
   "infra-ccif1-ap",
   "infra-ccif1-md",
   "infra-ccif2-ap",
   "infra-ccif2-md",
   "infra-ccif4-md";
 };

 mddriver:mddriver {
  compatible = "mediatek,mddriver";

  mediatek,mdhif_type = <2>;
  mediatek,md_id = <0>;
  mediatek,ap_plat_info = <6890>;
  mediatek,md_generation = <6297>;
  mediatek,offset_apon_md1 = <0x2844>;
  mediatek,cldma_capability = <2>;
  reg = <0 0x10209000 0 0x1000>,
   <0 0x1020a000 0 0x1000>;

  interrupts = <0 78 1>,
     <0 194 4>,
     <0 195 4>;




  power-domains = <&scpsys 7>;
  ccci-infracfg = <&infracfg_ao_clk>;
 };
# 2705 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi"
 gce_mbox: gce_mbox@10228000 {
  compatible = "mediatek,mailbox-gce";
  reg = <0 0x10228000 0 0x4000>;
  interrupts = <0 203 4>;

  #mbox-cells = <3>;
  #gce-event-cells = <1>;
  #gce-subsys-cells = <2>;
  default_tokens = /bits/ 16 <700>,
   /bits/ 16 <701>,
   /bits/ 16 <702>,
   /bits/ 16 <703>,
   /bits/ 16 <704>,
   /bits/ 16 <710>,
   /bits/ 16 <711>;
  clocks = <&infracfg_ao_clk 9>,
    <&infracfg_ao_clk 27>;
  clock-names = "gce", "gce-timer";
 };

 cmdq-test {
  compatible = "mediatek,cmdq-test";
  mediatek,gce = <&gce_mbox>;
  mmsys_config = <&mmsys_config>;
  mediatek,gce-subsys = <99>, <1>;
  mboxes = <&gce_mbox 23 0 1>,
   <&gce_mbox 22 0xffffffff 1>,
   <&gce_mbox 11 0 1>;
  token_user0 = /bits/ 16 <649>;
  token_gpr_set4 = /bits/ 16 <704>;
 };

 infra_dpmaif@1022c000 {
  compatible = "mediatek,infra_dpmaif";
  reg = <0 0x1022c000 0 0x10>;
 };

 dramc: dramc@10230000 {
  compatible = "mediatek,mt6880-dramc",
   "mediatek,common-dramc";
  reg = <0 0x10230000 0 0x2000>,
   <0 0x10240000 0 0x2000>,
   <0 0x10234000 0 0x1000>,
   <0 0x10244000 0 0x1000>,
   <0 0x10238000 0 0x2000>,
   <0 0x10248000 0 0x2000>,
   <0 0x10236000 0 0x1000>,
   <0 0x10246000 0 0x1000>,
   <0 0x10006000 0 0x1000>;
  mr4_version = <1>;
  mr4_rg = <0x0090 0x0000ffff 0>;
  fmeter_version = <1>;
  crystal_freq = <52>;
  pll_id = <0x050c 0x00000100 8>;
  shu_lv = <0x050c 0x00030000 16>;
  shu_of = <0x700>;
  sdmpcw = <0x0704 0xffff0000 16>,
   <0x0724 0xffff0000 16>;
  prediv = <0x0708 0x000c0000 18>,
   <0x0728 0x000c0000 18>;
  posdiv = <0x0708 0x00000007 0>,
   <0x0728 0x00000007 0>;
  ckdiv4 = <0x0874 0x00000004 2>,
   <0x0874 0x00000004 2>;
  pll_md = <0x0744 0x00000100 8>,
   <0x0744 0x00000100 8>;
  cldiv2 = <0x08b4 0x00000002 1>,
   <0x08b4 0x00000002 1>;
  fbksel = <0x070c 0x00000040 6>,
   <0x070c 0x00000040 6>;
  dqopen = <0x0870 0x00100000 20>,
   <0x0870 0x00100000 20>;
 };
 emiisu: emiisu {
  compatible = "mediatek,mt6880-emiisu",
        "mediatek,common-emiisu";
  ctrl_intf = <1>;
 };
 emichn: emichn@10235000 {
  compatible = "mediatek,mt6880-emichn",
        "mediatek,common-emichn";
  reg = <0 0x10235000 0 0x1000>,
        <0 0x10245000 0 0x1000>;
 };

 dramc_ch0_top0@10230000 {
  compatible = "mediatek,dramc_ch0_top0";
  reg = <0 0x10230000 0 0x2000>;
 };

 dramc_ch0_top1@10232000 {
  compatible = "mediatek,dramc_ch0_top1";
  reg = <0 0x10232000 0 0x2000>;
 };

 dramc_ch0_top2@10234000 {
  compatible = "mediatek,dramc_ch0_top2";
  reg = <0 0x10234000 0 0x1000>;
 };

 dramc_ch0_top3@10235000 {
  compatible = "mediatek,dramc_ch0_top3";
  reg = <0 0x10235000 0 0x1000>;
 };

 dramc_ch0_top4@10236000 {
  compatible = "mediatek,dramc_ch0_top4";
  reg = <0 0x10236000 0 0x2000>;
 };

 dramc_ch0_top5@10238000 {
  compatible = "mediatek,dramc_ch0_top5";
  reg = <0 0x10238000 0 0x2000>;
 };

 dramc_ch0_top6@1023a000 {
  compatible = "mediatek,dramc_ch0_top6";
  reg = <0 0x1023a000 0 0x2000>;
 };

 ap_ccif2@1023c000 {
  compatible = "mediatek,ap_ccif2";
  reg = <0 0x1023c000 0 0x1000>;
  interrupts = <0 262 4>;
 };

 md_ccif2@1023d000 {
  compatible = "mediatek,md_ccif2";
  reg = <0 0x1023d000 0 0x1000>;
 };

 ap_ccif3@1023e000 {
  compatible = "mediatek,ap_ccif3";
  reg = <0 0x1023e000 0 0x1000>;
  interrupts = <0 263 4>;
 };

 md_ccif3@1023f000 {
  compatible = "mediatek,md_ccif3";
  reg = <0 0x1023f000 0 0x1000>;
 };

 stmmac_axi_setup: stmmac-axi-config {
  snps,wr_osr_lmt = <0x7>;
  snps,rd_osr_lmt = <0x7>;
  snps,blen = <0 0 0 0 16 8 4>;
 };

 mtl_rx_setup: rx-queues-config {
  snps,rx-queues-to-use = <1>;
  snps,rx-sched-sp;
  queue0 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x0>;
   snps,priority = <0x0>;
  };
  queue1 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x1>;
   snps,priority = <0x0>;
   snps,route-ptp;
  };
  queue2 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x2>;
   snps,priority = <0x0>;
   snps,route-multi-broad;
  };
 };

 mtl_tx_setup: tx-queues-config {
  snps,tx-queues-to-use = <3>;
  snps,tx-sched-wrr;
  queue0 {
   snps,weight = <0x10>;
   snps,dcb-algorithm;
   snps,priority = <0x0>;
  };

  queue1 {
   snps,weight = <0x11>;
   snps,dcb-algorithm;
   snps,priority = <0x1>;
  };

  queue2 {
   snps,weight = <0x12>;
   snps,dcb-algorithm;
   snps,priority = <0x2>;
  };
 };

 snps_mac: ethernet@11021000 {
  compatible = "mediatek,mt2735-gmac";
  reg = <0 0x11021000 0 0x1300>;
  interrupts = <0 305 4>;
  interrupt-names = "macirq";
  mac-address = [00 55 7b b5 7d f7];
  clock-names = "mac_main",
         "ptp_ref",
         "eth_cg",
         "eth_rmii",
         "dma";
  mediatek,pericfg = <&infracfg_ao>;
  snps,axi-config = <&stmmac_axi_setup>;
  snps,mtl-rx-config = <&mtl_rx_setup>;
  snps,mtl-tx-config = <&mtl_tx_setup>;
  snps,txpbl = <1>;
  snps,rxpbl = <1>;
  clk_csr = <0>;
 };

 i2c0: i2c@0x11c40000 {
  compatible = "mediatek,mt6890-i2c",
     "mediatek,mt8192-i2c";
  reg = <0 0x11c40000 0 0x1000>,
   <0 0x10217080 0 0x80>;
  interrupts = <0 112 4 0>;
  clocks = <&imp_iic_wrap_e_clk 0>,
   <&infracfg_ao_clk 15>;
  clock-names = "main", "dma";
  clock-div = <1>;
 };

 i2c1: i2c@11c41000 {
  compatible = "mediatek,mt6890-i2c",
     "mediatek,mt8192-i2c";
  reg = <0 0x11c41000 0 0x1000>,
   <0 0x10217100 0 0x80>;
  interrupts = <0 113 4 0>;
  clocks = <&imp_iic_wrap_e_clk 1>,
   <&infracfg_ao_clk 15>;
  clock-names = "main", "dma";
  clock-div = <1>;
 };

 i2c2: i2c@11c42000 {
  compatible = "mediatek,mt6890-i2c",
     "mediatek,mt8192-i2c";
  reg = <0 0x11c42000 0 0x1000>,
   <0 0x10217180 0 0x80>;
  interrupts = <0 114 4 0>;
  clocks = <&imp_iic_wrap_e_clk 2>,
   <&infracfg_ao_clk 15>;
  clock-names = "main", "dma";
  clock-div = <1>;
 };

 i2c3: i2c@11c43000 {
  compatible = "mediatek,mt6890-i2c",
     "mediatek,mt8192-i2c";
  reg = <0 0x11c43000 0 0x1000>,
   <0 0x10217200 0 0x80>;
  interrupts = <0 115 4 0>;
  clocks = <&imp_iic_wrap_e_clk 3>,
   <&infracfg_ao_clk 15>;
  clock-names = "main", "dma";
  clock-div = <1>;
 };

 i2c4: i2c@11c44000 {
  compatible = "mediatek,mt6890-i2c",
     "mediatek,mt8192-i2c";
  reg = <0 0x11c44000 0 0x1000>,
   <0 0x10217280 0 0x80>;
  interrupts = <0 116 4 0>;
  clocks = <&imp_iic_wrap_e_clk 4>,
   <&infracfg_ao_clk 15>;
  clock-names = "main", "dma";
  clock-div = <1>;
 };

 i2c5: i2c@11c45000 {
  compatible = "mediatek,mt6890-i2c",
     "mediatek,mt8192-i2c";
  reg = <0 0x11c45000 0 0x1000>,
   <0 0x10217300 0 0x80>;
  interrupts = <0 117 4 0>;
  clocks = <&imp_iic_wrap_e_clk 5>,
   <&infracfg_ao_clk 15>;
  clock-names = "main", "dma";
  clock-div = <1>;
 };

 ssusb: usb@11201000 {
  compatible = "mediatek,mtu3";
  reg = <0 0x11201000 0 0x2e00>,
   <0 0x11203e00 0 0x0100>;
  reg-names = "mac", "ippc";
  vusb33-supply = <&mt6330_vusb_ldo_reg>;
  interrupts = <0 96 4>;

  phy-cells = <1>;
  phys = <&u2port0 3>,
    <&u3port0 4>;
  plat_type = <1>;
  dr_mode = "otg";
  maximum-speed = "super-speed";
  clocks = <&infracfg_ao_clk 132>,
    <&infracfg_ao_clk 73>;
  clock-names = "sys_ck","ref_ck";
  power-domains = <&scpsys 11>;
  usb-role-switch;
  mediatek,force-vbus;
  mediatek,clk-mgr;
  mediatek,usb3-drd;

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  usb_host: xhci0@11200000 {
   compatible = "mediatek,mtk-xhci";
   reg = <0 0x11200000 0 0x1000>;
   reg-names = "mac";
   interrupts = <0 97 4>;
   clocks = <&clk26m>;
   clock-names = "sys_ck";
  };
 };

 u3fpgaphy: usb-phy {
  compatible = "mediatek,fpga-u3phy";
  mediatek,ippc = <0x11203e00>;
  #address-cells = <2>;
  #size-cells = <2>;
  fpga_i2c_physical_base = <0x11c42000>;
  status = "disabled";

  u3fpgaport0: usb-phy@0 {
   chip-id= <0xa60931a>;
   port = <0>;
   pclk_phase = <23>;
   #phy-cells = <1>;
  };
 };

 u3phy: usb-phy@11e30000 {
  compatible = "mediatek,generic-tphy-v2";
  clocks = <&clk26m>;
  clock-names = "u3phya_ref";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  u2port0: usb2-phy0@11e30000 {
   reg = <0 0x11e30000 0 0x700>;
   #phy-cells = <1>;
   mediatek,eye-rev6 = <1>;
   mediatek,eye-vrt = <5>;
   mediatek,eye-term = <5>;
   mediatek,eye-disc = <7>;
   mediatek,rx-sqth = <5>;
   nvmem-cells = <&u2_efuse_segment>;
   nvmem-cell-names = "u2_efuse_data";
   status = "okay";
  };

  u3port0: usb3-phy0@11e30700 {
   reg = <0 0x11e30700 0 0x900>;
   #phy-cells = <1>;
   nvmem-cells = <&u3_efuse_segment>;
   nvmem-cell-names = "u3_efuse_data";
   status = "okay";
  };
 };

 apdma: dma-controller@0x10217000 {
  compatible = "mediatek, mt6873-uart-dma",
      "mediatek,mt6577-uart-dma";
  reg = <0 0x10217380 0 0x80>,
     <0 0x10217400 0 0x80>,
     <0 0x10217480 0 0x80>,
     <0 0x10217500 0 0x80>,
     <0 0x10217580 0 0x80>,
     <0 0x10217600 0 0x80>;
  interrupts = <0 132 4>,
     <0 133 4>,
     <0 134 4>,
     <0 135 4>,
     <0 136 4>,
     <0 137 4>;
  dma-requests = <6>;
  dma-bits = <34>;
  clocks = <&clk26m>;
  #dma-cells = <1>;
 };

 auxadc: auxadc@11001000 {
  compatible = "mediatek,mt6765-auxadc";
  reg = <0 0x11001000 0 0x1000>;
  interrupts = <0 64 1>;
  clocks = <&infracfg_ao_clk 34>;
  clock-names = "main";
  #io-channel-cells = <1>;


  mediatek,cali-en-bit = <20>;

  mediatek,cali-ge-bit = <10>;

  mediatek,cali-oe-bit = <0>;

  mediatek,cali-efuse-reg-offset = <0xf8>;
  nvmem = <&efuse>;
  nvmem-names = "mtk_efuse";
  #interconnect-cells = <1>;
 };

 uart0: serial@11002000 {
  compatible = "mediatek,mt6873-uart",
      "mediatek,mt6577-uart";
  reg = <0 0x11002000 0 0x1000>;
  interrupts = <0 109 4>;
  clocks = <&clk26m>, <&infracfg_ao_clk 23>;
  clock-names = "baud", "bus";
  dmas = <&apdma 0
    &apdma 1>;
  dma-names = "tx", "rx";
 };

 uart1: serial@11003000 {
  compatible = "mediatek,mt6873-uart",
      "mediatek,mt6577-uart";
  reg = <0 0x11003000 0 0x1000>;
  interrupts = <0 110 4>;
  clocks = <&clk26m>, <&infracfg_ao_clk 24>;
  clock-names = "baud", "bus";
  dmas = <&apdma 2
    &apdma 3>;
  dma-names = "tx", "rx";
 };

 uart2: serial@11004000 {
  compatible = "mediatek,mt6873-uart",
      "mediatek,mt6577-uart";
  reg = <0 0x11004000 0 0x1000>;
  interrupts = <0 111 4>;
  clocks = <&clk26m>, <&infracfg_ao_clk 25>;
  clock-names = "baud", "bus";
  dmas = <&apdma 4
    &apdma 5>;
  dma-names = "tx", "rx";
 };

 nandc: nfi@11005000 {
  compatible = "mediatek,mt6880-nfc";
  reg = <0 0x11005000 0 0x1000>,
   <0 0x11006000 0 0x1000>;
  interrupts = <0 196 4>,
     <0 197 4>;
  status = "disabled";
 };

 pd-sgmii_0_phy {
  compatible = "mediatek,sgmii-bring-up";
  power-domains = <&scpsys 13>;
 };

 pd-sgmii_0_top {
  compatible = "mediatek,sgmii-bring-up";
  power-domains = <&scpsys 14>;
 };

 pd-sgmii_1_phy {
  compatible = "mediatek,sgmii-bring-up";
  power-domains = <&scpsys 15>;
 };

 pd-sgmii_1_top {
  compatible = "mediatek,sgmii-bring-up";
  power-domains = <&scpsys 16>;
 };

 sgmiisys_0: sgmiisys@10060000 {
  compatible = "mediatek,colgin-sgmiisys_0", "syscon";
  reg = <0 0x10060000 0 0x1000>;
  #clock-cells = <1>;
  mediatek,physpeed = "2500";

  power-domains = <&scpsys 14>;
 };

 sgmiisys_1: sgmiisys@10070000 {
  compatible = "mediatek,colgin-sgmiisys_1", "syscon";
  reg = <0 0x10070000 0 0x1000>;
  #clock-cells = <1>;
  mediatek,physpeed = "2500";

  power-domains = <&scpsys 16>;
 };

 sgmiisys_phy_0: sgmiiphy@11ED0000 {
  compatible = "mediatek,colgin-sgmiisys_phy_0", "syscon";
  reg = <0 0x11ED0000 0 0x1000>;
  #clock-cells = <1>;

  power-domains = <&scpsys 13>;
 };

 sgmiisys_phy_1: sgmiiphy@11EE0000 {
  compatible = "mediatek,colgin-sgmiisys_phy_1", "syscon";
  reg = <0 0x11EE0000 0 0x1000>;
  #clock-cells = <1>;

  power-domains = <&scpsys 15>;
 };

 ethsys: ethsys@15000000 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "mediatek,leopard-ethsys", "syscon", "simple-mfd";
  reg = <0 0x15000000 0 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;

  ethsysrst: reset-controller {
   compatible = "ti,syscon-reset";
   #reset-cells = <1>;
   ti,reset-bits = <
    0x34 4 0x34 4 0x34 4 ((1 << 3) | (0 << 4) | (1 << 5))
   >;
  };
 };

        wo: wo@15195000 {
  compatible = "mediatek,leopard-ethsys", "syscon", "simple-mfd";
                reg = <0 0x15195000 0 0x1000>;
        };

 eth: ethernet@15100000 {
  compatible = "mediatek,mt6890-eth",
        "syscon";
  reg = <0 0x15100000 0 0x20000>;

  interrupts-extended = <&gic 0 393 4>,
    <&gic 0 394 4>,
    <&gic 0 402 4>,
    <&gic 0 403 4>,
    <&gic 0 404 4>,
    <&gic 0 405 4>,
    <&gic 0 390 4>,
    <&gic 0 392 4>,
    <&pio 63 8>;


  clocks = <&topckgen_clk 202>,
    <&topckgen_clk 203>,
    <&topckgen_clk 211>,
    <&topckgen_clk 212>,
    <&topckgen_clk 213>,
    <&topckgen_clk 214>,
    <&topckgen_clk 215>,
    <&topckgen_clk 216>;
  clock-names = "net_sel", "med_sel", "net_500_sel",
         "med_mcu_sel", "wed_mcu_sel",
         "net_2x_sel", "sgmii_sel", "sgmii_sbus_sel";

  power-domains = <&scpsys 16>;

  mediatek,ethsys = <&ethsys>;
  mediatek,wo = <&wo>;
  mediatek,sgmiisys = <&sgmiisys_0>,<&sgmiisys_1>;
  mediatek,sgmiisys_phy = <&sgmiisys_phy_0>,<&sgmiisys_phy_1>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 crypto: crypto@10320000 {


  compatible = "inside-secure,safexcel-eip97";
  reg = <0 0x10320000 0 0x40000>;
  interrupts = <0 312 4>,
        <0 313 4>,
        <0 314 4>,
        <0 315 4>,
        <0 316 4>;
  interrupt-names = "ring0", "ring1", "ring2", "ring3";
  clocks = <&topckgen_clk 206>,
    <&topckgen_clk 102>,
    <&topckgen_clk 11>;
  clock-names = "clk-mux", "net2pll", "D5_D2";
  power-domains = <&scpsys 8>;
 };

 dramc_ch1_top0@10240000 {
  compatible = "mediatek,dramc_ch1_top0";
  reg = <0 0x10240000 0 0x2000>;
 };

 dramc_ch1_top1@10242000 {
  compatible = "mediatek,dramc_ch1_top1";
  reg = <0 0x10242000 0 0x2000>;
 };

 dramc_ch1_top2@10244000 {
  compatible = "mediatek,dramc_ch1_top2";
  reg = <0 0x10244000 0 0x1000>;
 };

 dramc_ch1_top3@10245000 {
  compatible = "mediatek,dramc_ch1_top3";
  reg = <0 0x10245000 0 0x1000>;
 };

 dramc_ch1_top4@10246000 {
  compatible = "mediatek,dramc_ch1_top4";
  reg = <0 0x10246000 0 0x2000>;
 };

 dramc_ch1_top5@10248000 {
  compatible = "mediatek,dramc_ch1_top5";
  reg = <0 0x10248000 0 0x2000>;
 };

 dramc_ch1_top6@1024a000 {
  compatible = "mediatek,dramc_ch1_top6";
  reg = <0 0x1024a000 0 0x2000>;
 };

 ap_ccif4@1024c000 {
  compatible = "mediatek,ap_ccif4";
  reg = <0 0x1024c000 0 0x1000>;
 };

 md_ccif4@1024d000 {
  compatible = "mediatek,md_ccif4";
  reg = <0 0x1024d000 0 0x1000>;
 };

 md_ccif4@1024e000 {
  compatible = "mediatek,md_ccif4";
  reg = <0 0x1024e000 0 0x1000>;
 };

 dramc_ch2_top0@10250000 {
  compatible = "mediatek,dramc_ch2_top0";
  reg = <0 0x10250000 0 0x2000>;
 };

 dramc_ch2_top1@10252000 {
  compatible = "mediatek,dramc_ch2_top1";
  reg = <0 0x10252000 0 0x2000>;
 };

 dramc_ch2_top2@10254000 {
  compatible = "mediatek,dramc_ch2_top2";
  reg = <0 0x10254000 0 0x1000>;
 };

 dramc_ch2_top3@10255000 {
  compatible = "mediatek,dramc_ch2_top3";
  reg = <0 0x10255000 0 0x1000>;
 };

 dramc_ch2_top4@10256000 {
  compatible = "mediatek,dramc_ch2_top4";
  reg = <0 0x10256000 0 0x2000>;
 };

 dramc_ch2_top5@10258000 {
  compatible = "mediatek,dramc_ch2_top5";
  reg = <0 0x10258000 0 0x2000>;
 };

 dramc_ch2_top6@1025a000 {
  compatible = "mediatek,dramc_ch2_top6";
  reg = <0 0x1025a000 0 0x2000>;
 };

 ap_ccif5@1025c000 {
  compatible = "mediatek,ap_ccif5";
  reg = <0 0x1025c000 0 0x1000>;
 };

 md_ccif5@1025d000 {
  compatible = "mediatek,md_ccif5";
  reg = <0 0x1025d000 0 0x1000>;
 };

 mm_vpu_m0_sub_common@1025e000 {
  compatible = "mediatek,mm_vpu_m0_sub_common";
  reg = <0 0x1025e000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1025f000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1025f000 0 0x1000>;
 };

 dramc_ch3_top0@10260000 {
  compatible = "mediatek,dramc_ch3_top0";
  reg = <0 0x10260000 0 0x2000>;
 };

 dramc_ch3_top1@10262000 {
  compatible = "mediatek,dramc_ch3_top1";
  reg = <0 0x10262000 0 0x2000>;
 };

 dramc_ch3_top2@10264000 {
  compatible = "mediatek,dramc_ch3_top2";
  reg = <0 0x10264000 0 0x1000>;
 };

 dramc_ch3_top3@10265000 {
  compatible = "mediatek,dramc_ch3_top3";
  reg = <0 0x10265000 0 0x1000>;
 };

 dramc_ch3_top4@10266000 {
  compatible = "mediatek,dramc_ch3_top4";
  reg = <0 0x10266000 0 0x2000>;
 };

 dramc_ch3_top5@10268000 {
  compatible = "mediatek,dramc_ch3_top5";
  reg = <0 0x10268000 0 0x2000>;
 };

 dramc_ch3_top6@1026a000 {
  compatible = "mediatek,dramc_ch3_top6";
  reg = <0 0x1026a000 0 0x2000>;
 };

 bcrm_peri@10272000 {
  compatible = "mediatek,bcrm_peri";
  reg = <0 0x10272000 0 0x1000>;
 };

 bcrm_peri2@10273000 {
  compatible = "mediatek,bcrm_peri2";
  reg = <0 0x10273000 0 0x1000>;
 };

 devapc_peri@10274000 {
  compatible = "mediatek,devapc_peri";
  reg = <0 0x10274000 0 0x1000>;
 };

 devapc_peri2@10275000 {
  compatible = "mediatek,devapc_peri2";
  reg = <0 0x10275000 0 0x1000>;
 };

 bcrm_fmem@10276000 {
  compatible = "mediatek,bcrm_fmem";
  reg = <0 0x10276000 0 0x1000>;
 };

 mm_vpu_m0_sub_common@10309000 {
  compatible = "mediatek,mm_vpu_m0_sub_common";
  reg = <0 0x10309000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1030a000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1030a000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1030b000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1030b000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1030c000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1030c000 0 0x1000>;
 };

 mm_vpu_m1_sub_common@1030d000 {
  compatible = "mediatek,mm_vpu_m1_sub_common";
  reg = <0 0x1030d000 0 0x1000>;
 };

 sys_cirq1@10312000 {
  compatible = "mediatek,sys_cirq1";
  reg = <0 0x10312000 0 0x1000>;
 };

 sys_cirq2@10313000 {
  compatible = "mediatek,sys_cirq2";
  reg = <0 0x10313000 0 0x1000>;
 };

 dbg_tracker@10314000 {
  compatible = "mediatek,dbg_tracker";
  reg = <0 0x10314000 0 0x1000>;
 };

 pwrmcu@10400000 {
  compatible = "mediatek,pwrmcu";
  reg = <0 0x10400000 0 0x100000>;
 };

 sspm@10400000 {
  compatible = "mediatek,sspm";
  reg = <0 0x10400000 0 0x28000>,
   <0 0x10440000 0 0x10000>,
   <0 0x10450000 0 0x100>,
   <0 0x10451000 0 0x4>,
   <0 0x10451004 0 0x4>,
   <0 0x10460000 0 0x100>,
   <0 0x10461000 0 0x4>,
   <0 0x10461004 0 0x4>,
   <0 0x10470000 0 0x100>,
   <0 0x10471000 0 0x4>,
   <0 0x10471004 0 0x4>,
   <0 0x10480000 0 0x100>,
   <0 0x10481000 0 0x4>,
   <0 0x10481004 0 0x4>,
   <0 0x10490000 0 0x100>,
   <0 0x10491000 0 0x4>,
   <0 0x10491004 0 0x4>;

  reg-names = "sspm_base",
   "cfgreg",
   "mbox0_base",
   "mbox0_set",
   "mbox0_clr",
   "mbox1_base",
   "mbox1_set",
   "mbox1_clr",
   "mbox2_base",
   "mbox2_set",
   "mbox2_clr",
   "mbox3_base",
   "mbox3_set",
   "mbox3_clr",
   "mbox4_base",
   "mbox4_set",
   "mbox4_clr";

  interrupts = <0 241 4>,
   <0 244 4>,
   <0 245 4>,
   <0 246 4>,
   <0 247 4>,
   <0 248 4>;

  interrupt-names = "ipc",
   "mbox0",
   "mbox1",
   "mbox2",
   "mbox3",
   "mbox4";
 };

 tinsys@10500000 {
  compatible = "mediatek,tinsys";
  reg = <0 0x10500000 0 0x0>;
 };

 dramc_ch1_rsv0@10900000 {
  compatible = "mediatek,dramc_ch1_rsv0";
  reg = <0 0x10900000 0 0x40000>;
 };

 dramc_ch1_rsv1@10940000 {
  compatible = "mediatek,dramc_ch1_rsv1";
  reg = <0 0x10940000 0 0xc0000>;
 };

 mali: mali@13000000 {
  compatible = "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
  reg = <0 0x13000000 0 0x4000>;
  interrupts =
   <0 363 4>,
   <0 364 4>,
   <0 365 4>,
   <0 366 4>;
  interrupt-names =
   "GPU",
   "MMU",
   "JOB",
   "EVENT";
  operating-points-v2 = <&gpu_mali_opp>;
  #cooling-cells = <2>;
  gpufreq-supply = <&gpufreq>;
 };

 gpu_mali_opp: opp-table0 {
  compatible = "operating-points-v2";
  opp00 {
   opp-hz = /bits/ 64 <780000000>;
   opp-microvolt = <750000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <570000000>;
   opp-microvolt = <650000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <360000000>;
   opp-microvolt = <600000>;
  };
  opp03 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <550000>;
  };
 };

 gpufreq: gpufreq {
  compatible = "mediatek,gpufreq";
  clocks =
   <&topckgen_clk 169>,
   <&topckgen_clk 2>,
   <&topckgen_clk 168>,
   <&mfgsys_clk 0>;
  clock-names =
   "clk_mux",
   "clk_main_parent",
   "clk_sub_parent",
   "cg_bg3d";
  power-domains = <&scpsys 0>;
 };

 mmc0: mmc@11230000 {
  compatible = "mediatek,mt6880-mmc";
  reg = <0 0x11230000 0 0x1000>,
   <0 0x11f10000 0 0x1000>;
  interrupts = <0 99 4>;
  clocks = <&topckgen_clk 172>,
    <&infracfg_ao_clk 30>,
    <&infracfg_ao_clk 131>;
  clock-names = "source", "hclk", "source_cg";
  power-domains = <&scpsys 10>;
  status = "disabled";
 };

 mmc1: mmc@11240000 {
  compatible = "mediatek,mt6880-mmc";
  reg = <0 0x11240000 0 0x1000>,
   <0 0x11f20000 0 0x1000>;
  interrupts = <0 103 4>;
  clocks = <&topckgen_clk 173>,
     <&infracfg_ao_clk 31>,
     <&infracfg_ao_clk 40>;
  clock-names = "source", "hclk", "source_cg";
  power-domains = <&scpsys 10>;
  status = "disabled";
 };

 lvts: lvts@1100b000 {
  compatible = "mediatek,mt6880-lvts";
  reg = <0 0x1100b000 0 0x1000>,
        <0 0x11278000 0 0x1000>,
        <0 0x10001000 0 0x1000>;
  interrupts = <0 169 4>,
        <0 170 4>;
  clocks = <&infracfg_ao_clk 11>;
  clock-names = "lvts_clk";

  resets = <&infracfg_rst 0>,
    <&infracfg_rst 1>;

  nvmem-cells = <&lvts_e_data1>;
  nvmem-cell-names = "e_data1";
  #thermal-sensor-cells = <1>;
 };

 disp_pwm: disp_pwm0@1100e000 {
  compatible = "mediatek,disp_pwm0",
    "mediatek,mt6890-disp-pwm";
  reg = <0 0x1100e000 0 0x1000>;
  interrupts = <0 171 4>;
  #pwm-cells = <2>;
  clocks = <&infracfg_ao_clk 51>,
   <&topckgen_clk 184>,
   <&topckgen_clk 93>;
  clock-names = "main", "mm", "pwm_src";
 };

 pcie_ep: pcie_ep@11280000 {
  compatible = "mediatek,mt6880-pcie-ep";
  reg = <0 0x11280000 0 0x2000>;
  reg-names = "pcie-ep";
  interrupts = <0 325 4>;
  status = "disabled";

  clocks = <&infracfg_ao_clk 39>,
           <&infracfg_ao_clk 41>,
    <&infracfg_ao_clk 98>,
    <&infracfg_ao_clk 86>,
    <&infracfg_ao_clk 113>;

  phys = <&pciephy0>;
  phy-names = "pcie-phy";
  power-domains = <&scpsys 1>;
 };

 pcie0: pcie@11280000 {
  compatible = "mediatek,mt6880-pcie";
  reg = <0 0x11280000 0 0x2000>;
  reg-names = "pcie-mac";
  linux,pci-domain = <0>;
  #address-cells = <3>;
  #size-cells = <2>;
  interrupts = <0 325 4>;
  bus-range = <0x00 0xff>;
  ranges = <0x82000000 0 0x00000000
     0x0 0x30000000 0 0x10000000>;
  status = "disabled";

  clocks = <&infracfg_ao_clk 39>,
           <&infracfg_ao_clk 41>,
    <&infracfg_ao_clk 98>,
    <&infracfg_ao_clk 86>,
    <&infracfg_ao_clk 113>;

  phys = <&pciephy0>;
  phy-names = "pcie-phy";
  power-domains = <&scpsys 1>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &pcie_intc0 0>,
    <0 0 0 2 &pcie_intc0 1>,
    <0 0 0 3 &pcie_intc0 2>,
    <0 0 0 4 &pcie_intc0 3>;
  pcie_intc0: legacy-interrupt-controller {
   interrupt-controller;
   #address-cells = <0>;
   #interrupt-cells = <1>;
  };
 };

 pcie1: pcie@11288000 {
  compatible = "mediatek,mt6880-pcie";
  reg = <0 0x11288000 0 0x2000>;
  reg-names = "pcie-mac";
  linux,pci-domain = <1>;
  #address-cells = <3>;
  #size-cells = <2>;
  interrupts = <0 105 4>;
  bus-range = <0x00 0xff>;
  ranges = <0x82000000 0 0x00000000
     0x0 0xc0000000 0 0x04000000>;
  status = "disabled";

  clocks = <&infracfg_ao_clk 39>,
           <&infracfg_ao_clk 41>,
    <&infracfg_ao_clk 98>,
    <&infracfg_ao_clk 114>,
    <&infracfg_ao_clk 125>;

  phys = <&pciephy1>;
  phy-names = "pcie-phy";
  power-domains = <&scpsys 2>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &pcie_intc1 0>,
    <0 0 0 2 &pcie_intc1 1>,
    <0 0 0 3 &pcie_intc1 2>,
    <0 0 0 4 &pcie_intc1 3>;
  pcie_intc1: legacy-interrupt-controller {
   interrupt-controller;
   #address-cells = <0>;
   #interrupt-cells = <1>;
  };
 };

 pcie2: pcie@11290000 {
  compatible = "mediatek,mt6880-pcie";
  reg = <0 0x11290000 0 0x2000>;
  reg-names = "pcie-mac";
  linux,pci-domain = <2>;
  #address-cells = <3>;
  #size-cells = <2>;
  interrupts = <0 106 4>;
  bus-range = <0x00 0xff>;
  ranges = <0x82000000 0 0x00000000
     0x0 0xc4000000 0 0x04000000>;
  status = "disabled";

  clocks = <&infracfg_ao_clk 39>,
           <&infracfg_ao_clk 41>,
    <&infracfg_ao_clk 98>,
    <&infracfg_ao_clk 115>,
    <&infracfg_ao_clk 126>;

  phys = <&pciephy2>;
  phy-names = "pcie-phy";
  power-domains = <&scpsys 3>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &pcie_intc2 0>,
    <0 0 0 2 &pcie_intc2 1>,
    <0 0 0 3 &pcie_intc2 2>,
    <0 0 0 4 &pcie_intc2 3>;
  pcie_intc2: legacy-interrupt-controller {
   interrupt-controller;
   #address-cells = <0>;
   #interrupt-cells = <1>;
  };
 };

 pcie3: pcie@11298000 {
  compatible = "mediatek,mt6880-pcie";
  reg = <0 0x11298000 0 0x2000>;
  reg-names = "pcie-mac";
  linux,pci-domain = <3>;
  #address-cells = <3>;
  #size-cells = <2>;
  interrupts = <0 107 4>;
  bus-range = <0x00 0xff>;
  ranges = <0x82000000 0 0x00000000
     0x0 0xc8000000 0 0x04000000>;
  status = "disabled";

  clocks = <&infracfg_ao_clk 39>,
           <&infracfg_ao_clk 41>,
    <&infracfg_ao_clk 98>,
    <&infracfg_ao_clk 116>,
    <&infracfg_ao_clk 127>;

  phys = <&pciephy3>;
  phy-names = "pcie-phy";
  power-domains = <&scpsys 3>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &pcie_intc3 0>,
    <0 0 0 2 &pcie_intc3 1>,
    <0 0 0 3 &pcie_intc3 2>,
    <0 0 0 4 &pcie_intc3 3>;
  pcie_intc3: legacy-interrupt-controller {
   interrupt-controller;
   #address-cells = <0>;
   #interrupt-cells = <1>;
  };
 };

 pciephy0: phy0@11e40000 {
  compatible = "mediatek,mt6880-pcie-phy";
  #address-cells = <2>;
  #size-cells = <2>;
  #phy-cells = <0>;
  reg = <0 0x11e40000 0 0x10000>,
        <0 0x11e50000 0 0x10000>;
  reg-names = "phy-sif", "phy-ckm";
  nvmem = <&efuse>;
  nvmem-names = "mtk_efuse";
  nvmem-cells = <&efuse_segment>;
  nvmem-cell-names = "efuse_segment_cell";

  power-domains = <&scpsys 17>;
 };

 pciephy1: phy1@11e60000 {
  compatible = "mediatek,mt6880-pcie-phy";
  #address-cells = <2>;
  #size-cells = <2>;
  #phy-cells = <0>;
  reg = <0 0x11e60000 0 0x10000>,
        <0 0x11e70000 0 0x10000>;
  reg-names = "phy-sif", "phy-ckm";
  nvmem = <&efuse>;
  nvmem-names = "mtk_efuse";
  nvmem-cells = <&efuse_segment>;
  nvmem-cell-names = "efuse_segment_cell";

  power-domains = <&scpsys 18>;
 };

 pciephy2: phy2@11e80000 {
  compatible = "mediatek,mt6880-pcie-phy";
  #address-cells = <2>;
  #size-cells = <2>;
  #phy-cells = <0>;
  reg = <0 0x11e80000 0 0x10000>,
        <0 0x11e90000 0 0x10000>;
  reg-names = "phy-sif", "phy-ckm";
  nvmem = <&efuse>;
  nvmem-names = "mtk_efuse";
  nvmem-cells = <&efuse_segment>;
  nvmem-cell-names = "efuse_segment_cell";

  power-domains = <&scpsys 19>;
 };

 pciephy3: phy3@11ea0000 {
  compatible = "mediatek,mt6880-pcie-phy";
  #address-cells = <2>;
  #size-cells = <2>;
  #phy-cells = <0>;
  reg = <0 0x11ea0000 0 0x10000>,
        <0 0x11eb0000 0 0x10000>;
  reg-names = "phy-sif", "phy-ckm";
  nvmem = <&efuse>;
  nvmem-names = "mtk_efuse";
  nvmem-cells = <&efuse_segment>;
  nvmem-cell-names = "efuse_segment_cell";

  power-domains = <&scpsys 20>;
 };

 efuse: efuse@11ec0000 {
  compatible = "mediatek,devinfo";
  reg = <0 0x11ec0000 0 0x10000>;
  #address-cells = <1>;
  #size-cells = <1>;
  efuse_segment: segment@78 {
   reg = <0x78 0x4>;
  };

                lvts_e_data1: data1 {
   reg = <0x1E0 0x24>;
                };

  u2_efuse_segment: u2data {
   reg = <0x98 0x4>;
  };

  u3_efuse_segment: u3data {
   reg = <0x9C 0x4>;
  };
 };

 dfd@13e00000 {
  compatible = "mediatek,dfd";
  reg = <0 0x13e00000 0 0x40000>;
 };

 g3d_dvfs@13fbc000 {
  compatible = "mediatek,g3d_dvfs";
  reg = <0 0x13fbc000 0 0x1000>;
 };

 g3d_testbench@13fbd000 {
  compatible = "mediatek,g3d_testbench";
  reg = <0 0x13fbd000 0 0x1000>;
 };

 g3d_config@13fbf000 {
  compatible = "mediatek,g3d_config";
  reg = <0 0x13fbf000 0 0x1000>;
 };

 mmsys_config: mmsys_config@14000000 {
  compatible = "mediatek,mt6890-mmsys";
  reg = <0 0x14000000 0 0x1000>;
  mediatek,larb = <&smi_larb0>;
  power-domains = <&scpsys 5>;

  mediatek,gce = <&gce_mbox>;



   mediatek,mailbox-gce = <&gce_mbox>;
   gce-cpr-range = <0 1312>;

   mboxes = <&gce_mbox 0 0 4>,
    <&gce_mbox 1 0 4>,
    <&gce_mbox 2 0 4>,
    <&gce_mbox 3 0xffffffff 2>,
    <&gce_mbox 5 0xffffffff 2>,
    <&gce_mbox 4 0 4>,
    <&gce_mbox 6 0 3>;

   gce-client-names = "CLIENT_CFG0",
    "CLIENT_CFG1",
    "CLIENT_CFG2",
    "CLIENT_TRIG_LOOP0",
    "CLIENT_TRIG_LOOP1",
    "CLIENT_SUB_CFG0",
    "CLIENT_DSI_CFG0";
 };
# 3986 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi"
 dbi_panel@0 {
  compatible = "sitronix,st7789v";
  reg = <0>;
  reset-gpios = <&pio 214 0>;
 };
# 4000 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi"
 disp_mutex0@14001000 {
  compatible = "mediatek,mt6890-disp-mutex0";
  reg = <0 0x14001000 0 0x1000>;
  interrupts = <0 252 4>;
  clocks = <&mmsys_config_clk 0>;
 };

 mdp_rdma0@14002000 {
  compatible = "mediatek,mdp_rdma0";
  reg = <0 0x14002000 0 0x1000>;
 };

 mdp_rsz0@14003000 {
  compatible = "mediatek,mdp_rsz0";
  reg = <0 0x14003000 0 0x1000>;
 };

 mdp_wrot0@14004000 {
  compatible = "mediatek,mdp_wrot0";
  reg = <0 0x14004000 0 0x1000>;
 };

 mdp_tdshp0@14005000 {
  compatible = "mediatek,mdp_tdshp0";
  reg = <0 0x14005000 0 0x1000>;
 };

 disp_ovl0@14006000 {
  compatible = "mediatek,mt6890-disp-ovl0";
  reg = <0 0x14006000 0 0x1000>;
  interrupts = <0 257 4>;
  mediatek,larb = <&smi_larb0>;
  clocks = <&mmsys_config_clk 14>;
  gce-subsys = <&gce_mbox 0x14006000 1>;
  #gce-subsys-cells = <2>;
  iommus = <&iommu0 ((((0)) << 5) | (2))>;
 };

 disp_rdma0@14007000 {
  compatible = "mediatek,mt6890-disp-rdma0";
  reg = <0 0x14007000 0 0x1000>;
  interrupts = <0 258 4>;
  mediatek,larb = <&smi_larb0>;
  clocks = <&mmsys_config_clk 8>;
  gce-subsys = <&gce_mbox 0x14007000 1>;
  #gce-subsys-cells = <2>;
 };

 disp_color0@14008000 {
  compatible = "mediatek,disp_color0";
  reg = <0 0x14008000 0 0x1000>;
  interrupts = <0 259 4>;
 };

 disp_ccorr0@14009000 {
  compatible = "mediatek,disp_ccorr0";
  reg = <0 0x14009000 0 0x1000>;
  interrupts = <0 260 4>;
 };

 disp_aal0@1400a000 {
  compatible = "mediatek,disp_aal0";
  reg = <0 0x1400a000 0 0x1000>;
  interrupts = <0 261 4>;
 };

 disp_gamma0@1400b000 {
  compatible = "mediatek,disp_gamma0";
  reg = <0 0x1400b000 0 0x1000>;
  interrupts = <0 262 4>;
 };

 disp_dither0@1400c000 {
  compatible = "mediatek,disp_dither0";
  reg = <0 0x1400c000 0 0x1000>;
  interrupts = <0 263 4>;
 };

 disp_wdma0@1400d000 {
  compatible = "mediatek,disp_wdma0";
  reg = <0 0x1400d000 0 0x1000>;
  interrupts = <0 264 4>;
  mediatek,larb = <&smi_larb0>;
 };

 dsi0: dsi0@1400e000 {
  compatible = "mediatek,mt6890-dsi0";
  reg = <0 0x1400e000 0 0x1000>;
  interrupts = <0 265 4>;
  clocks = <&mmsys_config_clk 16>,
    <&mmsys_config_clk 17>,
    <&mmsys_config_clk 19>,
    <&clk32k>,
    <&mipi_tx0>;
  clock-names = "CLK_DSI0_MM_CK",
    "CLK_MMSYS_SMI_COMMON",
    "CLK_32K",
    "CLK_MM_DSI",
    "hs";
  phys = <&mipi_tx0>;
  phy-names = "dphy";
 };

 iocfg_tl: iocfg_tl@0x11f00000 {
  compatible = "mediatek,iocfg_tl";
  reg = <0 0x11f00000 0 0x1000>;
 };

 nli_arb: nli_arb@0x11f30000 {
  compatible = "mediatek,nli_arb";
  reg = <0 0x11f30000 0 0x1000>;
 };

 dbi0: dbi0@1400f000 {
  compatible = "mediatek,mt6890-dbi0";
  reg = <0 0x1400f000 0 0x1000>;
  interrupts = <0 266 4>;
  clocks = <&mmsys_config_clk 15>,
   <&infracfg_ao_clk 118>,
   <&topckgen_clk 200>,
   <&topckgen_clk 84>,
   <&topckgen_clk 33>,
   <&topckgen_clk 20>,
   <&topckgen_clk 16>,
   <&topckgen_clk 38>,
   <&topckgen_clk 7>,
   <&topckgen_clk 29>,
   <&topckgen_clk 15>,
   <&mmsys_config_clk 17>,
   <&mmsys_config_clk 20>;
  clock-names = "clk_mm_dbpi",
   "clk_infra_nfi",
   "clk_engine",
   "clk_top_26",
   "clk_top_125",
   "clk_top_78",
   "clk_top_91",
   "clk_top_104",
   "clk_top_137",
   "clk_top_156",
   "clk_top_182",
   "clk_smi_common",
   "clk_mm_dbi";
 };

 dsi_te: dsi_te {
  compatible = "mediatek, dsi_te-eint";
  status = "disabled";
 };

  dispsys: dispsys {
   compatible = "mediatek,dispsys";

  power-domains = <&scpsys 5>;

     clocks = <&mmsys_config_clk 0>,
           <&mmsys_config_clk 1>,
           <&mmsys_config_clk 2>,
           <&mmsys_config_clk 3>,
           <&mmsys_config_clk 4>,
           <&mmsys_config_clk 5>,
           <&mmsys_config_clk 6>,
           <&mmsys_config_clk 7>,
           <&mmsys_config_clk 8>,
           <&mmsys_config_clk 9>,
           <&mmsys_config_clk 10>,
           <&mmsys_config_clk 11>,
           <&mmsys_config_clk 12>,
           <&mmsys_config_clk 13>,
           <&mmsys_config_clk 14>,
           <&mmsys_config_clk 15>,
           <&mmsys_config_clk 16>,
           <&mmsys_config_clk 17>,

           <&clk26m>,
           <&clk32k>;


     clock-names = "CLK_MMSYS_MUTEX0",
           "CLK_MMSYS_APB_BUS",
           "CLK_DISP_RSZ",
           "CLK_DISP_GAMMA0",
           "CLK_MM_MDP_WROT0",
           "CLK_DISP_COLOR0",
           "CLK_DISP_CCORR0",
           "CLK_DISP_AAL0",
           "CLK_DISP_RDMA0",
           "CLK_MM_MDP_RDMA0",
           "CLK_MMSYS_FAKE_ENG0",
           "CLK_DISP_DITHER0",
           "CLK_DISP_WDMA0",
           "CLK_MM_MDP_TDSHP0",
           "CLK_DISP_OVL0",
           "CLK_MM_DBPI0",
           "CLK_DSI0_MM_CK",
           "CLK_MMSYS_SMI_COMMON",

           "CLK_26M",
           "CLK_32K";
  };


 mipi_tx0: mipi-dphy@11C30000 {
  compatible = "mediatek,mt6890-mipi-tx0";
  reg = <0 0x11C30000 0 0x1000>;
  clocks = <&clk26m>;
  clock-output-names = "mipi_tx0_pll";





        #clock-cells = <0>;
     #phy-cells = <0>;
 };


 smi_sub_common0@14010000 {

  compatible = "mediatek,mt6880-smi-common";
  reg = <0 0x14010000 0 0x1000>;
 };


 smi_common: smi@14016000 {

  compatible = "mediatek,mt6880-smi-common";
  reg = <0 0x14016000 0 0x1000>;
 };
# 4237 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi"
 smi_larb0: smi_larb0@14017000 {

  compatible = "mediatek,mt6880-smi-larb";
  mediatek,smi = <&smi_common>;
  reg = <0 0x14017000 0 0x1000>;
  mediatek,larb-id = <0>;
 };

 spi0: spi0@1100a000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x1100a000 0 0x100>;
  interrupts = <0 159 4>;
  clocks = <&topckgen_clk 37>,
   <&topckgen_clk 197>,
   <&infracfg_ao_clk 29>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi1: spi1@11010000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11010000 0 0x100>;
  interrupts = <0 160 4>;
  clocks = <&topckgen_clk 37>,
   <&topckgen_clk 197>,
   <&infracfg_ao_clk 55>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi2: spi2@11012000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11012000 0 0x100>;
  interrupts = <0 161 4>;
  clocks = <&topckgen_clk 37>,
   <&topckgen_clk 197>,
   <&infracfg_ao_clk 57>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi3: spi3@11013000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11013000 0 0x100>;
  interrupts = <0 162 4>;
  clocks = <&topckgen_clk 37>,
   <&topckgen_clk 197>,
   <&infracfg_ao_clk 58>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 iommu0: iommu@14011000 {
  compatible = "mediatek,mt6880-m4u";
  reg = <0 0x14011000 0 0x1000>;
  mediatek,larbs = <&smi_larb0>;
  interrupts = <0 300 4>;






  #iommu-cells = <1>;
 };

 amms_control {
  compatible = "mediatek,amms";
  interrupts = <0 425 1>;
 };

 mtk_iommu_debug {
  compatible = "mediatek,mt6880-iommu-debug";






 };

 reserved@14018000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14018000 0 0x1000>;
 };

 reserved@14019000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14019000 0 0x1000>;
 };

 reserved@1401a000 {
  compatible = "mediatek,reserved";
  reg = <0 0x1401a000 0 0x1000>;
 };

 reserved@1401b000 {
  compatible = "mediatek,reserved";
  reg = <0 0x1401b000 0 0x1000>;
 };

 reserved@1401c000 {
  compatible = "mediatek,reserved";
  reg = <0 0x1401c000 0 0x1000>;
 };

 reserved@1401d000 {
  compatible = "mediatek,reserved";
  reg = <0 0x1401d000 0 0x1000>;
 };

 reserved@1401e000 {
  compatible = "mediatek,reserved";
  reg = <0 0x1401e000 0 0x1000>;
 };

 reserved@1401f000 {
  compatible = "mediatek,reserved";
  reg = <0 0x1401f000 0 0x1000>;
 };

 reserved@14020000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14020000 0 0x1000>;
 };

 reserved@14021000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14021000 0 0x1000>;
 };

 reserved@14022000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14022000 0 0x1000>;
 };

 reserved@14023000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14023000 0 0x1000>;
 };

 reserved@14024000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14024000 0 0x1000>;
 };

 reserved@14025000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14025000 0 0x1000>;
 };

 reserved@14026000 {
  compatible = "mediatek,reserved";
  reg = <0 0x14026000 0 0xda000>;
 };

 medmcu: medmcu@15f00000 {
  compatible = "mediatek,medmcu";
  status = "okay";
  reg = <0 0x15d00000 0 0x20000>,
   <0 0x15f24000 0 0x1000>,
   <0 0x15f21000 0 0x1000>,
   <0 0x15f30000 0 0x1000>,
   <0 0x15f40000 0 0x1000>,
   <0 0x15f52000 0 0x1000>,
   <0 0x15f60000 0 0x40000>,
   <0 0x15fa5000 0 0x4>,
   <0 0x15ffb000 0 0x100>,
   <0 0x15ffb100 0 0x4>,
   <0 0x15ffb10c 0 0x4>,
   <0 0x15fa5020 0 0x4>,
   <0 0x15ffc000 0 0x100>,
   <0 0x15ffc100 0 0x4>,
   <0 0x15ffc10c 0 0x4>,
   <0 0x15fa5024 0 0x4>,
   <0 0x15ffd000 0 0x100>,
   <0 0x15ffd100 0 0x4>,
   <0 0x15ffd10c 0 0x4>,
   <0 0x15fa5028 0 0x4>,
   <0 0x15ffe000 0 0x100>,
   <0 0x15ffe100 0 0x4>,
   <0 0x15ffe10c 0 0x4>,
   <0 0x15fa502c 0 0x4>,
   <0 0x15fff000 0 0x100>,
   <0 0x15fff100 0 0x4>,
   <0 0x15fff10c 0 0x4>,
   <0 0x15fa5030 0 0x4>;

  reg-names = "scp_sram_base",
   "scp_cfgreg",
   "scp_clkreg",
   "scp_cfgreg_core0",
   "scp_cfgreg_core1",
   "scp_bus_tracker",
   "scp_l1creg",
   "scp_cfgreg_sec",
   "mbox0_base",
   "mbox0_set",
   "mbox0_clr",
   "mbox0_init",
   "mbox1_base",
   "mbox1_set",
   "mbox1_clr",
   "mbox1_init",
   "mbox2_base",
   "mbox2_set",
   "mbox2_clr",
   "mbox2_init",
   "mbox3_base",
   "mbox3_set",
   "mbox3_clr",
   "mbox3_init",
   "mbox4_base",
   "mbox4_set",
   "mbox4_clr",
   "mbox4_init";

  interrupts = <0 420 4>,
   <0 421 4>,
   <0 422 4>,
   <0 423 4>,
   <0 424 4>;

  interrupt-names = "mbox0",
   "mbox1",
   "mbox2",
   "mbox3",
   "mbox4";

  core_0 = "enable";
  scp_sramSize = <0x00020000>;
  mbox_count = <5>;

  send_table =
  <0 0 7>,
  <3 1 2>,
  <4 1 1>,
  <5 1 1>,
  <6 1 1>,
  <11 2 18>,
  <13 2 1>,
  <15 3 2>,
  <16 3 1>,
  <17 3 1>,
  <18 3 1>,
  <19 3 1>,
  <20 3 1>,
  <21 3 2>,
  <22 3 2>,
  <23 3 2>,
  <30 4 34>;

  recv_table =
  <1 0 2 0>,
  <2 0 20 0>,
  <7 1 2 0>,
  <8 1 10 0>,
  <9 1 1 0>,
  <10 1 2 0>,
  <5 1 1 1>,
  <12 2 2 0>,
  <14 2 2 0>,
  <24 3 2 0>,
  <25 3 10 0>,
  <26 3 1 0>,
  <27 3 5 0>,
  <28 3 1 0>,
  <29 3 2 0>,
  <17 3 1 1>,
  <31 4 30 0>;
 };

 consys: consys@18000000 {
  compatible = "mediatek,mt6880-consys";
  #thermal-sensor-cells = <0>;

  reg = <0 0x18000000 0 0x1000>,

   <0 0x18001000 0 0x1000>,

   <0 0x18060000 0 0x10000>,

   <0 0x10001000 0 0x1000>,

   <0 0x10007000 0 0x1000>,

   <0 0x10006000 0 0x1000>,

   <0 0x1020e000 0 0x1000>,

   <0 0x18005000 0 0x1000>,

   <0 0x18003000 0 0x1000>,

   <0 0x10005000 0 0x1000>,

   <0 0x18004000 0 0x1000>,

   <0 0x18070000 0 0x10000>,

   <0 0x18002000 0 0x1000>,

   <0 0x11d10000 0 0x1000>,

   <0 0x1800f000 0 0x1000>,

   <0 0x18009000 0 0x1000>,

   <0 0x1800e000 0 0x400>,

   <0 0x1802f000 0 0x430>;
  power-domains = <&scpsys 9>;
 };

 gps: gps@18C00000 {
  compatible = "mediatek,connac2-gps";
  reg = <0 0x18000000 0 0x100000>,
   <0 0x18C00000 0 0x100000>,
   <0 0x10003304 0 0x4>,
   <0 0x1001C000 0 0x4>,
   <0 0x1001C030 0 0x4>;
  reg-names = "conn_infra_base", "conn_gps_base",
   "status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel";
  interrupts = <0 377 4>,
   <0 378 4>,
   <0 379 4>,
   <0 380 4>,
   <0 381 4>,
   <0 382 4>,
   <0 383 4>;
  memory-region = <&gps_mem>;
  pmic = <&pmic_efuse>;
  mtk-vcore-supply = <&dvfsrc_vcore>;
 };

 odm: odm {
  compatible = "simple-bus";

 };

 pmic_clock_buffer_ctrl: pmic_clock_buffer_ctrl {
  compatible = "mediatek,pmic_clock_buffer";
  mediatek,clkbuf-quantity = <7>;
  mediatek,clkbuf-config = <2 1 1 2 0 0 2>;
  mediatek,clkbuf-output-impedance = <3 4 3 4 0 0 3>;
  mediatek,clkbuf-controls-for-desense = <0 4 0 3 0 0 0>;
  mediatek,bblpm-support = "enable";

  pwrap-dcxo-en = <0x24 4 0x28 1 0x28 0>;
  pwrap-dcxo-conn = <0x5c 0 0x5c 16 0x60 0 0x60 16>;
  pwrap-dcxo-nfc = <0x64 0 0x64 16 0x68 0 0x68 16>;

  spm-pwr-status = <0x16c 0 0x16c 1>;
  spm-io-en = <0x2c 7>;
  spm-power-on-val = <0x8 21 0x8 14>;
  spm-sck-con = <0xc 24>;
  pcm-reg7-rf = <0x10c 21>;

  pwrap = <&spmi_bus>;
  sleep = <&sleep>;
 };

 afe: mt6880-afe-pcm@11210000 {
  compatible = "mediatek,mt6880-sound";
  reg = <0 0x11210000 0 0x1000>;
  interrupts = <0 202 4>;
  topckgen = <&topckgen_clk>;
  power-domains = <&scpsys 6>;
  clocks = <&audsys_clk 0>,
    <&audsys_clk 7>,
    <&audsys_clk 8>,
    <&audsys_clk 6>,
    <&audsys_clk 1>,
    <&audsys_clk 2>,
    <&audsys_clk 4>,
    <&audsys_clk 3>,
    <&audsys_clk 5>,
    <&audsys_clk 9>,
    <&infracfg_ao_clk 46>,
    <&infracfg_ao_clk 53>,
    <&topckgen_clk 174>,
    <&topckgen_clk 175>,
    <&topckgen_clk 64>,
    <&topckgen_clk 178>,
    <&topckgen_clk 52>,
    <&topckgen_clk 179>,
    <&topckgen_clk 56>,
    <&topckgen_clk 176>,
    <&topckgen_clk 55>,
    <&topckgen_clk 177>,
    <&topckgen_clk 59>,
    <&topckgen_clk 217>,
    <&topckgen_clk 218>,
    <&topckgen_clk 219>,
    <&topckgen_clk 220>,
    <&topckgen_clk 221>,
    <&topckgen_clk 222>,
    <&topckgen_clk 223>,
    <&topckgen_clk 224>,
    <&topckgen_clk 225>,
    <&topckgen_clk 226>,
    <&topckgen_clk 227>,
    <&topckgen_clk 228>,
    <&topckgen_clk 229>,
    <&topckgen_clk 230>,
    <&topckgen_clk 231>,
    <&topckgen_clk 84>;
  clock-names = "aud_afe_clk",
         "aud_dac_clk",
         "aud_dac_predis_clk",
         "aud_adc_clk",
         "aud_apll22m_clk",
         "aud_apll24m_clk",
         "aud_apll1_tuner_clk",
         "aud_apll2_tuner_clk",
         "aud_tdm_clk",
         "aud_tml_clk",
         "aud_infra_clk",
         "mtkaif_26m_clk",
         "top_mux_audio",
         "top_mux_audio_int",
         "top_mainpll_d2_d4",
         "top_mux_aud_1",
         "top_apll1_ck",
         "top_mux_aud_2",
         "top_apll2_ck",
         "top_mux_aud_eng1",
         "top_apll1_d8",
         "top_mux_aud_eng2",
         "top_apll2_d8",
         "top_i2s0_m_sel",
         "top_i2s1_m_sel",
         "top_i2s2_m_sel",
         "top_i2s4_m_sel",
         "top_tdm_m_sel",
         "top_i2s5_m_sel",
         "top_i2s6_m_sel",
         "top_apll12_div0",
         "top_apll12_div1",
         "top_apll12_div2",
         "top_apll12_div4",
         "top_apll12_divm",
         "top_apll12_divb",
         "top_apll12_div5",
         "top_apll12_div6",
         "top_clk26m_clk";
 };
 sound: sound {
  compatible = "mediatek,mt6880-mt6359-sound";
  mediatek,platform = <&afe>;
  mediatek,ext-codec {
   sound-dai = <&proslic_spi>;
  };
 };

 audio_sram@11211000 {
  compatible = "mediatek,audio_sram";
  reg = <0 0x11211000 0 0x10000>;
  prefer_mode = <1>;
  mode_size = <0xC000 0x10000>;
  block_size = <0x1000>;
 };

 smart_pa: smart_pa {
 };
};

&spmi_bus {
 mt6315_5: mt6315@5 {
  compatible = "mediatek,mt6315", "mtk,spmi-pmic";
  reg = <0x5 0 0xb 1>;
  extbuck_debug {
   compatible = "mediatek,extbuck-debug";
  };

  mt6315_5_regulator: mt6315_5_regulator {
   compatible = "mediatek,mt6315_5-regulator";

   mt6315_5_vbuck1: 5_vbuck1 {
    regulator-compatible = "vbuck1";
    regulator-name = "5_vbuck1";
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1193750>;
    regulator-allowed-modes = <0 1 2 4>;
    regulator-always-on;
   };

   mt6315_5_vbuck3: 5_vbuck3 {
    regulator-compatible = "vbuck3";
    regulator-name = "5_vbuck3";
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1193750>;
    regulator-allowed-modes = <0 1 2 4>;
    regulator-always-on;
   };

  };
 };

 md1_sim1_hot_plug_eint: md1_sim1_hot_plug_eint {
 };

 md1_sim2_hot_plug_eint: md1_sim2_hot_plug_eint {
 };
};
# 1 "arch/arm64/boot/dts/mediatek/mt6890-clkao.dtsi" 1




&clkao {
 status = "okay";
 bring-up {
  compatible = "mediatek,clk-bring-up";
  clocks =
   <&infracfg_ao_clk 108>,
   <&infracfg_ao_clk 52>,
   <&infracfg_ao_clk 101>,
   <&infracfg_ao_clk 102>,
   <&infracfg_ao_clk 103>,
   <&infracfg_ao_clk 117>,
   <&infracfg_ao_clk 97>,
   <&infracfg_ao_clk 45>,
   <&infracfg_ao_clk 92>;
 };
        bring-up-pd-sgmii_0_phy {
                compatible = "mediatek,scpsys-bring-up";
                power-domains = <&scpsys 13>;
        };
        bring-up-pd-sgmii_0_top {
                compatible = "mediatek,scpsys-bring-up";
                power-domains = <&scpsys 14>;
        };
        bring-up-pd-sgmii_1_phy {
                compatible = "mediatek,scpsys-bring-up";
                power-domains = <&scpsys 15>;
        };
        bring-up-pd-sgmii_1_top {
                compatible = "mediatek,scpsys-bring-up";
                power-domains = <&scpsys 16>;
        };
};
# 4743 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "arch/arm64/boot/dts/mediatek/mt6330.dtsi" 1






&spmi_bus {
 pmic: mt6330 {
  compatible = "mediatek,mt6330";
  reg = <0x4 0 0x1 1>;
  interrupts = <4>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupt-controller;
  #interrupt-cells = <2>;

  mt-pmic {
   compatible = "mediatek,mt63xx-debug";
  };

  pmic_auxadc: pmic_auxadc {
   compatible = "mediatek,pmic-auxadc",
         "mediatek,mt6330-auxadc";
   #io-channel-cells = <1>;
   batadc {
    channel = <0x00>;
    resistance-ratio = <3 1>;
    avg-num = <128>;
   };
   chip_temp {
    channel = <0x05>;
   };
   vcore_temp {
    channel = <0x06>;
   };
   vproc_temp {
    channel = <0x07>;
   };
   vgpu_temp {
    channel = <0x08>;
   };
   tsx_temp {
    channel = <0x0b>;
    avg-num = <128>;
   };
   dcxo_temp {
    channel = <0x0d>;
    avg-num = <16>;
   };
   dcxo_ext0 {
    channel = <0x11>;
    avg-num = <128>;
   };
   dcxo_ext1 {
    channel = <0x12>;
    avg-num = <128>;
   };
  };

  pmic_efuse: pmic_efuse {
   compatible = "mediatek,mt6330-efuse";
   #address-cells = <1>;
   #size-cells = <1>;
   thermal_efuse_data1: t_e_data1@6c {
    reg = <0x6c 12>;
   };
  };

  mt6330regulator: mt6330regulator {
   compatible = "mediatek,mt6330-regulator";
   mt6330_vs1_buck_reg: buck_vs1 {
    regulator-name = "vs1";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <2200000>;
    regulator-enable-ramp-delay = <200>;
    regulator-always-on;
   };
   mt6330_vmd12_buck_reg: buck_vmd12 {
    regulator-name = "vmd12";
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1193000>;
    regulator-enable-ramp-delay = <200>;
   };
   mt6330_vrfdig_buck_reg: buck_vrfdig {
    regulator-name = "vrfdig";
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1193000>;
    regulator-enable-ramp-delay = <200>;
   };
   mt6330_vcore_buck_reg: buck_vcore {
    regulator-name = "vcore";
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1193000>;
    regulator-enable-ramp-delay = <200>;
    regulator-always-on;
    regulator-allowed-modes = <0 1 2>;
   };
   mt6330_vs2_buck_reg: buck_vs2 {
    regulator-name = "vs2";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1600000>;
    regulator-enable-ramp-delay = <200>;
    regulator-always-on;
   };
   mt6330_vmd11_buck_reg: buck_vmd11 {
    regulator-name = "vmd11";
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1193000>;
    regulator-enable-ramp-delay = <200>;
   };
   mt6330_vsram_md_buck_reg: buck_vsram_md {
    regulator-name = "vsram_md";
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1193000>;
    regulator-enable-ramp-delay = <200>;
   };
   mt6330_vs3_buck_reg: buck_vs3 {
    regulator-name = "vs3";
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1193000>;
    regulator-enable-ramp-delay = <200>;
    regulator-always-on;
   };
   mt6330_vrfck_ldo_reg: ldo_vrfck {
    regulator-name = "vrfck";
    regulator-min-microvolt = <1240000>;
    regulator-max-microvolt = <1600000>;
    regulator-enable-ramp-delay = <240>;
   };
   mt6330_vsim1_ldo_reg: ldo_vsim1 {
    regulator-name = "vsim1";
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <3000000>;
    regulator-enable-ramp-delay = <720>;
   };
   mt6330_vio18_2_ldo_reg: ldo_vio18_2 {
    regulator-name = "vio18_2";
    regulator-min-microvolt = <1600000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <720>;
    regulator-always-on;
   };
   mt6330_vusb_ldo_reg: ldo_vusb {
    regulator-name = "vusb";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
    regulator-enable-ramp-delay = <720>;
   };
   mt6330_vmdd2_ldo_reg: ldo_vmdd2 {
    regulator-name = "vmdd2";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <1150000>;
    regulator-enable-ramp-delay = <720>;
   };
   mt6330_vcn18_ldo_reg: ldo_vcn18 {
    regulator-name = "vcn18";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <240>;
   };
   mt6330_vaux18_ldo_reg: ldo_vaux18 {
    regulator-name = "vaux18";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <240>;
   };
   mt6330_vsram_core_ldo_reg: ldo_vsram_core {
    regulator-name = "vsram_core";
    regulator-min-microvolt = <500000>;
    regulator-max-microvolt = <1293750>;
    regulator-enable-ramp-delay = <210>;
   };
   mt6330_vrf13_ldo_reg: ldo_vrf13 {
    regulator-name = "vrf13";
    regulator-min-microvolt = <1100000>;
    regulator-max-microvolt = <1300000>;
    regulator-enable-ramp-delay = <210>;
   };
   mt6330_vsram_proc_ldo_reg: ldo_vsram_proc {
    regulator-name = "vsram_proc";
    regulator-min-microvolt = <500000>;
    regulator-max-microvolt = <1293750>;
    regulator-enable-ramp-delay = <210>;
   };
   mt6330_vxo22_ldo_reg: ldo_vxo22 {
    regulator-name = "vxo22";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <2200000>;
    regulator-enable-ramp-delay = <240>;
    regulator-always-on;
   };
   mt6330_vefuse_ldo_reg: ldo_vefuse {
    regulator-name = "vefuse";
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <2000000>;
    regulator-enable-ramp-delay = <240>;
   };
   mt6330_vio18_1_ldo_reg: ldo_vio18_1 {
    regulator-name = "vio18_1";
    regulator-min-microvolt = <1600000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <240>;
    regulator-always-on;
   };
   mt6330_va12_2_ldo_reg: ldo_va12_2 {
    regulator-name = "va12_2";
    regulator-min-microvolt = <1100000>;
    regulator-max-microvolt = <1300000>;
    regulator-enable-ramp-delay = <720>;
   };
   mt6330_vemc_ldo_reg: ldo_vemc {
    regulator-name = "vemc";
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <240>;
   };
   mt6330_vsram_rfdig_ldo_reg: ldo_vsram_rfdig {
    regulator-name = "vsram_rfdig";
    regulator-min-microvolt = <500000>;
    regulator-max-microvolt = <1293750>;
    regulator-enable-ramp-delay = <210>;
   };
   mt6330_vrf09_ldo_reg: ldo_vrf09 {
    regulator-name = "vrf09";
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <900000>;
    regulator-enable-ramp-delay = <210>;
   };
   mt6330_vmddr_ldo_reg: ldo_vmddr {
    regulator-name = "vmddr";
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <800000>;
    regulator-enable-ramp-delay = <720>;
   };
   mt6330_vrf18_ldo_reg: ldo_vrf18 {
    regulator-name = "vrf18";
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <210>;
   };
   mt6330_vmddq_ldo_reg: ldo_vmddq {
    regulator-name = "vmddq";
    regulator-min-microvolt = <550000>;
    regulator-max-microvolt = <650000>;
    regulator-enable-ramp-delay = <720>;
   };
   mt6330_vmc_ldo_reg: ldo_vmc {
    regulator-name = "vmc";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <720>;
   };
   mt6330_vbbck_ldo_reg: ldo_vbbck {
    regulator-name = "vbbck";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1200000>;
    regulator-enable-ramp-delay = <240>;
   };
   mt6330_va12_1_ldo_reg: ldo_va12_1 {
    regulator-name = "va12_1";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1200000>;
    regulator-enable-ramp-delay = <210>;
   };
   mt6330_vsim2_ldo_reg: ldo_vsim2 {
    regulator-name = "vsim2";
    regulator-min-microvolt = <1700000>;
    regulator-max-microvolt = <3000000>;
    regulator-enable-ramp-delay = <720>;
   };
  };

  mt6330keys: mt6330keys {
   compatible = "mediatek,mt6330-keys";
   mediatek,long-press-mode = <1>;
   power-off-time-sec = <0>;

   power {
    linux,keycodes = <116>;
    wakeup-source;
   };
  };

  clock_buffer_ctrl: clock_buffer_ctrl {
   compatible = "mediatek,clock_buffer";
   clkbuf-bring-up = "n";

   n-clkbuf-pmic-dependent = <8>;
   clkbuf-pmic-dependent = "pmic-bblpm-hw",
      "pmic-bblpm-sel",
      "pmic-ldo-vrfck",
      "pmic-vrfck-hv-en",
      "pmic-ldo-vbbck",
      "pmic-auxout-sel",
      "pmic-auxout-xo",
      "pmic-auxout-bblpm-en";

   pmic-dcxo-cw00 = <0x788 0 0x78b 0>;
   pmic-dcxo-cw08 = <0x79c 0 0x79d 0>;
   pmic-dcxo-cw09 = <0x79e 0 0x7a1 0>;
   pmic-dcxo-cw12 = <0x7a8 0 0x7a9 0>;
   pmic-dcxo-cw13 = <0x7aa 0 0x7ab 0>;
   pmic-dcxo-cw19 = <0x7b6 0 0x7b7 0 0x7b8 0>;
   pmic-xo-mode = <0x788 0 0x788 3 0x788 6 0x78b 1
    0xffff 0xffff 0x7a1 1 0x7a1 4>;
   pmic-xo-en = <0x788 2 0x788 5 0x78b 0 0x78b 3
    0xffff 0xffff 0x7a1 3 0x7a1 6>;
   pmic-bblpm-sw = <0x78b 4>;
   pmic-srclkeni3 = <0x412 0>;

   n-pmic-bblpm-hw = <7>;
   pmic-bblpm-hw = <0x7a8 1 0x7a8 2 0x7a8 3 0x7a8 4
    0xffff 0xffff 0x7a8 5 0x7a8 6>;
   n-pmic-bblpm-sel = <1>;
   pmic-bblpm-sel = <0x7a8 0>;
   n-pmic-ldo-vrfck = <2>;
   pmic-ldo-vrfck = <0x1bb7 0 0x1bbe 6>;
   n-pmic-vrfck-hv-en = <1>;
   pmic-vrfck-hv-en = <0x1f90 4>;
   n-pmic-ldo-vbbck = <2>;
   pmic-ldo-vbbck = <0x1ba7 0 0x1bae 6>;
   n-pmic-auxout-sel = <3>;
   pmic-auxout-sel = <0x7b0 0 0x7b0 6 0x7b0 27>;
   n-pmic-auxout-xo = <7>;
   pmic-auxout-xo = <0x7b3 5 0x7b3 3 0x7b3 1 0x7b2 7
    0xffff 0xffff 0x7b2 5 0x7b2 3>;
   n-pmic-auxout-bblpm-en = <1>;
   pmic-auxout-bblpm-en = <0x7b2 0>;
  };

  mt6330rtc: mt6330rtc {
   compatible = "mediatek,mt6330-rtc";

   fg_init: fg_init {
    reg = <0 0x1>;
    bits = <0 8>;
   };
   fg_soc: fg_soc {
    reg = <1 0x1>;
    bits = <0 8>;
   };
   ext_32k: ext_32k {
    reg = <2 0x1>;
    bits = <6 1>;
   };
  };
 };
};

&spmi_p_bus {
 mt6330: mt6330-spmi_p {
  compatible = "mediatek,mt6330-spmi_p";
  reg = <0x4 0 0x1 1>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 4744 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 1 "arch/arm64/boot/dts/mediatek/xs_cust_mt6890_msdc.dtsi" 1
# 10 "arch/arm64/boot/dts/mediatek/xs_cust_mt6890_msdc.dtsi"
&mmc0 {
 index = <0>;
 status = "okay";
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc0_pins_default>;
 pinctrl-1 = <&mmc0_pins_uhs>;
 bus-width = <8>;
 max-frequency = <200000000>;
 cap-mmc-highspeed;
 mmc-hs200-1_8v;
 mmc-hs400-1_8v;
 cap-mmc-hw-reset;
 no-sdio;
 no-sd;
 hs400-ds-delay = <0x12814>;
 supports-cqe;
 vmmc-supply = <&mt6330_vemc_ldo_reg>;
 non-removable;
};

&pio {
 mmc0_pins_default: mmc0default {
  pins_cmd_dat {
   pinmux = <(((53) << 8) | 1)>,
     <(((52) << 8) | 1)>,
     <(((51) << 8) | 1)>,
     <(((50) << 8) | 1)>,
     <(((46) << 8) | 1)>,
     <(((45) << 8) | 1)>,
     <(((44) << 8) | 1)>,
     <(((43) << 8) | 1)>,
     <(((48) << 8) | 1)>;
   input-enable;
   mediatek,pull-up-adv = <101>;
  };
  pins_clk {
   pinmux = <(((49) << 8) | 1)>;
   mediatek,pull-down-adv = <102>;
  };
  pins_rst {
   pinmux = <(((47) << 8) | 1)>;
   mediatek,pull-up-adv = <100>;
  };
 };
 mmc0_pins_uhs: mmc0@0{
  pins_cmd_dat {
   pinmux = <(((53) << 8) | 1)>,
     <(((52) << 8) | 1)>,
     <(((51) << 8) | 1)>,
     <(((50) << 8) | 1)>,
     <(((46) << 8) | 1)>,
     <(((45) << 8) | 1)>,
     <(((44) << 8) | 1)>,
     <(((43) << 8) | 1)>,
     <(((48) << 8) | 1)>;
   input-enable;
   drive-strength = <10>;
   mediatek,pull-up-adv = <101>;
  };
  pins_clk {
   pinmux = <(((49) << 8) | 1)>;
   drive-strength = <10>;
   mediatek,pull-down-adv = <102>;
  };
  pins_ds {
   pinmux = <(((54) << 8) | 1)>;
   drive-strength = <10>;
   mediatek,pull-down-adv = <102>;
  };
  pins_rst {
   pinmux = <(((47) << 8) | 1)>;
   drive-strength = <10>;
   mediatek,pull-up-adv = <100>;
  };
 };
};

&mmc1 {
 index = <1>;
 status = "okay";
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc1_pins_default>;
 pinctrl-1 = <&mmc1_pins_uhs>;


 bus-width = <4>;
 max-frequency = <200000000>;
 cap-sd-highspeed;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 sd-uhs-ddr50;
 cd-gpios = <&pio 13 1>;
 vqmmc-supply = <&mt6330_vmc_ldo_reg>;
 no-mmc;
 no-sdio;
};

&pio {

 mmc1_pins_default: mmc1default {
  pins_cmd_dat {
   pinmux = <(((58) << 8) | 1)>,
    <(((60) << 8) | 1)>,
    <(((59) << 8) | 1)>,
    <(((57) << 8) | 1)>,
    <(((56) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
   mediatek,pull-up-adv = <101>;
  };

  pins_clk {
   pinmux = <(((55) << 8) | 1)>;
   drive-strength = <4>;
   mediatek,pull-down-adv = <102>;
  };





 };

 mmc1_pins_uhs: mmc1@0{
  pins_cmd_dat {
   pinmux = <(((58) << 8) | 1)>,
    <(((60) << 8) | 1)>,
    <(((59) << 8) | 1)>,
    <(((57) << 8) | 1)>,
    <(((56) << 8) | 1)>;
   input-enable;
   drive-strength = <3>;
   mediatek,pull-up-adv = <101>;
  };

  pins_clk {
   pinmux = <(((55) << 8) | 1)>;
   drive-strength = <3>;
   mediatek,pull-down-adv = <102>;
  };
 };
# 198 "arch/arm64/boot/dts/mediatek/xs_cust_mt6890_msdc.dtsi"
};
# 4744 "arch/arm64/boot/dts/mediatek/xs_mt6890_v3.dtsi" 2
# 15 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts" 2
# 1 "arch/arm64/boot/dts/mediatek/tcpc_config.dtsi" 1






/ {
 rt1711_typec: rt1711_type_c_port0 {
  tcpc-dual,supported_modes = <0>;

  rt-tcpc,name = "type_c_port0";
  rt-tcpc,role_def = <4>;

  rt-tcpc,rp_level = <0>;
  rt-tcpc,vconn_supply = <1>;




  rt-tcpc,notifier_supply_num = <2>;

  rt1711pd,intr_gpio = <&pio 40 0x0>;
  rt1711pd,intr_gpio_num = <40>;
  pd-data {
   pd,vid = <0x29cf>;
   pd,pid = <0x1711>;
   pd,source-cap-ext = <0x171129cf 0x00000000 0x00000000
          0x00000000 0x00000000 0x02000000>;
   pd,mfrs = "RichtekTCPC";






   pd,charging_policy= <0x31>;
# 52 "arch/arm64/boot/dts/mediatek/tcpc_config.dtsi"
   pd,source-pdo-size = <1>;
   pd,source-pdo-data = <0x00019032>;
   pd,sink-pdo-size = <1>;
   pd,sink-pdo-data = <0x000190c8>;
# 66 "arch/arm64/boot/dts/mediatek/tcpc_config.dtsi"
   pd,id-vdo-size = <3>;
   pd,id-vdo-data = <0xd10029cf 0x0 0x17110000>;

   bat,nr = <1>;
   pd,country_nr = <0>;

   bat-info0 {
    bat,vid = <0x29cf>;
    bat,pid = <0x1711>;
    bat,mfrs = "bat1";
    bat,design_cap = <3000>;
   };
# 97 "arch/arm64/boot/dts/mediatek/tcpc_config.dtsi"
  };
  dpm_caps {
   local_dr_power;
   local_dr_data;

   local_usb_comm;



   local_no_suspend;
   local_vconn_supply;


   attemp_enter_dp_mode;
   attemp_discover_cable;
   attemp_discover_id;


   pr_check = <0>;






   dr_check = <0>;


  };
  displayport {

   1st_connection = "dfp_d";
   2nd_connection = "dfp_d";
   signal,dp_v13;

   usbr20_not_used;
   typec,receptacle;
   ufp_d {





   };
   dfp_d {



    pin_assignment,mode_c;
    pin_assignment,mode_d;
    pin_assignment,mode_e;
    pin_assignment,mode_f;
   };
  };
 };
};
# 16 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts" 2
# 1 "arch/arm64/boot/dts/mediatek/rt9467.dtsi" 1





&i2c2 {
 rt9467_chg: rt9467@5b {
  compatible = "richtek,rt9467";
  reg = <0x5b>;
  rt,intr_gpio_num = <20>;
  rt,intr_gpio = <&pio 20 0x0>;
  interrupt-names = "wdtmri";
  status = "okay";





  charger_name = "primary_chg";
  regmap_name = "rt9467_primary";
  en_wdt;



  otg_vbus: usb-otg-vbus {
   regulator-compatible = "usb-otg-vbus";
   regulator-name = "usb-otg-vbus";
   regulator-min-microvolt = <4425000>;
   regulator-max-microvolt = <5825000>;
   regulator-min-microamp = <500000>;
   regulator-max-microamp = <2400000>;
  };
 };
};
# 17 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts" 2

&reserved_memory {
};

/ {
 model = "xs5g01_edonglev3";
 compatible = "mediatek,xs5g01_edonglev3", "mediatek,mt6890";

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x1e800000>;
 };

 chosen {
  bootargs = "console=tty0 console=ttyS0,921600n1 		init=/etc/preinit root=/dev/mmcblk0p32 rootwait 		loglevel=4 		androidboot.selinux=permissive androidboot.hardware=mt6890 		initcall_debug=1 page_owner=on mtk_printk_ctrl.disable_uart=0";





  atag,videolfb-fb_base_l = <0x7e605000>;
  atag,videolfb-fb_base_h = <0x0>;
  atag,videolfb-islcmfound = <1>;
  atag,videolfb-islcm_inited = <0>;
  atag,videolfb-fps= <6000>;
  atag,videolfb-vramSize= <0x1be0000>;
  atag,videolfb-lcmname=
   "nt35595_fhd_dsi_cmd_truly_nt50358_drv";
 };
# 57 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"
 gsw: gsw@0 {
  compatible = "mediatek,mt753x";
  mediatek,ethsys = <&ethsys>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 subpmic_pmu_eint: subpmic_pmu_eint {
 };

 tcpc_pd: tcpc_pd_eint {
 };

 gpio_leds {
   compatible = "gpio-leds";
   status = "okay";
   led0 {
    label = "led9501:red:sim";
    gpios = <&pio 4 0>;
    linux,default-trigger = "none";
    default-state = "off";
   };

   led1 {
    label = "led9502:green:sim2";
    gpios = <&pio 5 0>;
    linux,default-trigger = "none";
    default-state = "off";
   };
# 100 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"
   led3 {
    label = "led9516:red:cellular-quality";
    gpios = <&pio 7 0>;
    linux,default-trigger = "none";
    default-state = "off";
   };

   led4 {
    label = "led9516:green:cellular-quality";
    gpios = <&pio 9 0>;
    linux,default-trigger = "none";
    default-state = "off";
   };
# 122 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"
 };

    typec_mux_switch: typec_mux_switch {
  compatible = "mediatek,typec_mux_switch";
  status = "okay";
  orientation-switch;
  port {
   ssusb_mux: endpoint@0 {
    remote-endpoint = <&tcpc_typec_usb>;
   };
  };
 };

    fusb304: fusb304 {
        compatible = "mediatek,fusb304";
        pinctrl-names = "sel_up", "sel_down",
            "enable", "disable";
        pinctrl-0 = <&sel_up>;
        pinctrl-1 = <&sel_down>;
        pinctrl-2 = <&sw_enable>;
        pinctrl-3 = <&sw_disable>;
        status = "okay";
    };

    ptn36241g: ptn36241g {
        compatible = "mediatek,ptn36241g";
        pinctrl-names = "c1_active", "c1_sleep",
            "c2_active", "c2_sleep";
        pinctrl-0 = <&c1_active>;
        pinctrl-1 = <&c1_sleep>;
        pinctrl-2 = <&c2_active>;
        pinctrl-3 = <&c2_sleep>;
        status = "okay";
    };
};

&snps_mac {
 phy-mode ="rgmii-rxid";
 phy-handle = <&eth_phy0>;
 status = "disabled";
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&eth_default>;
 pinctrl-1 = <&eth_sleep>;
 snps,reset-gpio = <&pio 24 1>;
 snps,reset-active-low;
 mdio {
  compatible = "snps,dwmac-mdio";
  #address-cells = <1>;
  #size-cells = <0>;
  eth_phy0: eth_phy0@5 {
   compatible = "ethernet-phy-ieee802.3-c22";
  };
  eth_phy1: eth_phy1@7 {
   compatible = "ethernet-phy-ieee802.3-c45";
   marvell,88q2110 = <1000 0>;
  };
  eth_phy2: eth_phy2@4 {
   compatible = "ethernet-phy-id0180.DD00";
  };
 };
};


&eth {
 pinctrl-names = "eth_gpio_default",
  "eth_smi_mdio_pinctl",
  "eth_smi_mdc_pinctl";
 pinctrl-0 = <&eth_gpio_default>;
 pinctrl-1 = <&eth_smi_mdio_pinctl>;
 pinctrl-2 = <&eth_smi_mdc_pinctl>;
 status = "okay";
 gmac0: mac@0 {
  compatible = "mediatek,eth-mac";
  reg = <0>;

        phy-mode = "sgmii";
        speed = <2500>;
        phy-handle = <&phy1>;
# 208 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"
 };
 gmac1: mac@1 {
  compatible = "mediatek,eth-mac";
  reg = <1>;

        phy-mode = "sgmii";
        speed = <2500>;
        phy-handle = <&phy2>;
# 224 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"
 };
 mdio: mdio-bus {
  #address-cells = <1>;
  #size-cells = <0>;
 };
};


&mdio {
 phy1: ethernet-phy@1 {
  reg = <1>;
 };

 phy2: ethernet-phy@2 {
  reg = <2>;
 };
};






&gsw {
 mediatek,mdio = <&mdio>;
 mediatek,portmap = "llllw";
 mediatek,mdio_master_pinmux = <0>;
 reset-gpios = <&pio 66 0>;
 interrupt-parent = <&pio>;
 interrupts = <65 4>;

 status = "okay";

 port5: port@5 {
  compatible = "mediatek,mt753x-port";
  reg = <5>;
  phy-mode = "sgmii";
  fixed-link {
   speed = <2500>;
   full-duplex;
  };
 };
};


&pcie0 {
 max-link-speed = <3>;
 pinctrl-names = "default";
 pinctrl-0 = <&pcie0_pins_default>;
 status = "okay";
};

&pcie1 {
 max-link-speed = <3>;
 pinctrl-names = "default";
 pinctrl-0 = <&pcie1_pins_default>;
 status = "okay";
};

&pcie2 {
 max-link-speed = <3>;
 pinctrl-names = "default";
 pinctrl-0 = <&pcie2_pins_default>;
 status = "okay";
};

&pcie3 {
 max-link-speed = <3>;
 pinctrl-names = "default";
 pinctrl-0 = <&pcie3_pins_default>;
 status = "okay";
};
# 309 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"
&afe {
    pinctrl-names = "aud_dat_miso_off", "aud_dat_miso_on",
                    "aud_dat_mosi_off", "aud_dat_mosi_on",
                    "aud_gpio_i2s0_off", "aud_gpio_i2s0_on",
                    "aud_gpio_i2s1_off", "aud_gpio_i2s1_on",
                    "aud_gpio_i2s2_off", "aud_gpio_i2s2_on",
                    "aud_gpio_i2s3_off", "aud_gpio_i2s3_on",
                    "aud_gpio_i2s4_off", "aud_gpio_i2s4_on",
                    "aud_gpio_i2s5_off", "aud_gpio_i2s5_on",
                    "aud_gpio_i2s6_off", "aud_gpio_i2s6_on",
                    "vow_dat_miso_off", "vow_dat_miso_on",
                    "vow_clk_miso_off", "vow_clk_miso_on",
                    "aud_gpio_proslic_off", "aud_gpio_proslic_on",
                    "aud_gpio_tdm_off", "aud_gpio_tdm_on";
    pinctrl-0 = <&aud_dat_mosi_off>;
    pinctrl-1 = <&aud_dat_mosi_on>;
    pinctrl-2 = <&aud_dat_miso_off>;
    pinctrl-3 = <&aud_dat_miso_on>;
    pinctrl-4 = <&aud_gpio_i2s0_off>;
    pinctrl-5 = <&aud_gpio_i2s0_on>;
    pinctrl-6 = <&aud_gpio_i2s1_off>;
    pinctrl-7 = <&aud_gpio_i2s1_on>;
    pinctrl-8 = <&aud_gpio_i2s2_off>;
    pinctrl-9 = <&aud_gpio_i2s2_on>;
    pinctrl-10 = <&aud_gpio_i2s3_off>;
    pinctrl-11 = <&aud_gpio_i2s3_on>;
    pinctrl-12 = <&aud_gpio_i2s4_off>;
    pinctrl-13 = <&aud_gpio_i2s4_on>;
    pinctrl-14 = <&aud_gpio_i2s5_off>;
    pinctrl-15 = <&aud_gpio_i2s5_on>;
    pinctrl-16 = <&aud_gpio_i2s6_off>;
    pinctrl-17 = <&aud_gpio_i2s6_on>;
    pinctrl-18 = <&vow_dat_miso_off>;
    pinctrl-19 = <&vow_dat_miso_on>;
    pinctrl-20 = <&vow_clk_miso_off>;
    pinctrl-21 = <&vow_clk_miso_on>;
    pinctrl-22 = <&aud_gpio_proslic_off>;
    pinctrl-23 = <&aud_gpio_proslic_on>;
    pinctrl-24 = <&aud_gpio_tdm_off>;
    pinctrl-25 = <&aud_gpio_tdm_on>;
    status = "okay";
};

&pio {

 aud_dat_mosi_off: aud_dat_mosi_off {
 };
 aud_dat_mosi_on: aud_dat_mosi_on {
 };
 aud_dat_miso_off: aud_dat_miso_off {
 };
 aud_dat_miso_on: aud_dat_miso_on {
 };
 vow_dat_miso_off: vow_dat_miso_off {
 };
 vow_dat_miso_on: vow_dat_miso_on {
 };
 vow_clk_miso_off: vow_clk_miso_off {
 };
 vow_clk_miso_on: vow_clk_miso_on {
 };
 aud_gpio_i2s0_off: aud_gpio_i2s0_off {
  pins_cmd_dat {
   pinmux = <(((230) << 8) | 0)>,
     <(((231) << 8) | 0)>,
     <(((232) << 8) | 0)>,
     <(((233) << 8) | 0)>,
     <(((234) << 8) | 0)>;
  };
 };
 aud_gpio_i2s0_on: aud_gpio_i2s0_on {
  pins_cmd_dat {
   pinmux = <(((230) << 8) | 1)>,
     <(((231) << 8) | 1)>,
     <(((232) << 8) | 1)>,
     <(((233) << 8) | 1)>,
     <(((234) << 8) | 1)>;
  };
 };
 aud_gpio_i2s1_off: aud_gpio_i2s1_off {
 };
 aud_gpio_i2s1_on: aud_gpio_i2s1_on {
 };
 aud_gpio_i2s2_off: aud_gpio_i2s2_off {
  pins_cmd_dat {
   pinmux = <(((91) << 8) | 0)>,
     <(((92) << 8) | 0)>,
     <(((93) << 8) | 0)>,
     <(((94) << 8) | 0)>;
  };
 };
 aud_gpio_i2s2_on: aud_gpio_i2s2_on {
  pins_cmd_dat {
   pinmux = <(((91) << 8) | 1)>,
     <(((92) << 8) | 1)>,
     <(((93) << 8) | 1)>,
     <(((94) << 8) | 1)>;
  };
 };
 aud_gpio_i2s3_off: aud_gpio_i2s3_off {
 };
 aud_gpio_i2s3_on: aud_gpio_i2s3_on {
 };
 aud_gpio_i2s4_off: aud_gpio_i2s4_off {
 };
 aud_gpio_i2s4_on: aud_gpio_i2s4_on {
 };
 aud_gpio_i2s5_off: aud_gpio_i2s5_off {
 };
 aud_gpio_i2s5_on: aud_gpio_i2s5_on {
 };
 aud_gpio_i2s6_off: aud_gpio_i2s6_off {
 };
 aud_gpio_i2s6_on: aud_gpio_i2s6_on {
 };

 aud_gpio_proslic_off: aud_gpio_proslic_off {
  pins_cmd_dat {
   pinmux = <(((97) << 8) | 0)>,
     <(((98) << 8) | 0)>,
     <(((99) << 8) | 0)>,
     <(((100) << 8) | 0)>;
  };
 };
 aud_gpio_proslic_on: aud_gpio_proslic_on {
  pins_cmd_dat {
   pinmux = <(((97) << 8) | 1)>,
     <(((98) << 8) | 1)>,
     <(((99) << 8) | 1)>,
     <(((100) << 8) | 1)>;
  };
 };
 aud_gpio_tdm_off: aud_gpio_tdm_off {
  pins_cmd_dat {
   pinmux = <(((199) << 8) | 0)>,
     <(((200) << 8) | 0)>,
     <(((201) << 8) | 0)>,
     <(((202) << 8) | 0)>,
     <(((203) << 8) | 0)>,
     <(((204) << 8) | 0)>,
     <(((205) << 8) | 0)>;
  };
 };
 aud_gpio_tdm_on: aud_gpio_tdm_on {
  pins_cmd_dat {
   pinmux = <(((199) << 8) | 1)>,
     <(((200) << 8) | 1)>,
     <(((201) << 8) | 1)>,
     <(((202) << 8) | 1)>,
     <(((203) << 8) | 1)>,
     <(((204) << 8) | 1)>,
     <(((205) << 8) | 1)>;
  };
 };
};
# 539 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"
&spi0 {
 pinctrl-names = "slic_spi0_default", "slic_pcm0_default";
 pinctrl-0 = <&slic_spi0_pins_default>;
 pinctrl-1 = <&slic_pcm0_pins_default>;
 status = "okay";
 #address-cells=<1>;
 #size-cells=<0>;

 proslic_spi: proslic_spi@0 {
  compatible = "silabs,proslic_spi";
  #sound-dai-cells = <0>;
  reg = <0>;
  spi-max-frequency = <4000000>;
  spi-cpha = <1>;
  spi-cpol = <1>;
  channel_count = <1>;
  debug_level = <7>;
  reset_gpio = <&pio 1 1>;
  ig,enable-spi = <1>;
 };
};



&pio {

 eth_gpio_default: mdio_default {
  mux {
   pinmux = <(((61) << 8) | 0)>;
  };
 };

 eth_smi_mdio_pinctl: eth_smi_mdio_pinctl {
  mux {
   pinmux = <(((61) << 8) | 1)>;
  };
 };

 eth_smi_mdc_pinctl: eth_smi_mdc_pinctl {
  mux {
   pinmux = <(((62) << 8) | 1)>;
  };
 };

 eth_default: eth_default {
  txd_pins {
   pinmux = <(((8) << 8) | 2)>,
     <(((9) << 8) | 2)>,
     <(((10) << 8) | 2)>,
     <(((11) << 8) | 2)>;
   drive-strength = <8>;
  };
  cc_pins {
   pinmux = <(((18) << 8) | 2)>,
     <(((21) << 8) | 2)>,
     <(((20) << 8) | 2)>,
     <(((19) << 8) | 2)>;
   drive-strength = <8>;
  };
  rxd_pins {
   pinmux = <(((14) << 8) | 2)>,
     <(((15) << 8) | 2)>,
     <(((16) << 8) | 2)>,
     <(((17) << 8) | 2)>;
  };
  mdio_pins {
   pinmux = <(((12) << 8) | 2)>,
     <(((13) << 8) | 2)>;
   input-enable;
  };
 };

 eth_sleep: eth_sleep {
  txd_pins {
   pinmux = <(((8) << 8) | 0)>,
     <(((9) << 8) | 0)>,
     <(((10) << 8) | 0)>,
     <(((11) << 8) | 0)>;
  };
  cc_pins {
   pinmux = <(((18) << 8) | 0)>,
     <(((21) << 8) | 0)>,
     <(((20) << 8) | 0)>,
     <(((19) << 8) | 0)>;
  };
  rxd_pins {
   pinmux = <(((14) << 8) | 0)>,
     <(((15) << 8) | 0)>,
     <(((16) << 8) | 0)>,
     <(((17) << 8) | 0)>;
  };
  mdio_pins {
   pinmux = <(((12) << 8) | 0)>,
     <(((13) << 8) | 0)>;
   input-disable;
   bias-disable;
  };
 };

 pcie0_pins_default: pcie0-default {
  mux {
   pinmux = <(((67) << 8) | 1)>,
            <(((68) << 8) | 1)>,
     <(((69) << 8) | 1)>;
   bias-pull-up;
  };
 };

 pcie1_pins_default: pcie1-default {
  mux {
   pinmux = <(((70) << 8) | 1)>,
            <(((71) << 8) | 1)>,
     <(((72) << 8) | 1)>;
   bias-pull-up;
  };
 };

 pcie2_pins_default: pcie2-default {
  mux {
   pinmux = <(((73) << 8) | 1)>,
            <(((74) << 8) | 1)>,
     <(((75) << 8) | 1)>;
   bias-pull-up;
  };
 };

 pcie3_pins_default: pcie3-default {
  mux {
   pinmux = <(((76) << 8) | 1)>,
            <(((77) << 8) | 1)>,
     <(((78) << 8) | 1)>;
   bias-pull-up;
  };
 };

 spic1_pins: spic1-pins {
  mux {
   pinmux =
      <(((186) << 8) | 1)>,
      <(((188) << 8) | 1)>,
      <(((185) << 8) | 1)>,
      <(((187) << 8) | 1)>;
  };
 };
 slic_spi0_pins_default: slic_spi0_default {
  mux {
   pinmux = <(((102) << 8) | 1)>,
      <(((104) << 8) | 1)>,
      <(((101) << 8) | 1)>,
      <(((103) << 8) | 1)>;
  };
 };

 slic_pcm0_pins_default: slic_pcm0_default {
  mux {
   pinmux = <(((97) << 8) | 1)>,
      <(((99) << 8) | 1)>,
      <(((100) << 8) | 1)>,
      <(((98) << 8) | 1)>;
  };
 };

 gps_pins_default: gps_default {
 };

 gps_l1_lna_pins_ol: gps_l1_lna@0 {
  pins_cmd_dat {
   pinmux = <(((125) << 8) | 0)>;
   output-low;
  };
 };
 gps_l1_lna_pins_dsp_ctrl: gps_l1_lna@1 {
  pins_cmd_dat {
   pinmux = <(((125) << 8) | 1)>;
  };
 };
 gps_l1_lna_pins_oh: gps_l1_lna@2 {
  pins_cmd_dat {
   pinmux = <(((125) << 8) | 0)>;
   output-high;
  };
 };

 gps_l5_lna_pins_ol: gps_l5_lna@0 {
  pins_cmd_dat {
   pinmux = <(((126) << 8) | 0)>;
   output-low;
  };
 };
 gps_l5_lna_pins_dsp_ctrl: gps_l5_lna@1 {
  pins_cmd_dat {
   pinmux = <(((126) << 8) | 1)>;
  };
 };
 gps_l5_lna_pins_oh: gps_l5_lna@2 {
  pins_cmd_dat {
   pinmux = <(((126) << 8) | 0)>;
   output-high;
  };
 };
};

&gps {
 pinctrl-names = "default",
  "gps_l1_lna_disable",
  "gps_l1_lna_dsp_ctrl",
  "gps_l1_lna_enable",
  "gps_l5_lna_disable",
  "gps_l5_lna_dsp_ctrl",
  "gps_l5_lna_enable";
 pinctrl-0 = <&gps_pins_default>;
 pinctrl-1 = <&gps_l1_lna_pins_ol>;
 pinctrl-2 = <&gps_l1_lna_pins_dsp_ctrl>;
 pinctrl-3 = <&gps_l1_lna_pins_oh>;
 pinctrl-4 = <&gps_l5_lna_pins_ol>;
 pinctrl-5 = <&gps_l5_lna_pins_dsp_ctrl>;
 pinctrl-6 = <&gps_l5_lna_pins_oh>;
 status = "okay";
};




&pio {
 c1_active: c1_high {
  pins_cmd_dat {
   pinmux = <(((95) << 8) | 0)>;
   output-high;
  };
 };

 c2_active: c2_highz {
  pins_cmd_dat {
   pinmux = <(((94) << 8) | 0)>;
   input-enable;
   bias-disable;
  };
 };

 c1_sleep: c1_low {
  pins_cmd_dat {
   pinmux = <(((95) << 8) | 0)>;
   output-low;
  };
 };

 c2_sleep: c2_low {
  pins_cmd_dat {
   pinmux = <(((94) << 8) | 0)>;
   output-low;
  };
 };

 sel_up: sel_high {
  pins_cmd_dat {
   pinmux = <(((93) << 8) | 0)>;
   output-high;
  };
 };

 sel_down: sel_low {
  pins_cmd_dat {
   pinmux = <(((93) << 8) | 0)>;
   output-low;
  };
 };

 sw_enable: sw_enable {
  pins_cmd_dat {
   pinmux = <(((92) << 8) | 0)>;
   output-low;
  };
 };

 sw_disable: sw_disable {
  pins_cmd_dat {
   pinmux = <(((92) << 8) | 0)>;
   output-low;
  };
 };
 kpd_gpios_def_cfg: kpdgpiodefault {
  pins_cmd_dat {
   pinmux = <(((114) << 8) | 1)>,
    <(((115) << 8) | 1)>;
   mediatek,pull-down-adv = <101>;
   output-low;
   input-schmitt-enable;
  };
 };
};

&keypad {
 mediatek,key-debounce-ms = <1024>;

 mediatek,hw-map-num = <72>;
 mediatek,hw-init-map = <0 0 114 0 0 0 0 0 0 0 0 0 0 0 0 115 0 0 0 0 0 0 0
  0 0 0 0 0 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 >;
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&kpd_gpios_def_cfg>;
};

&pio {
 nandc_pins_default: nandcdefault {
  pins0 {
   pinmux = <(((215) << 8) | 1)>,
    <(((216) << 8) | 1)>,
    <(((217) << 8) | 1)>,
    <(((218) << 8) | 1)>,
    <(((219) << 8) | 1)>,
    <(((220) << 8) | 1)>,
    <(((221) << 8) | 1)>,
    <(((222) << 8) | 1)>,
    <(((228) << 8) | 1)>,
    <(((229) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-down;
  };
  pins1 {
   pinmux = <(((223) << 8) | 1)>,
    <(((224) << 8) | 1)>,
    <(((225) << 8) | 1)>,
    <(((226) << 8) | 1)>,
    <(((227) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-up;
  };
 };
};

&nandc {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&nandc_pins_default>;
 clocks =<&topckgen_clk 84>,
   <&topckgen_clk 33>,
   <&topckgen_clk 20>,
   <&topckgen_clk 16>,
   <&topckgen_clk 38>,
   <&topckgen_clk 7>,
   <&topckgen_clk 29>,
   <&topckgen_clk 15>,
   <&topckgen_clk 200>,
   <&infracfg_ao_clk 120>,
   <&infracfg_ao_clk 118>;
 clock-names = "nfi_parent_26m",
   "nfi_parent124.8m",
   "nfi_parent78m",
   "nfi_parent91m",
   "nfi_parent104m",
   "nfi_parent136.5m",
   "nfi_parent156m",
   "nfi_parent182m",
   "nfi_clk_sel",
   "dma_cg",
   "nfi_cg";
};

&rt1711_typec {
    port {
 tcpc_typec_usb: endpoint@0 {
     remote-endpoint = <&ssusb_mux>;
 };
    };
};




&pmic {
 mt6330-led {
  compatible = "mediatek,mt6330_leds";

  Isink1 {
   reg = <1>;
   label = "led9515:green:cellular-radio";
   linux,default-trigger = "none";
   default-state = "off";
  };
# 939 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts"
 };
};

# 1 "./arch/arm64/boot/dts/mediatek/xs5g01_edonglev3/cust.dtsi" 1
# 18 "./arch/arm64/boot/dts/mediatek/xs5g01_edonglev3/cust.dtsi"
&pmic_clock_buffer_ctrl {
 mediatek,clkbuf-quantity = <7>;
 mediatek,clkbuf-config = <2 1 1 2 0 0 1>;
 mediatek,clkbuf-output-impedance = <3 4 3 4 0 0 3>;
 mediatek,clkbuf-controls-for-desense = <0 4 0 3 0 0 0>;
 status = "okay";
};






&i2c0 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
};

&i2c1 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
 barometer_mtk:barometer@76 {
  compatible = "mediatek,barometer";
  reg = <0x76>;
  status = "okay";
 };

 msensor_mtk:msensor@0c {
  compatible = "mediatek,msensor";
  reg = <0x0c>;
  status = "okay";
 };

 gsensor_mtk:gsensor@6a {
  compatible = "mediatek,gsensor";
  reg = <0x6a>;
  status = "okay";
 };

 alsps_mtk:alsps@60 {
  compatible = "mediatek,alsps";
  reg = <0x60>;
  status = "okay";
 };

};

&i2c2 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
 slave_charger_mtk:slave_charger@5b {
  compatible = "mediatek,slave_charger";
  reg = <0x5b>;
  status = "okay";
 };

 buck_boost_mtk:buck_boost@39 {
  compatible = "mediatek,buck_boost";
  reg = <0x39>;
  status = "okay";
 };

};

&i2c3 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
 usb_type_c_mtk:usb_type_c@4e {
  compatible = "mediatek,usb_type_c";
  reg = <0x4e>;
  status = "okay";
 };

 direct_charger_1_mtk:direct_charger_1@55 {
  compatible = "mediatek,direct_charger_1";
  reg = <0x55>;
  status = "okay";
 };

};

&i2c4 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
};

&i2c5 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
 i2c_lcd_bias_mtk:i2c_lcd_bias@3e {
  compatible = "mediatek,i2c_lcd_bias";
  reg = <0x3e>;
  status = "okay";
 };

 cap_touch_mtk:cap_touch@5d {
  compatible = "mediatek,cap_touch";
  reg = <0x5d>;
  status = "okay";
 };

};







&gpio_usage_mapping {
 GPIO_SIM1_HOT_PLUG = <&pio 83 0>;
 GPIO_SIM2_HOT_PLUG = <&pio 84 0>;
 GPIO_SIM1_SIO = <&pio 85 0>;
 GPIO_SIM1_SRST = <&pio 86 0>;
 GPIO_SIM1_SCLK = <&pio 87 0>;
 GPIO_SIM2_SCLK = <&pio 88 0>;
 GPIO_SIM2_SRST = <&pio 89 0>;
 GPIO_SIM2_SIO = <&pio 90 0>;
 GPIO_FDD_BAND_SUPPORT_DETECT_1ST_PIN = <&pio 142 0>;
 GPIO_FDD_BAND_SUPPORT_DETECT_2ND_PIN = <&pio 143 0>;
};

&gpio{
 gpio_init_default = <0 0 0 0 0 0 1>,
  <1 0 0 0 1 0 1>,
  <2 0 0 0 1 0 1>,
  <3 0 0 0 1 0 1>,
  <4 0 1 0 1 0 0>,
  <5 0 0 0 1 0 0>,
  <6 0 1 0 1 0 0>,
  <7 0 0 0 1 0 0>,
  <8 0 1 0 1 0 1>,
  <9 0 0 0 0 0 1>,
  <10 0 0 0 0 0 1>,
  <11 0 1 0 1 0 1>,
  <12 0 1 0 1 0 1>,
  <13 0 0 0 1 1 1>,
  <14 0 1 0 1 0 1>,
  <15 0 0 0 1 0 1>,
  <16 0 1 0 1 0 1>,
  <17 0 1 0 1 0 0>,
  <18 0 1 1 1 0 0>,
  <19 0 1 0 1 0 0>,
  <20 0 0 0 1 1 0>,
  <21 0 1 0 1 0 0>,
  <22 0 1 0 1 0 0>,
  <23 0 1 1 1 0 0>,
  <24 0 1 1 1 0 0>,
  <25 0 1 0 1 0 0>,
  <26 0 0 0 1 0 0>,
  <27 0 1 0 1 0 0>,
  <28 0 0 0 1 0 0>,
  <29 0 1 0 1 0 0>,
  <30 0 1 0 1 0 0>,
  <31 0 1 0 1 0 0>,
  <32 0 0 0 1 0 1>,
  <33 0 0 0 1 0 1>,
  <34 0 0 0 1 0 1>,
  <35 0 0 0 1 0 1>,
  <36 0 0 0 1 0 1>,
  <37 0 0 0 1 0 1>,
  <38 0 0 0 1 0 1>,
  <39 0 0 0 1 0 1>,
  <40 0 0 0 1 1 0>,
  <41 0 0 0 1 0 0>,
  <42 0 0 0 1 0 0>,
  <55 1 0 0 0 0 1>,
  <56 1 0 0 1 1 1>,
  <57 1 0 0 1 1 1>,
  <58 1 0 0 1 1 1>,
  <59 1 0 0 1 1 1>,
  <60 1 0 0 1 1 1>,
  <61 0 0 0 1 0 0>,
  <62 0 0 0 1 0 0>,
  <63 0 0 0 1 0 0>,
  <64 0 0 0 1 0 0>,
  <65 0 0 0 1 0 1>,
  <66 0 0 0 1 0 1>,
  <67 1 0 0 1 0 1>,
  <68 1 0 0 1 0 1>,
  <69 1 0 0 1 0 1>,
  <70 1 0 0 1 0 1>,
  <71 1 0 0 1 0 1>,
  <72 1 0 0 1 0 1>,
  <73 1 0 0 1 0 1>,
  <74 1 0 0 1 0 1>,
  <75 1 0 0 1 0 1>,
  <76 1 0 0 1 0 1>,
  <77 1 0 0 1 0 1>,
  <78 1 0 0 1 0 1>,
  <79 1 0 0 1 1 1>,
  <80 1 0 0 1 1 1>,
  <81 1 0 0 1 1 1>,
  <82 1 0 0 1 1 1>,
  <83 1 0 0 1 1 1>,
  <84 1 0 0 1 1 1>,
  <85 1 0 0 1 1 0>,
  <86 1 0 0 1 0 0>,
  <87 1 0 0 1 0 0>,
  <88 1 0 0 1 0 0>,
  <89 1 0 0 1 0 0>,
  <90 1 0 0 1 1 0>,
  <91 1 0 0 1 0 1>,
  <92 1 0 0 1 0 1>,
  <93 1 0 0 1 0 1>,
  <94 1 0 0 1 0 1>,
  <95 1 0 0 1 0 1>,
  <96 1 0 0 1 0 1>,
  <97 1 0 0 1 0 1>,
  <98 1 0 0 1 0 1>,
  <99 1 0 0 1 0 1>,
  <100 1 0 0 1 0 1>,
  <101 1 0 0 1 0 1>,
  <102 1 0 0 1 0 1>,
  <103 1 0 0 1 0 1>,
  <104 1 0 0 1 0 1>,
  <105 1 0 0 1 1 0>,
  <106 1 0 0 1 1 0>,
  <107 1 0 0 1 1 0>,
  <108 1 0 0 1 1 0>,
  <109 1 0 0 1 1 0>,
  <110 1 0 0 1 1 0>,
  <111 1 0 0 1 0 1>,
  <112 1 0 0 1 0 1>,
  <113 1 0 0 1 0 1>,
  <114 1 0 0 1 0 1>,
  <115 1 0 0 1 0 1>,
  <116 1 0 0 1 0 1>,
  <117 1 0 0 1 0 1>,
  <118 1 0 0 1 0 0>,
  <119 1 0 0 1 1 1>,
  <120 1 0 0 1 0 1>,
  <121 1 0 0 0 0 1>,
  <122 1 0 0 0 0 1>,
  <123 1 0 0 0 0 1>,
  <124 1 0 0 0 0 1>,
  <125 1 0 0 1 0 0>,
  <126 1 0 0 1 0 0>,
  <127 0 0 0 1 0 0>,
  <128 0 0 0 1 0 0>,
  <129 0 0 0 1 0 0>,
  <130 1 0 0 1 0 0>,
  <131 0 1 0 1 0 0>,
  <132 0 1 0 1 0 0>,
  <133 0 1 0 1 0 0>,
  <134 0 1 0 1 0 0>,
  <135 0 1 0 1 0 0>,
  <136 1 0 0 1 0 0>,
  <137 1 0 0 1 0 0>,
  <138 1 0 0 0 0 0>,
  <139 1 0 0 1 0 0>,
  <140 1 0 0 0 0 0>,
  <141 1 0 0 1 0 0>,
  <142 0 0 0 1 0 0>,
  <143 0 0 0 1 0 0>,
  <144 1 0 0 0 0 0>,
  <145 1 0 0 0 0 0>,
  <146 1 0 0 0 0 0>,
  <147 1 0 0 0 0 0>,
  <148 1 0 0 0 0 0>,
  <149 1 0 0 0 0 0>,
  <150 0 1 1 1 0 0>,
  <151 1 0 0 0 0 0>,
  <152 1 0 0 0 0 0>,
  <153 1 0 0 0 0 0>,
  <154 1 0 0 0 0 0>,
  <155 1 0 0 0 0 0>,
  <156 1 0 0 0 0 0>,
  <157 1 0 0 0 0 0>,
  <158 1 0 0 0 0 0>,
  <159 1 0 0 0 0 0>,
  <160 1 0 0 0 0 0>,
  <161 1 0 0 0 0 0>,
  <162 1 0 0 0 0 0>,
  <163 1 0 0 0 0 0>,
  <164 1 0 0 0 0 0>,
  <165 1 0 0 1 0 0>,
  <166 1 0 0 1 0 0>,
  <167 1 0 0 1 0 0>,
  <168 1 0 0 1 0 0>,
  <169 1 0 0 1 1 0>,
  <170 1 0 0 1 1 0>,
  <171 1 0 0 1 1 0>,
  <172 1 0 0 1 1 0>,
  <173 1 0 0 1 0 0>,
  <174 1 0 0 1 0 0>,
  <175 1 0 0 1 0 0>,
  <176 1 0 0 1 0 0>,
  <177 1 0 0 1 0 0>,
  <178 1 0 0 1 0 0>,
  <179 1 0 0 1 0 0>,
  <180 1 0 0 1 0 0>,
  <181 1 0 0 1 0 0>,
  <182 1 0 0 1 0 0>,
  <183 1 0 0 1 0 0>,
  <184 1 0 0 1 0 0>,
  <185 7 0 0 0 0 0>,
  <186 7 0 0 1 0 0>,
  <187 7 0 0 1 0 0>,
  <188 7 0 0 1 0 0>,
  <189 7 0 0 0 0 0>,
  <190 7 0 0 1 0 0>,
  <191 7 0 0 1 0 0>,
  <192 7 0 0 1 0 0>,
  <193 1 0 0 1 0 0>,
  <194 1 0 0 1 0 0>,
  <195 1 0 0 1 0 0>,
  <196 1 0 0 1 0 0>,
  <197 1 0 0 1 1 0>,
  <198 1 0 0 1 1 0>,
  <199 3 0 0 1 0 0>,
  <200 3 0 0 1 0 0>,
  <201 3 0 0 1 0 0>,
  <202 3 0 0 1 0 0>,
  <203 7 0 0 1 0 0>,
  <204 7 0 0 1 0 0>,
  <205 7 0 0 1 0 0>,
  <206 1 0 0 1 0 1>,
  <207 1 0 0 1 0 1>,
  <208 1 0 0 1 0 1>,
  <209 0 1 0 1 0 0>,
  <210 0 1 0 1 0 0>,
  <211 0 1 0 1 0 0>,
  <212 0 1 0 1 0 0>,
  <213 0 1 0 1 0 0>,
  <214 1 0 0 1 0 0>,
  <215 1 0 0 1 0 0>,
  <216 1 0 0 1 0 0>,
  <217 1 0 0 1 0 0>,
  <218 1 0 0 1 0 0>,
  <219 1 0 0 1 0 0>,
  <220 1 0 0 1 0 0>,
  <221 1 0 0 1 0 0>,
  <222 1 0 0 1 0 0>,
  <223 1 0 0 1 0 0>,
  <224 1 0 0 1 1 0>,
  <225 1 0 0 1 1 0>,
  <226 1 0 0 1 1 0>,
  <227 1 0 0 1 1 0>,
  <228 1 0 0 1 0 0>,
  <229 1 0 0 1 0 0>,
  <230 1 0 0 1 0 1>,
  <231 1 0 0 1 0 1>,
  <232 1 0 0 1 0 1>,
  <233 1 0 0 1 0 1>,
  <234 1 0 0 1 0 1>;
};
# 386 "./arch/arm64/boot/dts/mediatek/xs5g01_edonglev3/cust.dtsi"
&mrdump_ext_rst {
 interrupt-parent = <&pio>;
 interrupts = <0 8>;
 deb-gpios = <&pio 0 0>;
 debounce = <512000>;
 status = "okay";
};

&subpmic_pmu_eint {
 interrupt-parent = <&pio>;
 interrupts = <20 2>;
 status = "okay";
};

&tcpc_pd {
 interrupt-parent = <&pio>;
 interrupts = <40 2>;
 status = "okay";
};







&md1_sim1_hot_plug_eint {
 compatible = "mediatek,md1_sim1_hot_plug_eint-eint";
 interrupts = <0 4>;
 debounce = <0 100000>;
 dedicated = <0 0>;
 src_pin = <0 1>;
 sockettype = <0 0>;
 status = "okay";
};

&md1_sim2_hot_plug_eint {
 compatible = "mediatek,md1_sim2_hot_plug_eint-eint";
 interrupts = <1 4>;
 debounce = <1 100000>;
 dedicated = <1 0>;
 src_pin = <1 2>;
 sockettype = <1 0>;
 status = "okay";
};
# 450 "./arch/arm64/boot/dts/mediatek/xs5g01_edonglev3/cust.dtsi"
&keypad {
 mediatek,kpd-key-debounce = <1024>;
 mediatek,kpd-sw-pwrkey = <107>;
 mediatek,kpd-hw-pwrkey = <8>;
 mediatek,kpd-use-extend-type = <0>;

 mediatek,kpd-hw-map-num = <72>;
 mediatek,kpd-hw-init-map = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 >;
 mediatek,kpd-pwrkey-eint-gpio = <0>;
 mediatek,kpd-pwkey-gpio-din = <0>;
 status = "okay";
};
# 943 "arch/arm64/boot/dts/mediatek/xs5g01_edonglev3.dts" 2
