<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml HW2_top.twx HW2_top.ncd -o HW2_top.twr HW2_top.pcf

</twCmdLine><twDesign>HW2_top.ncd</twDesign><twDesignPath>HW2_top.ncd</twDesignPath><twPCF>HW2_top.pcf</twPCF><twPcfPath>HW2_top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CK_50MHz = PERIOD TIMEGRP &quot;CK_50MHz&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.652</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP &quot;CK_50MHz&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tcl" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="clock_divider/half_ck_signal/CLK" logResource="clock_divider/half_ck_signal/CK" locationPin="SLICE_X34Y42.CLK" clockNet="CK_50MHz_BUFGP"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tch" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="clock_divider/half_ck_signal/CLK" logResource="clock_divider/half_ck_signal/CK" locationPin="SLICE_X34Y42.CLK" clockNet="CK_50MHz_BUFGP"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tcp" slack="18.348" period="20.000" constraintValue="20.000" deviceLimit="1.652" freqLimit="605.327" physResource="clock_divider/half_ck_signal/CLK" logResource="clock_divider/half_ck_signal/CK" locationPin="SLICE_X34Y42.CLK" clockNet="CK_50MHz_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         &quot;clock_divider/half_ck_signal&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>41246</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1874</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.818</twMinPer></twConstHead><twPathRptBanner iPaths="561" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/Tx_data_reg_20 (SLICE_X2Y55.F3), 561 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.182</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType="FF">hostintf/hostintf/Tx_data_reg_20</twDest><twTotPathDel>17.818</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType='FF'>hostintf/hostintf/Tx_data_reg_20</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>IMem_rd_data_signal&lt;18&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>IMem_rd_data_signal&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;47_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;1&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out1021_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y79.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.115</twDelInfo><twComp>Fetch_unit_imp/Mmux_PC_mux_out1021</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y79.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;20&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out26_F</twBEL><twBEL>Fetch_unit_imp/Mmux_PC_mux_out26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y81.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>rdbk9_signal&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y81.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_736</twBEL><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_5_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y80.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_5_f524</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y80.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_4_f512</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_3_f6_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y81.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_3_f612</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y81.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.367</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;20&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>hostintf/hostintf/Host_MIPS_rd_data&lt;20&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;20&gt;</twBEL><twBEL>hostintf/hostintf/Tx_data_reg_20</twBEL></twPathDel><twLogDel>10.402</twLogDel><twRouteDel>7.416</twRouteDel><twTotDel>17.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.364</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType="FF">hostintf/hostintf/Tx_data_reg_20</twDest><twTotPathDel>17.636</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType='FF'>hostintf/hostintf/Tx_data_reg_20</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>IMem_rd_data_signal&lt;18&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>IMem_rd_data_signal&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;47_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;1&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out1021_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y79.F1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>Fetch_unit_imp/Mmux_PC_mux_out1021</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y79.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;20&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out26_G</twBEL><twBEL>Fetch_unit_imp/Mmux_PC_mux_out26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y81.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>rdbk9_signal&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y81.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_736</twBEL><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_5_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y80.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_5_f524</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y80.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_4_f512</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_3_f6_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y81.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_3_f612</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y81.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.367</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;20&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>hostintf/hostintf/Host_MIPS_rd_data&lt;20&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;20&gt;</twBEL><twBEL>hostintf/hostintf/Tx_data_reg_20</twBEL></twPathDel><twLogDel>10.402</twLogDel><twRouteDel>7.234</twRouteDel><twTotDel>17.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.848</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType="FF">hostintf/hostintf/Tx_data_reg_20</twDest><twTotPathDel>17.145</twTotPathDel><twClkSkew dest = "0.111" src = "0.118">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType='FF'>hostintf/hostintf/Tx_data_reg_20</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>IMem_rd_data_signal&lt;18&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>IMem_rd_data_signal&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;47_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;1&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out1021_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y79.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.115</twDelInfo><twComp>Fetch_unit_imp/Mmux_PC_mux_out1021</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y79.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;20&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out26_F</twBEL><twBEL>Fetch_unit_imp/Mmux_PC_mux_out26</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y81.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>rdbk9_signal&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y81.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_736</twBEL><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_5_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y80.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_5_f524</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y80.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_4_f512</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_3_f6_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y81.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_3_f612</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y81.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.367</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;20&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>hostintf/hostintf/Host_MIPS_rd_data&lt;20&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;20&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;20&gt;</twBEL><twBEL>hostintf/hostintf/Tx_data_reg_20</twBEL></twPathDel><twLogDel>10.402</twLogDel><twRouteDel>6.743</twRouteDel><twTotDel>17.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="516" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/Tx_data_reg_17 (SLICE_X3Y50.F3), 516 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.331</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType="FF">hostintf/hostintf/Tx_data_reg_17</twDest><twTotPathDel>17.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType='FF'>hostintf/hostintf/Tx_data_reg_17</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>IMem_rd_data_signal&lt;18&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>IMem_rd_data_signal&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;47_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Fetch_unit_imp/N1</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>Fetch_unit_imp/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y84.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;17&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out18_F</twBEL><twBEL>Fetch_unit_imp/Mmux_PC_mux_out18</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>rdbk9_signal&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y83.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_724</twBEL><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_5_f5_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_5_f516</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_4_f58</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_3_f6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y83.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_3_f68</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y83.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_2_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;17&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>hostintf/hostintf/Host_MIPS_rd_data&lt;17&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;17&gt;</twBEL><twBEL>hostintf/hostintf/Tx_data_reg_17</twBEL></twPathDel><twLogDel>10.110</twLogDel><twRouteDel>7.559</twRouteDel><twTotDel>17.669</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.510</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType="FF">hostintf/hostintf/Tx_data_reg_17</twDest><twTotPathDel>17.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType='FF'>hostintf/hostintf/Tx_data_reg_17</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>IMem_rd_data_signal&lt;18&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>IMem_rd_data_signal&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;47_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Fetch_unit_imp/N1</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y84.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>Fetch_unit_imp/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y84.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;17&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out18_G</twBEL><twBEL>Fetch_unit_imp/Mmux_PC_mux_out18</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>rdbk9_signal&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y83.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_724</twBEL><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_5_f5_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_5_f516</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_4_f58</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_3_f6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y83.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_3_f68</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y83.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_2_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;17&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>hostintf/hostintf/Host_MIPS_rd_data&lt;17&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;17&gt;</twBEL><twBEL>hostintf/hostintf/Tx_data_reg_17</twBEL></twPathDel><twLogDel>10.110</twLogDel><twRouteDel>7.380</twRouteDel><twTotDel>17.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.001</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType="FF">hostintf/hostintf/Tx_data_reg_17</twDest><twTotPathDel>16.996</twTotPathDel><twClkSkew dest = "0.115" src = "0.118">0.003</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType='FF'>hostintf/hostintf/Tx_data_reg_17</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>IMem_rd_data_signal&lt;18&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>IMem_rd_data_signal&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;47_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Fetch_unit_imp/N1</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>Fetch_unit_imp/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y84.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;17&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out18_F</twBEL><twBEL>Fetch_unit_imp/Mmux_PC_mux_out18</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>rdbk9_signal&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y83.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_724</twBEL><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_5_f5_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_5_f516</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_4_f58</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_3_f6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y83.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_3_f68</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y83.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_2_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;17&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>hostintf/hostintf/Host_MIPS_rd_data&lt;17&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;17&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;17&gt;</twBEL><twBEL>hostintf/hostintf/Tx_data_reg_17</twBEL></twPathDel><twLogDel>10.110</twLogDel><twRouteDel>6.886</twRouteDel><twTotDel>16.996</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="546" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/Tx_data_reg_19 (SLICE_X3Y52.F3), 546 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.401</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType="FF">hostintf/hostintf/Tx_data_reg_19</twDest><twTotPathDel>17.599</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType='FF'>hostintf/hostintf/Tx_data_reg_19</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>IMem_rd_data_signal&lt;18&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>IMem_rd_data_signal&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;47_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;1&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out1021_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y71.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>Fetch_unit_imp/Mmux_PC_mux_out1021</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;19&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out22_F</twBEL><twBEL>Fetch_unit_imp/Mmux_PC_mux_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>rdbk9_signal&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_730</twBEL><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_5_f5_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_5_f520</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y72.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_4_f510</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_3_f6_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_3_f610</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;19&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>hostintf/hostintf/Host_MIPS_rd_data&lt;19&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;19&gt;</twBEL><twBEL>hostintf/hostintf/Tx_data_reg_19</twBEL></twPathDel><twLogDel>10.165</twLogDel><twRouteDel>7.434</twRouteDel><twTotDel>17.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.442</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType="FF">hostintf/hostintf/Tx_data_reg_19</twDest><twTotPathDel>17.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twSrc><twDest BELType='FF'>hostintf/hostintf/Tx_data_reg_19</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>IMem_rd_data_signal&lt;18&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>IMem_rd_data_signal&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;47_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;1&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out1021_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>Fetch_unit_imp/Mmux_PC_mux_out1021</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;19&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out22_G</twBEL><twBEL>Fetch_unit_imp/Mmux_PC_mux_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>rdbk9_signal&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_730</twBEL><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_5_f5_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_5_f520</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y72.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_4_f510</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_3_f6_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_3_f610</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;19&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>hostintf/hostintf/Host_MIPS_rd_data&lt;19&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;19&gt;</twBEL><twBEL>hostintf/hostintf/Tx_data_reg_19</twBEL></twPathDel><twLogDel>10.165</twLogDel><twRouteDel>7.393</twRouteDel><twTotDel>17.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.069</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType="FF">hostintf/hostintf/Tx_data_reg_19</twDest><twTotPathDel>16.926</twTotPathDel><twClkSkew dest = "0.113" src = "0.118">0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType='FF'>hostintf/hostintf/Tx_data_reg_19</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>IMem_rd_data_signal&lt;18&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>IMem_rd_data_signal&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp><twBEL>Fetch_unit_imp/PC_Source&lt;1&gt;47_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Fetch_unit_imp/PC_Source&lt;1&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;1&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out1021_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y71.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>Fetch_unit_imp/Mmux_PC_mux_out1021</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Fetch_unit_imp/PC_reg&lt;19&gt;</twComp><twBEL>Fetch_unit_imp/Mmux_PC_mux_out22_F</twBEL><twBEL>Fetch_unit_imp/Mmux_PC_mux_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>rdbk9_signal&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_730</twBEL><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_5_f5_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_5_f520</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y72.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_4_f510</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_3_f6_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hostintf/hostintf/Mmux_Host_RDBK_data_3_f610</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Mmux_Host_RDBK_data_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>hostintf/hostintf/Host_RDBK_data&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;19&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>hostintf/hostintf/Host_MIPS_rd_data&lt;19&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>hostintf/hostintf/Tx_data_reg&lt;19&gt;</twComp><twBEL>hostintf/hostintf/Host_MIPS_rd_data&lt;19&gt;</twBEL><twBEL>hostintf/hostintf/Tx_data_reg_19</twBEL></twPathDel><twLogDel>10.165</twLogDel><twRouteDel>6.761</twRouteDel><twTotDel>16.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        &quot;clock_divider/half_ck_signal&quot; 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r1 (SLICE_X47Y56.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.927</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r0</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r1</twDest><twTotPathDel>0.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r0</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>SLICE_X47Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/r1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd57 (SLICE_X27Y25.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.927</twSlack><twSrc BELType="FF">hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58</twSrc><twDest BELType="FF">hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd57</twDest><twTotPathDel>0.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58</twSrc><twDest BELType='FF'>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd57</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>SLICE_X27Y24.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd59</twComp><twBEL>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd57</twComp><twBEL>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd57</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd51 (SLICE_X25Y28.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.945</twSlack><twSrc BELType="FF">hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd52</twSrc><twDest BELType="FF">hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd51</twDest><twTotPathDel>0.940</twTotPathDel><twClkSkew dest = "0.026" src = "0.031">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd52</twSrc><twDest BELType='FF'>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd51</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twSrcClk><twPathDel><twSite>SLICE_X27Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd53</twComp><twBEL>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd52</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd52</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd51</twComp><twBEL>hostintf/hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd51</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK_25MHz_signal</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        &quot;clock_divider/half_ck_signal&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Trpw" slack="36.808" period="40.000" constraintValue="20.000" deviceLimit="1.596" physResource="Fetch_unit_imp/PC_plus_4_pID&lt;2&gt;/SR" logResource="Fetch_unit_imp/PC_plus_4_pID_2/SR" locationPin="SLICE_X17Y77.SR" clockNet="RESET_signal"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Trpw" slack="36.808" period="40.000" constraintValue="20.000" deviceLimit="1.596" physResource="Fetch_unit_imp/PC_plus_4_pID&lt;2&gt;/SR" logResource="Fetch_unit_imp/PC_plus_4_pID_2/SR" locationPin="SLICE_X17Y77.SR" clockNet="RESET_signal"/><twPinLimit anchorID="40" type="MINLOWPULSE" name="Trpw" slack="36.808" period="40.000" constraintValue="20.000" deviceLimit="1.596" physResource="Fetch_unit_imp/PC_plus_4_pID&lt;2&gt;/SR" logResource="Fetch_unit_imp/PC_plus_4_pID_3/SR" locationPin="SLICE_X17Y77.SR" clockNet="RESET_signal"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_hostintf_hostintf_UART_TOP_divider_entity_T_FF1 = PERIOD TIMEGRP         &quot;hostintf/hostintf/UART_TOP/divider_entity/T_FF1&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>357</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>149</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.477</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1 (SLICE_X39Y57.CE), 7 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.523</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twTotPathDel>5.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X39Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twBEL></twPathDel><twLogDel>3.254</twLogDel><twRouteDel>2.223</twRouteDel><twTotDel>5.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.704</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twTotPathDel>5.296</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X36Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twBEL></twPathDel><twLogDel>3.259</twLogDel><twRouteDel>2.037</twRouteDel><twTotDel>5.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.730</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_2</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twTotPathDel>5.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_2</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X36Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twBEL></twPathDel><twLogDel>3.319</twLogDel><twRouteDel>1.951</twRouteDel><twTotDel>5.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2 (SLICE_X38Y59.BY), 2 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.776</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/din1</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2</twDest><twTotPathDel>5.224</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/din1</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X26Y25.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/din1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/din1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.056</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/din1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2-In36</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2-In36</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y59.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2-In36</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y59.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>2.696</twRouteDel><twTotDel>5.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.966</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd1</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2</twDest><twTotPathDel>4.030</twTotPathDel><twClkSkew dest = "0.004" src = "0.008">0.004</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd1</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X39Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2-In36</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2-In36</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y59.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2-In36</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y59.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_FSM_FFd2</twBEL></twPathDel><twLogDel>2.467</twLogDel><twRouteDel>1.563</twRouteDel><twTotDel>4.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0 (SLICE_X41Y58.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.966</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0</twDest><twTotPathDel>5.030</twTotPathDel><twClkSkew dest = "0.035" src = "0.039">0.004</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X39Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_not0001</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_not0001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0</twBEL></twPathDel><twLogDel>2.652</twLogDel><twRouteDel>2.378</twRouteDel><twTotDel>5.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.144</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew dest = "0.035" src = "0.042">0.007</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X36Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_not0001</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_not0001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0</twBEL></twPathDel><twLogDel>2.657</twLogDel><twRouteDel>2.192</twRouteDel><twTotDel>4.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.170</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_2</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0</twDest><twTotPathDel>4.823</twTotPathDel><twClkSkew dest = "0.035" src = "0.042">0.007</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_2</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X36Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_not0001</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_not0001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/bit_cntr_0</twBEL></twPathDel><twLogDel>2.717</twLogDel><twRouteDel>2.106</twRouteDel><twTotDel>4.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hostintf_hostintf_UART_TOP_divider_entity_T_FF1 = PERIOD TIMEGRP
        &quot;hostintf/hostintf/UART_TOP/divider_entity/T_FF1&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7 (SLICE_X37Y48.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.959</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_7</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twDest><twTotPathDel>0.958</twTotPathDel><twClkSkew dest = "0.054" src = "0.055">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_7</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X35Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;7&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;7&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_0 (SLICE_X39Y50.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.985</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_0</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_0</twDest><twTotPathDel>0.982</twTotPathDel><twClkSkew dest = "0.050" src = "0.053">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_0</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X37Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;1&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y50.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;1&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_0</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_3 (SLICE_X36Y50.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.015</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_3</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_3</twDest><twTotPathDel>1.015</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_3</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X36Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_3</twBEL></twPathDel><twLogDel>0.608</twLogDel><twRouteDel>0.407</twRouteDel><twTotDel>1.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_hostintf_hostintf_UART_TOP_divider_entity_T_FF1 = PERIOD TIMEGRP
        &quot;hostintf/hostintf/UART_TOP/divider_entity/T_FF1&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1/SR" logResource="hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1/SR" locationPin="SLICE_X39Y57.SR" clockNet="hostintf/RESET_from_Host_Intf"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1/SR" logResource="hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1/SR" locationPin="SLICE_X39Y57.SR" clockNet="hostintf/RESET_from_Host_Intf"/><twPinLimit anchorID="67" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="RS232_Tx_OBUF/SR" logResource="hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_0/SR" locationPin="SLICE_X24Y44.SR" clockNet="hostintf/RESET_from_Host_Intf"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="68">0</twUnmetConstCnt><twDataSheet anchorID="69" twNameLen="15"><twClk2SUList anchorID="70" twDestWidth="8"><twDest>CK_50MHz</twDest><twClk2SU><twSrc>CK_50MHz</twSrc><twRiseRise>2.721</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="71"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>41603</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5080</twConnCnt></twConstCov><twStats anchorID="72"><twMinPer>17.818</twMinPer><twFootnote number="1" /><twMaxFreq>56.123</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 27 19:50:12 2015 </twTimestamp></twFoot><twClientInfo anchorID="73"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 186 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
