Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  7 18:06:08 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (261)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (888)
5. checking no_input_delay (20)
6. checking no_output_delay (19)
7. checking multiple_clock (5381)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (261)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (888)
--------------------------------------------------
 There are 888 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5381)
---------------------------------
 There are 5381 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.263        0.000                      0                 7334        0.058        0.000                      0                 7334        3.000        0.000                       0                  5389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_1    {0.000 5.000}      10.000          100.000         
  clk_25Mhz_clk_wiz_1     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_1_1  {0.000 5.000}      10.000          100.000         
  clk_25Mhz_clk_wiz_1_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_1          5.263        0.000                      0                  103        0.146        0.000                      0                  103        4.500        0.000                       0                    63  
  clk_25Mhz_clk_wiz_1          20.936        0.000                      0                 7231        0.152        0.000                      0                 7231       19.500        0.000                       0                  5322  
  clkfbout_clk_wiz_1                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_1_1        5.264        0.000                      0                  103        0.146        0.000                      0                  103        4.500        0.000                       0                    63  
  clk_25Mhz_clk_wiz_1_1        20.940        0.000                      0                 7231        0.152        0.000                      0                 7231       19.500        0.000                       0                  5322  
  clkfbout_clk_wiz_1_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100Mhz_clk_wiz_1_1  clk_100Mhz_clk_wiz_1          5.263        0.000                      0                  103        0.072        0.000                      0                  103  
clk_25Mhz_clk_wiz_1_1   clk_25Mhz_clk_wiz_1          20.936        0.000                      0                 7231        0.058        0.000                      0                 7231  
clk_100Mhz_clk_wiz_1    clk_100Mhz_clk_wiz_1_1        5.263        0.000                      0                  103        0.072        0.000                      0                  103  
clk_25Mhz_clk_wiz_1     clk_25Mhz_clk_wiz_1_1        20.936        0.000                      0                 7231        0.058        0.000                      0                 7231  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1
  To Clock:  clk_100Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        5.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.945ns (23.389%)  route 3.095ns (76.611%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.476     2.576    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.117     2.693 r  U_btn_debounce/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.644     3.338    U_btn_debounce/counter_next[1]
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)       -0.327     8.601    U_btn_debounce/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.007ns (26.668%)  route 2.769ns (73.332%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.738    -0.774    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y109         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.568     0.313    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     0.437 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_5/O
                         net (fo=1, routed)           0.453     0.890    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I3_O)        0.124     1.014 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.581     1.594    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.442     2.160    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X10Y106        LUT2 (Prop_lut2_I1_O)        0.117     2.277 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_15/O
                         net (fo=1, routed)           0.726     3.003    U_OV7670_Master_n_2
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.646     8.651    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.584     9.235    
                         clock uncertainty           -0.074     9.160    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.650     8.510    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.664ns (41.260%)  route 2.369ns (58.740%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.778    -0.734    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.148 r  r_sda_reg_i_14/DOADO[3]
                         net (fo=1, routed)           1.204     1.352    U_OV7670_Master/U_SCCB_controlUnit/DOADO[3]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.476 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10/O
                         net (fo=1, routed)           0.000     1.476    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10_n_0
    SLICE_X8Y110         MUXF7 (Prop_muxf7_I0_O)      0.241     1.717 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8/O
                         net (fo=1, routed)           0.000     1.717    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8_n_0
    SLICE_X8Y110         MUXF8 (Prop_muxf8_I0_O)      0.098     1.815 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.635     2.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I5_O)        0.319     2.770 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.529     3.299    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X11Y107        FDSE (Setup_fdse_C_D)       -0.081     9.034    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.664ns (43.292%)  route 2.180ns (56.708%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.778    -0.734    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.148 r  r_sda_reg_i_14/DOADO[3]
                         net (fo=1, routed)           1.204     1.352    U_OV7670_Master/U_SCCB_controlUnit/DOADO[3]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.476 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10/O
                         net (fo=1, routed)           0.000     1.476    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10_n_0
    SLICE_X8Y110         MUXF7 (Prop_muxf7_I0_O)      0.241     1.717 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8/O
                         net (fo=1, routed)           0.000     1.717    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8_n_0
    SLICE_X8Y110         MUXF8 (Prop_muxf8_I0_O)      0.098     1.815 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.635     2.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I5_O)        0.319     2.770 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.340     3.110    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X11Y107        FDSE (Setup_fdse_C_D)       -0.067     9.048    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.044ns (33.313%)  route 2.090ns (66.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.738    -0.774    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y109         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.907     0.651    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y108         LUT5 (Prop_lut5_I2_O)        0.152     0.803 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.586     1.390    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X9Y108         LUT4 (Prop_lut4_I1_O)        0.374     1.764 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_16/O
                         net (fo=1, routed)           0.597     2.360    U_OV7670_Master_n_4
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.646     8.651    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.584     9.235    
                         clock uncertainty           -0.074     9.160    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     8.386    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.952ns (26.681%)  route 2.616ns (73.319%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.641     2.742    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.124     2.866 r  U_btn_debounce/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.866    U_btn_debounce/counter_next[0]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[0]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.029     8.957    U_btn_debounce/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.952ns (26.766%)  route 2.605ns (73.234%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.630     2.730    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.124     2.854 r  U_btn_debounce/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.854    U_btn_debounce/counter_next[2]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[2]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.031     8.959    U_btn_debounce/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.978ns (27.212%)  route 2.616ns (72.788%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.641     2.742    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.150     2.892 r  U_btn_debounce/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.892    U_btn_debounce/counter_next[3]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[3]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.075     9.003    U_btn_debounce/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.014ns (28.280%)  route 2.572ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.740    -0.772    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X10Y107        FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.843     0.590    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.714 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.331     1.045    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.169 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.615     1.784    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     1.908 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.403     2.311    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.435 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.588     9.206    
                         clock uncertainty           -0.074     9.132    
    SLICE_X11Y107        FDSE (Setup_fdse_C_CE)      -0.205     8.927    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.014ns (28.280%)  route 2.572ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.740    -0.772    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X10Y107        FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.843     0.590    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.714 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.331     1.045    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.169 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.615     1.784    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     1.908 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.403     2.311    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.435 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.588     9.206    
                         clock uncertainty           -0.074     9.132    
    SLICE_X11Y107        FDSE (Setup_fdse_C_CE)      -0.205     8.927    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.232ns (38.323%)  route 0.373ns (61.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.263    -0.030    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.046     0.016 r  U_btn_debounce/counter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.016    U_btn_debounce/counter_next[15]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[15]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107    -0.130    U_btn_debounce/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.534    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X11Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.110    -0.283    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X10Y101        LUT5 (Prop_lut5_I3_O)        0.048    -0.235 r  U_OV7670_Master/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    U_OV7670_Master/U_I2C_clk_gen/counter_0[3]
    SLICE_X10Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.922    -0.767    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X10Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism              0.246    -0.521    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.131    -0.390    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.234ns (38.014%)  route 0.382ns (61.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.272    -0.022    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.048     0.026 r  U_btn_debounce/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.026    U_btn_debounce/counter_next[12]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[12]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107    -0.130    U_btn_debounce/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.235ns (38.053%)  route 0.383ns (61.947%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.273    -0.021    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.049     0.028 r  U_btn_debounce/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.028    U_btn_debounce/counter_next[9]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[9]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107    -0.130    U_btn_debounce/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.221%)  route 0.373ns (61.779%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.263    -0.030    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.015 r  U_btn_debounce/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.015    U_btn_debounce/counter_next[13]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[13]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.091    -0.146    U_btn_debounce/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.235ns (37.870%)  route 0.386ns (62.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.276    -0.018    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.049     0.031 r  U_btn_debounce/counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.031    U_btn_debounce/counter_next[16]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107    -0.130    U_btn_debounce/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.231ns (37.711%)  route 0.382ns (62.289%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.272    -0.022    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     0.023 r  U_btn_debounce/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.023    U_btn_debounce/counter_next[10]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.091    -0.146    U_btn_debounce/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.231ns (37.649%)  route 0.383ns (62.351%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.273    -0.021    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     0.024 r  U_btn_debounce/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.024    U_btn_debounce/counter_next[11]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[11]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.092    -0.145    U_btn_debounce/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.467%)  route 0.386ns (62.533%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.276    -0.018    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.027 r  U_btn_debounce/counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.027    U_btn_debounce/counter_next[14]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.092    -0.145    U_btn_debounce/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.536    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.073    -0.299    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X9Y108         LUT3 (Prop_lut3_I2_O)        0.045    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_2_n_0
    SLICE_X9Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.769    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/C
                         clock pessimism              0.246    -0.523    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091    -0.432    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44     r_sda_reg_i_14/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    U_clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y98      U_btn_debounce/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y106    U_btn_debounce/edge_detect_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y104    U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y102    U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y102    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y102    U_OV7670_Master/U_I2C_clk_gen/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98      U_btn_debounce/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y99      U_btn_debounce/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98      U_btn_debounce/counter_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_1
  To Clock:  clk_25Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       20.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.936ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 1.202ns (6.451%)  route 17.431ns (93.549%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.649    16.336    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.460 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[61]_i_1/O
                         net (fo=2, routed)           1.227    17.687    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[578]
    SLICE_X36Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X36Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X36Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.687    
  -------------------------------------------------------------------
                         slack                                 20.936    

Slack (MET) :             21.025ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.494ns  (logic 1.230ns (6.651%)  route 17.264ns (93.349%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.152    17.042 r  U_VGA_Controller/U_Pixel_Counter/erode_line2[12]_i_1__0/O
                         net (fo=1, routed)           0.506    17.547    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]_0
    SLICE_X31Y92         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.434    38.438    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y92         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/C
                         clock pessimism              0.484    38.922    
                         clock uncertainty           -0.095    38.827    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)       -0.255    38.572    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                 21.025    

Slack (MET) :             21.128ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 1.202ns (6.519%)  route 17.237ns (93.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.014 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[12]_i_1/O
                         net (fo=2, routed)           0.478    17.492    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[627]
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.432    38.436    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/C
                         clock pessimism              0.484    38.920    
                         clock uncertainty           -0.095    38.825    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.205    38.620    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]
  -------------------------------------------------------------------
                         required time                         38.620    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 21.128    

Slack (MET) :             21.128ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 1.202ns (6.519%)  route 17.237ns (93.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.014 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[12]_i_1/O
                         net (fo=2, routed)           0.478    17.492    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[627]
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.432    38.436    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/C
                         clock pessimism              0.484    38.920    
                         clock uncertainty           -0.095    38.825    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.205    38.620    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]
  -------------------------------------------------------------------
                         required time                         38.620    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 21.128    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.315ns  (logic 1.202ns (6.563%)  route 17.113ns (93.437%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.038    16.725    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.849 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[15]_i_1/O
                         net (fo=2, routed)           0.519    17.369    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[624]
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X33Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.315ns  (logic 1.202ns (6.563%)  route 17.113ns (93.437%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.038    16.725    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.849 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[15]_i_1/O
                         net (fo=2, routed)           0.519    17.369    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[624]
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X33Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 1.202ns (6.584%)  route 17.054ns (93.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.886    16.573    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[52]_i_1/O
                         net (fo=2, routed)           0.612    17.309    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[587]
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 1.202ns (6.584%)  route 17.054ns (93.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.886    16.573    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[52]_i_1/O
                         net (fo=2, routed)           0.612    17.309    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[587]
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 1.202ns (6.592%)  route 17.031ns (93.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.812    16.499    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.623 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[4]_i_1/O
                         net (fo=2, routed)           0.664    17.287    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[635]
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.433    38.437    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/C
                         clock pessimism              0.484    38.921    
                         clock uncertainty           -0.095    38.826    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    38.621    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 1.202ns (6.592%)  route 17.031ns (93.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.812    16.499    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.623 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[4]_i_1/O
                         net (fo=2, routed)           0.664    17.287    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[635]
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.433    38.437    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/C
                         clock pessimism              0.484    38.921    
                         clock uncertainty           -0.095    38.826    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    38.621    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X36Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.435    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg_n_0_[0]
    SLICE_X37Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X37Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.022    -0.587    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.557    -0.624    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X37Y86         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/Q
                         net (fo=64, routed)          0.120    -0.363    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[403]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[403]_i_1__0_n_0
    SLICE_X37Y85         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.824    -0.865    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X37Y85         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.091    -0.518    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.561    -0.620    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/Q
                         net (fo=2, routed)           0.114    -0.365    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[80]
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[80]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[80]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.829    -0.860    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
                         clock pessimism              0.240    -0.620    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.091    -0.529    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/Q
                         net (fo=2, routed)           0.115    -0.366    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[323]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.045    -0.321 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[323]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[323]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091    -0.531    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/Q
                         net (fo=2, routed)           0.117    -0.331    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[573]
    SLICE_X61Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[573]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[573]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.861    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.092    -0.497    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/Q
                         net (fo=2, routed)           0.116    -0.365    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg_n_0_[544]
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[544]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[544]_i_1__0_n_0
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.091    -0.531    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.565    -0.616    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/Q
                         net (fo=2, routed)           0.117    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[494]
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[494]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[494]_i_1_n_0
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.835    -0.854    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.092    -0.524    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.565    -0.616    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/Q
                         net (fo=2, routed)           0.117    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.834    -0.855    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
                         clock pessimism              0.239    -0.616    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.092    -0.524    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.560    -0.621    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/Q
                         net (fo=2, routed)           0.116    -0.364    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg_n_0_[64]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.045    -0.319 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[64]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.319    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[64]_i_1__0_n_0
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.828    -0.861    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.091    -0.530    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.567    -0.614    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/Q
                         net (fo=2, routed)           0.118    -0.355    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[444]
    SLICE_X55Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.310 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[444]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[444]_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.838    -0.852    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
                         clock pessimism              0.237    -0.614    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092    -0.522    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25Mhz_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y76     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[185]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y74     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[304]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y75     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[309]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y76     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[311]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y76     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[312]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y75     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[313]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y74     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[314]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y75     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[316]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y76     U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[185]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y75     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[319]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y50     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y50     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y52     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[39]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y52     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[39]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y49     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y55     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[400]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y55     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[400]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y54     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[401]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y54     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[401]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y55     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[402]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1_1
  To Clock:  clk_100Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.945ns (23.389%)  route 3.095ns (76.611%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.476     2.576    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.117     2.693 r  U_btn_debounce/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.644     3.338    U_btn_debounce/counter_next[1]
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)       -0.327     8.602    U_btn_debounce/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.007ns (26.668%)  route 2.769ns (73.332%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.738    -0.774    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y109         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.568     0.313    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     0.437 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_5/O
                         net (fo=1, routed)           0.453     0.890    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I3_O)        0.124     1.014 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.581     1.594    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.442     2.160    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X10Y106        LUT2 (Prop_lut2_I1_O)        0.117     2.277 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_15/O
                         net (fo=1, routed)           0.726     3.003    U_OV7670_Master_n_2
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.646     8.651    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.584     9.235    
                         clock uncertainty           -0.074     9.161    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.650     8.511    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.664ns (41.260%)  route 2.369ns (58.740%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.778    -0.734    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.148 r  r_sda_reg_i_14/DOADO[3]
                         net (fo=1, routed)           1.204     1.352    U_OV7670_Master/U_SCCB_controlUnit/DOADO[3]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.476 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10/O
                         net (fo=1, routed)           0.000     1.476    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10_n_0
    SLICE_X8Y110         MUXF7 (Prop_muxf7_I0_O)      0.241     1.717 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8/O
                         net (fo=1, routed)           0.000     1.717    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8_n_0
    SLICE_X8Y110         MUXF8 (Prop_muxf8_I0_O)      0.098     1.815 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.635     2.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I5_O)        0.319     2.770 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.529     3.299    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.116    
    SLICE_X11Y107        FDSE (Setup_fdse_C_D)       -0.081     9.035    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.664ns (43.292%)  route 2.180ns (56.708%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.778    -0.734    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.148 r  r_sda_reg_i_14/DOADO[3]
                         net (fo=1, routed)           1.204     1.352    U_OV7670_Master/U_SCCB_controlUnit/DOADO[3]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.476 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10/O
                         net (fo=1, routed)           0.000     1.476    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10_n_0
    SLICE_X8Y110         MUXF7 (Prop_muxf7_I0_O)      0.241     1.717 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8/O
                         net (fo=1, routed)           0.000     1.717    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8_n_0
    SLICE_X8Y110         MUXF8 (Prop_muxf8_I0_O)      0.098     1.815 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.635     2.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I5_O)        0.319     2.770 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.340     3.110    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.116    
    SLICE_X11Y107        FDSE (Setup_fdse_C_D)       -0.067     9.049    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.044ns (33.313%)  route 2.090ns (66.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.738    -0.774    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y109         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.907     0.651    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y108         LUT5 (Prop_lut5_I2_O)        0.152     0.803 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.586     1.390    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X9Y108         LUT4 (Prop_lut4_I1_O)        0.374     1.764 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_16/O
                         net (fo=1, routed)           0.597     2.360    U_OV7670_Master_n_4
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.646     8.651    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.584     9.235    
                         clock uncertainty           -0.074     9.161    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     8.387    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.952ns (26.681%)  route 2.616ns (73.319%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.641     2.742    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.124     2.866 r  U_btn_debounce/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.866    U_btn_debounce/counter_next[0]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[0]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.029     8.958    U_btn_debounce/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.952ns (26.766%)  route 2.605ns (73.234%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.630     2.730    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.124     2.854 r  U_btn_debounce/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.854    U_btn_debounce/counter_next[2]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[2]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.031     8.960    U_btn_debounce/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.978ns (27.212%)  route 2.616ns (72.788%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.641     2.742    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.150     2.892 r  U_btn_debounce/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.892    U_btn_debounce/counter_next[3]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[3]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.075     9.004    U_btn_debounce/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.014ns (28.280%)  route 2.572ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.740    -0.772    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X10Y107        FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.843     0.590    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.714 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.331     1.045    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.169 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.615     1.784    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     1.908 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.403     2.311    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.435 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.588     9.206    
                         clock uncertainty           -0.074     9.133    
    SLICE_X11Y107        FDSE (Setup_fdse_C_CE)      -0.205     8.928    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.014ns (28.280%)  route 2.572ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.740    -0.772    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X10Y107        FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.843     0.590    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.714 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.331     1.045    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.169 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.615     1.784    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     1.908 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.403     2.311    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.435 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.588     9.206    
                         clock uncertainty           -0.074     9.133    
    SLICE_X11Y107        FDSE (Setup_fdse_C_CE)      -0.205     8.928    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.232ns (38.323%)  route 0.373ns (61.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.263    -0.030    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.046     0.016 r  U_btn_debounce/counter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.016    U_btn_debounce/counter_next[15]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[15]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107    -0.130    U_btn_debounce/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.534    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X11Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.110    -0.283    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X10Y101        LUT5 (Prop_lut5_I3_O)        0.048    -0.235 r  U_OV7670_Master/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    U_OV7670_Master/U_I2C_clk_gen/counter_0[3]
    SLICE_X10Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.922    -0.767    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X10Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism              0.246    -0.521    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.131    -0.390    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.234ns (38.014%)  route 0.382ns (61.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.272    -0.022    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.048     0.026 r  U_btn_debounce/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.026    U_btn_debounce/counter_next[12]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[12]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107    -0.130    U_btn_debounce/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.235ns (38.053%)  route 0.383ns (61.947%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.273    -0.021    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.049     0.028 r  U_btn_debounce/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.028    U_btn_debounce/counter_next[9]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[9]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107    -0.130    U_btn_debounce/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.221%)  route 0.373ns (61.779%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.263    -0.030    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.015 r  U_btn_debounce/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.015    U_btn_debounce/counter_next[13]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[13]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.091    -0.146    U_btn_debounce/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.235ns (37.870%)  route 0.386ns (62.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.276    -0.018    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.049     0.031 r  U_btn_debounce/counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.031    U_btn_debounce/counter_next[16]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107    -0.130    U_btn_debounce/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.231ns (37.711%)  route 0.382ns (62.289%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.272    -0.022    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     0.023 r  U_btn_debounce/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.023    U_btn_debounce/counter_next[10]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.091    -0.146    U_btn_debounce/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.231ns (37.649%)  route 0.383ns (62.351%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.273    -0.021    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     0.024 r  U_btn_debounce/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.024    U_btn_debounce/counter_next[11]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[11]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.092    -0.145    U_btn_debounce/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.467%)  route 0.386ns (62.533%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.276    -0.018    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.027 r  U_btn_debounce/counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.027    U_btn_debounce/counter_next[14]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.092    -0.145    U_btn_debounce/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.536    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.073    -0.299    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X9Y108         LUT3 (Prop_lut3_I2_O)        0.045    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_2_n_0
    SLICE_X9Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.769    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/C
                         clock pessimism              0.246    -0.523    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091    -0.432    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44     r_sda_reg_i_14/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    U_clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y98      U_btn_debounce/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y106    U_btn_debounce/edge_detect_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y104    U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y102    U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y102    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y101    U_OV7670_Master/U_I2C_clk_gen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y102    U_OV7670_Master/U_I2C_clk_gen/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98      U_btn_debounce/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     U_btn_debounce/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     U_btn_debounce/counter_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y99      U_btn_debounce/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98      U_btn_debounce/counter_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_1_1
  To Clock:  clk_25Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       20.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.940ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 1.202ns (6.451%)  route 17.431ns (93.549%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.649    16.336    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.460 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[61]_i_1/O
                         net (fo=2, routed)           1.227    17.687    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[578]
    SLICE_X36Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X36Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.091    38.832    
    SLICE_X36Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.627    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -17.687    
  -------------------------------------------------------------------
                         slack                                 20.940    

Slack (MET) :             21.028ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.494ns  (logic 1.230ns (6.651%)  route 17.264ns (93.349%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.152    17.042 r  U_VGA_Controller/U_Pixel_Counter/erode_line2[12]_i_1__0/O
                         net (fo=1, routed)           0.506    17.547    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]_0
    SLICE_X31Y92         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.434    38.438    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y92         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/C
                         clock pessimism              0.484    38.922    
                         clock uncertainty           -0.091    38.831    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)       -0.255    38.576    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                 21.028    

Slack (MET) :             21.132ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 1.202ns (6.519%)  route 17.237ns (93.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.014 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[12]_i_1/O
                         net (fo=2, routed)           0.478    17.492    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[627]
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.432    38.436    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/C
                         clock pessimism              0.484    38.920    
                         clock uncertainty           -0.091    38.829    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.205    38.624    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 21.132    

Slack (MET) :             21.132ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 1.202ns (6.519%)  route 17.237ns (93.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.014 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[12]_i_1/O
                         net (fo=2, routed)           0.478    17.492    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[627]
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.432    38.436    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/C
                         clock pessimism              0.484    38.920    
                         clock uncertainty           -0.091    38.829    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.205    38.624    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 21.132    

Slack (MET) :             21.258ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.315ns  (logic 1.202ns (6.563%)  route 17.113ns (93.437%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.038    16.725    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.849 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[15]_i_1/O
                         net (fo=2, routed)           0.519    17.369    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[624]
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.091    38.832    
    SLICE_X33Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.627    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 21.258    

Slack (MET) :             21.258ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.315ns  (logic 1.202ns (6.563%)  route 17.113ns (93.437%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.038    16.725    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.849 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[15]_i_1/O
                         net (fo=2, routed)           0.519    17.369    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[624]
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.091    38.832    
    SLICE_X33Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.627    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 21.258    

Slack (MET) :             21.318ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 1.202ns (6.584%)  route 17.054ns (93.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.886    16.573    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[52]_i_1/O
                         net (fo=2, routed)           0.612    17.309    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[587]
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.091    38.832    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.205    38.627    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 21.318    

Slack (MET) :             21.318ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 1.202ns (6.584%)  route 17.054ns (93.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.886    16.573    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[52]_i_1/O
                         net (fo=2, routed)           0.612    17.309    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[587]
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.091    38.832    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.205    38.627    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 21.318    

Slack (MET) :             21.338ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 1.202ns (6.592%)  route 17.031ns (93.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.812    16.499    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.623 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[4]_i_1/O
                         net (fo=2, routed)           0.664    17.287    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[635]
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.433    38.437    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/C
                         clock pessimism              0.484    38.921    
                         clock uncertainty           -0.091    38.830    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    38.625    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.338    

Slack (MET) :             21.338ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 1.202ns (6.592%)  route 17.031ns (93.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.812    16.499    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.623 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[4]_i_1/O
                         net (fo=2, routed)           0.664    17.287    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[635]
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.433    38.437    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/C
                         clock pessimism              0.484    38.921    
                         clock uncertainty           -0.091    38.830    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    38.625    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X36Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.435    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg_n_0_[0]
    SLICE_X37Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X37Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.022    -0.587    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.557    -0.624    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X37Y86         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/Q
                         net (fo=64, routed)          0.120    -0.363    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[403]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[403]_i_1__0_n_0
    SLICE_X37Y85         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.824    -0.865    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X37Y85         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.091    -0.518    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.561    -0.620    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/Q
                         net (fo=2, routed)           0.114    -0.365    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[80]
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[80]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[80]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.829    -0.860    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
                         clock pessimism              0.240    -0.620    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.091    -0.529    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/Q
                         net (fo=2, routed)           0.115    -0.366    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[323]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.045    -0.321 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[323]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[323]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091    -0.531    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/Q
                         net (fo=2, routed)           0.117    -0.331    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[573]
    SLICE_X61Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[573]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[573]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.861    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.092    -0.497    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/Q
                         net (fo=2, routed)           0.116    -0.365    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg_n_0_[544]
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[544]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[544]_i_1__0_n_0
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.091    -0.531    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.565    -0.616    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/Q
                         net (fo=2, routed)           0.117    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[494]
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[494]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[494]_i_1_n_0
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.835    -0.854    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.092    -0.524    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.565    -0.616    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/Q
                         net (fo=2, routed)           0.117    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.834    -0.855    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
                         clock pessimism              0.239    -0.616    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.092    -0.524    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.560    -0.621    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/Q
                         net (fo=2, routed)           0.116    -0.364    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg_n_0_[64]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.045    -0.319 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[64]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.319    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[64]_i_1__0_n_0
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.828    -0.861    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.091    -0.530    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.567    -0.614    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/Q
                         net (fo=2, routed)           0.118    -0.355    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[444]
    SLICE_X55Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.310 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[444]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[444]_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.838    -0.852    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
                         clock pessimism              0.237    -0.614    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092    -0.522    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25Mhz_clk_wiz_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y76     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[185]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y74     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[304]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y75     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[309]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y76     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[311]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y76     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[312]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y75     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[313]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y74     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[314]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y75     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[316]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y76     U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[185]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y75     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[319]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y50     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y50     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y52     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[39]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y52     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[39]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y49     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y55     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[400]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y55     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[400]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y54     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[401]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y54     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[401]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y55     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[402]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1_1
  To Clock:  clk_100Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        5.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.945ns (23.389%)  route 3.095ns (76.611%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.476     2.576    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.117     2.693 r  U_btn_debounce/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.644     3.338    U_btn_debounce/counter_next[1]
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)       -0.327     8.601    U_btn_debounce/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.007ns (26.668%)  route 2.769ns (73.332%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.738    -0.774    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y109         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.568     0.313    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     0.437 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_5/O
                         net (fo=1, routed)           0.453     0.890    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I3_O)        0.124     1.014 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.581     1.594    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.442     2.160    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X10Y106        LUT2 (Prop_lut2_I1_O)        0.117     2.277 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_15/O
                         net (fo=1, routed)           0.726     3.003    U_OV7670_Master_n_2
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.646     8.651    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.584     9.235    
                         clock uncertainty           -0.074     9.160    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.650     8.510    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.664ns (41.260%)  route 2.369ns (58.740%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.778    -0.734    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.148 r  r_sda_reg_i_14/DOADO[3]
                         net (fo=1, routed)           1.204     1.352    U_OV7670_Master/U_SCCB_controlUnit/DOADO[3]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.476 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10/O
                         net (fo=1, routed)           0.000     1.476    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10_n_0
    SLICE_X8Y110         MUXF7 (Prop_muxf7_I0_O)      0.241     1.717 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8/O
                         net (fo=1, routed)           0.000     1.717    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8_n_0
    SLICE_X8Y110         MUXF8 (Prop_muxf8_I0_O)      0.098     1.815 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.635     2.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I5_O)        0.319     2.770 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.529     3.299    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X11Y107        FDSE (Setup_fdse_C_D)       -0.081     9.034    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.664ns (43.292%)  route 2.180ns (56.708%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.778    -0.734    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.148 r  r_sda_reg_i_14/DOADO[3]
                         net (fo=1, routed)           1.204     1.352    U_OV7670_Master/U_SCCB_controlUnit/DOADO[3]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.476 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10/O
                         net (fo=1, routed)           0.000     1.476    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10_n_0
    SLICE_X8Y110         MUXF7 (Prop_muxf7_I0_O)      0.241     1.717 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8/O
                         net (fo=1, routed)           0.000     1.717    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8_n_0
    SLICE_X8Y110         MUXF8 (Prop_muxf8_I0_O)      0.098     1.815 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.635     2.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I5_O)        0.319     2.770 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.340     3.110    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X11Y107        FDSE (Setup_fdse_C_D)       -0.067     9.048    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.044ns (33.313%)  route 2.090ns (66.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.738    -0.774    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y109         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.907     0.651    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y108         LUT5 (Prop_lut5_I2_O)        0.152     0.803 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.586     1.390    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X9Y108         LUT4 (Prop_lut4_I1_O)        0.374     1.764 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_16/O
                         net (fo=1, routed)           0.597     2.360    U_OV7670_Master_n_4
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.646     8.651    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.584     9.235    
                         clock uncertainty           -0.074     9.160    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     8.386    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.952ns (26.681%)  route 2.616ns (73.319%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.641     2.742    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.124     2.866 r  U_btn_debounce/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.866    U_btn_debounce/counter_next[0]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[0]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.029     8.957    U_btn_debounce/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.952ns (26.766%)  route 2.605ns (73.234%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.630     2.730    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.124     2.854 r  U_btn_debounce/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.854    U_btn_debounce/counter_next[2]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[2]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.031     8.959    U_btn_debounce/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.978ns (27.212%)  route 2.616ns (72.788%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.641     2.742    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.150     2.892 r  U_btn_debounce/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.892    U_btn_debounce/counter_next[3]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[3]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.075     9.003    U_btn_debounce/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.014ns (28.280%)  route 2.572ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.740    -0.772    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X10Y107        FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.843     0.590    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.714 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.331     1.045    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.169 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.615     1.784    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     1.908 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.403     2.311    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.435 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.588     9.206    
                         clock uncertainty           -0.074     9.132    
    SLICE_X11Y107        FDSE (Setup_fdse_C_CE)      -0.205     8.927    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.014ns (28.280%)  route 2.572ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.740    -0.772    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X10Y107        FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.843     0.590    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.714 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.331     1.045    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.169 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.615     1.784    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     1.908 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.403     2.311    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.435 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.588     9.206    
                         clock uncertainty           -0.074     9.132    
    SLICE_X11Y107        FDSE (Setup_fdse_C_CE)      -0.205     8.927    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.232ns (38.323%)  route 0.373ns (61.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.263    -0.030    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.046     0.016 r  U_btn_debounce/counter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.016    U_btn_debounce/counter_next[15]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[15]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107    -0.055    U_btn_debounce/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.534    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X11Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.110    -0.283    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X10Y101        LUT5 (Prop_lut5_I3_O)        0.048    -0.235 r  U_OV7670_Master/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    U_OV7670_Master/U_I2C_clk_gen/counter_0[3]
    SLICE_X10Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.922    -0.767    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X10Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism              0.246    -0.521    
                         clock uncertainty            0.074    -0.446    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.131    -0.315    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.234ns (38.014%)  route 0.382ns (61.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.272    -0.022    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.048     0.026 r  U_btn_debounce/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.026    U_btn_debounce/counter_next[12]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[12]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107    -0.055    U_btn_debounce/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.235ns (38.053%)  route 0.383ns (61.947%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.273    -0.021    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.049     0.028 r  U_btn_debounce/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.028    U_btn_debounce/counter_next[9]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[9]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107    -0.055    U_btn_debounce/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.221%)  route 0.373ns (61.779%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.263    -0.030    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.015 r  U_btn_debounce/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.015    U_btn_debounce/counter_next[13]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[13]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.091    -0.071    U_btn_debounce/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.235ns (37.870%)  route 0.386ns (62.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.276    -0.018    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.049     0.031 r  U_btn_debounce/counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.031    U_btn_debounce/counter_next[16]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107    -0.055    U_btn_debounce/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.231ns (37.711%)  route 0.382ns (62.289%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.272    -0.022    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     0.023 r  U_btn_debounce/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.023    U_btn_debounce/counter_next[10]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.091    -0.071    U_btn_debounce/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.231ns (37.649%)  route 0.383ns (62.351%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.273    -0.021    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     0.024 r  U_btn_debounce/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.024    U_btn_debounce/counter_next[11]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[11]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.092    -0.070    U_btn_debounce/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.467%)  route 0.386ns (62.533%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.276    -0.018    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.027 r  U_btn_debounce/counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.027    U_btn_debounce/counter_next[14]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.092    -0.070    U_btn_debounce/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.536    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.073    -0.299    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X9Y108         LUT3 (Prop_lut3_I2_O)        0.045    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_2_n_0
    SLICE_X9Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.769    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/C
                         clock pessimism              0.246    -0.523    
                         clock uncertainty            0.074    -0.448    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091    -0.357    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_1_1
  To Clock:  clk_25Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       20.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.936ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 1.202ns (6.451%)  route 17.431ns (93.549%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.649    16.336    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.460 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[61]_i_1/O
                         net (fo=2, routed)           1.227    17.687    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[578]
    SLICE_X36Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X36Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X36Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.687    
  -------------------------------------------------------------------
                         slack                                 20.936    

Slack (MET) :             21.025ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.494ns  (logic 1.230ns (6.651%)  route 17.264ns (93.349%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.152    17.042 r  U_VGA_Controller/U_Pixel_Counter/erode_line2[12]_i_1__0/O
                         net (fo=1, routed)           0.506    17.547    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]_0
    SLICE_X31Y92         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.434    38.438    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y92         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/C
                         clock pessimism              0.484    38.922    
                         clock uncertainty           -0.095    38.827    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)       -0.255    38.572    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                 21.025    

Slack (MET) :             21.128ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 1.202ns (6.519%)  route 17.237ns (93.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.014 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[12]_i_1/O
                         net (fo=2, routed)           0.478    17.492    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[627]
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.432    38.436    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/C
                         clock pessimism              0.484    38.920    
                         clock uncertainty           -0.095    38.825    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.205    38.620    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]
  -------------------------------------------------------------------
                         required time                         38.620    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 21.128    

Slack (MET) :             21.128ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 1.202ns (6.519%)  route 17.237ns (93.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.014 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[12]_i_1/O
                         net (fo=2, routed)           0.478    17.492    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[627]
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.432    38.436    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/C
                         clock pessimism              0.484    38.920    
                         clock uncertainty           -0.095    38.825    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.205    38.620    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]
  -------------------------------------------------------------------
                         required time                         38.620    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 21.128    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.315ns  (logic 1.202ns (6.563%)  route 17.113ns (93.437%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.038    16.725    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.849 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[15]_i_1/O
                         net (fo=2, routed)           0.519    17.369    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[624]
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X33Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.315ns  (logic 1.202ns (6.563%)  route 17.113ns (93.437%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.038    16.725    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.849 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[15]_i_1/O
                         net (fo=2, routed)           0.519    17.369    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[624]
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X33Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 1.202ns (6.584%)  route 17.054ns (93.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.886    16.573    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[52]_i_1/O
                         net (fo=2, routed)           0.612    17.309    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[587]
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 1.202ns (6.584%)  route 17.054ns (93.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.886    16.573    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[52]_i_1/O
                         net (fo=2, routed)           0.612    17.309    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[587]
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 1.202ns (6.592%)  route 17.031ns (93.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.812    16.499    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.623 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[4]_i_1/O
                         net (fo=2, routed)           0.664    17.287    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[635]
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.433    38.437    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/C
                         clock pessimism              0.484    38.921    
                         clock uncertainty           -0.095    38.826    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    38.621    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1 rise@40.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 1.202ns (6.592%)  route 17.031ns (93.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.812    16.499    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.623 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[4]_i_1/O
                         net (fo=2, routed)           0.664    17.287    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[635]
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.433    38.437    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/C
                         clock pessimism              0.484    38.921    
                         clock uncertainty           -0.095    38.826    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    38.621    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X36Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.435    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg_n_0_[0]
    SLICE_X37Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X37Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.095    -0.515    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.022    -0.493    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.557    -0.624    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X37Y86         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/Q
                         net (fo=64, routed)          0.120    -0.363    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[403]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[403]_i_1__0_n_0
    SLICE_X37Y85         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.824    -0.865    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X37Y85         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/C
                         clock pessimism              0.256    -0.609    
                         clock uncertainty            0.095    -0.515    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.091    -0.424    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.561    -0.620    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/Q
                         net (fo=2, routed)           0.114    -0.365    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[80]
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[80]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[80]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.829    -0.860    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
                         clock pessimism              0.240    -0.620    
                         clock uncertainty            0.095    -0.526    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.091    -0.435    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/Q
                         net (fo=2, routed)           0.115    -0.366    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[323]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.045    -0.321 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[323]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[323]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.095    -0.528    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091    -0.437    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/Q
                         net (fo=2, routed)           0.117    -0.331    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[573]
    SLICE_X61Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[573]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[573]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.861    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.095    -0.495    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.092    -0.403    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/Q
                         net (fo=2, routed)           0.116    -0.365    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg_n_0_[544]
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[544]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[544]_i_1__0_n_0
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.095    -0.528    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.091    -0.437    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.565    -0.616    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/Q
                         net (fo=2, routed)           0.117    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[494]
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[494]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[494]_i_1_n_0
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.835    -0.854    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.095    -0.522    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.092    -0.430    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.565    -0.616    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/Q
                         net (fo=2, routed)           0.117    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.834    -0.855    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
                         clock pessimism              0.239    -0.616    
                         clock uncertainty            0.095    -0.522    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.092    -0.430    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.560    -0.621    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/Q
                         net (fo=2, routed)           0.116    -0.364    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg_n_0_[64]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.045    -0.319 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[64]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.319    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[64]_i_1__0_n_0
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.828    -0.861    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.095    -0.527    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.091    -0.436    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.567    -0.614    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/Q
                         net (fo=2, routed)           0.118    -0.355    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[444]
    SLICE_X55Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.310 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[444]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[444]_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.838    -0.852    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
                         clock pessimism              0.237    -0.614    
                         clock uncertainty            0.095    -0.520    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092    -0.428    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1
  To Clock:  clk_100Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.945ns (23.389%)  route 3.095ns (76.611%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.476     2.576    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.117     2.693 r  U_btn_debounce/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.644     3.338    U_btn_debounce/counter_next[1]
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)       -0.327     8.601    U_btn_debounce/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.007ns (26.668%)  route 2.769ns (73.332%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.738    -0.774    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y109         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.568     0.313    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     0.437 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_5/O
                         net (fo=1, routed)           0.453     0.890    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I3_O)        0.124     1.014 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.581     1.594    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.442     2.160    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X10Y106        LUT2 (Prop_lut2_I1_O)        0.117     2.277 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_15/O
                         net (fo=1, routed)           0.726     3.003    U_OV7670_Master_n_2
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.646     8.651    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.584     9.235    
                         clock uncertainty           -0.074     9.160    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.650     8.510    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.664ns (41.260%)  route 2.369ns (58.740%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.778    -0.734    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.148 r  r_sda_reg_i_14/DOADO[3]
                         net (fo=1, routed)           1.204     1.352    U_OV7670_Master/U_SCCB_controlUnit/DOADO[3]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.476 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10/O
                         net (fo=1, routed)           0.000     1.476    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10_n_0
    SLICE_X8Y110         MUXF7 (Prop_muxf7_I0_O)      0.241     1.717 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8/O
                         net (fo=1, routed)           0.000     1.717    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8_n_0
    SLICE_X8Y110         MUXF8 (Prop_muxf8_I0_O)      0.098     1.815 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.635     2.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I5_O)        0.319     2.770 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.529     3.299    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X11Y107        FDSE (Setup_fdse_C_D)       -0.081     9.034    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.664ns (43.292%)  route 2.180ns (56.708%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.778    -0.734    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.148 r  r_sda_reg_i_14/DOADO[3]
                         net (fo=1, routed)           1.204     1.352    U_OV7670_Master/U_SCCB_controlUnit/DOADO[3]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     1.476 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10/O
                         net (fo=1, routed)           0.000     1.476    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_10_n_0
    SLICE_X8Y110         MUXF7 (Prop_muxf7_I0_O)      0.241     1.717 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8/O
                         net (fo=1, routed)           0.000     1.717    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_8_n_0
    SLICE_X8Y110         MUXF8 (Prop_muxf8_I0_O)      0.098     1.815 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.635     2.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I5_O)        0.319     2.770 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.340     3.110    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X11Y107        FDSE (Setup_fdse_C_D)       -0.067     9.048    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.044ns (33.313%)  route 2.090ns (66.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.738    -0.774    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y109         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.907     0.651    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y108         LUT5 (Prop_lut5_I2_O)        0.152     0.803 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.586     1.390    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X9Y108         LUT4 (Prop_lut4_I1_O)        0.374     1.764 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_16/O
                         net (fo=1, routed)           0.597     2.360    U_OV7670_Master_n_4
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.646     8.651    clk_100Mhz
    RAMB18_X0Y44         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.584     9.235    
                         clock uncertainty           -0.074     9.160    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     8.386    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.952ns (26.681%)  route 2.616ns (73.319%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.641     2.742    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I0_O)        0.124     2.866 r  U_btn_debounce/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.866    U_btn_debounce/counter_next[0]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[0]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.029     8.957    U_btn_debounce/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.952ns (26.766%)  route 2.605ns (73.234%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.630     2.730    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.124     2.854 r  U_btn_debounce/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.854    U_btn_debounce/counter_next[2]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[2]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.031     8.959    U_btn_debounce/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.978ns (27.212%)  route 2.616ns (72.788%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.809    -0.703    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456    -0.247 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     0.459    U_btn_debounce/counter_reg[14]
    SLICE_X4Y101         LUT4 (Prop_lut4_I0_O)        0.124     0.583 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.440     1.022    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.124     1.146 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.830     1.977    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.101 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.641     2.742    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.150     2.892 r  U_btn_debounce/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.892    U_btn_debounce/counter_next[3]
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.508     8.512    U_btn_debounce/clk_100Mhz
    SLICE_X4Y98          FDCE                                         r  U_btn_debounce/counter_reg_reg[3]/C
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.928    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.075     9.003    U_btn_debounce/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.014ns (28.280%)  route 2.572ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.740    -0.772    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X10Y107        FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.843     0.590    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.714 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.331     1.045    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.169 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.615     1.784    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     1.908 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.403     2.311    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.435 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.588     9.206    
                         clock uncertainty           -0.074     9.132    
    SLICE_X11Y107        FDSE (Setup_fdse_C_CE)      -0.205     8.927    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.014ns (28.280%)  route 2.572ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.740    -0.772    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X10Y107        FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.843     0.590    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.124     0.714 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.331     1.045    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.169 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.615     1.784    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I4_O)        0.124     1.908 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.403     2.311    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.435 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.614     8.619    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X11Y107        FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.588     9.206    
                         clock uncertainty           -0.074     9.132    
    SLICE_X11Y107        FDSE (Setup_fdse_C_CE)      -0.205     8.927    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.232ns (38.323%)  route 0.373ns (61.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.263    -0.030    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.046     0.016 r  U_btn_debounce/counter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.016    U_btn_debounce/counter_next[15]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[15]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107    -0.055    U_btn_debounce/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.534    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X11Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.110    -0.283    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X10Y101        LUT5 (Prop_lut5_I3_O)        0.048    -0.235 r  U_OV7670_Master/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    U_OV7670_Master/U_I2C_clk_gen/counter_0[3]
    SLICE_X10Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.922    -0.767    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X10Y101        FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism              0.246    -0.521    
                         clock uncertainty            0.074    -0.446    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.131    -0.315    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.234ns (38.014%)  route 0.382ns (61.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.272    -0.022    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.048     0.026 r  U_btn_debounce/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.026    U_btn_debounce/counter_next[12]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[12]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107    -0.055    U_btn_debounce/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.235ns (38.053%)  route 0.383ns (61.947%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.273    -0.021    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.049     0.028 r  U_btn_debounce/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.028    U_btn_debounce/counter_next[9]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[9]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107    -0.055    U_btn_debounce/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.221%)  route 0.373ns (61.779%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.263    -0.030    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.015 r  U_btn_debounce/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.015    U_btn_debounce/counter_next[13]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[13]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.091    -0.071    U_btn_debounce/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.235ns (37.870%)  route 0.386ns (62.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.276    -0.018    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.049     0.031 r  U_btn_debounce/counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.031    U_btn_debounce/counter_next[16]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107    -0.055    U_btn_debounce/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.231ns (37.711%)  route 0.382ns (62.289%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.272    -0.022    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     0.023 r  U_btn_debounce/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.023    U_btn_debounce/counter_next[10]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.091    -0.071    U_btn_debounce/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.231ns (37.649%)  route 0.383ns (62.351%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.273    -0.021    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.045     0.024 r  U_btn_debounce/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.024    U_btn_debounce/counter_next[11]
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y100         FDCE                                         r  U_btn_debounce/counter_reg_reg[11]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.092    -0.070    U_btn_debounce/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_btn_debounce/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.467%)  route 0.386ns (62.533%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.592    -0.589    U_btn_debounce/clk_100Mhz
    SLICE_X5Y99          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_btn_debounce/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.338    U_btn_debounce/counter_reg[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.276    -0.018    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.027 r  U_btn_debounce/counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.027    U_btn_debounce/counter_next[14]
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.949    -0.740    U_btn_debounce/clk_100Mhz
    SLICE_X4Y101         FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
                         clock pessimism              0.503    -0.237    
                         clock uncertainty            0.074    -0.162    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.092    -0.070    U_btn_debounce/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.536    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.073    -0.299    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X9Y108         LUT3 (Prop_lut3_I2_O)        0.045    -0.254 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_2_n_0
    SLICE_X9Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.769    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y108         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]/C
                         clock pessimism              0.246    -0.523    
                         clock uncertainty            0.074    -0.448    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091    -0.357    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_1
  To Clock:  clk_25Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       20.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.936ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 1.202ns (6.451%)  route 17.431ns (93.549%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.649    16.336    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.460 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[61]_i_1/O
                         net (fo=2, routed)           1.227    17.687    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[578]
    SLICE_X36Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X36Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X36Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[61]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.687    
  -------------------------------------------------------------------
                         slack                                 20.936    

Slack (MET) :             21.025ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.494ns  (logic 1.230ns (6.651%)  route 17.264ns (93.349%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.152    17.042 r  U_VGA_Controller/U_Pixel_Counter/erode_line2[12]_i_1__0/O
                         net (fo=1, routed)           0.506    17.547    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]_0
    SLICE_X31Y92         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.434    38.438    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y92         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]/C
                         clock pessimism              0.484    38.922    
                         clock uncertainty           -0.095    38.827    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)       -0.255    38.572    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_reg[12]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                 21.025    

Slack (MET) :             21.128ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 1.202ns (6.519%)  route 17.237ns (93.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.014 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[12]_i_1/O
                         net (fo=2, routed)           0.478    17.492    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[627]
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.432    38.436    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]/C
                         clock pessimism              0.484    38.920    
                         clock uncertainty           -0.095    38.825    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.205    38.620    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[12]
  -------------------------------------------------------------------
                         required time                         38.620    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 21.128    

Slack (MET) :             21.128ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 1.202ns (6.519%)  route 17.237ns (93.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.203    16.890    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    17.014 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[12]_i_1/O
                         net (fo=2, routed)           0.478    17.492    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[627]
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.432    38.436    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y88         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]/C
                         clock pessimism              0.484    38.920    
                         clock uncertainty           -0.095    38.825    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.205    38.620    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[12]
  -------------------------------------------------------------------
                         required time                         38.620    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 21.128    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.315ns  (logic 1.202ns (6.563%)  route 17.113ns (93.437%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.038    16.725    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.849 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[15]_i_1/O
                         net (fo=2, routed)           0.519    17.369    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[624]
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X33Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[15]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.315ns  (logic 1.202ns (6.563%)  route 17.113ns (93.437%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       15.038    16.725    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.849 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[15]_i_1/O
                         net (fo=2, routed)           0.519    17.369    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[624]
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X33Y93         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X33Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[15]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 1.202ns (6.584%)  route 17.054ns (93.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.886    16.573    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[52]_i_1/O
                         net (fo=2, routed)           0.612    17.309    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[587]
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[52]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 1.202ns (6.584%)  route 17.054ns (93.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.886    16.573    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[52]_i_1/O
                         net (fo=2, routed)           0.612    17.309    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[587]
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.435    38.439    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X32Y95         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]/C
                         clock pessimism              0.484    38.923    
                         clock uncertainty           -0.095    38.828    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.205    38.623    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[52]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 1.202ns (6.592%)  route 17.031ns (93.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.812    16.499    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.623 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[4]_i_1/O
                         net (fo=2, routed)           0.664    17.287    U_Mopology_Filter_TOP/U_Mopology_Filter1/E[635]
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.433    38.437    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]/C
                         clock pessimism              0.484    38.921    
                         clock uncertainty           -0.095    38.826    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    38.621    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_1_1 rise@40.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 1.202ns (6.592%)  route 17.031ns (93.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.565    -0.947    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X36Y44         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=11, routed)          1.109     0.582    U_VGA_Controller/U_Pixel_Counter/y_pixel[7]
    SLICE_X36Y44         LUT4 (Prop_lut4_I1_O)        0.327     0.909 f  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=4, routed)           0.446     1.355    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I3_O)        0.332     1.687 r  U_VGA_Controller/U_Pixel_Counter/erode_p13_i_1/O
                         net (fo=1940, routed)       14.812    16.499    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124    16.623 r  U_VGA_Controller/U_Pixel_Counter/erode_line1[4]_i_1/O
                         net (fo=2, routed)           0.664    17.287    U_Mopology_Filter_TOP/U_Mopology_Filter2/E[635]
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        1.433    38.437    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X32Y89         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]/C
                         clock pessimism              0.484    38.921    
                         clock uncertainty           -0.095    38.826    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    38.621    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X36Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.435    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg_n_0_[0]
    SLICE_X37Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X37Y60         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.095    -0.515    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.022    -0.493    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_valid_pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.557    -0.624    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X37Y86         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1/Q
                         net (fo=64, routed)          0.120    -0.363    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]_rep__1_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[403]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[403]_i_1__0_n_0
    SLICE_X37Y85         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.824    -0.865    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X37Y85         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]/C
                         clock pessimism              0.256    -0.609    
                         clock uncertainty            0.095    -0.515    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.091    -0.424    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[403]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.561    -0.620    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/Q
                         net (fo=2, routed)           0.114    -0.365    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[80]
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[80]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[80]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.829    -0.860    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X33Y55         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]/C
                         clock pessimism              0.240    -0.620    
                         clock uncertainty            0.095    -0.526    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.091    -0.435    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[80]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/Q
                         net (fo=2, routed)           0.115    -0.366    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[323]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.045    -0.321 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[323]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[323]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X39Y61         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.095    -0.528    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091    -0.437    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[323]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/Q
                         net (fo=2, routed)           0.117    -0.331    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[573]
    SLICE_X61Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[573]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[573]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.861    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X61Y53         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.095    -0.495    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.092    -0.403    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[573]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.559    -0.622    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/Q
                         net (fo=2, routed)           0.116    -0.365    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg_n_0_[544]
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[544]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[544]_i_1__0_n_0
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.827    -0.862    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X45Y87         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.095    -0.528    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.091    -0.437    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[544]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.565    -0.616    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/Q
                         net (fo=2, routed)           0.117    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[494]
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[494]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[494]_i_1_n_0
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.835    -0.854    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X53Y52         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.095    -0.522    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.092    -0.430    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[494]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.565    -0.616    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/Q
                         net (fo=2, routed)           0.117    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2[399]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.834    -0.855    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X49Y50         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]/C
                         clock pessimism              0.239    -0.616    
                         clock uncertainty            0.095    -0.522    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.092    -0.430    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_reg[399]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.560    -0.621    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/Q
                         net (fo=2, routed)           0.116    -0.364    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg_n_0_[64]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.045    -0.319 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[64]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.319    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1[64]_i_1__0_n_0
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.828    -0.861    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X31Y90         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.095    -0.527    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.091    -0.436    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_reg[64]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.567    -0.614    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/Q
                         net (fo=2, routed)           0.118    -0.355    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg_n_0_[444]
    SLICE_X55Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.310 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[444]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1[444]_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=5321, routed)        0.838    -0.852    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X55Y49         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]/C
                         clock pessimism              0.237    -0.614    
                         clock uncertainty            0.095    -0.520    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092    -0.428    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_reg[444]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.117    





