;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	ADD 249, 60
	MOV -11, <-20
	CMP -1, 2
	CMP <300, 90
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, <742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -11, @0
	DJN -11, @0
	ADD <300, 90
	MOV -9, <-20
	SUB @0, @16
	SUB @0, @16
	MOV -9, <-20
	SPL 0, <-22
	SPL 0, <-22
	SUB @-127, 100
	SUB @-127, 100
	SUB 0, 0
	SUB @129, 106
	CMP @129, 106
	MOV -9, <-20
	SLT -11, <0
	ADD @130, 9
	SUB #0, -30
	SUB #0, -30
	MOV -6, <-125
	MOV -6, <-125
	ADD 1, 100
	SUB 300, 90
	SUB @-127, 100
	SPL 0, <-742
	SUB -1, 2
	SPL 0, <-22
	SUB -1, 2
	SPL 0, <-22
	SUB 300, 90
	SUB 300, 90
	SUB @129, 106
	SUB 300, 90
	SUB 0, 0
	MOV -6, <-125
	CMP -207, <-120
	CMP -207, <-120
	MOV -11, <-20
	ADD 290, 60
