{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765247764370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765247764373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 03:36:04 2025 " "Processing started: Tue Dec  9 03:36:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765247764373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765247764373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp_fpga_mineure -c tp_fpga_mineure " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp_fpga_mineure -c tp_fpga_mineure" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765247764373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765247764891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765247764891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_fpga_mineure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_fpga_mineure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_fpga_mineure-rtl " "Found design unit 1: tp_fpga_mineure-rtl" {  } { { "tp_fpga_mineure.vhd" "" { Text "U:/Documents/TP_FPGA/tp_fpga_mineure.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765247785974 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_fpga_mineure " "Found entity 1: tp_fpga_mineure" {  } { { "tp_fpga_mineure.vhd" "" { Text "U:/Documents/TP_FPGA/tp_fpga_mineure.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765247785974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765247785974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_blink-rtl " "Found design unit 1: led_blink-rtl" {  } { { "led_blink.vhd" "" { Text "U:/Documents/TP_FPGA/led_blink.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765247785981 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_blink " "Found entity 1: led_blink" {  } { { "led_blink.vhd" "" { Text "U:/Documents/TP_FPGA/led_blink.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765247785981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765247785981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_chenillard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_chenillard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_chenillard-rtl " "Found design unit 1: led_chenillard-rtl" {  } { { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765247785992 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_chenillard " "Found entity 1: led_chenillard" {  } { { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765247785992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765247785992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_chenillard " "Elaborating entity \"led_chenillard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765247786040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765247786578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765247786960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765247786960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765247787114 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765247787114 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765247787114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765247787114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765247787156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 03:36:27 2025 " "Processing ended: Tue Dec  9 03:36:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765247787156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765247787156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765247787156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765247787156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765247788640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765247788642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 03:36:28 2025 " "Processing started: Tue Dec  9 03:36:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765247788642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765247788642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tp_fpga_mineure -c tp_fpga_mineure " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tp_fpga_mineure -c tp_fpga_mineure" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765247788643 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765247788722 ""}
{ "Info" "0" "" "Project  = tp_fpga_mineure" {  } {  } 0 0 "Project  = tp_fpga_mineure" 0 0 "Fitter" 0 0 1765247788722 ""}
{ "Info" "0" "" "Revision = tp_fpga_mineure" {  } {  } 0 0 "Revision = tp_fpga_mineure" 0 0 "Fitter" 0 0 1765247788722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765247789002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765247789003 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tp_fpga_mineure 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"tp_fpga_mineure\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765247789026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765247789061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765247789061 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765247789393 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765247789416 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AG28 IOPAD_X86_Y0_N34 " "Can't place multiple pins assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[0\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[0\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[0] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[1\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[1\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[1] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[2\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[2\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[2] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[3\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[3\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[3] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[4\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[4\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[4] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[5\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[5\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[5] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[6\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[6\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[6] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[7\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[7\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[7] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[8\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[8\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[8] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[9\] Pin_AG28 IOPAD_X86_Y0_N34 " "Pin o_led\[9\] is assigned to pin location Pin_AG28 (IOPAD_X86_Y0_N34)" {  } { { "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { o_led[9] } } } { "led_chenillard.vhd" "" { Text "U:/Documents/TP_FPGA/led_chenillard.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/TP_FPGA/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765247789526 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1765247789526 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765247789528 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1765247789585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5045 " "Peak virtual memory: 5045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765247789944 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  9 03:36:29 2025 " "Processing ended: Tue Dec  9 03:36:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765247789944 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765247789944 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765247789944 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765247789944 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765247791109 ""}
