#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa226e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa22360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xa4a250 .functor NOT 1, L_0xa75210, C4<0>, C4<0>, C4<0>;
L_0xa74ff0 .functor XOR 2, L_0xa74eb0, L_0xa74f50, C4<00>, C4<00>;
L_0xa75100 .functor XOR 2, L_0xa74ff0, L_0xa75060, C4<00>, C4<00>;
v0xa71a80_0 .net "Y1_dut", 0 0, L_0xa73cc0;  1 drivers
v0xa71b40_0 .net "Y1_ref", 0 0, L_0xa26a50;  1 drivers
v0xa71be0_0 .net "Y3_dut", 0 0, L_0xa74c10;  1 drivers
v0xa71cb0_0 .net "Y3_ref", 0 0, L_0xa73110;  1 drivers
v0xa71d80_0 .net *"_ivl_10", 1 0, L_0xa75060;  1 drivers
v0xa71e70_0 .net *"_ivl_12", 1 0, L_0xa75100;  1 drivers
v0xa71f10_0 .net *"_ivl_2", 1 0, L_0xa74e10;  1 drivers
v0xa71fd0_0 .net *"_ivl_4", 1 0, L_0xa74eb0;  1 drivers
v0xa720b0_0 .net *"_ivl_6", 1 0, L_0xa74f50;  1 drivers
v0xa72190_0 .net *"_ivl_8", 1 0, L_0xa74ff0;  1 drivers
v0xa72270_0 .var "clk", 0 0;
v0xa72310_0 .var/2u "stats1", 223 0;
v0xa723d0_0 .var/2u "strobe", 0 0;
v0xa72490_0 .net "tb_match", 0 0, L_0xa75210;  1 drivers
v0xa72560_0 .net "tb_mismatch", 0 0, L_0xa4a250;  1 drivers
v0xa72600_0 .net "w", 0 0, v0xa6fa80_0;  1 drivers
v0xa726a0_0 .net "y", 5 0, v0xa6fb20_0;  1 drivers
L_0xa74e10 .concat [ 1 1 0 0], L_0xa73110, L_0xa26a50;
L_0xa74eb0 .concat [ 1 1 0 0], L_0xa73110, L_0xa26a50;
L_0xa74f50 .concat [ 1 1 0 0], L_0xa74c10, L_0xa73cc0;
L_0xa75060 .concat [ 1 1 0 0], L_0xa73110, L_0xa26a50;
L_0xa75210 .cmp/eeq 2, L_0xa74e10, L_0xa75100;
S_0xa3b1c0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xa22360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xa26a50 .functor AND 1, L_0xa728c0, v0xa6fa80_0, C4<1>, C4<1>;
L_0xa3be90 .functor OR 1, L_0xa72a80, L_0xa72b20, C4<0>, C4<0>;
L_0xa4a2c0 .functor OR 1, L_0xa3be90, L_0xa72c40, C4<0>, C4<0>;
L_0xa72f60 .functor OR 1, L_0xa4a2c0, L_0xa72db0, C4<0>, C4<0>;
L_0xa730a0 .functor NOT 1, v0xa6fa80_0, C4<0>, C4<0>, C4<0>;
L_0xa73110 .functor AND 1, L_0xa72f60, L_0xa730a0, C4<1>, C4<1>;
v0xa4a3c0_0 .net "Y1", 0 0, L_0xa26a50;  alias, 1 drivers
v0xa4a460_0 .net "Y3", 0 0, L_0xa73110;  alias, 1 drivers
v0xa26b60_0 .net *"_ivl_1", 0 0, L_0xa728c0;  1 drivers
v0xa26c30_0 .net *"_ivl_11", 0 0, L_0xa72c40;  1 drivers
v0xa6ea90_0 .net *"_ivl_12", 0 0, L_0xa4a2c0;  1 drivers
v0xa6ebc0_0 .net *"_ivl_15", 0 0, L_0xa72db0;  1 drivers
v0xa6eca0_0 .net *"_ivl_16", 0 0, L_0xa72f60;  1 drivers
v0xa6ed80_0 .net *"_ivl_18", 0 0, L_0xa730a0;  1 drivers
v0xa6ee60_0 .net *"_ivl_5", 0 0, L_0xa72a80;  1 drivers
v0xa6efd0_0 .net *"_ivl_7", 0 0, L_0xa72b20;  1 drivers
v0xa6f0b0_0 .net *"_ivl_8", 0 0, L_0xa3be90;  1 drivers
v0xa6f190_0 .net "w", 0 0, v0xa6fa80_0;  alias, 1 drivers
v0xa6f250_0 .net "y", 5 0, v0xa6fb20_0;  alias, 1 drivers
L_0xa728c0 .part v0xa6fb20_0, 0, 1;
L_0xa72a80 .part v0xa6fb20_0, 1, 1;
L_0xa72b20 .part v0xa6fb20_0, 2, 1;
L_0xa72c40 .part v0xa6fb20_0, 4, 1;
L_0xa72db0 .part v0xa6fb20_0, 5, 1;
S_0xa6f3b0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xa22360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xa6f610_0 .net "clk", 0 0, v0xa72270_0;  1 drivers
v0xa6f6f0_0 .var/2s "errored1", 31 0;
v0xa6f7d0_0 .var/2s "onehot_error", 31 0;
v0xa6f890_0 .net "tb_match", 0 0, L_0xa75210;  alias, 1 drivers
v0xa6f950_0 .var/2s "temp", 31 0;
v0xa6fa80_0 .var "w", 0 0;
v0xa6fb20_0 .var "y", 5 0;
E_0xa35710/0 .event negedge, v0xa6f610_0;
E_0xa35710/1 .event posedge, v0xa6f610_0;
E_0xa35710 .event/or E_0xa35710/0, E_0xa35710/1;
S_0xa6fc20 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xa22360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xa73350 .functor NOT 1, v0xa6fa80_0, C4<0>, C4<0>, C4<0>;
L_0xa733c0 .functor AND 1, L_0xa732b0, L_0xa73350, C4<1>, C4<1>;
L_0xa73570 .functor AND 1, L_0xa734d0, v0xa6fa80_0, C4<1>, C4<1>;
L_0xa73630 .functor OR 1, L_0xa733c0, L_0xa73570, C4<0>, C4<0>;
L_0xa73810 .functor AND 1, L_0xa73770, v0xa6fa80_0, C4<1>, C4<1>;
L_0xa739e0 .functor OR 1, L_0xa73630, L_0xa73810, C4<0>, C4<0>;
L_0xa73c00 .functor AND 1, L_0xa73b30, v0xa6fa80_0, C4<1>, C4<1>;
L_0xa73cc0 .functor OR 1, L_0xa739e0, L_0xa73c00, C4<0>, C4<0>;
L_0xa73f10 .functor NOT 1, v0xa6fa80_0, C4<0>, C4<0>, C4<0>;
L_0xa73f80 .functor AND 1, L_0xa73e70, L_0xa73f10, C4<1>, C4<1>;
L_0xa741d0 .functor AND 1, L_0xa740f0, v0xa6fa80_0, C4<1>, C4<1>;
L_0xa74240 .functor OR 1, L_0xa73f80, L_0xa741d0, C4<0>, C4<0>;
L_0xa74460 .functor NOT 1, v0xa6fa80_0, C4<0>, C4<0>, C4<0>;
L_0xa744d0 .functor AND 1, L_0xa743c0, L_0xa74460, C4<1>, C4<1>;
L_0xa74350 .functor OR 1, L_0xa74240, L_0xa744d0, C4<0>, C4<0>;
L_0xa74a00 .functor NOT 1, v0xa6fa80_0, C4<0>, C4<0>, C4<0>;
L_0xa74b00 .functor AND 1, L_0xa74700, L_0xa74a00, C4<1>, C4<1>;
L_0xa74c10 .functor OR 1, L_0xa74350, L_0xa74b00, C4<0>, C4<0>;
v0xa6fec0_0 .net "Y1", 0 0, L_0xa73cc0;  alias, 1 drivers
v0xa6ff80_0 .net "Y3", 0 0, L_0xa74c10;  alias, 1 drivers
v0xa70040_0 .net *"_ivl_1", 0 0, L_0xa732b0;  1 drivers
v0xa70130_0 .net *"_ivl_10", 0 0, L_0xa73630;  1 drivers
v0xa70210_0 .net *"_ivl_13", 0 0, L_0xa73770;  1 drivers
v0xa70340_0 .net *"_ivl_14", 0 0, L_0xa73810;  1 drivers
v0xa70420_0 .net *"_ivl_16", 0 0, L_0xa739e0;  1 drivers
v0xa70500_0 .net *"_ivl_19", 0 0, L_0xa73b30;  1 drivers
v0xa705e0_0 .net *"_ivl_2", 0 0, L_0xa73350;  1 drivers
v0xa70750_0 .net *"_ivl_20", 0 0, L_0xa73c00;  1 drivers
v0xa70830_0 .net *"_ivl_25", 0 0, L_0xa73e70;  1 drivers
v0xa70910_0 .net *"_ivl_26", 0 0, L_0xa73f10;  1 drivers
v0xa709f0_0 .net *"_ivl_28", 0 0, L_0xa73f80;  1 drivers
v0xa70ad0_0 .net *"_ivl_31", 0 0, L_0xa740f0;  1 drivers
v0xa70bb0_0 .net *"_ivl_32", 0 0, L_0xa741d0;  1 drivers
v0xa70c90_0 .net *"_ivl_34", 0 0, L_0xa74240;  1 drivers
v0xa70d70_0 .net *"_ivl_37", 0 0, L_0xa743c0;  1 drivers
v0xa70e50_0 .net *"_ivl_38", 0 0, L_0xa74460;  1 drivers
v0xa70f30_0 .net *"_ivl_4", 0 0, L_0xa733c0;  1 drivers
v0xa71010_0 .net *"_ivl_40", 0 0, L_0xa744d0;  1 drivers
v0xa710f0_0 .net *"_ivl_42", 0 0, L_0xa74350;  1 drivers
v0xa711d0_0 .net *"_ivl_45", 0 0, L_0xa74700;  1 drivers
v0xa712b0_0 .net *"_ivl_46", 0 0, L_0xa74a00;  1 drivers
v0xa71390_0 .net *"_ivl_48", 0 0, L_0xa74b00;  1 drivers
v0xa71470_0 .net *"_ivl_7", 0 0, L_0xa734d0;  1 drivers
v0xa71550_0 .net *"_ivl_8", 0 0, L_0xa73570;  1 drivers
v0xa71630_0 .net "w", 0 0, v0xa6fa80_0;  alias, 1 drivers
v0xa716d0_0 .net "y", 5 0, v0xa6fb20_0;  alias, 1 drivers
L_0xa732b0 .part v0xa6fb20_0, 0, 1;
L_0xa734d0 .part v0xa6fb20_0, 1, 1;
L_0xa73770 .part v0xa6fb20_0, 3, 1;
L_0xa73b30 .part v0xa6fb20_0, 5, 1;
L_0xa73e70 .part v0xa6fb20_0, 1, 1;
L_0xa740f0 .part v0xa6fb20_0, 2, 1;
L_0xa743c0 .part v0xa6fb20_0, 3, 1;
L_0xa74700 .part v0xa6fb20_0, 5, 1;
S_0xa71860 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xa22360;
 .timescale -12 -12;
E_0xa35260 .event anyedge, v0xa723d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa723d0_0;
    %nor/r;
    %assign/vec4 v0xa723d0_0, 0;
    %wait E_0xa35260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa6f3b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6f6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6f7d0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xa6f3b0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa35710;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xa6fb20_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xa6fa80_0, 0;
    %load/vec4 v0xa6f890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa6f7d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa6f7d0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa6f6f0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa35710;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xa6f950_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xa6f950_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xa6f950_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xa6f950_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xa6f950_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xa6f950_0;
    %pad/s 6;
    %assign/vec4 v0xa6fb20_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xa6fa80_0, 0;
    %load/vec4 v0xa6f890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa6f6f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa6f6f0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xa6f7d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xa6f6f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xa6f7d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xa6f6f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xa22360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa72270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa723d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa22360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xa72270_0;
    %inv;
    %store/vec4 v0xa72270_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xa22360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa6f610_0, v0xa72560_0, v0xa726a0_0, v0xa72600_0, v0xa71b40_0, v0xa71a80_0, v0xa71cb0_0, v0xa71be0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa22360;
T_6 ;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa72310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xa22360;
T_7 ;
    %wait E_0xa35710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa72310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa72310_0, 4, 32;
    %load/vec4 v0xa72490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa72310_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa72310_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa72310_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xa71b40_0;
    %load/vec4 v0xa71b40_0;
    %load/vec4 v0xa71a80_0;
    %xor;
    %load/vec4 v0xa71b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa72310_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa72310_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xa71cb0_0;
    %load/vec4 v0xa71cb0_0;
    %load/vec4 v0xa71be0_0;
    %xor;
    %load/vec4 v0xa71cb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa72310_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xa72310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa72310_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/2012_q2b/iter0/response22/top_module.sv";
