mvn r2, r0, asr 2
bic r2, r1, r2, lsl 2
bfi r1, r3, 2, 1
add r0, r2, r3
tst r2, r3
movne r3, r0
and r1, r1, r3, ror 10
