###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        21802   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        15261   # Number of read row buffer hits
num_read_cmds                  =        21802   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6556   # Number of ACT commands
num_pre_cmds                   =         6537   # Number of PRE commands
num_ondemand_pres              =         2019   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2944424   # Cyles of rank active rank.0
rank_active_cycles.1           =      2084756   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7055576   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7915244   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        19903   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          246   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           50   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           26   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           35   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1499   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7232   # Read request latency (cycles)
read_latency[40-59]            =         4923   # Read request latency (cycles)
read_latency[60-79]            =         2437   # Read request latency (cycles)
read_latency[80-99]            =          853   # Read request latency (cycles)
read_latency[100-119]          =          704   # Read request latency (cycles)
read_latency[120-139]          =          524   # Read request latency (cycles)
read_latency[140-159]          =          383   # Read request latency (cycles)
read_latency[160-179]          =          319   # Read request latency (cycles)
read_latency[180-199]          =          317   # Read request latency (cycles)
read_latency[200-]             =         4110   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.79057e+07   # Read energy
act_energy                     =  1.79372e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38668e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79932e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.83732e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.30089e+09   # Active standby energy rank.1
average_read_latency           =      151.843   # Average read request latency (cycles)
average_interarrival           =      458.656   # Average request interarrival latency (cycles)
total_energy                   =  1.11347e+10   # Total energy (pJ)
average_power                  =      1113.47   # Average power (mW)
average_bandwidth              =     0.186044   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19237   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        14356   # Number of read row buffer hits
num_read_cmds                  =        19237   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4894   # Number of ACT commands
num_pre_cmds                   =         4875   # Number of PRE commands
num_ondemand_pres              =          192   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2491001   # Cyles of rank active rank.0
rank_active_cycles.1           =      2444778   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7508999   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7555222   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17351   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          247   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           73   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           24   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           30   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           19   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           14   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1455   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7663   # Read request latency (cycles)
read_latency[40-59]            =         5210   # Read request latency (cycles)
read_latency[60-79]            =         1587   # Read request latency (cycles)
read_latency[80-99]            =          737   # Read request latency (cycles)
read_latency[100-119]          =          582   # Read request latency (cycles)
read_latency[120-139]          =          429   # Read request latency (cycles)
read_latency[140-159]          =          323   # Read request latency (cycles)
read_latency[160-179]          =          274   # Read request latency (cycles)
read_latency[180-199]          =          251   # Read request latency (cycles)
read_latency[200-]             =         2181   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.75636e+07   # Read energy
act_energy                     =    1.339e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.60432e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.62651e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.55438e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.52554e+09   # Active standby energy rank.1
average_read_latency           =      92.8025   # Average read request latency (cycles)
average_interarrival           =      519.812   # Average request interarrival latency (cycles)
total_energy                   =  1.11064e+10   # Total energy (pJ)
average_power                  =      1110.64   # Average power (mW)
average_bandwidth              =     0.164156   # Average bandwidth
