// Seed: 1605288954
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wor id_3
    , id_38,
    output uwire id_4,
    output tri0 id_5,
    output supply1 id_6,
    output tri id_7,
    input wire id_8,
    output wor id_9,
    input wire id_10,
    output uwire id_11,
    input tri id_12,
    input tri id_13,
    output supply1 id_14,
    input supply1 id_15,
    output supply1 id_16,
    input tri0 id_17,
    output wor id_18,
    input supply0 id_19,
    input supply0 id_20,
    input supply0 id_21,
    output tri0 id_22
    , id_39, id_40,
    input tri0 id_23,
    output uwire id_24,
    input wire id_25,
    output uwire id_26,
    output uwire id_27,
    input wor id_28,
    output supply0 id_29,
    input supply0 id_30,
    output wand id_31,
    input supply1 id_32,
    input supply1 id_33,
    output wor id_34,
    output tri id_35,
    output supply0 id_36
);
  assign id_22 = 1;
  module_0(
      id_40, id_40, id_38
  );
endmodule
