Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 15:16:21 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file filter2D_hls_timing_summary_routed.rpt -rpx filter2D_hls_timing_summary_routed.rpx -warn_on_violation
| Design       : filter2D_hls
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 91 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                 3992        0.097        0.000                      0                 3992        2.020        0.000                       0                  1853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        8.125        0.000                      0                   70        0.228        0.000                      0                   70        5.500        0.000                       0                    44  
ap_clk              0.056        0.000                      0                 3690        0.097        0.000                      0                 3690        2.020        0.000                       0                  1809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        3.171        0.000                      0                    5        0.300        0.000                      0                    5  
AXI_LITE_clk  ap_clk              1.875        0.000                      0                  235        0.280        0.000                      0                  235  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.642ns (17.902%)  route 2.944ns (82.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.676     2.167    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.291 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=33, routed)          2.268     4.559    filter2D_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X37Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.642ns (20.510%)  route 2.488ns (79.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.621     2.112    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124     2.236 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.867     4.103    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[4]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.524    12.365    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.642ns (20.795%)  route 2.445ns (79.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.621     2.112    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124     2.236 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.824     4.060    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y28         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[22]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    12.365    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.060    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.642ns (20.816%)  route 2.442ns (79.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.621     2.112    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124     2.236 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.821     4.057    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X40Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[18]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X40Y29         FDRE (Setup_fdre_C_R)       -0.429    12.460    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.642ns (20.816%)  route 2.442ns (79.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.621     2.112    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124     2.236 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.821     4.057    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X40Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[19]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X40Y29         FDRE (Setup_fdre_C_R)       -0.429    12.460    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.642ns (19.462%)  route 2.657ns (80.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.676     2.167    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.291 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=33, routed)          1.981     4.272    filter2D_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X35Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X35Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.642ns (19.462%)  route 2.657ns (80.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.676     2.167    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.291 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=33, routed)          1.981     4.272    filter2D_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X35Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X35Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.421ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.642ns (19.514%)  route 2.648ns (80.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.676     2.167    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.291 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=33, routed)          1.972     4.263    filter2D_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X35Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X35Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[9]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X35Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  8.421    

Slack (MET) :             8.510ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.642ns (21.564%)  route 2.335ns (78.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.621     2.112    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124     2.236 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.714     3.950    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X40Y28         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[20]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    12.460    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  8.510    

Slack (MET) :             8.510ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.642ns (21.564%)  route 2.335ns (78.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.621     2.112    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124     2.236 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.714     3.950    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X40Y28         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[21]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    12.460    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  8.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.575%)  route 0.155ns (45.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.155     0.706    filter2D_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.751 r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.751    filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.091     0.523    filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.055%)  route 0.171ns (44.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.171     0.745    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.790 r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.790    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.120     0.552    filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, routed)           0.173     0.724    filter2D_hls_CONTROL_BUS_s_axi_U/out[2]
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.769 r  filter2D_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.769    filter2D_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.092     0.524    filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.681%)  route 0.240ns (56.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.240     0.791    filter2D_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.045     0.836 r  filter2D_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.836    filter2D_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.092     0.524    filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.209ns (36.066%)  route 0.370ns (63.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.176     0.750    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.795 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.194     0.990    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y37         FDRE (Hold_fdre_C_R)        -0.018     0.414    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.209ns (36.066%)  route 0.370ns (63.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.176     0.750    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.795 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.194     0.990    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y37         FDRE (Hold_fdre_C_R)        -0.018     0.414    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.236%)  route 0.368ns (63.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.186     0.760    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.805 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=33, routed)          0.182     0.987    filter2D_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X39Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y37         FDRE (Hold_fdre_C_CE)       -0.039     0.393    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.236%)  route 0.368ns (63.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.186     0.760    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.805 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=33, routed)          0.182     0.987    filter2D_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X39Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y37         FDRE (Hold_fdre_C_CE)       -0.039     0.393    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.549%)  route 0.414ns (66.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.176     0.750    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.795 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.238     1.033    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X40Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y36         FDRE (Hold_fdre_C_R)        -0.018     0.414    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.549%)  route 0.414ns (66.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.176     0.750    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.795 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.238     1.033    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X40Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y36         FDRE (Hold_fdre_C_R)        -0.018     0.414    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.619    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X42Y33  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X35Y27  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X35Y27  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X37Y28  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X36Y29  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X37Y30  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X34Y30  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y33  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X35Y27  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X35Y27  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y28  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y29  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y30  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X34Y30  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y33  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y33  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X35Y27  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X35Y27  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 3.271ns (60.466%)  route 2.139ns (39.534%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.908    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.022    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.179 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32/CO[1]
                         net (fo=1, routed)           0.310     5.489    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32_n_2
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.329     5.818 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.565     6.383    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[30]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 3.271ns (60.466%)  route 2.139ns (39.534%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.908    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.022    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.179 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32/CO[1]
                         net (fo=1, routed)           0.310     5.489    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32_n_2
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.329     5.818 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.565     6.383    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[30]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 3.271ns (60.466%)  route 2.139ns (39.534%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.908    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.022    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.179 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32/CO[1]
                         net (fo=1, routed)           0.310     5.489    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32_n_2
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.329     5.818 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.565     6.383    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[30]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 3.308ns (61.345%)  route 2.084ns (38.655%))
  Logic Levels:           11  (CARRY4=8 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.908    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.242 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33/O[1]
                         net (fo=1, routed)           0.431     5.673    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_t_i_fu_133_p2[26]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.303     5.976 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_5/O
                         net (fo=2, routed)           0.390     6.365    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[26]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 3.194ns (59.421%)  route 2.181ns (40.579%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.128 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/O[1]
                         net (fo=1, routed)           0.504     5.632    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_t_i_fu_133_p2[22]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.303     5.935 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_9/O
                         net (fo=2, routed)           0.413     6.348    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[22]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 3.212ns (60.445%)  route 2.102ns (39.555%))
  Logic Levels:           11  (CARRY4=8 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.908    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.147 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33/O[2]
                         net (fo=1, routed)           0.308     5.454    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_t_i_fu_133_p2[27]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.302     5.756 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_4/O
                         net (fo=2, routed)           0.531     6.287    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[27]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.042ns (35.434%)  route 3.721ns (64.566%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X29Y48         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  packets_loc_channel_U/mOutPtr_reg[0]/Q
                         net (fo=6, routed)           0.439     1.868    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.992 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=32, routed)          1.090     3.082    packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3_n_0
    SLICE_X26Y47         SRL16E (Prop_srl16e_A0_Q)    0.146     3.228 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][4]_srl3/Q
                         net (fo=2, routed)           0.718     3.946    Loop_1_proc_U0/out[4]
    SLICE_X25Y46         LUT6 (Prop_lut6_I0_O)        0.328     4.274 r  Loop_1_proc_U0/tmp_22_i_reg_161[0]_i_39/O
                         net (fo=1, routed)           0.322     4.595    Loop_1_proc_U0/tmp_22_i_reg_161[0]_i_39_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.993 r  Loop_1_proc_U0/tmp_22_i_reg_161_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.993    Loop_1_proc_U0/tmp_22_i_reg_161_reg[0]_i_25_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  Loop_1_proc_U0/tmp_22_i_reg_161_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.107    Loop_1_proc_U0/tmp_22_i_reg_161_reg[0]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  Loop_1_proc_U0/tmp_22_i_reg_161_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.221    Loop_1_proc_U0/tmp_22_i_reg_161_reg[0]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  Loop_1_proc_U0/tmp_22_i_reg_161_reg[0]_i_2/CO[3]
                         net (fo=5, routed)           0.797     6.133    Loop_1_proc_U0/tmp_22_i_fu_110_p2
    SLICE_X30Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.257 f  Loop_1_proc_U0/ap_CS_fsm[5]_i_3/O
                         net (fo=2, routed)           0.355     6.612    Loop_1_proc_U0/ap_NS_fsm312_out
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.736 r  Loop_1_proc_U0/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.736    Loop_1_proc_U0/ap_NS_fsm[1]
    SLICE_X31Y49         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X31Y49         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.029     6.918    Loop_1_proc_U0/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 3.306ns (62.740%)  route 1.963ns (37.260%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.908    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.022    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.244 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32/O[0]
                         net (fo=1, routed)           0.296     5.540    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_t_i_fu_133_p2[29]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.299     5.839 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_2/O
                         net (fo=2, routed)           0.404     6.242    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[29]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 3.271ns (62.287%)  route 1.981ns (37.713%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.908    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.022    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.179 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32/CO[1]
                         net (fo=1, routed)           0.310     5.489    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32_n_2
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.329     5.818 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.407     6.225    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[30]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 3.271ns (62.287%)  route 1.981ns (37.713%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.908    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.022    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.179 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32/CO[1]
                         net (fo=1, routed)           0.310     5.489    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32_n_2
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.329     5.818 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.407     6.225    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[30]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[8]/Q
                         net (fo=1, routed)           0.056     0.607    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg_n_0_[8]
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.078     0.510    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[3]/Q
                         net (fo=1, routed)           0.056     0.607    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg_n_0_[3]
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.076     0.508    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[11]/Q
                         net (fo=1, routed)           0.056     0.607    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg_n_0_[11]
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.075     0.507    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[12]/Q
                         net (fo=1, routed)           0.056     0.607    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg_n_0_[12]
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.071     0.503    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Filter2D_U0/t_V_reg_475_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/i_V_reg_1762_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X28Y35         FDRE                                         r  Filter2D_U0/t_V_reg_475_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/t_V_reg_475_reg[7]/Q
                         net (fo=39, routed)          0.074     0.625    Filter2D_U0/Q[7]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.670 r  Filter2D_U0/i_V_reg_1762[10]_i_1/O
                         net (fo=1, routed)           0.000     0.670    Filter2D_U0/i_V_fu_655_p2[10]
    SLICE_X29Y35         FDRE                                         r  Filter2D_U0/i_V_reg_1762_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X29Y35         FDRE                                         r  Filter2D_U0/i_V_reg_1762_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.092     0.524    Filter2D_U0/i_V_reg_1762_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Filter2D_U0/t_V_reg_475_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/i_V_reg_1762_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.660%)  route 0.077ns (29.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X28Y35         FDRE                                         r  Filter2D_U0/t_V_reg_475_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/t_V_reg_475_reg[7]/Q
                         net (fo=39, routed)          0.077     0.628    Filter2D_U0/Q[7]
    SLICE_X29Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.673 r  Filter2D_U0/i_V_reg_1762[7]_i_1/O
                         net (fo=1, routed)           0.000     0.673    Filter2D_U0/i_V_fu_655_p2[7]
    SLICE_X29Y35         FDRE                                         r  Filter2D_U0/i_V_reg_1762_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X29Y35         FDRE                                         r  Filter2D_U0/i_V_reg_1762_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.092     0.524    Filter2D_U0/i_V_reg_1762_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Filter2D_U0/i_V_reg_1762_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/t_V_reg_475_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X29Y35         FDRE                                         r  Filter2D_U0/i_V_reg_1762_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/i_V_reg_1762_reg[5]/Q
                         net (fo=1, routed)           0.110     0.661    Filter2D_U0/i_V_reg_1762[5]
    SLICE_X29Y34         FDRE                                         r  Filter2D_U0/t_V_reg_475_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X29Y34         FDRE                                         r  Filter2D_U0/t_V_reg_475_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.075     0.507    Filter2D_U0/t_V_reg_475_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X33Y47         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[14]/Q
                         net (fo=1, routed)           0.110     0.661    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg_n_0_[14]
    SLICE_X33Y47         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X33Y47         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.072     0.504    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y40         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[9]/Q
                         net (fo=1, routed)           0.110     0.661    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg_n_0_[9]
    SLICE_X35Y40         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y40         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.072     0.504    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Filter2D_U0/i_V_reg_1762_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/t_V_reg_475_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X29Y35         FDRE                                         r  Filter2D_U0/i_V_reg_1762_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Filter2D_U0/i_V_reg_1762_reg[6]/Q
                         net (fo=1, routed)           0.110     0.661    Filter2D_U0/i_V_reg_1762[6]
    SLICE_X29Y34         FDRE                                         r  Filter2D_U0/t_V_reg_475_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X29Y34         FDRE                                         r  Filter2D_U0/t_V_reg_475_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.071     0.503    Filter2D_U0/t_V_reg_475_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X1Y12  Filter2D_U0/k_buf_0_val_3_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X1Y13  Filter2D_U0/k_buf_0_val_4_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y12  Filter2D_U0/k_buf_0_val_5_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X1Y12  Filter2D_U0/k_buf_0_val_3_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X1Y13  Filter2D_U0/k_buf_0_val_4_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y12  Filter2D_U0/k_buf_0_val_5_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X1Y12   Filter2D_U0/r_V_2_2_1_i_reg_2047_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y11   Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y12   Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y14   Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[0]__1_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[0]__1_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X38Y23  Filter2D_U0/A[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X38Y23  Filter2D_U0/A[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[1]__1_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[1]__1_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y22  Filter2D_U0/A[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y22  Filter2D_U0/A[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[2]__1_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[2]__1_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[0]__1_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[0]__1_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X38Y23  Filter2D_U0/A[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X38Y23  Filter2D_U0/A[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[1]__1_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[1]__1_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y22  Filter2D_U0/A[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y22  Filter2D_U0/A[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[2]__1_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[2]__1_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.822ns  (logic 0.890ns (31.535%)  route 1.932ns (68.465%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     6.973    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y35         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.957     8.448    filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.572 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.810     9.382    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.506 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_4/O
                         net (fo=1, routed)           0.165     9.671    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_4_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.795 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.795    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]
    SLICE_X42Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.628ns  (logic 0.828ns (31.509%)  route 1.800ns (68.491%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     6.973    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/Q
                         net (fo=3, routed)           0.620     8.049    filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.173 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_4/O
                         net (fo=1, routed)           0.378     8.551    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_4_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.675 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.802     9.477    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I2_O)        0.124     9.601 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     9.601    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]
    SLICE_X42Y34         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y34         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X42Y34         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.189%)  route 1.478ns (71.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     6.973    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y44         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           1.478     8.907    filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.031 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.031    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[2]
    SLICE_X38Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y33         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        1.560ns  (logic 0.580ns (37.174%)  route 0.980ns (62.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     6.973    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.980     8.409    filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.533 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     8.533    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[7]
    SLICE_X39Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.029    12.918    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        1.448ns  (logic 0.580ns (40.051%)  route 0.868ns (59.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     6.973    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.868     8.297    filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.421 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.421    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[3]
    SLICE_X38Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y33         FDRE (Setup_fdre_C_D)        0.081    12.970    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  4.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.020%)  route 0.291ns (60.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=19, routed)          0.291     0.842    filter2D_hls_CONTROL_BUS_s_axi_U/Filter2D_U0_ap_start
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.887 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.887    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]
    SLICE_X42Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.338%)  route 0.299ns (61.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.299     0.850    filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.895 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.895    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[3]
    SLICE_X38Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.686%)  route 0.350ns (65.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.350     0.901    filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.946 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     0.946    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[7]
    SLICE_X39Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.091     0.558    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.323%)  route 0.612ns (76.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y44         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           0.612     1.163    filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.208 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.208    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[2]
    SLICE_X38Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.254ns (30.696%)  route 0.573ns (69.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/Q
                         net (fo=2, routed)           0.233     0.807    filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.852 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=1, routed)           0.340     1.193    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.238 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.238    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[1]
    SLICE_X42Y34         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y34         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.651    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.355%)  route 3.132ns (81.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.690     4.809    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[12]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[12]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.355%)  route 3.132ns (81.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.690     4.809    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[13]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[13]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.355%)  route 3.132ns (81.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.690     4.809    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[4]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[4]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.355%)  route 3.132ns (81.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.690     4.809    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[5]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[5]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.355%)  route 3.132ns (81.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.690     4.809    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[8]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[8]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.355%)  route 3.132ns (81.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.690     4.809    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[9]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[9]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.246%)  route 2.954ns (80.754%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.512     4.631    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X32Y29         FDRE (Setup_fdre_C_CE)      -0.169     6.720    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[0]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.246%)  route 2.954ns (80.754%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.512     4.631    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[10]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X32Y29         FDRE (Setup_fdre_C_CE)      -0.169     6.720    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[10]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.246%)  route 2.954ns (80.754%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.512     4.631    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[11]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X32Y29         FDRE (Setup_fdre_C_CE)      -0.169     6.720    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[11]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.246%)  route 2.954ns (80.754%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.512     4.631    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[1]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X32Y29         FDRE (Setup_fdre_C_CE)      -0.169     6.720    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[1]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  2.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.712%)  route 0.248ns (54.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.248     0.822    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.867 r  filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_i_1/O
                         net (fo=1, routed)           0.000     0.867    filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_get
    SLICE_X42Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.796%)  route 0.249ns (57.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=15, routed)          0.249     0.800    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.045     0.845 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.845    filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.092     0.559    filter2D_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/isr_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.490%)  route 0.252ns (57.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[4]/Q
                         net (fo=11, routed)          0.252     0.803    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X44Y36         LUT5 (Prop_lut5_I2_O)        0.045     0.848 r  filter2D_hls_CONTROL_BUS_s_axi_U/isr_mask_i_1/O
                         net (fo=1, routed)           0.000     0.848    filter2D_hls_CONTROL_BUS_s_axi_U/isr_toggle
    SLICE_X44Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/isr_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X44Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/isr_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.092     0.559    filter2D_hls_CONTROL_BUS_s_axi_U/isr_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.572%)  route 0.284ns (60.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=15, routed)          0.284     0.835    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.045     0.880 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ier[0]_i_1/O
                         net (fo=1, routed)           0.000     0.880    filter2D_hls_CONTROL_BUS_s_axi_U/int_ier[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.231ns (41.490%)  route 0.326ns (58.510%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[5]/Q
                         net (fo=11, routed)          0.201     0.752    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X44Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.797 r  filter2D_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=5, routed)           0.125     0.922    filter2D_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I1_O)        0.045     0.967 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     0.967    filter2D_hls_CONTROL_BUS_s_axi_U/int_ier[1]_i_1_n_0
    SLICE_X44Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X44Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.091     0.558    filter2D_hls_CONTROL_BUS_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.656%)  route 0.402ns (68.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=15, routed)          0.402     0.953    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.998 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.998    filter2D_hls_CONTROL_BUS_s_axi_U/int_gie_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_hls_CONTROL_BUS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.254ns (38.936%)  route 0.398ns (61.064%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.186     0.760    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.805 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=33, routed)          0.212     1.017    filter2D_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.045     1.062 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done_i_1/O
                         net (fo=1, routed)           0.000     1.062    filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.378%)  route 0.312ns (62.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=3, routed)           0.126     0.677    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.722 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          0.186     0.908    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[28]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X41Y38         FDRE (Hold_fdre_C_CE)       -0.039     0.428    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.378%)  route 0.312ns (62.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=3, routed)           0.126     0.677    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.722 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          0.186     0.908    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[29]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X41Y38         FDRE (Hold_fdre_C_CE)       -0.039     0.428    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.365%)  route 0.312ns (62.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=3, routed)           0.126     0.677    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.722 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          0.186     0.908    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y35         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[26]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X43Y35         FDRE (Hold_fdre_C_CE)       -0.039     0.428    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.480    





