library ieee;
use ieee.std_logic_1164.all;

entity main is
  port(
    SW: in std_logic_vector(7 downto 0);
    hex0, hex1, hex2: out std_logic_vector(6 downto 0)
    );
end main;

architecture logic of main is
    
component ConverterBinBcd is
  port(SW: in std_logic_vector(7 downto 0); bcd: out std_logic_vector(11 downto 0));
end component;
  signal s: std_logic_vector(11 downto 0);
  
component seg7 is 
port(
  SW  : in std_logic_vector (3 downto 0);
  HEX  : out std_logic_vector (6 downto 0)
);

end component;  
  
  begin
    U1: ConverterBinBcd port map(SW, s);
    U2: seg7 port map (s(3 downto 0), hex0)
    U3: seg7 port map (s(7 downto 4), hex1)
    U4: seg7 port map (s(11 downto 8), hex2)
end logic;