<div id="pf23d" class="pf w0 h0" data-page-no="23d"><div class="pc pc23d w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg23d.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 32</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Periodic Interrupt Timer (PIT)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">32.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">The PIT module is an array of timers that can be used to raise interrupts and trigger DMA</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0">channels.</div><div class="t m0 x9 he y1a12 ff1 fs1 fc0 sc0 ls0 ws0">32.1.1<span class="_ _b"> </span>Block diagram</div><div class="t m0 x9 hf y1a13 ff3 fs5 fc0 sc0 ls0 ws0">The following figure shows the block diagram of the PIT module.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>573</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
