{"sha": "b68686bf5e70ab75815992faaa48218cffd9d830", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjY4Njg2YmY1ZTcwYWI3NTgxNTk5MmZhYWE0ODIxOGNmZmQ5ZDgzMA==", "commit": {"author": {"name": "Nick Clifton", "email": "nickc@redhat.com", "date": "2015-03-04T14:54:15Z"}, "committer": {"name": "Nick Clifton", "email": "nickc@gcc.gnu.org", "date": "2015-03-04T14:54:15Z"}, "message": "rl78.h (enum reg_class): Remove real registers from General register class.\n\n\t* config/rl78/rl78.h (enum reg_class): Remove real registers from\n\tGeneral register class.\n\t* config/rl78/rl78-real.md: Replace general register constraints\n\twith real+virtual register constraints.\n\nFrom-SVN: r221185", "tree": {"sha": "0650e0e4df6c5431a2afb64378912c1954340149", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0650e0e4df6c5431a2afb64378912c1954340149"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b68686bf5e70ab75815992faaa48218cffd9d830", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b68686bf5e70ab75815992faaa48218cffd9d830", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b68686bf5e70ab75815992faaa48218cffd9d830", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b68686bf5e70ab75815992faaa48218cffd9d830/comments", "author": {"login": "nickclifton", "id": 31441682, "node_id": "MDQ6VXNlcjMxNDQxNjgy", "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4", "gravatar_id": "", "url": "https://api.github.com/users/nickclifton", "html_url": "https://github.com/nickclifton", "followers_url": "https://api.github.com/users/nickclifton/followers", "following_url": "https://api.github.com/users/nickclifton/following{/other_user}", "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}", "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions", "organizations_url": "https://api.github.com/users/nickclifton/orgs", "repos_url": "https://api.github.com/users/nickclifton/repos", "events_url": "https://api.github.com/users/nickclifton/events{/privacy}", "received_events_url": "https://api.github.com/users/nickclifton/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "4b9f07ebf31eec3f7a151f450761297266bf2cc2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4b9f07ebf31eec3f7a151f450761297266bf2cc2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4b9f07ebf31eec3f7a151f450761297266bf2cc2"}], "stats": {"total": 23, "additions": 15, "deletions": 8}, "files": [{"sha": "27c712b14533560753e48f029249527625f680f5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b68686bf5e70ab75815992faaa48218cffd9d830/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b68686bf5e70ab75815992faaa48218cffd9d830/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b68686bf5e70ab75815992faaa48218cffd9d830", "patch": "@@ -1,3 +1,10 @@\n+2015-03-04  Nick Clifton  <nickc@redhat.com>\n+\n+\t* config/rl78/rl78.h (enum reg_class): Remove real registers from\n+\tGeneral register class.\n+\t* config/rl78/rl78-real.md: Replace general register constraints\n+\twith real+virtual register constraints.\n+\n 2015-03-04  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>\n \n \t* gcc/config/s390/s390.c (s390_expand_builtin): Exlude non-htm"}, {"sha": "f6ab7ff42138b5a02a6ead9e7420c9a3d14c1bba", "filename": "gcc/config/rl78/rl78-real.md", "status": "modified", "additions": 7, "deletions": 7, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b68686bf5e70ab75815992faaa48218cffd9d830/gcc%2Fconfig%2Frl78%2Frl78-real.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b68686bf5e70ab75815992faaa48218cffd9d830/gcc%2Fconfig%2Frl78%2Frl78-real.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frl78%2Frl78-real.md?ref=b68686bf5e70ab75815992faaa48218cffd9d830", "patch": "@@ -59,7 +59,7 @@\n )\n \n (define_insn \"*movqi_real\"\n-  [(set (match_operand:QI 0 \"rl78_nonimmediate_operand\" \"=g,RaxbcWab,RaxbcWab,a,                               bcx,R,     WabWd2WhlWh1WhbWbcWs1v, bcx,WsaWsf\")\n+  [(set (match_operand:QI 0 \"rl78_nonimmediate_operand\" \"=Rv,RaxbcWab,RaxbcWab,a,                               bcx,R,     WabWd2WhlWh1WhbWbcWs1v, bcx,WsaWsf\")\n \t(match_operand    1 \"rl78_general_operand\"      \"0,K,        M,       RInt8sJvWabWdeWd2WhlWh1WhbWbcWs1,Wab,aInt8J,a,                      R,  i\"))]\n   \"rl78_real_insns_ok ()\"\n   \"@\n@@ -75,7 +75,7 @@\n )\n \n (define_insn \"*movhi_real\"\n-  [(set (match_operand:HI 0 \"rl78_nonimmediate_operand\" \"=g,AB,AB,RSv,A,BDTvSWabWd2WdeWhlWh1WbcWs1, BDT,ABDT,v\")\n+  [(set (match_operand:HI 0 \"rl78_nonimmediate_operand\" \"=Rv,AB,AB,RSv,A,BDTvSWabWd2WdeWhlWh1WbcWs1, BDT,ABDT,v\")\n \t(match_operand:HI 1 \"rl78_general_operand\"      \" 0,K, M, i,  BDTvSWabWd2WdeWh1WhlWbcWs1,A, BDT,vS,  ABDT\"))]\n   \"rl78_real_insns_ok ()\"\n   \"@\n@@ -93,7 +93,7 @@\n ;;---------- Conversions ------------------------\n \n (define_insn \"*zero_extendqihi2_real\"\n-  [(set (match_operand:HI                 0 \"nonimmediate_operand\" \"=rv,A\")\n+  [(set (match_operand:HI                 0 \"nonimmediate_operand\" \"=Rv,A\")\n \t(zero_extend:HI (match_operand:QI 1 \"general_operand\" \"0,a\")))]\n   \"rl78_real_insns_ok ()\"\n   \"@\n@@ -113,7 +113,7 @@\n ;;---------- Arithmetic ------------------------\n \n (define_insn \"*addqi3_real\"\n-  [(set (match_operand:QI          0 \"rl78_nonimmediate_operand\"  \"=rvWabWhlWh1Wsa,rvWabWhlWh1Wsa,a,*bcdehl,Wsa\")\n+  [(set (match_operand:QI          0 \"rl78_nonimmediate_operand\"  \"=RvWabWhlWh1Wsa,RvWabWhlWh1Wsa,a,*bcdehl,Wsa\")\n \t(plus:QI (match_operand:QI 1 \"rl78_general_operand\"  \"%0,0,0,0,0\")\n \t\t (match_operand:QI 2 \"rl78_general_operand\" \"K,L,RWhlWh1Wabi,a,i\")))\n    ]\n@@ -146,8 +146,8 @@\n )\n \n (define_insn \"*addqihi3a_real\"\n-  [(set (match_operand:HI                          0 \"register_operand\" \"=r\")\n-\t(plus:HI (zero_extend:HI (match_operand:QI 1 \"register_operand\"  \"r\"))\n+  [(set (match_operand:HI                          0 \"register_operand\" \"=R\")\n+\t(plus:HI (zero_extend:HI (match_operand:QI 1 \"register_operand\"  \"R\"))\n \t\t (match_operand:HI                 2 \"register_operand\"  \"0\")))\n    ]\n   \"rl78_real_insns_ok ()\"\n@@ -381,7 +381,7 @@\n   [(set (pc) (if_then_else\n \t      (match_operator 0 \"rl78_cmp_operator_real\"\n \t\t\t      [(match_operand:QI 1 \"rl78_general_operand\" \"Wabvaxbc,a,              vWsaWab,bcdehl\")\n-\t\t\t       (match_operand:QI 2 \"rl78_general_operand\" \"M,       irvWabWhlWh1Whb,i,a\")])\n+\t\t\t       (match_operand:QI 2 \"rl78_general_operand\" \"M,       iRvWabWhlWh1Whb,i,a\")])\n               (label_ref (match_operand 3 \"\" \"\"))\n \t      (pc)))]\n   \"rl78_real_insns_ok ()\""}, {"sha": "caa7f7f65413698216516947c1293169944689d2", "filename": "gcc/config/rl78/rl78.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b68686bf5e70ab75815992faaa48218cffd9d830/gcc%2Fconfig%2Frl78%2Frl78.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b68686bf5e70ab75815992faaa48218cffd9d830/gcc%2Fconfig%2Frl78%2Frl78.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frl78%2Frl78.h?ref=b68686bf5e70ab75815992faaa48218cffd9d830", "patch": "@@ -266,7 +266,7 @@ enum reg_class\n   { 0x00000c00, 0x00000000 }, \t/* R10 - HImode */\t\t\\\n   { 0xff000000, 0x00000000 }, \t/* INT - HImode */\t\t\\\n   { 0xff7fff00, 0x00000000 },\t/* Virtual registers.  */\t\\\n-  { 0xff7fffff, 0x00000002 },\t/* General registers.  */\t\\\n+  { 0xff7fff00, 0x00000002 },\t/* General registers.  */\t\\\n   { 0x04000000, 0x00000004 },\t/* PSW.  */\t\\\n   { 0xff7fffff, 0x0000001f }\t/* All registers.  */\t\t\\\n }"}]}