m255
K3
13
cModel Technology
Z0 dE:\projects\VHDL\MyCPU1_ISE\MyCPU1\quartus_test\CU\simulation\modelsim
Ecu
Z1 w1490878137
Z2 DPx3 std 6 textio 0 22 m2KQDRRhmF833<<DjYdL70
Z3 DPx4 ieee 16 std_logic_textio 0 22 8ONYdGiICLK<GeVc1o<IF0
Z4 DPx4 ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
Z6 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
Z7 dE:\projects\VHDL\MyCPU1_ISE\MyCPU1\quartus_test\CU\simulation\modelsim
Z8 8E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd
Z9 FE:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd
l0
L10
ViC6@[Nf4VoS[2<HCOV=Pz0
!s100 iHl@21;Jo_QB7n=W^^S9A1
Z10 OV;C;6.6d;45
31
Z11 o-93 -work work -O0
Z12 tExplicit 1
Abehav
R2
R3
R4
R5
R6
DEx4 work 2 cu 0 22 iC6@[Nf4VoS[2<HCOV=Pz0
l66
L49
VNciXOUOikWzRVR6?MkHz11
!s100 A3=D2zdGDh;S]>@U5Jzbc0
R10
31
Mx5 4 ieee 14 std_logic_1164
Mx4 4 ieee 18 std_logic_unsigned
Mx3 4 ieee 15 std_logic_arith
Mx2 4 ieee 16 std_logic_textio
Z13 Mx1 3 std 6 textio
R11
R12
