
---------- Begin Simulation Statistics ----------
host_inst_rate                                 263205                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403468                       # Number of bytes of host memory used
host_seconds                                    75.99                       # Real time elapsed on the host
host_tick_rate                              319433751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.024273                       # Number of seconds simulated
sim_ticks                                 24272684000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2851606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 47112.389398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30545.148641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2352066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    23534523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.175178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               499540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            185863                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9581249500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 49532.802200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35935.482911                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1240420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   21288802123                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.257328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              429792                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           220855                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   7508251993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 59905.831562                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.874085                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           41410                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2480700485                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4521818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 48231.767682                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32700.170476                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3592486                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     44823325123                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.205522                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                929332                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             406718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17089501493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115576                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997800                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.747166                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4521818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 48231.767682                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32700.170476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3592486                       # number of overall hits
system.cpu.dcache.overall_miss_latency    44823325123                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.205522                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               929332                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            406718                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17089501493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521589                       # number of replacements
system.cpu.dcache.sampled_refs                 522613                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.747166                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3592486                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500268221000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208530                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11577663                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 62552.631579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60063.636364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11577606                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3565500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   57                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3303500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              55                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               206742.964286                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11577663                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 62552.631579                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60063.636364                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11577606                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3565500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    57                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3303500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               55                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.106276                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.413490                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11577663                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 62552.631579                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60063.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11577606                       # number of overall hits
system.cpu.icache.overall_miss_latency        3565500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   57                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3303500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     56                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.413490                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11577606                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 89928.517220                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     24605431525                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                273611                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     106502.386523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 97479.862048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       155512                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           5689890000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.255699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      53425                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    7467                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      4479979500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.219961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 45958                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       119753.919210                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  111967.897170                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         258875                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6569460500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.174856                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        54858                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7476                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5304927000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.151017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   47379                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208530                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.115260                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522670                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        113215.837204                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   104834.165444                       # average overall mshr miss latency
system.l2.demand_hits                          414387                       # number of demand (read+write) hits
system.l2.demand_miss_latency             12259350500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.207173                       # miss rate for demand accesses
system.l2.demand_misses                        108283                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      14943                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9784906500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.178577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    93337                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.309125                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.346641                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5064.702391                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5679.369322                       # Average occupied blocks per context
system.l2.overall_accesses                     522670                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       113215.837204                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  93719.922237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         414387                       # number of overall hits
system.l2.overall_miss_latency            12259350500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.207173                       # miss rate for overall accesses
system.l2.overall_misses                       108283                       # number of overall misses
system.l2.overall_mshr_hits                     14943                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       34390338025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.702064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  366948                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.403123                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        110299                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       237203                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       577564                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           299909                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        40425                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         355158                       # number of replacements
system.l2.sampled_refs                         366120                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10744.071712                       # Cycle average of tags in use
system.l2.total_refs                           408319                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202709                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 34633124                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          55996                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        57393                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          541                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        57203                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          57519                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       996001                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10629169                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.940838                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.449319                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9049263     85.14%     85.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       130766      1.23%     86.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       104875      0.99%     87.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        76557      0.72%     88.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        74267      0.70%     88.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        74940      0.71%     89.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        67142      0.63%     90.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        55358      0.52%     90.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       996001      9.37%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10629169                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          540                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2344646                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.391223                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.391223                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5075779                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          312                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16071479                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3347209                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2147549                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       445936                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58631                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3152825                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3148050                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4775                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2223231                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2221156                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2075                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        929594                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            926894                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2700                       # DTB write misses
system.switch_cpus_1.fetch.Branches             57519                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1576200                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3787599                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16104305                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        392322                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004134                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1576200                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        55996                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.157564                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11075105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.454100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.009301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8863720     80.03%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          32809      0.30%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75987      0.69%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          33470      0.30%     81.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         116320      1.05%     82.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          20021      0.18%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          71127      0.64%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          66243      0.60%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1795408     16.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11075105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2837138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54679                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 340                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.866877                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3872653                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1209660                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7042879                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11271955                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.837293                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5896953                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.810218                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11276885                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          547                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        933291                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2694828                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       580712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1214170                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12363037                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2662993                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       215407                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12060206                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        13439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          102                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       445936                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        32639                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       808452                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       971506                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       170565                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.718792                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.718792                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3040899     24.77%     24.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          277      0.00%     24.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     24.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2774432     22.60%     47.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2338411     19.05%     66.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       237571      1.94%     68.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2673369     21.78%     90.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1210658      9.86%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12275617                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1065683                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.086813                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            6      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1760      0.17%      0.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       774874     72.71%     72.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       278045     26.09%     98.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10279      0.96%     99.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          719      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11075105                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.108397                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.591137                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6051036     54.64%     54.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1675967     15.13%     69.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1407577     12.71%     82.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       919908      8.31%     90.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       516115      4.66%     95.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       237698      2.15%     97.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       111630      1.01%     98.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       139350      1.26%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        15824      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11075105                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.882361                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12362697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12275617                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2362437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        25943                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       945787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1576214                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1576200                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              14                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2694828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1214170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13912243                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3407369                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       195012                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3812890                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1638213                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13910                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22262556                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14146620                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12197309                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1684777                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       445936                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1724132                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      3606653                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5640016                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 21374                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
