{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638216317543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638216317546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 15:05:17 2021 " "Processing started: Mon Nov 29 15:05:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638216317546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216317546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216317547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638216317969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638216317969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/singleportram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/singleportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinglePortRam " "Found entity 1: SinglePortRam" {  } { { "../../generated/riscv_full/SinglePortRam.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/SinglePortRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216324815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wbuart_with_buffer " "Found entity 1: wbuart_with_buffer" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216324818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone " "Found entity 1: wishbone" {  } { { "../../generated/riscv_full/wishbone.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wishbone.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216324821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WBUartWithIhex " "Found entity 1: WBUartWithIhex" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216324824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wb_master_breakout.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wb_master_breakout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_master_breakout " "Found entity 1: wb_master_breakout" {  } { { "../../generated/riscv_full/wb_master_breakout.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wb_master_breakout.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216324827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../../generated/riscv_full/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216324830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216324832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ihex " "Found entity 1: ihex" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216324837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/fullsystemtop.v 16 16 " "Found 16 design units, including 16 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/fullsystemtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "2 DPRF " "Found entity 2: DPRF" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "3 IDRR " "Found entity 3: IDRR" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "5 LoadStore " "Found entity 5: LoadStore" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "6 BranchUnit " "Found entity 6: BranchUnit" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 972 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "7 Execute " "Found entity 7: Execute" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "8 WBArbiter " "Found entity 8: WBArbiter" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "9 ProcTop " "Found entity 9: ProcTop" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "10 WBLeds " "Found entity 10: WBLeds" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "11 SSEG " "Found entity 11: SSEG" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "12 WBSSeg " "Found entity 12: WBSSeg" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "13 WBUartIhexWrapper " "Found entity 13: WBUartIhexWrapper" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 2154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "14 WBSDRAMCtlr " "Found entity 14: WBSDRAMCtlr" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 2253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "15 WBInterconnect " "Found entity 15: WBInterconnect" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 2949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""} { "Info" "ISGN_ENTITY_NAME" "16 FullSystemTop " "Found entity 16: FullSystemTop" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 3112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216324853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system.sv(60) " "Verilog HDL warning at system.sv(60): extended using \"x\" or \"z\"" {  } { { "system.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638216324944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "system.sv 1 1 " "Using design file system.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216324945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638216324945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638216324948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSystemTop FullSystemTop:top " "Elaborating entity \"FullSystemTop\" for hierarchy \"FullSystemTop:top\"" {  } { { "system.sv" "top" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216324956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcTop FullSystemTop:top\|ProcTop:core " "Elaborating entity \"ProcTop\" for hierarchy \"FullSystemTop:top\|ProcTop:core\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "core" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 3315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216324982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch FullSystemTop:top\|ProcTop:core\|Fetch:fetch " "Elaborating entity \"Fetch\" for hierarchy \"FullSystemTop:top\|ProcTop:core\|Fetch:fetch\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "fetch" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPRF FullSystemTop:top\|ProcTop:core\|DPRF:dprf " "Elaborating entity \"DPRF\" for hierarchy \"FullSystemTop:top\|ProcTop:core\|DPRF:dprf\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "dprf" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDRR FullSystemTop:top\|ProcTop:core\|IDRR:idrr " "Elaborating entity \"IDRR\" for hierarchy \"FullSystemTop:top\|ProcTop:core\|IDRR:idrr\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "idrr" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute FullSystemTop:top\|ProcTop:core\|Execute:ex " "Elaborating entity \"Execute\" for hierarchy \"FullSystemTop:top\|ProcTop:core\|Execute:ex\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "ex" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FullSystemTop:top\|ProcTop:core\|Execute:ex\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"FullSystemTop:top\|ProcTop:core\|Execute:ex\|ALU:alu1\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "alu1" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadStore FullSystemTop:top\|ProcTop:core\|Execute:ex\|LoadStore:lsu1 " "Elaborating entity \"LoadStore\" for hierarchy \"FullSystemTop:top\|ProcTop:core\|Execute:ex\|LoadStore:lsu1\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "lsu1" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchUnit FullSystemTop:top\|ProcTop:core\|Execute:ex\|BranchUnit:bru " "Elaborating entity \"BranchUnit\" for hierarchy \"FullSystemTop:top\|ProcTop:core\|Execute:ex\|BranchUnit:bru\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "bru" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBArbiter FullSystemTop:top\|ProcTop:core\|WBArbiter:arb " "Elaborating entity \"WBArbiter\" for hierarchy \"FullSystemTop:top\|ProcTop:core\|WBArbiter:arb\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "arb" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBLeds FullSystemTop:top\|WBLeds:leds " "Elaborating entity \"WBLeds\" for hierarchy \"FullSystemTop:top\|WBLeds:leds\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "leds" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBSSeg FullSystemTop:top\|WBSSeg:ssegs " "Elaborating entity \"WBSSeg\" for hierarchy \"FullSystemTop:top\|WBSSeg:ssegs\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "ssegs" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 3347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSEG FullSystemTop:top\|WBSSeg:ssegs\|SSEG:sseg " "Elaborating entity \"SSEG\" for hierarchy \"FullSystemTop:top\|WBSSeg:ssegs\|SSEG:sseg\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "sseg" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBUartIhexWrapper FullSystemTop:top\|WBUartIhexWrapper:ihexUart " "Elaborating entity \"WBUartIhexWrapper\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "ihexUart" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBUartWithIhex FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m " "Elaborating entity \"WBUartWithIhex\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "m" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wbuart_with_ihex.sv(71) " "Verilog HDL assignment warning at wbuart_with_ihex.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325236 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_rx:rx_part " "Elaborating entity \"uart_rx\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_rx:rx_part\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "rx_part" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(41) " "Verilog HDL assignment warning at uart_rx.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325238 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(57) " "Verilog HDL assignment warning at uart_rx.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325239 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(65) " "Verilog HDL assignment warning at uart_rx.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325239 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(74) " "Verilog HDL assignment warning at uart_rx.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325239 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(76) " "Verilog HDL assignment warning at uart_rx.sv(76): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325239 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_tx:tx_part " "Elaborating entity \"uart_tx\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_tx:tx_part\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "tx_part" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(53) " "Verilog HDL assignment warning at uart_tx.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325241 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(61) " "Verilog HDL assignment warning at uart_tx.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325241 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(63) " "Verilog HDL assignment warning at uart_tx.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325241 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wishbone:ihex_wb " "Elaborating entity \"wishbone\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wishbone:ihex_wb\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "ihex_wb" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_master_breakout FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wb_master_breakout:dbg_bus_breakout " "Elaborating entity \"wb_master_breakout\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wb_master_breakout:dbg_bus_breakout\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "dbg_bus_breakout" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ihex FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|ihex:intel_hex_controller " "Elaborating entity \"ihex\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|ihex:intel_hex_controller\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "intel_hex_controller" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(76) " "Verilog HDL assignment warning at ihex.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325287 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(137) " "Verilog HDL assignment warning at ihex.sv(137): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325287 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(212) " "Verilog HDL assignment warning at ihex.sv(212): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325287 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(243) " "Verilog HDL assignment warning at ihex.sv(243): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325287 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbuart_with_buffer FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr " "Elaborating entity \"wbuart_with_buffer\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "uart_ctrlr" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(43) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(43): truncated value with size 32 to match size of target (9)" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325291 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(77) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(77): truncated value with size 32 to match size of target (9)" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325291 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(103) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(103): truncated value with size 32 to match size of target (9)" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638216325291 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_wb_err wbuart_with_buffer.sv(29) " "Output port \"o_wb_err\" at wbuart_with_buffer.sv(29) has no driver" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638216325291 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBSDRAMCtlr FullSystemTop:top\|WBSDRAMCtlr:ramWB_dramController " "Elaborating entity \"WBSDRAMCtlr\" for hierarchy \"FullSystemTop:top\|WBSDRAMCtlr:ramWB_dramController\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "ramWB_dramController" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBInterconnect FullSystemTop:top\|WBInterconnect:interconnect_ " "Elaborating entity \"WBInterconnect\" for hierarchy \"FullSystemTop:top\|WBInterconnect:interconnect_\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "interconnect_" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216325366 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|rx_buffer_rtl_0 " "Inferred RAM node \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|rx_buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1638216329509 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|rx_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|rx_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638216333403 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638216333403 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638216333403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|altsyncram:rx_buffer_rtl_0 " "Elaborated megafunction instantiation \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|altsyncram:rx_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216333462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|altsyncram:rx_buffer_rtl_0 " "Instantiated megafunction \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|altsyncram:rx_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638216333462 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638216333462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tg1 " "Found entity 1: altsyncram_2tg1" {  } { { "db/altsyncram_2tg1.tdf" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/db/altsyncram_2tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638216333505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216333505 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_cke VCC " "Pin \"io_sdram_cke\" is stuck at VCC" {  } { { "system.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638216336731 "|system|io_sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638216336731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638216336954 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638216341012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/output_files/system.map.smsg " "Generated suppressed messages file C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216341199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638216341487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638216341487 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_switches\[16\] " "No output dependent on input pin \"io_switches\[16\]\"" {  } { { "system.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638216341944 "|system|io_switches[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638216341944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9236 " "Implemented 9236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638216341944 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638216341944 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638216341944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9077 " "Implemented 9077 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638216341944 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638216341944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638216341944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638216341964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 15:05:41 2021 " "Processing ended: Mon Nov 29 15:05:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638216341964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638216341964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638216341964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638216341964 ""}
