Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:55:21 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : sv_chip2_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[0])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[0]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_153
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[10])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[10]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_143
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[11])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[11]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_142
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[12])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[12]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_141
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[13])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[13]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_140
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[14])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[14]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_139
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[15])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[15]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_138
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[16])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[16]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_137
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[17])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[17]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_136
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[18])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[18]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_135
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[19]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[19])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[19]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_134
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[19])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[1])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[1]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_152
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[1])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[20]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[20])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[20]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_133
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[20])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[21]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[21])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[21]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_132
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[21])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[22]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[22])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[22]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_131
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[22])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[23]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[23])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[23]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_130
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[23])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[24]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[24])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[24]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_129
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[24])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[25]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[25])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[25]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_128
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[25])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[26]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[26])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[26]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_127
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[26])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[27]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[27])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[27]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_126
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[27])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[28]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[28])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[28]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_125
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[28])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[29]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[29])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[29]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_124
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[29])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[2])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[2]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_151
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[2])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[30]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[30])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[30]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_123
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[30])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[31]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[31])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[31]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_122
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[31])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[32]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[32])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[32]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_121
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[32])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[33]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[33])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[33]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_120
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[33])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[34]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[34])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[34]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_119
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[34])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[35]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[35])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[35]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_118
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[35])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[36]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 9.612ns (89.165%)  route 1.168ns (10.835%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 15.612 - 11.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y104         net (fo=16053, estimated)    1.554     5.015    h_fltr_1_left/your_instance_name_f1/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.016    h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
    DSP48_X1Y105         net (fo=1, estimated)        0.000     8.016    h_fltr_1_left/your_instance_name_f1/dout1_n_106
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.235    h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
    DSP48_X1Y106         net (fo=1, estimated)        0.000     9.235    h_fltr_1_left/your_instance_name_f1/dout0_n_106
    DSP48_X1Y106         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    10.312    h_fltr_1_left/your_instance_name_f1/dout0__0/P[22]
    DSP48_X1Y108         net (fo=1, estimated)        0.584    10.896    h_fltr_1_left/your_instance_name_f1/dout0__0_n_83
    DSP48_X1Y108         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      1.619    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
    DSP48_X1Y109         net (fo=1, estimated)        0.000    12.515    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
    DSP48_X1Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.077    13.592    h_fltr_1_left/your_instance_name_f1/dout0__2/P[22]
    DSP48_X1Y111         net (fo=1, estimated)        0.584    14.176    h_fltr_1_left/your_instance_name_f1/dout0__2_n_83
    DSP48_X1Y111         DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[36])
                                                      1.619    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[36]
    DSP48_X1Y112         net (fo=1, estimated)        0.000    15.795    h_fltr_1_left/your_instance_name_f1/dout0__3_n_117
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000    
    AY39                                              0.000    11.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000    11.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561    11.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565    14.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.209    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X1Y112         net (fo=16053, estimated)    1.403    15.612    h_fltr_1_left/your_instance_name_f1/clk
                         clock pessimism              0.345    15.957    
                         clock uncertainty           -0.035    15.921    
    DSP48_X1Y112         DSP48E1 (Setup_dsp48e1_CLK_PCIN[36])
                                                     -0.995    14.926    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.868    




