Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: juntar.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "juntar.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "juntar"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : juntar
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/PWM_motor.vhd" in Library work.
Entity <pwm_motor> compiled.
Entity <pwm_motor> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/debouncer_top.vhd" in Library work.
Architecture behavioral of Entity debouncer_top is up to date.
Compiling vhdl file "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/binary_to_bcd.vhd" in Library work.
Architecture behavioral of Entity binary_to_bcd is up to date.
Compiling vhdl file "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/calcular_posicion.vhd" in Library work.
Architecture behavioral of Entity calcular_posicion is up to date.
Compiling vhdl file "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/pid.vhd" in Library work.
Architecture behavioral of Entity pid is up to date.
Compiling vhdl file "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/juntar.vhd" in Library work.
Architecture behavioral of Entity juntar is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <juntar> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM_motor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debouncer_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <binary_to_bcd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <calcular_posicion> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PID> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <juntar> in library <work> (Architecture <behavioral>).
Entity <juntar> analyzed. Unit <juntar> generated.

Analyzing Entity <PWM_motor> in library <work> (Architecture <behavioral>).
Entity <PWM_motor> analyzed. Unit <PWM_motor> generated.

Analyzing Entity <debouncer_top> in library <work> (Architecture <behavioral>).
Entity <debouncer_top> analyzed. Unit <debouncer_top> generated.

Analyzing Entity <binary_to_bcd> in library <work> (Architecture <behavioral>).
Entity <binary_to_bcd> analyzed. Unit <binary_to_bcd> generated.

Analyzing Entity <calcular_posicion> in library <work> (Architecture <behavioral>).
Entity <calcular_posicion> analyzed. Unit <calcular_posicion> generated.

Analyzing Entity <PID> in library <work> (Architecture <behavioral>).
Entity <PID> analyzed. Unit <PID> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PWM_motor>.
    Related source file is "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/PWM_motor.vhd".
WARNING:Xst:646 - Signal <velocidad_real_tension2<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <velocidad_real<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <comparacion<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <aumento>.
    Found 16x7-bit ROM for signal <segmento>.
    Found 1-bit register for signal <motor1>.
    Found 1-bit register for signal <motor2>.
    Found 1-bit register for signal <led_sentido>.
    Found 1-bit register for signal <led_salida>.
    Found 1-bit register for signal <orden_cambio_vel>.
    Found 1-bit register for signal <btn_bajar_rg1>.
    Found 1-bit register for signal <btn_bajar_rg2>.
    Found 1-bit register for signal <btn_subir_rg1>.
    Found 1-bit register for signal <btn_subir_rg2>.
    Found 26-bit up counter for signal <conta0_5seg>.
    Found 4-bit up counter for signal <conta16mili>.
    Found 17-bit up counter for signal <conta1milisegundo>.
    Found 2-bit up counter for signal <conta3mili>.
    Found 10-bit up counter for signal <conta8us>.
    Found 8-bit up counter for signal <cuentaPWM>.
    Found 8-bit register for signal <dutycycle>.
    Found 8-bit comparator greater for signal <dutycycle$cmp_gt0000> created at line 183.
    Found 8-bit comparator greater for signal <dutycycle$cmp_gt0001> created at line 189.
    Found 8-bit comparator less for signal <dutycycle$cmp_lt0000> created at line 203.
    Found 8-bit comparator less for signal <dutycycle$cmp_lt0001> created at line 209.
    Found 8-bit addsub for signal <dutycycle$share0000> created at line 175.
    Found 4-bit 4-to-1 multiplexer for signal <mostrar>.
    Found 1-bit register for signal <pulso_anterior>.
    Found 8-bit comparator less for signal <salidaPWM$cmp_lt0000> created at line 271.
    Found 16-bit register for signal <velocidad_real>.
    Summary:
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <PWM_motor> synthesized.


Synthesizing Unit <debouncer_top>.
    Related source file is "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/debouncer_top.vhd".
    Found 1-bit register for signal <btn_out>.
    Found 1-bit register for signal <btn_prev>.
    Found 1-bit xor2 for signal <btn_prev$xor0000> created at line 56.
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debouncer_top> synthesized.


Synthesizing Unit <binary_to_bcd>.
    Related source file is "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/binary_to_bcd.vhd".
    Found 4-bit comparator greater for signal <bcd_signal_3$cmp_gt0000> created at line 56.
    Found 4-bit comparator greater for signal <bcd_signal_3$cmp_gt0001> created at line 56.
    Found 4-bit comparator greater for signal <bcd_signal_3$cmp_gt0002> created at line 56.
    Found 4-bit comparator greater for signal <bcd_signal_3$cmp_gt0003> created at line 56.
    Found 4-bit comparator greater for signal <bcd_signal_3$cmp_gt0004> created at line 56.
    Found 4-bit adder for signal <bcd_signal_3_0$add0000> created at line 57.
    Found 4-bit adder for signal <bcd_signal_3_0$add0001> created at line 57.
    Found 4-bit adder for signal <bcd_signal_3_0$add0002> created at line 57.
    Found 4-bit adder for signal <bcd_signal_3_0$add0003> created at line 57.
    Found 4-bit adder for signal <bcd_signal_3_0$add0004> created at line 57.
    Found 4-bit comparator greater for signal <bcd_signal_7$cmp_gt0000> created at line 59.
    Found 4-bit comparator greater for signal <bcd_signal_7$cmp_gt0001> created at line 59.
    Found 4-bit adder for signal <bcd_signal_7_4$add0000> created at line 60.
    Found 4-bit adder for signal <bcd_signal_7_4$add0001> created at line 60.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <binary_to_bcd> synthesized.


Synthesizing Unit <calcular_posicion>.
    Related source file is "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/calcular_posicion.vhd".
    Found 1-bit register for signal <A_rg1>.
    Found 1-bit register for signal <A_rg2>.
    Found 1-bit register for signal <B_rg1>.
    Found 1-bit register for signal <B_rg2>.
    Found 16-bit up counter for signal <count>.
    Found 16-bit register for signal <cuenta_final>.
    Summary:
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <calcular_posicion> synthesized.


Synthesizing Unit <PID>.
    Related source file is "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/pid.vhd".
    Found 16-bit comparator greater for signal <aumentar_vel$cmp_gt0000> created at line 27.
    Found 4-bit up counter for signal <cuenta>.
    Found 16-bit updown counter for signal <output_loaded>.
    Found 16-bit comparator greatequal for signal <output_loaded$cmp_ge0000> created at line 60.
    Found 16-bit comparator lessequal for signal <output_loaded$cmp_le0000> created at line 64.
    Summary:
	inferred   2 Counter(s).
	inferred   3 Comparator(s).
Unit <PID> synthesized.


Synthesizing Unit <juntar>.
    Related source file is "D:/URJC/4.CUARTO/TFG/TRABAJO/FPGA/PWM_prueba_lazocerrado_v3/juntar.vhd".
Unit <juntar> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit addsub                                          : 1
# Counters                                             : 11
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 16-bit updown counter                                 : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 21
 1-bit register                                        : 18
 16-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 15
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 7
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <velocidad_real_15> of sequential type is unconnected in block <PWM_motor1>.
WARNING:Xst:2677 - Node <velocidad_real_15> of sequential type is unconnected in block <PWM_motor>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit addsub                                          : 1
# Counters                                             : 11
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 16-bit updown counter                                 : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 15
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 7
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <juntar> ...

Optimizing unit <PWM_motor> ...

Optimizing unit <debouncer_top> ...

Optimizing unit <binary_to_bcd> ...

Optimizing unit <calcular_posicion> ...
WARNING:Xst:2677 - Node <B_rg1> of sequential type is unconnected in block <calcular_posicion>.
WARNING:Xst:2677 - Node <B_rg2> of sequential type is unconnected in block <calcular_posicion>.

Optimizing unit <PID> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block juntar, actual ratio is 24.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 164
 Flip-Flops                                            : 164

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : juntar.ngr
Top Level Output File Name         : juntar
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 664
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 73
#      LUT2                        : 131
#      LUT3                        : 49
#      LUT3_D                      : 5
#      LUT4                        : 131
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 138
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 101
# FlipFlops/Latches                : 164
#      FDC                         : 64
#      FDCE                        : 84
#      FDCPE                       : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 9
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                      224  out of    960    23%  
 Number of Slice Flip Flops:            163  out of   1920     8%  
 Number of 4 input LUTs:                413  out of   1920    21%  
 Number of IOs:                          28
 Number of bonded IOBs:                  27  out of    108    25%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 164   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+----------------------------+-------+
Control Signal                                                 | Buffer(FF name)            | Load  |
---------------------------------------------------------------+----------------------------+-------+
btn_reset                                                      | IBUF                       | 156   |
N0(XST_GND:G)                                                  | NONE(PID1/output_loaded_10)| 8     |
PID1/output_loaded_0__and0000(PID1/output_loaded_0__and00001:O)| NONE(PID1/output_loaded_0) | 1     |
PID1/output_loaded_0__and0001(PID1/output_loaded_0__and00011:O)| NONE(PID1/output_loaded_0) | 1     |
PID1/output_loaded_1__and0000(PID1/output_loaded_1__and00001:O)| NONE(PID1/output_loaded_1) | 1     |
PID1/output_loaded_1__and0001(PID1/output_loaded_1__and00011:O)| NONE(PID1/output_loaded_1) | 1     |
PID1/output_loaded_2__and0000(PID1/output_loaded_2__and00001:O)| NONE(PID1/output_loaded_2) | 1     |
PID1/output_loaded_2__and0001(PID1/output_loaded_2__and00011:O)| NONE(PID1/output_loaded_2) | 1     |
PID1/output_loaded_3__and0000(PID1/output_loaded_3__and00001:O)| NONE(PID1/output_loaded_3) | 1     |
PID1/output_loaded_3__and0001(PID1/output_loaded_3__and00011:O)| NONE(PID1/output_loaded_3) | 1     |
PID1/output_loaded_4__and0000(PID1/output_loaded_4__and00001:O)| NONE(PID1/output_loaded_4) | 1     |
PID1/output_loaded_4__and0001(PID1/output_loaded_4__and00011:O)| NONE(PID1/output_loaded_4) | 1     |
PID1/output_loaded_5__and0000(PID1/output_loaded_5__and00001:O)| NONE(PID1/output_loaded_5) | 1     |
PID1/output_loaded_5__and0001(PID1/output_loaded_5__and00011:O)| NONE(PID1/output_loaded_5) | 1     |
PID1/output_loaded_6__and0000(PID1/output_loaded_6__and00001:O)| NONE(PID1/output_loaded_6) | 1     |
PID1/output_loaded_6__and0001(PID1/output_loaded_6__and00011:O)| NONE(PID1/output_loaded_6) | 1     |
PID1/output_loaded_7__and0000(PID1/output_loaded_7__and00001:O)| NONE(PID1/output_loaded_7) | 1     |
PID1/output_loaded_7__and0001(PID1/output_loaded_7__and00011:O)| NONE(PID1/output_loaded_7) | 1     |
---------------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.103ns (Maximum Frequency: 109.854MHz)
   Minimum input arrival time before clock: 8.180ns
   Maximum output required time after clock: 17.702ns
   Maximum combinational path delay: 18.525ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.103ns (frequency: 109.854MHz)
  Total number of paths / destination ports: 12210 / 260
-------------------------------------------------------------------------
Delay:               9.103ns (Levels of Logic = 34)
  Source:            PWM_motor1/dutycycle_1 (FF)
  Destination:       PID1/output_loaded_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PWM_motor1/dutycycle_1 to PID1/output_loaded_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.591   1.062  PWM_motor1/dutycycle_1 (PWM_motor1/dutycycle_1)
     LUT2:I1->O            1   0.704   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_lut<1> (PID1/Mcompar_aumentar_vel_cmp_gt0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<1> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<2> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<3> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<4> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<5> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<6> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<7> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<8> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<9> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<10> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<11> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<12> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<13> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<14> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<14>)
     MUXCY:CI->O          18   0.059   1.147  PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<15> (PID1/Mcompar_aumentar_vel_cmp_gt0000_cy<15>)
     LUT2:I1->O            1   0.704   0.000  PID1/output_loaded_Maddsub__addsub0000_lut<0> (PID1/output_loaded_Maddsub__addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<0> (PID1/output_loaded_Maddsub__addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<1> (PID1/output_loaded_Maddsub__addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<2> (PID1/output_loaded_Maddsub__addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<3> (PID1/output_loaded_Maddsub__addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<4> (PID1/output_loaded_Maddsub__addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<5> (PID1/output_loaded_Maddsub__addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<6> (PID1/output_loaded_Maddsub__addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<7> (PID1/output_loaded_Maddsub__addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<8> (PID1/output_loaded_Maddsub__addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<9> (PID1/output_loaded_Maddsub__addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<10> (PID1/output_loaded_Maddsub__addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<11> (PID1/output_loaded_Maddsub__addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<12> (PID1/output_loaded_Maddsub__addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<13> (PID1/output_loaded_Maddsub__addsub0000_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  PID1/output_loaded_Maddsub__addsub0000_cy<14> (PID1/output_loaded_Maddsub__addsub0000_cy<14>)
     XORCY:CI->O           1   0.804   0.499  PID1/output_loaded_Maddsub__addsub0000_xor<15> (PID1/output_loaded__addsub0000<15>)
     LUT3:I1->O            1   0.704   0.000  PID1/output_loaded_Q_mux0000<15>1 (PID1/output_loaded_Q_mux0000<15>)
     FDCPE:D                   0.308          PID1/output_loaded_15
    ----------------------------------------
    Total                      9.103ns (6.395ns logic, 2.708ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 264 / 46
-------------------------------------------------------------------------
Offset:              8.180ns (Levels of Logic = 6)
  Source:            sw_velocidad<0> (PAD)
  Destination:       PWM_motor1/dutycycle_6 (FF)
  Destination Clock: clk rising

  Data Path: sw_velocidad<0> to PWM_motor1/dutycycle_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   1.057  sw_velocidad_0_IBUF (sw_velocidad_0_IBUF)
     LUT3:I0->O            4   0.704   0.762  PWM_motor1/aumento_cmp_eq00021 (PWM_motor1/aumento<3>)
     LUT4:I0->O            1   0.704   0.499  PWM_motor1/dutycycle_mux0004<7>217 (PWM_motor1/dutycycle_mux0004<7>217)
     LUT3_D:I1->LO         1   0.704   0.104  PWM_motor1/dutycycle_mux0004<7>2120 (N76)
     LUT4:I3->O            7   0.704   0.712  PWM_motor1/dutycycle_mux0004<0>21 (PWM_motor1/N3)
     LUT4:I3->O            1   0.704   0.000  PWM_motor1/dutycycle_mux0004<6>1 (PWM_motor1/dutycycle_mux0004<6>)
     FDCE:D                    0.308          PWM_motor1/dutycycle_6
    ----------------------------------------
    Total                      8.180ns (5.046ns logic, 3.134ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10344 / 16
-------------------------------------------------------------------------
Offset:              17.702ns (Levels of Logic = 11)
  Source:            PWM_motor1/dutycycle_7 (FF)
  Destination:       segmento<3> (PAD)
  Source Clock:      clk rising

  Data Path: PWM_motor1/dutycycle_7 to segmento<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   0.996  PWM_motor1/dutycycle_7 (PWM_motor1/dutycycle_7)
     LUT3:I2->O           16   0.704   1.209  PWM_motor1/dutycycle_bin<7>1 (num_bin_0<7>)
     LUT4:I0->O            1   0.704   0.000  binary_to_bcd1/bcd_signal_3_cmp_gt0002_F (N56)
     MUXF5:I0->O           3   0.321   0.706  binary_to_bcd1/bcd_signal_3_cmp_gt0002 (binary_to_bcd1/bcd_signal_3_cmp_gt0002)
     LUT4:I0->O            9   0.704   0.899  binary_to_bcd1/bcd_signal_2_mux000411 (binary_to_bcd1/N0)
     LUT4:I1->O            1   0.704   0.595  PWM_motor1/Mmux_mostrar425_SW0 (N30)
     LUT4:I0->O            1   0.704   0.595  PWM_motor1/Mmux_mostrar425 (PWM_motor1/Mmux_mostrar425)
     LUT4:I0->O            1   0.704   0.455  PWM_motor1/Mmux_mostrar4117_SW0 (N42)
     LUT4:I2->O            1   0.704   0.424  PWM_motor1/Mmux_mostrar4117 (PWM_motor1/Mmux_mostrar4117)
     LUT4:I3->O            7   0.704   0.883  PWM_motor1/Mmux_mostrar4291 (PWM_motor1/mostrar<1>)
     LUT4:I0->O            1   0.704   0.420  PWM_motor1/Mrom_segmento11 (segmento_0_OBUF)
     OBUF:I->O                 3.272          segmento_0_OBUF (segmento<0>)
    ----------------------------------------
    Total                     17.702ns (10.520ns logic, 7.182ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5330 / 10
-------------------------------------------------------------------------
Delay:               18.525ns (Levels of Logic = 12)
  Source:            sw4 (PAD)
  Destination:       segmento<3> (PAD)

  Data Path: sw4 to segmento<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.218   1.192  sw4_IBUF (sw4_IBUF)
     LUT3:I0->O           16   0.704   1.209  PWM_motor1/dutycycle_bin<7>1 (num_bin_0<7>)
     LUT4:I0->O            1   0.704   0.000  binary_to_bcd1/bcd_signal_3_cmp_gt0002_F (N56)
     MUXF5:I0->O           3   0.321   0.706  binary_to_bcd1/bcd_signal_3_cmp_gt0002 (binary_to_bcd1/bcd_signal_3_cmp_gt0002)
     LUT4:I0->O            9   0.704   0.899  binary_to_bcd1/bcd_signal_2_mux000411 (binary_to_bcd1/N0)
     LUT4:I1->O            1   0.704   0.595  PWM_motor1/Mmux_mostrar425_SW0 (N30)
     LUT4:I0->O            1   0.704   0.595  PWM_motor1/Mmux_mostrar425 (PWM_motor1/Mmux_mostrar425)
     LUT4:I0->O            1   0.704   0.455  PWM_motor1/Mmux_mostrar4117_SW0 (N42)
     LUT4:I2->O            1   0.704   0.424  PWM_motor1/Mmux_mostrar4117 (PWM_motor1/Mmux_mostrar4117)
     LUT4:I3->O            7   0.704   0.883  PWM_motor1/Mmux_mostrar4291 (PWM_motor1/mostrar<1>)
     LUT4:I0->O            1   0.704   0.420  PWM_motor1/Mrom_segmento11 (segmento_0_OBUF)
     OBUF:I->O                 3.272          segmento_0_OBUF (segmento<0>)
    ----------------------------------------
    Total                     18.525ns (11.147ns logic, 7.378ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.48 secs
 
--> 

Total memory usage is 4521448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

