// Seed: 4115058641
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output wor id_5,
    output wor id_6,
    input supply1 id_7,
    output uwire id_8,
    output wor id_9,
    output tri1 id_10,
    input wand id_11,
    output uwire id_12
);
  assign id_3 = id_0;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output wand id_7,
    input tri0 id_8
);
  wand id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_1,
      id_4,
      id_8,
      id_5,
      id_7,
      id_1,
      id_7,
      id_5,
      id_7,
      id_2,
      id_5
  );
  assign modCall_1.id_5 = 0;
  assign id_7 = 1 * 1 == (id_2 || 1 || 1 || 1'b0 < id_10++ || id_0 ? ~|id_2 : id_1);
  assign id_4 = id_0;
  integer id_11;
  wire id_12;
endmodule
