Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu May 14 17:13:19 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Generator/FrameController/DocGen/timing_report.txt
| Design            : FrameController
| Device            : 7z100i-ffg1156
| Speed File        : -2L  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)

reg_ram_addr_reg[0]/C
reg_ram_addr_reg[10]/C
reg_ram_addr_reg[11]/C
reg_ram_addr_reg[12]/C
reg_ram_addr_reg[13]/C
reg_ram_addr_reg[14]/C
reg_ram_addr_reg[15]/C
reg_ram_addr_reg[16]/C
reg_ram_addr_reg[1]/C
reg_ram_addr_reg[2]/C
reg_ram_addr_reg[3]/C
reg_ram_addr_reg[4]/C
reg_ram_addr_reg[5]/C
reg_ram_addr_reg[6]/C
reg_ram_addr_reg[7]/C
reg_ram_addr_reg[8]/C
reg_ram_addr_reg[9]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

reg_ram_addr_reg[0]/CLR
reg_ram_addr_reg[0]/D
reg_ram_addr_reg[10]/CLR
reg_ram_addr_reg[10]/D
reg_ram_addr_reg[11]/CLR
reg_ram_addr_reg[11]/D
reg_ram_addr_reg[12]/CLR
reg_ram_addr_reg[12]/D
reg_ram_addr_reg[13]/CLR
reg_ram_addr_reg[13]/D
reg_ram_addr_reg[14]/CLR
reg_ram_addr_reg[14]/D
reg_ram_addr_reg[15]/CLR
reg_ram_addr_reg[15]/D
reg_ram_addr_reg[16]/CLR
reg_ram_addr_reg[16]/D
reg_ram_addr_reg[1]/CLR
reg_ram_addr_reg[1]/D
reg_ram_addr_reg[2]/CLR
reg_ram_addr_reg[2]/D
reg_ram_addr_reg[3]/CLR
reg_ram_addr_reg[3]/D
reg_ram_addr_reg[4]/CLR
reg_ram_addr_reg[4]/D
reg_ram_addr_reg[5]/CLR
reg_ram_addr_reg[5]/D
reg_ram_addr_reg[6]/CLR
reg_ram_addr_reg[6]/D
reg_ram_addr_reg[7]/CLR
reg_ram_addr_reg[7]/D
reg_ram_addr_reg[8]/CLR
reg_ram_addr_reg[8]/D
reg_ram_addr_reg[9]/CLR
reg_ram_addr_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

clk
in_enable
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

ram_addr[0]
ram_addr[10]
ram_addr[11]
ram_addr[12]
ram_addr[13]
ram_addr[14]
ram_addr[15]
ram_addr[16]
ram_addr[1]
ram_addr[2]
ram_addr[3]
ram_addr[4]
ram_addr[5]
ram_addr[6]
ram_addr[7]
ram_addr[8]
ram_addr[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   60          inf        0.000                      0                   60           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 0.484ns (25.195%)  route 1.437ns (74.805%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.527     1.869    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[10]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.052     1.921 r  reg_ram_addr[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.921    reg_ram_addr[10]
                         FDCE                                         r  reg_ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 0.484ns (25.195%)  route 1.437ns (74.805%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.527     1.869    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.052     1.921 r  reg_ram_addr[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.921    reg_ram_addr[12]
                         FDCE                                         r  reg_ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 0.484ns (25.195%)  route 1.437ns (74.805%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.527     1.869    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[14]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.052     1.921 r  reg_ram_addr[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.921    reg_ram_addr[14]
                         FDCE                                         r  reg_ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 0.484ns (25.195%)  route 1.437ns (74.805%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.527     1.869    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[16]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.052     1.921 r  reg_ram_addr[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.921    reg_ram_addr[16]
                         FDCE                                         r  reg_ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 0.484ns (25.195%)  route 1.437ns (74.805%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.527     1.869    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[4]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.052     1.921 r  reg_ram_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.921    reg_ram_addr[4]
                         FDCE                                         r  reg_ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 0.484ns (25.195%)  route 1.437ns (74.805%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.527     1.869    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.052     1.921 r  reg_ram_addr[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.921    reg_ram_addr[5]
                         FDCE                                         r  reg_ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 0.484ns (25.195%)  route 1.437ns (74.805%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.527     1.869    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[6]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.052     1.921 r  reg_ram_addr[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.921    reg_ram_addr[6]
                         FDCE                                         r  reg_ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 0.484ns (25.195%)  route 1.437ns (74.805%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.527     1.869    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[8]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.052     1.921 r  reg_ram_addr[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.921    reg_ram_addr[8]
                         FDCE                                         r  reg_ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.719ns  (logic 0.475ns (27.632%)  route 1.244ns (72.368%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.334     1.676    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.043     1.719 r  reg_ram_addr[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.719    reg_ram_addr[11]
                         FDCE                                         r  reg_ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.719ns  (logic 0.475ns (27.632%)  route 1.244ns (72.368%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[15]/C
                         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  reg_ram_addr_reg[15]/Q
                         net (fo=2, unplaced)         0.238     0.461    ram_addr[15]
                                                                      r  reg_ram_addr[16]_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.123     0.584 r  reg_ram_addr[16]_i_10/O
                         net (fo=1, unplaced)         0.336     0.920    n_0_reg_ram_addr[16]_i_10
                                                                      r  reg_ram_addr[16]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     0.963 r  reg_ram_addr[16]_i_5/O
                         net (fo=1, unplaced)         0.336     1.299    n_0_reg_ram_addr[16]_i_5
                                                                      r  reg_ram_addr[16]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     1.342 r  reg_ram_addr[16]_i_3/O
                         net (fo=16, unplaced)        0.334     1.676    n_0_reg_ram_addr[16]_i_3
                                                                      r  reg_ram_addr[13]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.043     1.719 r  reg_ram_addr[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.719    reg_ram_addr[13]
                         FDCE                                         r  reg_ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_ram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.444%)  route 0.121ns (42.556%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  reg_ram_addr_reg[0]/Q
                         net (fo=3, unplaced)         0.121     0.221    ram_addr[0]
                                                                      f  reg_ram_addr[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.064     0.285 r  reg_ram_addr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.285    reg_ram_addr[0]
                         FDCE                                         r  reg_ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.165ns (42.563%)  route 0.223ns (57.437%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[14]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_ram_addr_reg[14]/Q
                         net (fo=17, unplaced)        0.223     0.323    ram_addr[14]
                                                                      r  reg_ram_addr[10]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     0.388 r  reg_ram_addr[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.388    reg_ram_addr[10]
                         FDCE                                         r  reg_ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.165ns (42.563%)  route 0.223ns (57.437%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[14]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_ram_addr_reg[14]/Q
                         net (fo=17, unplaced)        0.223     0.323    ram_addr[14]
                                                                      r  reg_ram_addr[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     0.388 r  reg_ram_addr[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.388    reg_ram_addr[12]
                         FDCE                                         r  reg_ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.165ns (42.563%)  route 0.223ns (57.437%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[14]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_ram_addr_reg[14]/Q
                         net (fo=17, unplaced)        0.223     0.323    ram_addr[14]
                                                                      r  reg_ram_addr[14]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     0.388 r  reg_ram_addr[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.388    reg_ram_addr[14]
                         FDCE                                         r  reg_ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.165ns (42.563%)  route 0.223ns (57.437%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[14]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_ram_addr_reg[14]/Q
                         net (fo=17, unplaced)        0.223     0.323    ram_addr[14]
                                                                      r  reg_ram_addr[16]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     0.388 r  reg_ram_addr[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.388    reg_ram_addr[16]
                         FDCE                                         r  reg_ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.165ns (42.563%)  route 0.223ns (57.437%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[14]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_ram_addr_reg[14]/Q
                         net (fo=17, unplaced)        0.223     0.323    ram_addr[14]
                                                                      r  reg_ram_addr[4]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     0.388 r  reg_ram_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.388    reg_ram_addr[4]
                         FDCE                                         r  reg_ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.165ns (42.563%)  route 0.223ns (57.437%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[14]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_ram_addr_reg[14]/Q
                         net (fo=17, unplaced)        0.223     0.323    ram_addr[14]
                                                                      r  reg_ram_addr[5]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     0.388 r  reg_ram_addr[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.388    reg_ram_addr[5]
                         FDCE                                         r  reg_ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.165ns (42.563%)  route 0.223ns (57.437%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[14]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_ram_addr_reg[14]/Q
                         net (fo=17, unplaced)        0.223     0.323    ram_addr[14]
                                                                      r  reg_ram_addr[6]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     0.388 r  reg_ram_addr[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.388    reg_ram_addr[6]
                         FDCE                                         r  reg_ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_ram_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.165ns (42.563%)  route 0.223ns (57.437%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[14]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_ram_addr_reg[14]/Q
                         net (fo=17, unplaced)        0.223     0.323    ram_addr[14]
                                                                      r  reg_ram_addr[8]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     0.388 r  reg_ram_addr[8]_i_1/O
                         net (fo=1, unplaced)         0.000     0.388    reg_ram_addr[8]
                         FDCE                                         r  reg_ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.100ns (25.061%)  route 0.299ns (74.939%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_ram_addr_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_ram_addr_reg[0]/Q
                         net (fo=3, unset)            0.299     0.399    ram_addr[0]
                                                                      r  ram_addr[0]
  -------------------------------------------------------------------    -------------------





