==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Adding design file 'face_detect_sw.cpp' to the project
INFO: [HLS 200-10] Adding design file 'face_detect_sw.h' to the project
INFO: [HLS 200-10] Adding design file 'haar_dataEWC_with_partitioning.h' to the project
INFO: [HLS 200-10] Adding design file 'haar_dataRcc_with_partitioning.h' to the project
ERROR: [HLS 200-70] 'csynth_design' failed due to missing target device. Please use command 'set_part' to specify the target device.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'face_detect_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:06 ; elapsed = 00:42:30 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1729 ; free virtual = 35317
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:06 ; elapsed = 00:42:30 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1729 ; free virtual = 35317
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:09 ; elapsed = 00:42:34 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1711 ; free virtual = 35306
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'myRound' (face_detect_sw.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'int_sqrt' into 'cascadeClassifier' (face_detect_sw.cpp:220) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:10 ; elapsed = 00:42:35 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1687 ; free virtual = 35285
INFO: [XFORM 203-102] Partitioning array 'coord' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'myRound' (face_detect_sw.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'int_sqrt' into 'cascadeClassifier' (face_detect_sw.cpp:220) automatically.
INFO: [XFORM 203-602] Inlining function 'weakClassifier' into 'cascadeClassifier' (face_detect_sw.cpp:282) automatically.
INFO: [XFORM 203-602] Inlining function 'myRound' into 'processImage' (face_detect_sw.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'myRound' into 'face_detect_sw' (face_detect_sw.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'face_detect_sw' (face_detect_sw.cpp:99) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (face_detect_sw.cpp:349:4) to (face_detect_sw.cpp:347:30) in function 'integralImages'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (face_detect_sw.cpp:425:5) to (face_detect_sw.cpp:423:33) in function 'cascadeClassifier'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (face_detect_sw.cpp:282:11) to (face_detect_sw.cpp:233:49) in function 'cascadeClassifier'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'integralImages' into 'processImage' (face_detect_sw.cpp:152) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'cascadeClassifier' (face_detect_sw.cpp:179)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:42:36 . Memory (MB): peak = 962.988 ; gain = 262.668 ; free physical = 1632 ; free virtual = 35235
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:42:37 . Memory (MB): peak = 962.988 ; gain = 262.668 ; free physical = 1598 ; free virtual = 35203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'face_detect_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imageScaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 205.43 seconds; current allocated memory: 255.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 255.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cascadeClassifier' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 256.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 257.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 258.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 258.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'face_detect_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 259.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 260.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imageScaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_sdiv_26ns_32ns_32_30_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_sdiv_27ns_32ns_32_31_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'imageScaler'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 260.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cascadeClassifier' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'coord_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'coord_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'coord_10' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_dcmp_64ns_64ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_sitodp_32s_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cascadeClassifier'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 263.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_mac_muladd_8ns_8ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_sitofp_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processImage'.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 270.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'face_detect_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'face_detect_sw/Data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'face_detect_sw/result_x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'face_detect_sw/result_y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'face_detect_sw/result_w' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'face_detect_sw/result_h' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'face_detect_sw/result_size' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'face_detect_sw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_fcmp_32ns_32ns_1_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_fdiv_32ns_32ns_32_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'face_detect_sw_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'face_detect_sw'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 275.074 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'face_detect_sw_sdiv_27ns_32ns_32_31_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'face_detect_sw_sdiv_26ns_32ns_32_30_seq_1_div'
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_stages_array_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_rectangles_array11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_tree_thresh_array_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_weights_array0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_weights_array1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_weights_array2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_alpha1_array_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_alpha2_array_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cascadeClassifier_stages_thresh_array_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'processImage_SUM1_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'face_detect_sw_IMG1_data_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:30 ; elapsed = 00:42:58 . Memory (MB): peak = 962.988 ; gain = 262.668 ; free physical = 1552 ; free virtual = 35173
INFO: [VHDL 208-304] Generating VHDL RTL for face_detect_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for face_detect_sw.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/rosetta-master/vivado/optical'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/rosetta-master/vivado/optical/sol'.
