Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 03:12:14 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_66/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                 1187        0.003        0.000                      0                 1187        2.154        0.000                       0                  1167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.430}        4.859           205.804         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.068        0.000                      0                 1187        0.003        0.000                      0                 1187        2.154        0.000                       0                  1167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 genblk1[60].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.430ns period=4.859ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.430ns period=4.859ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.859ns  (vclock rise@4.859ns - vclock rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 2.169ns (47.379%)  route 2.409ns (52.621%))
  Logic Levels:           20  (CARRY8=10 LUT2=7 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.316ns = ( 7.175 - 4.859 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.958ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.871ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1166, routed)        1.890     2.836    genblk1[60].reg_in/clk_IBUF_BUFG
    SLICE_X109Y495       FDRE                                         r  genblk1[60].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y495       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.915 r  genblk1[60].reg_in/reg_out_reg[1]/Q
                         net (fo=5, routed)           0.096     3.011    conv/mul35/O61[1]
    SLICE_X110Y495       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.111 r  conv/mul35/reg_out[1]_i_336/O
                         net (fo=2, routed)           0.090     3.201    conv/mul35/reg_out[1]_i_336_n_0
    SLICE_X109Y495       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.290 r  conv/mul35/reg_out[1]_i_340/O
                         net (fo=1, routed)           0.011     3.301    conv/mul35/reg_out[1]_i_340_n_0
    SLICE_X109Y495       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.054     3.355 r  conv/mul35/reg_out_reg[1]_i_160/O[5]
                         net (fo=1, routed)           0.234     3.589    genblk1[59].reg_in/z[2]
    SLICE_X108Y497       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     3.688 r  genblk1[59].reg_in/reg_out[1]_i_596/O
                         net (fo=1, routed)           0.025     3.713    conv/add000069/reg_out[1]_i_165_0[2]
    SLICE_X108Y497       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.897 r  conv/add000069/reg_out_reg[1]_i_345/O[5]
                         net (fo=1, routed)           0.224     4.121    conv/add000069/reg_out_reg[1]_i_345_n_10
    SLICE_X109Y497       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.157 r  conv/add000069/reg_out[1]_i_161/O
                         net (fo=1, routed)           0.010     4.167    conv/add000069/reg_out[1]_i_161_n_0
    SLICE_X109Y497       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.054     4.221 r  conv/add000069/reg_out_reg[1]_i_72/O[7]
                         net (fo=2, routed)           0.313     4.534    conv/add000069/reg_out_reg[1]_i_72_n_8
    SLICE_X108Y493       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.587 r  conv/add000069/reg_out[1]_i_142/O
                         net (fo=1, routed)           0.015     4.602    conv/add000069/reg_out[1]_i_142_n_0
    SLICE_X108Y493       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.719 r  conv/add000069/reg_out_reg[1]_i_62/CO[7]
                         net (fo=1, routed)           0.026     4.745    conv/add000069/reg_out_reg[1]_i_62_n_0
    SLICE_X108Y494       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.821 r  conv/add000069/reg_out_reg[21]_i_59/O[1]
                         net (fo=2, routed)           0.302     5.123    conv/add000069/reg_out_reg[21]_i_59_n_14
    SLICE_X106Y491       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.247 r  conv/add000069/reg_out[21]_i_66/O
                         net (fo=1, routed)           0.009     5.256    conv/add000069/reg_out[21]_i_66_n_0
    SLICE_X106Y491       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.489 r  conv/add000069/reg_out_reg[21]_i_43/O[5]
                         net (fo=2, routed)           0.226     5.715    conv/add000069/reg_out_reg[21]_i_43_n_10
    SLICE_X105Y491       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     5.804 r  conv/add000069/reg_out[17]_i_21/O
                         net (fo=1, routed)           0.008     5.812    conv/add000069/reg_out[17]_i_21_n_0
    SLICE_X105Y491       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.927 r  conv/add000069/reg_out_reg[17]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.953    conv/add000069/reg_out_reg[17]_i_19_n_0
    SLICE_X105Y492       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.009 r  conv/add000069/reg_out_reg[21]_i_29/O[0]
                         net (fo=1, routed)           0.222     6.231    conv/add000069/reg_out_reg[21]_i_29_n_15
    SLICE_X104Y489       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     6.356 r  conv/add000069/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.013     6.369    conv/add000069/reg_out[21]_i_15_n_0
    SLICE_X104Y489       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.575 r  conv/add000069/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.177     6.752    conv/add000069/reg_out_reg[21]_i_3_n_11
    SLICE_X103Y489       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.802 r  conv/add000069/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.010     6.812    conv/add000069/reg_out[21]_i_6_n_0
    SLICE_X103Y489       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.975 r  conv/add000069/reg_out_reg[21]_i_2/O[4]
                         net (fo=2, routed)           0.169     7.144    reg_out/a[21]
    SLICE_X103Y486       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     7.211 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.203     7.414    reg_out/reg_out[21]_i_1_n_0
    SLICE_X102Y486       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.859     4.859 r  
    AP13                                              0.000     4.859 r  clk (IN)
                         net (fo=0)                   0.000     4.859    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.204 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.204    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.204 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.491    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.515 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1166, routed)        1.660     7.175    reg_out/clk_IBUF_BUFG
    SLICE_X102Y486       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.417     7.591    
                         clock uncertainty           -0.035     7.556    
    SLICE_X102Y486       FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     7.482    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 demux/genblk1[15].z_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.430ns period=4.859ns})
  Destination:            genblk1[15].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.430ns period=4.859ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.059ns (35.329%)  route 0.108ns (64.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      1.676ns (routing 0.871ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.958ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1166, routed)        1.676     2.332    demux/clk_IBUF_BUFG
    SLICE_X111Y488       FDRE                                         r  demux/genblk1[15].z_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y488       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.391 r  demux/genblk1[15].z_reg[15][0]/Q
                         net (fo=1, routed)           0.108     2.499    genblk1[15].reg_in/D[0]
    SLICE_X109Y490       FDRE                                         r  genblk1[15].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1166, routed)        1.904     2.850    genblk1[15].reg_in/clk_IBUF_BUFG
    SLICE_X109Y490       FDRE                                         r  genblk1[15].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.416     2.434    
    SLICE_X109Y490       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.496    genblk1[15].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.430 }
Period(ns):         4.859
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.859       3.569      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.429       2.154      SLICE_X104Y495  demux/genblk1[113].z_reg[113][6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.430       2.155      SLICE_X108Y470  demux/genblk1[120].z_reg[120][7]/C



