/*
 * Copyright (c), NXP Semiconductors
 * (C)NXP B.V. 2014-2017
 * All rights are reserved. Reproduction in whole or in part is prohibited without
 * the written consent of the copyright owner. NXP reserves the right to make
 * changes without notice at any time. NXP makes no warranty, expressed, implied or
 * statutory, including but not limited to any implied warranty of merchantability
 * or fitness for any particular purpose, or that the use will not infringe any
 * third party patent, copyright or trademark. NXP must not be liable for any loss
 * or damage arising from its use.
 */


/* -------------------------------------------------------------------------
 * Include files
 * ------------------------------------------------------------------------- */
#include "board.h"
#include "uarttx.h"

/* -------------------------------------------------------------------------
 * Private defines/variables
 * ------------------------------------------------------------------------- */
/** The SSP features an eight-frame FIFO for communication. */
#define LEN 8

/**
 * Uart expects the LSBit first, while SPI expects the MSBit first. Using the SSP interface for transmitting bytes
 * uart-like thus requires reversing the bytes to be sent.
 * For Uart we also need to add a start bit (always low) and between one and two stop bits (always high).
 * The table stores at index n the reversed bitvalue of n, with start and stop bits already added.
 */
#if UARTTX_STOPBITS == 1
static const uint16_t sRbit10[0x100] = {
    0x001, 0x101, 0x081, 0x181, 0x041, 0x141, 0x0c1, 0x1c1, 0x021, 0x121, 0x0a1, 0x1a1, 0x061, 0x161, 0x0e1, 0x1e1,
    0x011, 0x111, 0x091, 0x191, 0x051, 0x151, 0x0d1, 0x1d1, 0x031, 0x131, 0x0b1, 0x1b1, 0x071, 0x171, 0x0f1, 0x1f1,
    0x009, 0x109, 0x089, 0x189, 0x049, 0x149, 0x0c9, 0x1c9, 0x029, 0x129, 0x0a9, 0x1a9, 0x069, 0x169, 0x0e9, 0x1e9,
    0x019, 0x119, 0x099, 0x199, 0x059, 0x159, 0x0d9, 0x1d9, 0x039, 0x139, 0x0b9, 0x1b9, 0x079, 0x179, 0x0f9, 0x1f9,
    0x005, 0x105, 0x085, 0x185, 0x045, 0x145, 0x0c5, 0x1c5, 0x025, 0x125, 0x0a5, 0x1a5, 0x065, 0x165, 0x0e5, 0x1e5,
    0x015, 0x115, 0x095, 0x195, 0x055, 0x155, 0x0d5, 0x1d5, 0x035, 0x135, 0x0b5, 0x1b5, 0x075, 0x175, 0x0f5, 0x1f5,
    0x00d, 0x10d, 0x08d, 0x18d, 0x04d, 0x14d, 0x0cd, 0x1cd, 0x02d, 0x12d, 0x0ad, 0x1ad, 0x06d, 0x16d, 0x0ed, 0x1ed,
    0x01d, 0x11d, 0x09d, 0x19d, 0x05d, 0x15d, 0x0dd, 0x1dd, 0x03d, 0x13d, 0x0bd, 0x1bd, 0x07d, 0x17d, 0x0fd, 0x1fd,
    0x003, 0x103, 0x083, 0x183, 0x043, 0x143, 0x0c3, 0x1c3, 0x023, 0x123, 0x0a3, 0x1a3, 0x063, 0x163, 0x0e3, 0x1e3,
    0x013, 0x113, 0x093, 0x193, 0x053, 0x153, 0x0d3, 0x1d3, 0x033, 0x133, 0x0b3, 0x1b3, 0x073, 0x173, 0x0f3, 0x1f3,
    0x00b, 0x10b, 0x08b, 0x18b, 0x04b, 0x14b, 0x0cb, 0x1cb, 0x02b, 0x12b, 0x0ab, 0x1ab, 0x06b, 0x16b, 0x0eb, 0x1eb,
    0x01b, 0x11b, 0x09b, 0x19b, 0x05b, 0x15b, 0x0db, 0x1db, 0x03b, 0x13b, 0x0bb, 0x1bb, 0x07b, 0x17b, 0x0fb, 0x1fb,
    0x007, 0x107, 0x087, 0x187, 0x047, 0x147, 0x0c7, 0x1c7, 0x027, 0x127, 0x0a7, 0x1a7, 0x067, 0x167, 0x0e7, 0x1e7,
    0x017, 0x117, 0x097, 0x197, 0x057, 0x157, 0x0d7, 0x1d7, 0x037, 0x137, 0x0b7, 0x1b7, 0x077, 0x177, 0x0f7, 0x1f7,
    0x00f, 0x10f, 0x08f, 0x18f, 0x04f, 0x14f, 0x0cf, 0x1cf, 0x02f, 0x12f, 0x0af, 0x1af, 0x06f, 0x16f, 0x0ef, 0x1ef,
    0x01f, 0x11f, 0x09f, 0x19f, 0x05f, 0x15f, 0x0df, 0x1df, 0x03f, 0x13f, 0x0bf, 0x1bf, 0x07f, 0x17f, 0x0ff, 0x1ff};
#else /* 2 stop bits */
static const uint16_t sRbit11[0x100] = {
    0x003, 0x203, 0x103, 0x303, 0x083, 0x283, 0x183, 0x383, 0x043, 0x243, 0x143, 0x343, 0x0c3, 0x2c3, 0x1c3, 0x3c3,
    0x023, 0x223, 0x123, 0x323, 0x0a3, 0x2a3, 0x1a3, 0x3a3, 0x063, 0x263, 0x163, 0x363, 0x0e3, 0x2e3, 0x1e3, 0x3e3,
    0x013, 0x213, 0x113, 0x313, 0x093, 0x293, 0x193, 0x393, 0x053, 0x253, 0x153, 0x353, 0x0d3, 0x2d3, 0x1d3, 0x3d3,
    0x033, 0x233, 0x133, 0x333, 0x0b3, 0x2b3, 0x1b3, 0x3b3, 0x073, 0x273, 0x173, 0x373, 0x0f3, 0x2f3, 0x1f3, 0x3f3,
    0x00b, 0x20b, 0x10b, 0x30b, 0x08b, 0x28b, 0x18b, 0x38b, 0x04b, 0x24b, 0x14b, 0x34b, 0x0cb, 0x2cb, 0x1cb, 0x3cb,
    0x02b, 0x22b, 0x12b, 0x32b, 0x0ab, 0x2ab, 0x1ab, 0x3ab, 0x06b, 0x26b, 0x16b, 0x36b, 0x0eb, 0x2eb, 0x1eb, 0x3eb,
    0x01b, 0x21b, 0x11b, 0x31b, 0x09b, 0x29b, 0x19b, 0x39b, 0x05b, 0x25b, 0x15b, 0x35b, 0x0db, 0x2db, 0x1db, 0x3db,
    0x03b, 0x23b, 0x13b, 0x33b, 0x0bb, 0x2bb, 0x1bb, 0x3bb, 0x07b, 0x27b, 0x17b, 0x37b, 0x0fb, 0x2fb, 0x1fb, 0x3fb,
    0x007, 0x207, 0x107, 0x307, 0x087, 0x287, 0x187, 0x387, 0x047, 0x247, 0x147, 0x347, 0x0c7, 0x2c7, 0x1c7, 0x3c7,
    0x027, 0x227, 0x127, 0x327, 0x0a7, 0x2a7, 0x1a7, 0x3a7, 0x067, 0x267, 0x167, 0x367, 0x0e7, 0x2e7, 0x1e7, 0x3e7,
    0x017, 0x217, 0x117, 0x317, 0x097, 0x297, 0x197, 0x397, 0x057, 0x257, 0x157, 0x357, 0x0d7, 0x2d7, 0x1d7, 0x3d7,
    0x037, 0x237, 0x137, 0x337, 0x0b7, 0x2b7, 0x1b7, 0x3b7, 0x077, 0x277, 0x177, 0x377, 0x0f7, 0x2f7, 0x1f7, 0x3f7,
    0x00f, 0x20f, 0x10f, 0x30f, 0x08f, 0x28f, 0x18f, 0x38f, 0x04f, 0x24f, 0x14f, 0x34f, 0x0cf, 0x2cf, 0x1cf, 0x3cf,
    0x02f, 0x22f, 0x12f, 0x32f, 0x0af, 0x2af, 0x1af, 0x3af, 0x06f, 0x26f, 0x16f, 0x36f, 0x0ef, 0x2ef, 0x1ef, 0x3ef,
    0x01f, 0x21f, 0x11f, 0x31f, 0x09f, 0x29f, 0x19f, 0x39f, 0x05f, 0x25f, 0x15f, 0x35f, 0x0df, 0x2df, 0x1df, 0x3df,
    0x03f, 0x23f, 0x13f, 0x33f, 0x0bf, 0x2bf, 0x1bf, 0x3bf, 0x07f, 0x27f, 0x17f, 0x37f, 0x0ff, 0x2ff, 0x1ff, 0x3ff};
#endif

/* -------------------------------------------------------------------------------- */

void UartTx_Init(void)
{
    Chip_IOCON_SetPinConfig(NSS_IOCON, 9, IOCON_FUNC_0 | IOCON_RMODE_PULLUP);
    Chip_SSP_Init(NSS_SSP0);
#if UARTTX_STOPBITS == 1
    Chip_SSP_SetFormat(NSS_SSP0, SSP_BITS_10, SSP_FRAME_FORMAT_TI, SSP_CLOCK_CPHA0_CPOL0);
#else /* 2 stop bits */
    Chip_SSP_SetFormat(NSS_SSP0, SSP_BITS_11, SSP_FRAME_FORMAT_TI, SSP_CLOCK_CPHA0_CPOL0);
#endif

    Chip_SSP_SetBitRate(NSS_SSP0, UARTTX_BITRATE);

    /**
     * In SSP-TI mode and with the SSP block disabled (CR1->SSE bit still at 0), the fifo (serializer) output is kept
     * at '0'. As the SSP mode has to be set before the SSP block is enabled, PIO_9 will always go to '0', if the SSP
     * function for PIO0_9 is chosen before the SSP block is enabled. Hence all '1's (0xFF) are shifted out while
     * PIO0_9 is still configured as GPIO. Once the SSP block is enabled and dummy all 1 word is shifted out,
     * the output of the serializer will be '1' and the PIO0_9 function can be switched over to SSP mode.
     */
    uint8_t d[] = {0xFF, 0xFF};
    Chip_SSP_Enable(NSS_SSP0);
    Chip_SSP_WriteFrames_Blocking(NSS_SSP0, d, 2);

    Chip_IOCON_SetPinConfig(NSS_IOCON, 9, IOCON_FUNC_1); /* Configure as MOSI. */
}

void UartTx_DeInit(void)
{
    Chip_IOCON_SetPinConfig(NSS_IOCON, 9, IOCON_FUNC_0);
    Chip_SSP_DeInit(NSS_SSP0);
}

void UartTx_Tx(const uint8_t * pData, int length)
{
    uint16_t buffer[LEN];
    int i = 0;
    int j;

    while (i < length) {
        j = 0;
        do {
#if UARTTX_STOPBITS == 1
            buffer[j] = sRbit10[pData[i]];
#else /* 2 stop bits */
            buffer[j] = sRbit11[pData[i]];
#endif
            i++;
            j++;
        } while ((i < length) && (j < LEN));
        Chip_SSP_WriteFrames_Blocking(NSS_SSP0, (uint8_t *)buffer, (uint32_t) j * sizeof(uint16_t));
    }

    /* Ensure that this is blocking till the Tx FIFO is empty, ensures the data is actually sent out from the buffer. */
    while (!Chip_SSP_GetStatus(NSS_SSP0, SSP_STAT_TFE))
        ;
}
