## -*- coding: utf-8 -*-
##512 * 1024 = 524288 (19 bit)
##128 * 1024 = 131072 (17 bit)
## 64 * 1024 =  65536 (16 bit)
## 32 * 1024 =  32768 (15 bit)
## 16 * 1024 =  16384 (14 bit)
##  4 * 1024 =   4096 (12 bit)
##  1 * 1024 =   1024 (10 bit)

<%def name="reg1_init()">524284</%def>
<%def name="sim_sramsize()">131071</%def>
<%def name="sim_sramaddr()">ZA(16 downto 0)</%def>
<%def name="mem_acc_sram_addr()">"000"&ADDR(18 downto 2)</%def>

##<%def name="reg1_init()">16380</%def>
##<%def name="sim_sramsize()">4095</%def>
##<%def name="sim_sramaddr()">ZA(11 downto 0)</%def>
##<%def name="mem_acc_sram_addr()">"00000000"&ADDR(13 downto 2)</%def>

##<%def name="rx_en()">'1'</%def>
##<%def name="io_rtail()">conv_std_logic_vector(2000, 11)</%def>
<%def name="io_rtail()">(others=>'0')</%def>
<%def name="rx_en()">RS_RX</%def>

## sim_prom_msb_max=14
<%def name="pc_t()">${V32()}</%def>

<%def name="sim_prom_max()">32767</%def>
<%def name="prom_msb()">13</%def>
##<%def name="sim_prom_max()">1023</%def>
##<%def name="prom_msb()">9</%def>

<%def name="io_bus_t()">${V32()}</%def>
<%def name="reg_t()">${V32()}</%def>
<%def name="ram_t()">${V32()}</%def>
<%def name="ir_t()">${V32()}</%def>
<%def name="reg_index_t()">${V5()}</%def>
<%def name="ram_addr_t()">${V20()}</%def>
<%def name="io_flag_t()">std_logic</%def>

<%def name="V(size)">std_logic_vector(${size})</%def>
<%def name="V32()">${V('31 downto 0')}</%def>
<%def name="V20()">${V('19 downto 0')}</%def>
<%def name="V16()">${V('15 downto 0')}</%def>
<%def name="V8()">${V('7 downto 0')}</%def>
<%def name="V5()">${V('4 downto 0')}</%def>
