INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhep/vivado_proj/sr_vhdl/sr_vhdl.srcs/sources_1/new/sr_flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SR_FLIPFLOP_SOURCE'
