// Seed: 186786982
module module_0 (
    output supply0 id_0,
    input wire module_0,
    input wire id_2,
    output tri id_3,
    input wand id_4,
    input wand id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wand id_10,
    input wire id_11,
    input supply0 id_12,
    output tri1 id_13,
    output tri1 id_14,
    output supply1 id_15,
    input tri id_16,
    output wand id_17
);
  logic id_19;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    output tri1 id_8,
    input wand id_9,
    output supply1 id_10,
    output wire id_11,
    output tri id_12,
    output tri0 id_13,
    output tri0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output supply0 id_18,
    input wand id_19,
    input wand id_20,
    input tri0 id_21,
    input tri id_22
);
  assign id_2 = id_19;
  module_0 modCall_1 (
      id_18,
      id_22,
      id_19,
      id_10,
      id_4,
      id_0,
      id_0,
      id_19,
      id_19,
      id_9,
      id_7,
      id_21,
      id_7,
      id_14,
      id_11,
      id_10,
      id_17,
      id_18
  );
  assign modCall_1.id_0 = 0;
endmodule
