---
title: Semiconductors
layout: post
permalink: /cmos/
---

<h4>This section (on various semiconductor industry topics) is a mashup of different formats from a 1H'2019 Google Keep archive, which doesn't export easily. (Work in progress.)</h4>

<div style="column-count: 5;">

<!--
<div class="textcard">chips_APU_spec_0.48.html</div>-->

<div class="textcard">
	<a href="{% post_url 2019-12-05-vlsi-booknotes %}">
	<img src="/px/chips/vlsi-automation-book-cover.png" width="95%"><br>
	ebook: vlsi physical design automation book notes</a>
</div>

<div class="textcard">
	<a href="{% post_url 2019-08-30-cmos-ckt-design %}">
	<img src="/px/chips/cmos-ckt-design-sim-3rd.png" width="95%"><br>
	ebook: cmos circuit design (3rd ed) book notes</a>
</div>

<div class="textcard">
	<a href="http://cmosedu.com/cmos1/book.htm">
	ebook: cmos circuit design (4th ed) link</a>
</div>		     

<div class="textcard"><a href="http://vlsi.cornell.edu/~rajit/ps/rc_overview.pdf">async logic</a><br>
	<a href="http://semiengineering.com/asynchronous-design-is-it-time-yet/">async logic</a></div>
<div class="textcard"><a href="/cmos/chips_acoustic_sensor.html">acoustic sensors</a></div>
<div class="textcard"><a href="/cmos/chips_analog_articles.html">analog articles</a></div>
<div class="textcard"><a href="/cmos/chips-analog-evo-algorithm.html">analog evo algorithm</a></div>
<div class="textcard"><a href="/cmos/chips_architecture.html">architecture</a></div>

<div class="textcard"><a href="/cmos/chips_batteries.html">battery tech</a></div>
<div class="textcard"><a href="/cmos/chips_networking_bitrates.html">bit rates</a></div>
<div class="textcard"><a href="/cmos/circuits_butterworth_filters.html">butterworth filters</a></div>

<div class="textcard"><a href="http://www.hpl.hp.com/research/cacti/">cacti</a><br>
<a href="https://github.com/HewlettPackard/cacti">cacti/github</a></div>

<div class="textcard"><a href="/cmos/chips_ceramic_capacitors.html">ceramic capacitors</div>
<div class="textcard"><a href="https://spectrum.ieee.org/tech-talk/semiconductors/processors/4-things-to-know-about-the-biggest-chip-ever-built">cerebras</a></div>
<div class="textcard"><a href="/cmos/chips_clock_gating.html">clock gating</a></div>				     
<div class="textcard"><a href="/cmos/chips_clock_trees.html">clock trees</a></div>		     
<div class="textcard"<<a href="https://github.com/leandromoreira/digital_video_introduction#how-does-a-video-codec-work">codecs</a></div>
<div class="textcard"><a href="/cmos/chips_CPUs_awesome.html">"awesome cpus"</a></div>	     
<div class="textcard"><a href="/cmos/chips_cpu_cache_behavior.html">CPU cache behaviors</a></div>
<div class="textcard"><a href="/cmos/chips_agner_microarchitecture.html">CPU microarchitectures (agner)</a></div>	 
<div class="textcard"><a href="/cmos/chips_CPU_benchmarking.html">CPU benchmarking</a></div>
<div class="textcard"><a href="/cmos/chips_cpu_caches_lru-vs-random.html">CPU caches/lru-vs-random</a></div>
<div class="textcard"><a href="/cmos/chips_cpu_c++_compiler_optimizations.html">CPU/c++ compiler optimizations</a></div>
<div class="textcard"><a href="/cmos/chips_cpu_optimization___timing.html">cpu optimization</a></div>		     
<div class="textcard"><a href="/cmos/chips_intel_cpu_trace.html">cpu instruction tracing</a></div>		     
<div class="textcard"><a href="/cmos/chips-intel-trace-p4-profiling.html">cpu trace profiling</a></div>
<div class="textcard"><a href="https://github.com/cirosantilli/x86-bare-metal-examples">cpu / x86 bare metal</a></div>		     

<div class="textcard"><a href="{% post_url 2019-12-16-ai-chip-landscape %}">deep learning silicon landscape</a></div>

<div class="textcard"><a href="/cmos/chips_economics.html">economics</a></div>     
<div class="textcard"><a href="/cmos/chips_EDA_file_formats.html">eda file formats</a></div>	     

<div class="textcard"><a href="/cmos/chips_FPGAs.html">fpgas</a></div>	     

<div class="textcard"><a href="/cmos/chips_cpu_garbage_collection.html">garbage collection</a></div>	     
<div class="textcard"><a href="/cmos/chips_gallium_arsenide.html">gallium arsenide</a></div>		     
<div class="textcard"><a href="/cmos/chips_gds_format.html">gds file format</a></div>	     
<div class="textcard"><a href="/cmos/chips_TPU_edge.html">google tpu/edge</a></div>
<div class="textcard"><a href="/cmos/chips_TPU.html">google tpu</a></div>
<div class="textcard"><a href="/cmos/chips_TPU_performance.html">google tpu/performance</a></div>

<div class="textcard"><a href="http://www.circuitstoday.com/half-adder">what is a half-adder</a></div>

<div class="textcard"><a href="/cmos/chips_image_sensor.html">image sensors</div>				     
<div class="textcard"><a href="/cmos/chips_magnetics_inductors.html">inductors</a></div>
<div class="textcard"><a href="https://semiengineering.com/using-multiple-inferencing-chips-in-neural-networks/">inferencing/multiple</a></div>
<div class="textcard"><a href="/cmos/chips_interconnect.html">interconnect</a></div>   
<div class="textcard"><a href="/cmos/chips_interrupts.html">interrupts</a></div>
<div class="textcard"><a href="/cmos/chips_IoT_bluetooth.html">IOT bluetooth</div>  
<div class="textcard"><a href="/cmos/chips_IOT-.html">IOT (general)</a></div>
<div class="textcard"><a href="/cmos/chips_IoT_LoRaWan.html">IOT LoRaWan</a></div>				     
<div class="textcard"><a href="/cmos/chips_IoT_platforms.html">IOT platforms</a></div>
<div class="textcard"><a href="/cmos/chips_IoT_sensors.html">IOT sensors</a></div>				     
<div class="textcard"><a href="/cmos/chips_IoT_standards.html">IOT stds</a></div>			     
<div class="textcard"><a href="https://www.chipestimate.com/vendorlist.php?s=123">IP / chipestimate.com</a></div>
<div class="textcard"><a href="/cmos/chips_IP_qual_stds.html">IP/ qual stds</a></div>

<div class="textcard"><a href="/cmos/chips_lidar.html">lidar</a></div>

<div class="textcard"><a href="/cmos/chips_mckinsey.html">mckinsey</a></div>

<div class="textcard"><a href="/cmos/chips_Memory.html">memories</a></div>
<div class="textcard"><a href="/cmos/chips_memory_inference.html">memory/inference</a></div>
<div class="textcard"><a href="/cmos/chips_memory_inference_tradeoffs.html">memory/inference/tradeoffs</a></div>
<div class="textcard"><a href="/cmos/chips_memory_LPDDR5.html">memory/lpddr5</a></div>
<div class="textcard"><a href="/cmos/chips_memory_process_controls.html">memory/process controls</a></div>
<div class="textcard"><a href="http://bsim.berkeley.edu/?page=BSIM6_LR">models/bsim</a></div>
<div class="textcard"><a href="/cmos/chips_memory_speed.html">memory/speeds</a></div>
<div class="textcard"><a href="/cmos/chips_sram_problems.html">memory/sram problems</a></div>
<div class="textcard"><a href="/cmos/chips_dram_speed_vs_energy.html">memory/dram speed vs energy</a></div>		     
<div class="textcard"><a href="https://www.allaboutcircuits.com/technical-articles/executing-commands-memory-dram-commands/">memory/dram executing commands</a></div>	     

<div class="textcard"><a href="/cmos/chips_myhdl.html">myhdl</a></div>
<div class="textcard"><a href="/cmos/chips_Mythic_notes.html">Mythic</a></div>

<div class="textcard"><a href="http://www.nangate.com/?page_id=22">nangate</a></div>
<div class="textcard"><a href="/cmos/chips_networking_protocols.html">networking protocols</a></div>
<div class="textcard"><a href="/cmos/chips_networking_TLS.html">networking/TLS</a></div>
<div class="textcard"><a href="https://slideslive.com/38921492/efficient-processing-of-deep-neural-network-from-algorithms-to-hardware-architectures">DNNs & hardware</a></div>
<div class="textcard"><a href="/cmos/chips_noise_analysis.html">noise</a></div>
<div class="textcard"><a href="/cmos/chips_noise_ground_planes_pcbs.html">noise, ground planes, pcbs</a></div>

<div class="textcard"><a href="https://theopenroadproject.org/">openroad</a></div>     
<div class="textcard"><a href="/cmos/chips_camera_optics_smartphone.html">optics</a></div>
<div class="textcard"><a href="/pdfs/optical-networking-intro.pdf">optical networking</a></div>

<div class="textcard"><a href="/cmos/chips_pass_transistors.html">pass transistors</a></div>
<div class="textcard"><a href="/cmos/chips_passive_component_symbols.html">passive component symbols</a></div>
<div class="textcard"><a href="/cmos/chips-pentium4-ibm.html">pentium4/ibm</a></div>
<div class="textcard"><a href="/cmos/chips_phase_locked_loops.html">plls</a></div>
<div class="textcard"><a href="http://www.anandtech.com/print/8223/an-introduction-to-semiconductor-physics-technology-and-industry">physics</a></div>
<div class="textcard"><a href="/cmos/chips_physics_linewidth.html">physics/linewidths</a></div>
<div class="textcard"><a href="/cmos/chips_popcount.html">popcount</a></div>
<div class="textcard"><a href="/cmos/chips_power.html">power</a></div>
<div class="textcard"><a href="/cmos/chips_probe_cards.html">probe cards</a></div>
<div class="textcard"><a href="/cmos/chips_pufs.html">pufs</a></div>
<div class="textcard"><a href="/cmos/chips_PUFs.html">pufs (more)</a></div>

<div class="textcard"><a href="/cmos/chips_quantum_computing.html">quantum computing</a></div>

<div class="textcard"><a href="/cmos/chips_recommendation_engine.html">recommendation systems</a></div>
<div class="textcard"><a href="/cmos/chips_rf_antennas.html">rf antennas</a></div>
<div class="textcard"><a href="/cmos/chips_rf_bluetooth_mesh_beacon.html">rf beacons (bluetooth)</a></div>
<div class="textcard"><a href="/cmos/chips_rf_maxwell_equations.html">rf/maxwell equations</a></div>
<div class="textcard"><a href="/cmos/chips_rf_wireless_protocols.html">rf/wireless protocols</a></div>
<div class="textcard"><a href="/cmos/chips_rf_nyquist_plots.html">rf/nyquist plots</a></div>
<div class="textcard"><a href="/cmos/_chips_rf_pole-splitting-miller-frequency-compensation.html">rf/pole splitting, miller frequency compensation</a></div>

<div class="textcard"><a href="https://blackhole12.com/blog/risc-is-fundamentally-unscalable/">risc architecture scalability</a></div>

<div class="textcard"><a href="/cmos/chips_RISC-V.html">risc-v</a></div>
<div class="textcard"><a href="/cmos/chips_RISC-V_from_scratch.html">risc-v from scratch</a></div>
<div class="textcard"><a href="/cmos/chips_CPU_RiscV_SweRV.html">risc-v/swerv</a></div>		     

<div class="textcard"><a href="/cmos/chips_sensors.html">sensors</a></div>
<div class="textcard"><a href="/cmos/chips_serdes_5nm.html">serdes (5nm)</a></div>
<div class="textcard"><a href="/cmos/chips_soft_magnets.html">soft magnets</a></div>
<div class="textcard"><a href="https://luaradio.io/new-to-sdr.html">software defined radio</a></div>
<div class="textcard"><a href="/cmos/chips_architecture_smart_processors.html">"smart processors"</a></div>
<div class="textcard"><a href="/cmos/static-logic.html">static logic</a></div>

<div class="textcard"><a href="/cmos/chips_testers_test_data.html">testers/test data</a></div>  
<div class="textcard"><a href="/cmos/_chips_memory-thin-film-selectors.html">thin films</a></div>
<div class="textcard"><a href="/cmos/chips_cpu_tomasulo_algorithm.html">tomasulo algorithm</div>	     
     
<div class="textcard"><a href="/cmos/chips_cpu_devtools_compilers.html">tools/compilers</a></div>  
<div class="textcard"><a href="/cmos/chips_devtools_circuitmaker.html">tools/circuitmaker</a></div>
<div class="textcard"><a href="/cmos/chips_eda_tools_mentor_cadence_synopsys.html">tools/mentor-cadence-synopsys</a></div>
<div class="textcard"><a href="https://github.com/banach-space/llvm-tutor">tools/llvm-tutor</a></div>
<div class="textcard"><a href="/cmos/chips_devtools_open_circuit_design.html">tools/open ckt design</a></div>
<div class="textcard"><a href="/cmos/chips_devtools_RTOS.html">tools/rtos</a></div>

<div class="textcard"><a href="/cmos/chips_devtools_Verilog_VHDL.html">vhdl, verilog</a></div>		     
<div class="textcard"><a href="/cmos/chips_verilog_shift_registers.html">verilog shift registers</a></div>
<div class="textcard"><a href="/cmos/chips_vibration_harvesting.html">vibration harvesting</a></div>

<div class="textcard"><a href="/cmos/chips_CPU_matrix_multiply_on_Skylake_with_AVX2.html">cpu, matrix multiply, skylake, avx2</a></div>

<div class="textcard"><a href="/cmos/chips_custom_processor.html">custom processors</a></div>
<div class="textcard"><a href="/cmos/chips_reinvent_the_processor.html">reinventing the processor</a></div>
<div class="textcard"><a href="/cmos/chips_dram_executing_commands_in_memory.html"dram executing commands in memory"></a></div>
<div class="textcard"><a href="/cmos/chips_embedded_electronics_benchmarks.html">embedded benchmarks</a></div>
<div class="textcard"><a href="/cmos/chips_schematic_editor.html">schematic editor</a></div>
<div class="textcard"><a href="/cmos/chips_findchips.html">findchips</a></div>			     
<div class="textcard"><a href="/cmos/chips_hailo_edge_deep_learning.html">hailo</a></div>
<div class="textcard"><a href="/cmos/chips_Sushi_Roll__A_CPU_research_kernel_with_minimal_noi.html">sushi roll</a></div>
<div class="textcard"><a href="/cmos/chips-how-to-diy-deeplearn-chip.html">DIY DL silicon</a></div>
<div class="textcard"><a href="/cmos/chips_universal_logic.html">universal logic</a></div>
<div class="textcard"><a href="/cmos/chips_upmem_cpu_inside_memory.html">upmem</a></div>
<div class="textcard"><a href="/cmos/chips_logic.html">logic</a></div>
</div>
<br>

<h4>This section is a series of snips (.png files) from a tutorial presentation by a semiconductor design modeling vendor.</h4>

<center>
<div class="textcard">
	<!-- <a href="/cmos/stdcell-cz>stdcells">std cells</a><br> -->
<div style="column-count: 3; column-width: 33%;">
<a href="/cmos/stdcell-cz/objective.png">objective</a><br>
<a href="/cmos/stdcell-cz/advanced-topics-syllabus.png">syllabus</a><br>
<a href="/cmos/stdcell-cz/overview.png">overview</a><br>
<a href="/cmos/stdcell-cz/delay-timing-constraints-setup-hold.png">setup time, hold time</a><br>
<a href="/cmos/stdcell-cz/analog-digital-bridging.png">characterization workflow (hi level)</a><br>

<a href="/cmos/stdcell-cz/input-files.png">input files (from accucell)</a><br>
<a href="/cmos/stdcell-cz/input-files-from-other-tools.png">input files (from other tools)</a><br>

<a href="/cmos/stdcell-cz/cell-cz-features.png">cz features</a><br>
<a href="/cmos/stdcell-cz/cell-library-features.png">cell library</a><br>

<a href="/cmos/stdcell-cz/inverter.png">inverter</a><br>
<a href="/cmos/stdcell-cz/inverter-digital.png">inverter (digital)</a><br>

<a href="/cmos/stdcell-cz/cell-library-features.png">Cell Library Features</a><br>
<a href="/cmos/stdcell-cz/cell-library-measures.png">cell library - measures</a><br>
<a href="/cmos/stdcell-cz/cell-library-quality.png">cell library - quality</a><br>
<a href="/cmos/stdcell-cz/stdcell-libs-features.png">Std Cell Lib Features</a><br>

<a href="/cmos/stdcell-cz/tools.png">Input Files</a><br>
<a href="/cmos/stdcell-cz/liberty-sta-usage.png">Liberty Format: STA Usage</a><br>


<strong>LIBRARY FILES:</strong><br>
<a href="/cmos/stdcell-cz/liberty-file-and2-datasheet.png">liberty file specs</a><br>
<a href="/cmos/stdcell-cz/liberty-file-cell-features.png">liberty file - cells</a><br>
<a href="/cmos/stdcell-cz/liberty-file-format.png">libfile format</a><br>
<a href="/cmos/stdcell-cz/liberty-file-level-features.png">libfile level features</a><br>
<a href="/cmos/stdcell-cz/liberty-file-op-conditions.png">libfile op conditions</a><br>
<a href="/cmos/stdcell-cz/liberty-file-output-load-limits.png">libfile output load limits</a><br>
<a href="/cmos/stdcell-cz/liberty-file-pin-features.png">libfile pins</a><br>
<a href="/cmos/stdcell-cz/liberty-sta-usage.png">libfile STA</a><br>
<a href="/cmos/stdcell-cz/libfile-d-flipflop-type-ff.png">libfile d-flipflop</a><br>
<a href="/cmos/stdcell-cz/libfile-flipflop-state-table.png">libfile flipflop state table</a><br>
<strong>DELAY TIMING:</strong><br>
<a href="/cmos/stdcell-cz/delay-connect.png">delay - connect</a><br>
<a href="/cmos/stdcell-cz/delay-equation.png">delay equation</a><br>
<a href="/cmos/stdcell-cz/delay-interconnect.png">delay interconnect</a><br>
<a href="/cmos/stdcell-cz/delay-intrinsic-vs-transition.png">delays intrinsic v transition</a><br>
<a href="/cmos/stdcell-cz/delay-model-intro.png">delay model (intro)</a><br>
<a href="/cmos/stdcell-cz/delay-scaling.png">delay scaling</a><br>
<a href="/cmos/stdcell-cz/delay-slew-model.png">delay slew model</a><br>
<a href="/cmos/stdcell-cz/delay-slope-features.png">libfile delay slope</a><br>
<strong>DELAY/TIMING ARCS:</strong><br>
<a href="/cmos/stdcell-cz/delay-timing-arcs-combinational.png">delay timing arcs</a><br>
<a href="/cmos/stdcell-cz/delay-timing-arcs-concepts-p2.png">concepts p2</a><br>
<a href="/cmos/stdcell-cz/delay-timing-arcs-concepts.png">concepts</a><br>       
<a href="/cmos/stdcell-cz/delay-timing-arcs-edge-clear-p2.png">edge clear p2</a><br>	       
<a href="/cmos/stdcell-cz/delay-timing-arcs-edge-clear.png">edge clear</a><br>  
<a href="/cmos/stdcell-cz/delay-timing-arcs-edge-preset-p2.png">edge preset p2</a><br>	       
<a href="/cmos/stdcell-cz/delay-timing-arcs-edge-preset.png">edge preset</a><br>
<a href="/cmos/stdcell-cz/delay-timing-arcs-edge-sensitive.png">edge sensitive</a><br>      
<a href="/cmos/stdcell-cz/delay-timing-arcs-lookup-tables.png">lookup tables</a><br>
<a href="/cmos/stdcell-cz/delay-timing-arcs-lookup-tables-templates.png">lookup table templates</a><br>
<a href="/cmos/stdcell-cz/delay-timing-arcs-lookup-tables-value-assign.png">lookup table assignments</a><br>
<a href="/cmos/stdcell-cz/delay-timing-arcs.png">timing arcs</a><br>
<a href="/cmos/stdcell-cz/delay-timing-arcs-sequential.png">sequential</a><br>   
<a href="/cmos/stdcell-cz/delay-timing-arcs-single-vs-multi-pins.png">single vs multi pins</a><br>	       
<a href="/cmos/stdcell-cz/delay-timing-arcs-tristate.png">tristate</a><br>
<a href="/cmos/stdcell-cz/delay-timing-constraints.png">constraints</a><br>
<a href="/cmos/stdcell-cz/delay-timing-constraints-recovery.png">constraints - recovery</a><br>
<a href="/cmos/stdcell-cz/delay-timing-constraints-removal.png">constraints - removal</a><br>
<a href="/cmos/stdcell-cz/stdcell-libs-features.png">stdcell libs</a><br>
<strong>POWER</strong><br>
<a href="/cmos/stdcell-cz/power-models-intro.png">power syllabus</a><br>
<a href="/cmos/stdcell-cz/power-intro.png">components</a><br>
<a href="/cmos/stdcell-cz/overview.png">overview</a><br>
<a href="/cmos/stdcell-cz/power-internal-formula.png">internal formula</a><br>
<a href="/cmos/stdcell-cz/power-pin-output.png">output pin power</a><br>
<a href="/cmos/stdcell-cz/power-clock-pin.png">clock pin power</a><br>
<a href="/cmos/stdcell-cz/power-internal-table.png">internal table</a><br>
<a href="/cmos/stdcell-cz/power-leakage-shortckt-defs.png">what is leakage? what is short-ckt?</a><br>
<a href="/cmos/stdcell-cz/power-leakage-state-dependent.png">leakage - state-dependent</a><br>
<a href="/cmos/stdcell-cz/power-lookup-tables.png">l/u tables</a><br>
<a href="/cmos/stdcell-cz/power-lookup-tables-format.png">l/u tables - format</a><br>
<a href="/cmos/stdcell-cz/power-lookup-tables-modeling.png">l/u tables - modeling</a><br>
<a href="/cmos/stdcell-cz/power-switching-calc-example.png">switching power</a><br>
<a href="/cmos/stdcell-cz/power-switching-defs.png">switching - defs</a><br>
<a href="/cmos/stdcell-cz/power-switching-calc.png">switching - math</a><br>


</div>
</div>
</center>
<br>

<h4>This section (on GPUs) is a mashup of different formats from a 1H'2019 Google Keep archive, which doesn't export easily. (Work in progress.)</h4>

<div style="column-count: 3;">

<div class="textcard">
<a href="/cmos/gpus/GPU_Baidu.html">baidu</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_memory.html">memories</a><br>  
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_silicon.html">silicon</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_benchmarks.html">benchmarks</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_microbenchmarking.html">microbenchmarks - nV Volta</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_software1.html">research.google.com</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/gpu-best-practices-2017.html">best practices</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_neuromem.html">neuromem</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_Software2.html">software (more)</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_deeplearning_surve.html">surve</a><br>   
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_servers.html">tbd</a><br>		    
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_software_database.html">tbd</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_graphcore.html">graphcore</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPUs.html">gpus</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_Software.html">software (even more)</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_HPC_oil_gas.html">hpc, oil, gas</a><br> 
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_silicon1.html">silicon (more)</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_software_NCCL.html">ncll</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_interconnect.html">interconnect</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_silicon_3D_memory_Tetris.html">tetris 3d mem</a><br>  
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_Tensor_Contractions.html">tensor contractions</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_memory_3D_heat.html">3d memory heat</a><br>
</div>
<div class="textcard">
<a href="/cmos/gpus/GPU_silicon_benchmarks.html">silcon benchmarks</a><br>
</div>
<!--
<div class="textcard">
<a href="/cmos/static-logic.html">static-logic</a><br>
</div>
-->
<!--
<div class="textcard">
<a href="/cmos/test.html">test</a><br>
</div>
-->
<!--
<div class="textcard">
<a href="/cmos/transmission-gates.html">transmission gates  (illustrations)</a><br>
</div>
-->
<!--
<div class="textcard">
<a href="/cmos/well.html">wells (illustrations)</a><br>
</div>
-->
</div>

<br>


<h4>This section comes from "Computer Architecture - A Quantitative Approach (5th ed)."</h4>

<div style="column-count: 3;">
<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch01.pdf">CPUs: Fundamentals</a><br>
	Classifications<br> 	Technology Trends<br>		Power/Energy Trends<br>
	Cost Trends<br>			Dependability<br>			Benchmarking<br>
	Design Principles<br>	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch02.pdf">CPUs: Memory Hierarchy Design</a><br>
	10 Cache Optimization Tactics<br>		Technologies<br>
	Protection<br>							Hierarchy Design<br>
	Analysis: Cortex-A8 vs Core i7<br>		Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch03.pdf">CPUs: **Instruction** Parallelism</a><br>
	Concepts<br>							Compiler Techniques<br>
	Advanced Branch Prediction<br>			Dynamic Scheduling<br>
	Hardware-based Speculation<br>			Tactic: Multiple-Issue, Static Scheduling<br>
	Tactic: Multiple-Issue, Static Scheduling & Speculation<br>
											Limitations<br>
	Multithreading<br>						Analysis: Cortex-A8 vs Core i7<br>
	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch04.pdf">CPUs: **Data** Parallelism</a><br>
	Vector Architectures<br>				SIMD Multimedia Instructions<br>
	Graphics Processing Units<br>			Loop-Level Parallelism<br>
	Analysis: Mobile vs Server GPUs<br>		Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch05.pdf">CPUs: Thread Parallelism</a><br>
	Centralized Shared-Memory Designs<br>	Symmetric Shared-Memory Performance<br>
	Distributed Shared-Memory & Directory-Based Coherence<br>
											Memory Consistency<br>
	Examples: Multicore CPUs<br>			Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch06.pdf">CPUs: Warehouse-Level Scaling</a><br>
	Workloads<br>							Architectures<br>
	Physical Infrastructure Factors<br>		Cloud Computing<br>
	Example: Google Data Center<br>			Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-apxA.pdf">CPUs: Instruction Sets</a><br>
	Classifications<br>			Memory Addressing<br>		Operands<br>
	Operations<br>				Control Flow<br>			Encoding<br>
	Compilers<br>				Example: MIPS<br>			Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-apxB.pdf">CPUs: Memory Hierarchy Review</a><br>
	Cache Performance<br>		Basic Cache Optmizations<br>	Virtual Memory<br>
	Protection<br>				Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-apxC.pdf">CPUs: Pipelining</a><br>
	Hazards<br>						Implementation<br>		Example: MIPS multicycle ops<br>
	Example: MIPS R4000 pipe<br>	Issues<br>
</div>

<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-indx.pdf">CPUs: Index</a><br>
</div>
</div>
<br>

</div>