$date
	Sun Oct 27 01:12:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex3_tb $end
$var wire 8 ! Q [7:0] $end
$var parameter 32 " N $end
$var reg 1 # CK $end
$var reg 1 $ CLR $end
$var reg 8 % D [7:0] $end
$var reg 1 & PR $end
$scope module uut $end
$var wire 1 # CK $end
$var wire 1 $ CLR $end
$var wire 8 ' D [7:0] $end
$var wire 1 & PR $end
$var wire 8 ( Q [7:0] $end
$var parameter 32 ) N $end
$scope begin genblk1[0] $end
$var parameter 2 * i $end
$scope module ff $end
$var wire 1 + CK $end
$var wire 1 $ CLR $end
$var wire 1 # D $end
$var wire 1 & PR $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 - i $end
$scope module ff $end
$var wire 1 . CK $end
$var wire 1 $ CLR $end
$var wire 1 # D $end
$var wire 1 & PR $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 0 i $end
$scope module ff $end
$var wire 1 1 CK $end
$var wire 1 $ CLR $end
$var wire 1 # D $end
$var wire 1 & PR $end
$var reg 1 2 Q $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 3 i $end
$scope module ff $end
$var wire 1 4 CK $end
$var wire 1 $ CLR $end
$var wire 1 # D $end
$var wire 1 & PR $end
$var reg 1 5 Q $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 6 i $end
$scope module ff $end
$var wire 1 7 CK $end
$var wire 1 $ CLR $end
$var wire 1 # D $end
$var wire 1 & PR $end
$var reg 1 8 Q $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 9 i $end
$scope module ff $end
$var wire 1 : CK $end
$var wire 1 $ CLR $end
$var wire 1 # D $end
$var wire 1 & PR $end
$var reg 1 ; Q $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 < i $end
$scope module ff $end
$var wire 1 = CK $end
$var wire 1 $ CLR $end
$var wire 1 # D $end
$var wire 1 & PR $end
$var reg 1 > Q $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 ? i $end
$scope module ff $end
$var wire 1 @ CK $end
$var wire 1 $ CLR $end
$var wire 1 # D $end
$var wire 1 & PR $end
$var reg 1 A Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 ?
b110 <
b101 9
b100 6
b11 3
b10 0
b1 -
b0 *
b1000 )
b1000 "
$end
#0
$dumpvars
xA
x@
x>
x=
x;
x:
x8
x7
x5
x4
x2
x1
x/
x.
x,
x+
bx (
bx '
1&
bx %
0$
0#
bx !
$end
#10
1#
#20
0#
1$
#30
1#
#40
0,
0/
05
08
0;
0>
b0x00 !
b0x00 (
0A
0+
0.
11
04
07
0:
0=
0@
0#
b100 %
b100 '
#50
1#
#60
1+
0#
b101 %
b101 '
#70
1#
#80
0+
1.
0#
b110 %
b110 '
#90
1#
#100
1+
0#
b111 %
b111 '
#110
1#
#120
0#
