# ðŸ” 4-Bit Comparator
```markdown
# 4-Bit Comparator (Structural VHDL - Xilinx ISE)
This project implements a **4-bit digital comparator** in **structural VHDL**, using basic logic gate components like `XNOR`, `AND`, `NOT`, and `OR`. The design was created and simulated using **Xilinx ISE**.

### ðŸŽ¯ Objective

Compare two 4-bit binary numbers (`A` and `B`) and output:
- `G` = 1 if A > B
- `E` = 1 if A = B
- `L` = 1 if A < B

### ðŸ§© Design Summary

- **VHDL Style**: Structural
- **Components Used**: NOT, AND (2- to 5-input), OR4, XNOR
- **Tools**: Xilinx ISE, ISim
- **Testbench**: Included and simulates multiple input cases

# ðŸ“‚ Files

07_Comparator_4_Bit/
â”œâ”€â”€ structural/
â”‚ â”œâ”€â”€ comparator_4bit.vhd # Top-level structural comparator
â”‚ â”œâ”€â”€ components/
â”‚ â”‚ â”œâ”€â”€ and_gate.vhd # 2-input AND gate component
â”‚ â”‚ â”œâ”€â”€ and3_gate.vhd # 3-input AND gate component
â”‚ â”‚ â”œâ”€â”€ and4_gate.vhd # 4-input AND gate component
â”‚ â”‚ â”œâ”€â”€ and5_gate.vhd # 5-input AND gate component
â”‚ â”‚ â”œâ”€â”€ not_gate.vhd # NOT gate component
â”‚ â”‚ â”œâ”€â”€ or4_gate.vhd # 4-input OR gate component
â”‚ â”‚ â”œâ”€â”€ xnor_gate.vhd # XNOR gate component
â”‚ â”œâ”€â”€ comparator_4bit_tb.vhd # Testbench
â”‚ â””â”€â”€ README.md

## ðŸ§ª Simulation Results

The testbench applies various input combinations to verify the comparator's functionality. Below are some sample results:

| A     | B     | G | E | L |
|-------|-------|---|---|---|
| 0100  | 1000  | 0 | 0 | 1 |
| 0000  | 0000  | 0 | 1 | 0 |
| 1100  | 1000  | 1 | 0 | 0 |
| 0110  | 0010  | 1 | 0 | 0 |
| 1111  | 1111  | 0 | 1 | 0 |
| 0001  | 0000  | 1 | 0 | 0 |
| 1110  | 1110  | 0 | 1 | 0 |
| 1100  | 0101  | 1 | 0 | 0 |

## ðŸ“ Learnings

- Gained hands-on experience in structural VHDL design.
- Understood the implementation of basic logic gates and their integration into a larger system.
- Learned to create and utilize testbenches for verifying digital designs.

ðŸ§‘â€ðŸ’» Author
Sanjida Orin Tawhid
