// Seed: 387879661
module module_0 ();
  wire id_1;
  wor id_2, id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2
    , id_5,
    output wire id_3
);
  wor id_6, id_7, id_8, id_9, id_10;
  id_11(
      .id_0(id_1),
      .id_1((1)),
      .id_2(id_2 << id_8),
      .id_3(id_9),
      .id_4(id_5),
      .id_5(id_6),
      .id_6(1),
      .id_7(1'h0 - id_9)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
