// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_14 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
input  [17:0] p_read24;
input  [17:0] p_read25;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_436_p2;
reg   [0:0] icmp_ln86_reg_1428;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1428_pp0_iter3_reg;
wire   [0:0] icmp_ln86_364_fu_442_p2;
reg   [0:0] icmp_ln86_364_reg_1439;
wire   [0:0] icmp_ln86_365_fu_448_p2;
reg   [0:0] icmp_ln86_365_reg_1444;
reg   [0:0] icmp_ln86_365_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_365_reg_1444_pp0_iter2_reg;
wire   [0:0] icmp_ln86_366_fu_454_p2;
reg   [0:0] icmp_ln86_366_reg_1450;
wire   [0:0] icmp_ln86_367_fu_460_p2;
reg   [0:0] icmp_ln86_367_reg_1456;
reg   [0:0] icmp_ln86_367_reg_1456_pp0_iter1_reg;
wire   [0:0] icmp_ln86_368_fu_466_p2;
reg   [0:0] icmp_ln86_368_reg_1462;
reg   [0:0] icmp_ln86_368_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_368_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_368_reg_1462_pp0_iter3_reg;
wire   [0:0] icmp_ln86_369_fu_472_p2;
reg   [0:0] icmp_ln86_369_reg_1468;
reg   [0:0] icmp_ln86_369_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_369_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_369_reg_1468_pp0_iter3_reg;
wire   [0:0] icmp_ln86_370_fu_478_p2;
reg   [0:0] icmp_ln86_370_reg_1474;
wire   [0:0] icmp_ln86_371_fu_484_p2;
reg   [0:0] icmp_ln86_371_reg_1480;
reg   [0:0] icmp_ln86_371_reg_1480_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1403_fu_500_p2;
reg   [0:0] icmp_ln86_1403_reg_1486;
reg   [0:0] icmp_ln86_1403_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1403_reg_1486_pp0_iter2_reg;
wire   [0:0] icmp_ln86_373_fu_506_p2;
reg   [0:0] icmp_ln86_373_reg_1493;
reg   [0:0] icmp_ln86_373_reg_1493_pp0_iter1_reg;
reg   [0:0] icmp_ln86_373_reg_1493_pp0_iter2_reg;
reg   [0:0] icmp_ln86_373_reg_1493_pp0_iter3_reg;
wire   [0:0] icmp_ln86_374_fu_512_p2;
reg   [0:0] icmp_ln86_374_reg_1499;
reg   [0:0] icmp_ln86_374_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln86_374_reg_1499_pp0_iter2_reg;
reg   [0:0] icmp_ln86_374_reg_1499_pp0_iter3_reg;
wire   [0:0] icmp_ln86_375_fu_518_p2;
reg   [0:0] icmp_ln86_375_reg_1505;
reg   [0:0] icmp_ln86_375_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_375_reg_1505_pp0_iter2_reg;
reg   [0:0] icmp_ln86_375_reg_1505_pp0_iter3_reg;
reg   [0:0] icmp_ln86_375_reg_1505_pp0_iter4_reg;
wire   [0:0] icmp_ln86_376_fu_524_p2;
reg   [0:0] icmp_ln86_376_reg_1511;
reg   [0:0] icmp_ln86_376_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_376_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_376_reg_1511_pp0_iter3_reg;
reg   [0:0] icmp_ln86_376_reg_1511_pp0_iter4_reg;
reg   [0:0] icmp_ln86_376_reg_1511_pp0_iter5_reg;
wire   [0:0] icmp_ln86_377_fu_530_p2;
reg   [0:0] icmp_ln86_377_reg_1517;
reg   [0:0] icmp_ln86_377_reg_1517_pp0_iter1_reg;
reg   [0:0] icmp_ln86_377_reg_1517_pp0_iter2_reg;
reg   [0:0] icmp_ln86_377_reg_1517_pp0_iter3_reg;
reg   [0:0] icmp_ln86_377_reg_1517_pp0_iter4_reg;
reg   [0:0] icmp_ln86_377_reg_1517_pp0_iter5_reg;
reg   [0:0] icmp_ln86_377_reg_1517_pp0_iter6_reg;
wire   [0:0] icmp_ln86_378_fu_536_p2;
reg   [0:0] icmp_ln86_378_reg_1523;
reg   [0:0] icmp_ln86_378_reg_1523_pp0_iter1_reg;
wire   [0:0] icmp_ln86_379_fu_542_p2;
reg   [0:0] icmp_ln86_379_reg_1528;
wire   [0:0] icmp_ln86_380_fu_548_p2;
reg   [0:0] icmp_ln86_380_reg_1533;
reg   [0:0] icmp_ln86_380_reg_1533_pp0_iter1_reg;
wire   [0:0] icmp_ln86_381_fu_554_p2;
reg   [0:0] icmp_ln86_381_reg_1538;
reg   [0:0] icmp_ln86_381_reg_1538_pp0_iter1_reg;
wire   [0:0] icmp_ln86_382_fu_560_p2;
reg   [0:0] icmp_ln86_382_reg_1543;
reg   [0:0] icmp_ln86_382_reg_1543_pp0_iter1_reg;
reg   [0:0] icmp_ln86_382_reg_1543_pp0_iter2_reg;
wire   [0:0] icmp_ln86_383_fu_566_p2;
reg   [0:0] icmp_ln86_383_reg_1548;
reg   [0:0] icmp_ln86_383_reg_1548_pp0_iter1_reg;
reg   [0:0] icmp_ln86_383_reg_1548_pp0_iter2_reg;
wire   [0:0] icmp_ln86_384_fu_572_p2;
reg   [0:0] icmp_ln86_384_reg_1553;
reg   [0:0] icmp_ln86_384_reg_1553_pp0_iter1_reg;
reg   [0:0] icmp_ln86_384_reg_1553_pp0_iter2_reg;
reg   [0:0] icmp_ln86_384_reg_1553_pp0_iter3_reg;
wire   [0:0] icmp_ln86_385_fu_578_p2;
reg   [0:0] icmp_ln86_385_reg_1558;
reg   [0:0] icmp_ln86_385_reg_1558_pp0_iter1_reg;
reg   [0:0] icmp_ln86_385_reg_1558_pp0_iter2_reg;
reg   [0:0] icmp_ln86_385_reg_1558_pp0_iter3_reg;
wire   [0:0] icmp_ln86_386_fu_584_p2;
reg   [0:0] icmp_ln86_386_reg_1563;
reg   [0:0] icmp_ln86_386_reg_1563_pp0_iter1_reg;
reg   [0:0] icmp_ln86_386_reg_1563_pp0_iter2_reg;
reg   [0:0] icmp_ln86_386_reg_1563_pp0_iter3_reg;
wire   [0:0] icmp_ln86_387_fu_590_p2;
reg   [0:0] icmp_ln86_387_reg_1568;
reg   [0:0] icmp_ln86_387_reg_1568_pp0_iter1_reg;
reg   [0:0] icmp_ln86_387_reg_1568_pp0_iter2_reg;
reg   [0:0] icmp_ln86_387_reg_1568_pp0_iter3_reg;
reg   [0:0] icmp_ln86_387_reg_1568_pp0_iter4_reg;
wire   [0:0] icmp_ln86_388_fu_596_p2;
reg   [0:0] icmp_ln86_388_reg_1573;
reg   [0:0] icmp_ln86_388_reg_1573_pp0_iter1_reg;
reg   [0:0] icmp_ln86_388_reg_1573_pp0_iter2_reg;
reg   [0:0] icmp_ln86_388_reg_1573_pp0_iter3_reg;
reg   [0:0] icmp_ln86_388_reg_1573_pp0_iter4_reg;
wire   [0:0] icmp_ln86_389_fu_602_p2;
reg   [0:0] icmp_ln86_389_reg_1578;
reg   [0:0] icmp_ln86_389_reg_1578_pp0_iter1_reg;
reg   [0:0] icmp_ln86_389_reg_1578_pp0_iter2_reg;
reg   [0:0] icmp_ln86_389_reg_1578_pp0_iter3_reg;
reg   [0:0] icmp_ln86_389_reg_1578_pp0_iter4_reg;
wire   [0:0] icmp_ln86_390_fu_608_p2;
reg   [0:0] icmp_ln86_390_reg_1583;
reg   [0:0] icmp_ln86_390_reg_1583_pp0_iter1_reg;
reg   [0:0] icmp_ln86_390_reg_1583_pp0_iter2_reg;
reg   [0:0] icmp_ln86_390_reg_1583_pp0_iter3_reg;
reg   [0:0] icmp_ln86_390_reg_1583_pp0_iter4_reg;
reg   [0:0] icmp_ln86_390_reg_1583_pp0_iter5_reg;
wire   [0:0] icmp_ln86_391_fu_614_p2;
reg   [0:0] icmp_ln86_391_reg_1588;
reg   [0:0] icmp_ln86_391_reg_1588_pp0_iter1_reg;
reg   [0:0] icmp_ln86_391_reg_1588_pp0_iter2_reg;
reg   [0:0] icmp_ln86_391_reg_1588_pp0_iter3_reg;
reg   [0:0] icmp_ln86_391_reg_1588_pp0_iter4_reg;
reg   [0:0] icmp_ln86_391_reg_1588_pp0_iter5_reg;
wire   [0:0] icmp_ln86_392_fu_620_p2;
reg   [0:0] icmp_ln86_392_reg_1593;
reg   [0:0] icmp_ln86_392_reg_1593_pp0_iter1_reg;
reg   [0:0] icmp_ln86_392_reg_1593_pp0_iter2_reg;
reg   [0:0] icmp_ln86_392_reg_1593_pp0_iter3_reg;
reg   [0:0] icmp_ln86_392_reg_1593_pp0_iter4_reg;
reg   [0:0] icmp_ln86_392_reg_1593_pp0_iter5_reg;
reg   [0:0] icmp_ln86_392_reg_1593_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_626_p2;
reg   [0:0] and_ln102_reg_1598;
reg   [0:0] and_ln102_reg_1598_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1598_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_637_p2;
reg   [0:0] and_ln104_reg_1608;
wire   [0:0] and_ln102_351_fu_642_p2;
reg   [0:0] and_ln102_351_reg_1614;
wire   [0:0] and_ln104_71_fu_651_p2;
reg   [0:0] and_ln104_71_reg_1621;
wire   [0:0] and_ln102_355_fu_656_p2;
reg   [0:0] and_ln102_355_reg_1626;
wire   [0:0] and_ln102_356_fu_666_p2;
reg   [0:0] and_ln102_356_reg_1632;
wire   [0:0] or_ln117_fu_682_p2;
reg   [0:0] or_ln117_reg_1638;
wire   [0:0] xor_ln104_fu_688_p2;
reg   [0:0] xor_ln104_reg_1643;
wire   [0:0] and_ln102_352_fu_693_p2;
reg   [0:0] and_ln102_352_reg_1649;
wire   [0:0] and_ln104_72_fu_702_p2;
reg   [0:0] and_ln104_72_reg_1655;
reg   [0:0] and_ln104_72_reg_1655_pp0_iter3_reg;
wire   [0:0] and_ln102_357_fu_712_p2;
reg   [0:0] and_ln102_357_reg_1661;
wire   [3:0] select_ln117_360_fu_813_p3;
reg   [3:0] select_ln117_360_reg_1666;
wire   [0:0] or_ln117_344_fu_820_p2;
reg   [0:0] or_ln117_344_reg_1671;
wire   [0:0] and_ln102_350_fu_825_p2;
reg   [0:0] and_ln102_350_reg_1677;
wire   [0:0] and_ln104_70_fu_834_p2;
reg   [0:0] and_ln104_70_reg_1683;
wire   [0:0] and_ln102_353_fu_839_p2;
reg   [0:0] and_ln102_353_reg_1689;
wire   [0:0] and_ln102_359_fu_853_p2;
reg   [0:0] and_ln102_359_reg_1695;
wire   [0:0] or_ln117_348_fu_927_p2;
reg   [0:0] or_ln117_348_reg_1701;
wire   [3:0] select_ln117_366_fu_941_p3;
reg   [3:0] select_ln117_366_reg_1706;
wire   [0:0] and_ln104_73_fu_954_p2;
reg   [0:0] and_ln104_73_reg_1711;
wire   [0:0] and_ln102_354_fu_959_p2;
reg   [0:0] and_ln102_354_reg_1716;
reg   [0:0] and_ln102_354_reg_1716_pp0_iter5_reg;
wire   [0:0] and_ln104_74_fu_968_p2;
reg   [0:0] and_ln104_74_reg_1723;
reg   [0:0] and_ln104_74_reg_1723_pp0_iter5_reg;
reg   [0:0] and_ln104_74_reg_1723_pp0_iter6_reg;
wire   [0:0] and_ln102_360_fu_983_p2;
reg   [0:0] and_ln102_360_reg_1729;
wire   [0:0] or_ln117_353_fu_1066_p2;
reg   [0:0] or_ln117_353_reg_1734;
wire   [4:0] select_ln117_372_fu_1078_p3;
reg   [4:0] select_ln117_372_reg_1739;
wire   [0:0] or_ln117_355_fu_1086_p2;
reg   [0:0] or_ln117_355_reg_1744;
wire   [0:0] or_ln117_357_fu_1092_p2;
reg   [0:0] or_ln117_357_reg_1750;
reg   [0:0] or_ln117_357_reg_1750_pp0_iter5_reg;
wire   [0:0] or_ln117_359_fu_1168_p2;
reg   [0:0] or_ln117_359_reg_1758;
wire   [4:0] select_ln117_378_fu_1181_p3;
reg   [4:0] select_ln117_378_reg_1763;
wire   [0:0] or_ln117_363_fu_1243_p2;
reg   [0:0] or_ln117_363_reg_1768;
wire   [4:0] select_ln117_382_fu_1257_p3;
reg   [4:0] select_ln117_382_reg_1773;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_490_p4;
wire   [0:0] xor_ln104_175_fu_632_p2;
wire   [0:0] xor_ln104_177_fu_646_p2;
wire   [0:0] xor_ln104_181_fu_661_p2;
wire   [0:0] and_ln102_379_fu_671_p2;
wire   [0:0] and_ln102_364_fu_676_p2;
wire   [0:0] xor_ln104_178_fu_697_p2;
wire   [0:0] xor_ln104_182_fu_707_p2;
wire   [0:0] and_ln102_380_fu_725_p2;
wire   [0:0] and_ln102_363_fu_717_p2;
wire   [0:0] xor_ln117_fu_735_p2;
wire   [1:0] zext_ln117_fu_741_p1;
wire   [1:0] select_ln117_fu_745_p3;
wire   [1:0] select_ln117_355_fu_752_p3;
wire   [0:0] and_ln102_365_fu_721_p2;
wire   [2:0] zext_ln117_39_fu_759_p1;
wire   [0:0] or_ln117_340_fu_763_p2;
wire   [2:0] select_ln117_356_fu_768_p3;
wire   [0:0] or_ln117_341_fu_775_p2;
wire   [0:0] and_ln102_366_fu_730_p2;
wire   [2:0] select_ln117_357_fu_779_p3;
wire   [0:0] or_ln117_342_fu_787_p2;
wire   [2:0] select_ln117_358_fu_793_p3;
wire   [2:0] select_ln117_359_fu_801_p3;
wire   [3:0] zext_ln117_40_fu_809_p1;
wire   [0:0] xor_ln104_176_fu_829_p2;
wire   [0:0] xor_ln104_183_fu_844_p2;
wire   [0:0] and_ln102_381_fu_862_p2;
wire   [0:0] and_ln102_358_fu_849_p2;
wire   [0:0] and_ln102_367_fu_858_p2;
wire   [0:0] or_ln117_343_fu_877_p2;
wire   [0:0] and_ln102_368_fu_867_p2;
wire   [3:0] select_ln117_361_fu_882_p3;
wire   [0:0] or_ln117_345_fu_889_p2;
wire   [3:0] select_ln117_362_fu_894_p3;
wire   [0:0] or_ln117_346_fu_901_p2;
wire   [0:0] and_ln102_369_fu_872_p2;
wire   [3:0] select_ln117_363_fu_905_p3;
wire   [0:0] or_ln117_347_fu_913_p2;
wire   [3:0] select_ln117_364_fu_919_p3;
wire   [3:0] select_ln117_365_fu_933_p3;
wire   [0:0] xor_ln104_179_fu_949_p2;
wire   [0:0] xor_ln104_180_fu_963_p2;
wire   [0:0] xor_ln104_184_fu_973_p2;
wire   [0:0] and_ln102_382_fu_988_p2;
wire   [0:0] xor_ln104_185_fu_978_p2;
wire   [0:0] and_ln102_383_fu_1002_p2;
wire   [0:0] and_ln102_370_fu_993_p2;
wire   [0:0] or_ln117_349_fu_1012_p2;
wire   [3:0] select_ln117_367_fu_1017_p3;
wire   [0:0] and_ln102_371_fu_998_p2;
wire   [4:0] zext_ln117_41_fu_1024_p1;
wire   [0:0] or_ln117_350_fu_1028_p2;
wire   [4:0] select_ln117_368_fu_1033_p3;
wire   [0:0] or_ln117_351_fu_1040_p2;
wire   [0:0] and_ln102_372_fu_1007_p2;
wire   [4:0] select_ln117_369_fu_1044_p3;
wire   [0:0] or_ln117_352_fu_1052_p2;
wire   [4:0] select_ln117_370_fu_1058_p3;
wire   [4:0] select_ln117_371_fu_1070_p3;
wire   [0:0] xor_ln104_186_fu_1096_p2;
wire   [0:0] and_ln102_384_fu_1109_p2;
wire   [0:0] and_ln102_361_fu_1101_p2;
wire   [0:0] and_ln102_373_fu_1105_p2;
wire   [0:0] or_ln117_354_fu_1124_p2;
wire   [0:0] and_ln102_374_fu_1114_p2;
wire   [4:0] select_ln117_373_fu_1129_p3;
wire   [0:0] or_ln117_356_fu_1136_p2;
wire   [4:0] select_ln117_374_fu_1141_p3;
wire   [0:0] and_ln102_375_fu_1119_p2;
wire   [4:0] select_ln117_375_fu_1148_p3;
wire   [0:0] or_ln117_358_fu_1156_p2;
wire   [4:0] select_ln117_376_fu_1161_p3;
wire   [4:0] select_ln117_377_fu_1173_p3;
wire   [0:0] xor_ln104_187_fu_1189_p2;
wire   [0:0] and_ln102_385_fu_1198_p2;
wire   [0:0] and_ln102_362_fu_1194_p2;
wire   [0:0] and_ln102_376_fu_1203_p2;
wire   [0:0] or_ln117_360_fu_1213_p2;
wire   [0:0] or_ln117_361_fu_1218_p2;
wire   [0:0] and_ln102_377_fu_1208_p2;
wire   [4:0] select_ln117_379_fu_1222_p3;
wire   [0:0] or_ln117_362_fu_1229_p2;
wire   [4:0] select_ln117_380_fu_1235_p3;
wire   [4:0] select_ln117_381_fu_1249_p3;
wire   [0:0] xor_ln104_188_fu_1265_p2;
wire   [0:0] and_ln102_386_fu_1270_p2;
wire   [0:0] and_ln102_378_fu_1275_p2;
wire   [0:0] or_ln117_364_fu_1280_p2;
wire   [10:0] agg_result_fu_1292_p65;
wire   [4:0] agg_result_fu_1292_p66;
wire   [10:0] agg_result_fu_1292_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
reg   [17:0] p_read24_int_reg;
reg   [17:0] p_read25_int_reg;
wire   [4:0] agg_result_fu_1292_p1;
wire   [4:0] agg_result_fu_1292_p3;
wire   [4:0] agg_result_fu_1292_p5;
wire   [4:0] agg_result_fu_1292_p7;
wire   [4:0] agg_result_fu_1292_p9;
wire   [4:0] agg_result_fu_1292_p11;
wire   [4:0] agg_result_fu_1292_p13;
wire   [4:0] agg_result_fu_1292_p15;
wire   [4:0] agg_result_fu_1292_p17;
wire   [4:0] agg_result_fu_1292_p19;
wire   [4:0] agg_result_fu_1292_p21;
wire   [4:0] agg_result_fu_1292_p23;
wire   [4:0] agg_result_fu_1292_p25;
wire   [4:0] agg_result_fu_1292_p27;
wire   [4:0] agg_result_fu_1292_p29;
wire   [4:0] agg_result_fu_1292_p31;
wire  signed [4:0] agg_result_fu_1292_p33;
wire  signed [4:0] agg_result_fu_1292_p35;
wire  signed [4:0] agg_result_fu_1292_p37;
wire  signed [4:0] agg_result_fu_1292_p39;
wire  signed [4:0] agg_result_fu_1292_p41;
wire  signed [4:0] agg_result_fu_1292_p43;
wire  signed [4:0] agg_result_fu_1292_p45;
wire  signed [4:0] agg_result_fu_1292_p47;
wire  signed [4:0] agg_result_fu_1292_p49;
wire  signed [4:0] agg_result_fu_1292_p51;
wire  signed [4:0] agg_result_fu_1292_p53;
wire  signed [4:0] agg_result_fu_1292_p55;
wire  signed [4:0] agg_result_fu_1292_p57;
wire  signed [4:0] agg_result_fu_1292_p59;
wire  signed [4:0] agg_result_fu_1292_p61;
wire  signed [4:0] agg_result_fu_1292_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x2_U1980(
    .din0(11'd3),
    .din1(11'd1780),
    .din2(11'd1761),
    .din3(11'd1996),
    .din4(11'd756),
    .din5(11'd1560),
    .din6(11'd393),
    .din7(11'd2044),
    .din8(11'd383),
    .din9(11'd1709),
    .din10(11'd977),
    .din11(11'd2040),
    .din12(11'd175),
    .din13(11'd907),
    .din14(11'd115),
    .din15(11'd2006),
    .din16(11'd1882),
    .din17(11'd2039),
    .din18(11'd286),
    .din19(11'd1967),
    .din20(11'd1593),
    .din21(11'd1863),
    .din22(11'd1958),
    .din23(11'd993),
    .din24(11'd180),
    .din25(11'd2009),
    .din26(11'd106),
    .din27(11'd773),
    .din28(11'd404),
    .din29(11'd23),
    .din30(11'd1988),
    .din31(11'd0),
    .def(agg_result_fu_1292_p65),
    .sel(agg_result_fu_1292_p66),
    .dout(agg_result_fu_1292_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_350_reg_1677 <= and_ln102_350_fu_825_p2;
        and_ln102_351_reg_1614 <= and_ln102_351_fu_642_p2;
        and_ln102_352_reg_1649 <= and_ln102_352_fu_693_p2;
        and_ln102_353_reg_1689 <= and_ln102_353_fu_839_p2;
        and_ln102_354_reg_1716 <= and_ln102_354_fu_959_p2;
        and_ln102_354_reg_1716_pp0_iter5_reg <= and_ln102_354_reg_1716;
        and_ln102_355_reg_1626 <= and_ln102_355_fu_656_p2;
        and_ln102_356_reg_1632 <= and_ln102_356_fu_666_p2;
        and_ln102_357_reg_1661 <= and_ln102_357_fu_712_p2;
        and_ln102_359_reg_1695 <= and_ln102_359_fu_853_p2;
        and_ln102_360_reg_1729 <= and_ln102_360_fu_983_p2;
        and_ln102_reg_1598 <= and_ln102_fu_626_p2;
        and_ln102_reg_1598_pp0_iter1_reg <= and_ln102_reg_1598;
        and_ln102_reg_1598_pp0_iter2_reg <= and_ln102_reg_1598_pp0_iter1_reg;
        and_ln104_70_reg_1683 <= and_ln104_70_fu_834_p2;
        and_ln104_71_reg_1621 <= and_ln104_71_fu_651_p2;
        and_ln104_72_reg_1655 <= and_ln104_72_fu_702_p2;
        and_ln104_72_reg_1655_pp0_iter3_reg <= and_ln104_72_reg_1655;
        and_ln104_73_reg_1711 <= and_ln104_73_fu_954_p2;
        and_ln104_74_reg_1723 <= and_ln104_74_fu_968_p2;
        and_ln104_74_reg_1723_pp0_iter5_reg <= and_ln104_74_reg_1723;
        and_ln104_74_reg_1723_pp0_iter6_reg <= and_ln104_74_reg_1723_pp0_iter5_reg;
        and_ln104_reg_1608 <= and_ln104_fu_637_p2;
        icmp_ln86_1403_reg_1486 <= icmp_ln86_1403_fu_500_p2;
        icmp_ln86_1403_reg_1486_pp0_iter1_reg <= icmp_ln86_1403_reg_1486;
        icmp_ln86_1403_reg_1486_pp0_iter2_reg <= icmp_ln86_1403_reg_1486_pp0_iter1_reg;
        icmp_ln86_364_reg_1439 <= icmp_ln86_364_fu_442_p2;
        icmp_ln86_365_reg_1444 <= icmp_ln86_365_fu_448_p2;
        icmp_ln86_365_reg_1444_pp0_iter1_reg <= icmp_ln86_365_reg_1444;
        icmp_ln86_365_reg_1444_pp0_iter2_reg <= icmp_ln86_365_reg_1444_pp0_iter1_reg;
        icmp_ln86_366_reg_1450 <= icmp_ln86_366_fu_454_p2;
        icmp_ln86_367_reg_1456 <= icmp_ln86_367_fu_460_p2;
        icmp_ln86_367_reg_1456_pp0_iter1_reg <= icmp_ln86_367_reg_1456;
        icmp_ln86_368_reg_1462 <= icmp_ln86_368_fu_466_p2;
        icmp_ln86_368_reg_1462_pp0_iter1_reg <= icmp_ln86_368_reg_1462;
        icmp_ln86_368_reg_1462_pp0_iter2_reg <= icmp_ln86_368_reg_1462_pp0_iter1_reg;
        icmp_ln86_368_reg_1462_pp0_iter3_reg <= icmp_ln86_368_reg_1462_pp0_iter2_reg;
        icmp_ln86_369_reg_1468 <= icmp_ln86_369_fu_472_p2;
        icmp_ln86_369_reg_1468_pp0_iter1_reg <= icmp_ln86_369_reg_1468;
        icmp_ln86_369_reg_1468_pp0_iter2_reg <= icmp_ln86_369_reg_1468_pp0_iter1_reg;
        icmp_ln86_369_reg_1468_pp0_iter3_reg <= icmp_ln86_369_reg_1468_pp0_iter2_reg;
        icmp_ln86_370_reg_1474 <= icmp_ln86_370_fu_478_p2;
        icmp_ln86_371_reg_1480 <= icmp_ln86_371_fu_484_p2;
        icmp_ln86_371_reg_1480_pp0_iter1_reg <= icmp_ln86_371_reg_1480;
        icmp_ln86_373_reg_1493 <= icmp_ln86_373_fu_506_p2;
        icmp_ln86_373_reg_1493_pp0_iter1_reg <= icmp_ln86_373_reg_1493;
        icmp_ln86_373_reg_1493_pp0_iter2_reg <= icmp_ln86_373_reg_1493_pp0_iter1_reg;
        icmp_ln86_373_reg_1493_pp0_iter3_reg <= icmp_ln86_373_reg_1493_pp0_iter2_reg;
        icmp_ln86_374_reg_1499 <= icmp_ln86_374_fu_512_p2;
        icmp_ln86_374_reg_1499_pp0_iter1_reg <= icmp_ln86_374_reg_1499;
        icmp_ln86_374_reg_1499_pp0_iter2_reg <= icmp_ln86_374_reg_1499_pp0_iter1_reg;
        icmp_ln86_374_reg_1499_pp0_iter3_reg <= icmp_ln86_374_reg_1499_pp0_iter2_reg;
        icmp_ln86_375_reg_1505 <= icmp_ln86_375_fu_518_p2;
        icmp_ln86_375_reg_1505_pp0_iter1_reg <= icmp_ln86_375_reg_1505;
        icmp_ln86_375_reg_1505_pp0_iter2_reg <= icmp_ln86_375_reg_1505_pp0_iter1_reg;
        icmp_ln86_375_reg_1505_pp0_iter3_reg <= icmp_ln86_375_reg_1505_pp0_iter2_reg;
        icmp_ln86_375_reg_1505_pp0_iter4_reg <= icmp_ln86_375_reg_1505_pp0_iter3_reg;
        icmp_ln86_376_reg_1511 <= icmp_ln86_376_fu_524_p2;
        icmp_ln86_376_reg_1511_pp0_iter1_reg <= icmp_ln86_376_reg_1511;
        icmp_ln86_376_reg_1511_pp0_iter2_reg <= icmp_ln86_376_reg_1511_pp0_iter1_reg;
        icmp_ln86_376_reg_1511_pp0_iter3_reg <= icmp_ln86_376_reg_1511_pp0_iter2_reg;
        icmp_ln86_376_reg_1511_pp0_iter4_reg <= icmp_ln86_376_reg_1511_pp0_iter3_reg;
        icmp_ln86_376_reg_1511_pp0_iter5_reg <= icmp_ln86_376_reg_1511_pp0_iter4_reg;
        icmp_ln86_377_reg_1517 <= icmp_ln86_377_fu_530_p2;
        icmp_ln86_377_reg_1517_pp0_iter1_reg <= icmp_ln86_377_reg_1517;
        icmp_ln86_377_reg_1517_pp0_iter2_reg <= icmp_ln86_377_reg_1517_pp0_iter1_reg;
        icmp_ln86_377_reg_1517_pp0_iter3_reg <= icmp_ln86_377_reg_1517_pp0_iter2_reg;
        icmp_ln86_377_reg_1517_pp0_iter4_reg <= icmp_ln86_377_reg_1517_pp0_iter3_reg;
        icmp_ln86_377_reg_1517_pp0_iter5_reg <= icmp_ln86_377_reg_1517_pp0_iter4_reg;
        icmp_ln86_377_reg_1517_pp0_iter6_reg <= icmp_ln86_377_reg_1517_pp0_iter5_reg;
        icmp_ln86_378_reg_1523 <= icmp_ln86_378_fu_536_p2;
        icmp_ln86_378_reg_1523_pp0_iter1_reg <= icmp_ln86_378_reg_1523;
        icmp_ln86_379_reg_1528 <= icmp_ln86_379_fu_542_p2;
        icmp_ln86_380_reg_1533 <= icmp_ln86_380_fu_548_p2;
        icmp_ln86_380_reg_1533_pp0_iter1_reg <= icmp_ln86_380_reg_1533;
        icmp_ln86_381_reg_1538 <= icmp_ln86_381_fu_554_p2;
        icmp_ln86_381_reg_1538_pp0_iter1_reg <= icmp_ln86_381_reg_1538;
        icmp_ln86_382_reg_1543 <= icmp_ln86_382_fu_560_p2;
        icmp_ln86_382_reg_1543_pp0_iter1_reg <= icmp_ln86_382_reg_1543;
        icmp_ln86_382_reg_1543_pp0_iter2_reg <= icmp_ln86_382_reg_1543_pp0_iter1_reg;
        icmp_ln86_383_reg_1548 <= icmp_ln86_383_fu_566_p2;
        icmp_ln86_383_reg_1548_pp0_iter1_reg <= icmp_ln86_383_reg_1548;
        icmp_ln86_383_reg_1548_pp0_iter2_reg <= icmp_ln86_383_reg_1548_pp0_iter1_reg;
        icmp_ln86_384_reg_1553 <= icmp_ln86_384_fu_572_p2;
        icmp_ln86_384_reg_1553_pp0_iter1_reg <= icmp_ln86_384_reg_1553;
        icmp_ln86_384_reg_1553_pp0_iter2_reg <= icmp_ln86_384_reg_1553_pp0_iter1_reg;
        icmp_ln86_384_reg_1553_pp0_iter3_reg <= icmp_ln86_384_reg_1553_pp0_iter2_reg;
        icmp_ln86_385_reg_1558 <= icmp_ln86_385_fu_578_p2;
        icmp_ln86_385_reg_1558_pp0_iter1_reg <= icmp_ln86_385_reg_1558;
        icmp_ln86_385_reg_1558_pp0_iter2_reg <= icmp_ln86_385_reg_1558_pp0_iter1_reg;
        icmp_ln86_385_reg_1558_pp0_iter3_reg <= icmp_ln86_385_reg_1558_pp0_iter2_reg;
        icmp_ln86_386_reg_1563 <= icmp_ln86_386_fu_584_p2;
        icmp_ln86_386_reg_1563_pp0_iter1_reg <= icmp_ln86_386_reg_1563;
        icmp_ln86_386_reg_1563_pp0_iter2_reg <= icmp_ln86_386_reg_1563_pp0_iter1_reg;
        icmp_ln86_386_reg_1563_pp0_iter3_reg <= icmp_ln86_386_reg_1563_pp0_iter2_reg;
        icmp_ln86_387_reg_1568 <= icmp_ln86_387_fu_590_p2;
        icmp_ln86_387_reg_1568_pp0_iter1_reg <= icmp_ln86_387_reg_1568;
        icmp_ln86_387_reg_1568_pp0_iter2_reg <= icmp_ln86_387_reg_1568_pp0_iter1_reg;
        icmp_ln86_387_reg_1568_pp0_iter3_reg <= icmp_ln86_387_reg_1568_pp0_iter2_reg;
        icmp_ln86_387_reg_1568_pp0_iter4_reg <= icmp_ln86_387_reg_1568_pp0_iter3_reg;
        icmp_ln86_388_reg_1573 <= icmp_ln86_388_fu_596_p2;
        icmp_ln86_388_reg_1573_pp0_iter1_reg <= icmp_ln86_388_reg_1573;
        icmp_ln86_388_reg_1573_pp0_iter2_reg <= icmp_ln86_388_reg_1573_pp0_iter1_reg;
        icmp_ln86_388_reg_1573_pp0_iter3_reg <= icmp_ln86_388_reg_1573_pp0_iter2_reg;
        icmp_ln86_388_reg_1573_pp0_iter4_reg <= icmp_ln86_388_reg_1573_pp0_iter3_reg;
        icmp_ln86_389_reg_1578 <= icmp_ln86_389_fu_602_p2;
        icmp_ln86_389_reg_1578_pp0_iter1_reg <= icmp_ln86_389_reg_1578;
        icmp_ln86_389_reg_1578_pp0_iter2_reg <= icmp_ln86_389_reg_1578_pp0_iter1_reg;
        icmp_ln86_389_reg_1578_pp0_iter3_reg <= icmp_ln86_389_reg_1578_pp0_iter2_reg;
        icmp_ln86_389_reg_1578_pp0_iter4_reg <= icmp_ln86_389_reg_1578_pp0_iter3_reg;
        icmp_ln86_390_reg_1583 <= icmp_ln86_390_fu_608_p2;
        icmp_ln86_390_reg_1583_pp0_iter1_reg <= icmp_ln86_390_reg_1583;
        icmp_ln86_390_reg_1583_pp0_iter2_reg <= icmp_ln86_390_reg_1583_pp0_iter1_reg;
        icmp_ln86_390_reg_1583_pp0_iter3_reg <= icmp_ln86_390_reg_1583_pp0_iter2_reg;
        icmp_ln86_390_reg_1583_pp0_iter4_reg <= icmp_ln86_390_reg_1583_pp0_iter3_reg;
        icmp_ln86_390_reg_1583_pp0_iter5_reg <= icmp_ln86_390_reg_1583_pp0_iter4_reg;
        icmp_ln86_391_reg_1588 <= icmp_ln86_391_fu_614_p2;
        icmp_ln86_391_reg_1588_pp0_iter1_reg <= icmp_ln86_391_reg_1588;
        icmp_ln86_391_reg_1588_pp0_iter2_reg <= icmp_ln86_391_reg_1588_pp0_iter1_reg;
        icmp_ln86_391_reg_1588_pp0_iter3_reg <= icmp_ln86_391_reg_1588_pp0_iter2_reg;
        icmp_ln86_391_reg_1588_pp0_iter4_reg <= icmp_ln86_391_reg_1588_pp0_iter3_reg;
        icmp_ln86_391_reg_1588_pp0_iter5_reg <= icmp_ln86_391_reg_1588_pp0_iter4_reg;
        icmp_ln86_392_reg_1593 <= icmp_ln86_392_fu_620_p2;
        icmp_ln86_392_reg_1593_pp0_iter1_reg <= icmp_ln86_392_reg_1593;
        icmp_ln86_392_reg_1593_pp0_iter2_reg <= icmp_ln86_392_reg_1593_pp0_iter1_reg;
        icmp_ln86_392_reg_1593_pp0_iter3_reg <= icmp_ln86_392_reg_1593_pp0_iter2_reg;
        icmp_ln86_392_reg_1593_pp0_iter4_reg <= icmp_ln86_392_reg_1593_pp0_iter3_reg;
        icmp_ln86_392_reg_1593_pp0_iter5_reg <= icmp_ln86_392_reg_1593_pp0_iter4_reg;
        icmp_ln86_392_reg_1593_pp0_iter6_reg <= icmp_ln86_392_reg_1593_pp0_iter5_reg;
        icmp_ln86_reg_1428 <= icmp_ln86_fu_436_p2;
        icmp_ln86_reg_1428_pp0_iter1_reg <= icmp_ln86_reg_1428;
        icmp_ln86_reg_1428_pp0_iter2_reg <= icmp_ln86_reg_1428_pp0_iter1_reg;
        icmp_ln86_reg_1428_pp0_iter3_reg <= icmp_ln86_reg_1428_pp0_iter2_reg;
        or_ln117_344_reg_1671 <= or_ln117_344_fu_820_p2;
        or_ln117_348_reg_1701 <= or_ln117_348_fu_927_p2;
        or_ln117_353_reg_1734 <= or_ln117_353_fu_1066_p2;
        or_ln117_355_reg_1744 <= or_ln117_355_fu_1086_p2;
        or_ln117_357_reg_1750 <= or_ln117_357_fu_1092_p2;
        or_ln117_357_reg_1750_pp0_iter5_reg <= or_ln117_357_reg_1750;
        or_ln117_359_reg_1758 <= or_ln117_359_fu_1168_p2;
        or_ln117_363_reg_1768 <= or_ln117_363_fu_1243_p2;
        or_ln117_reg_1638 <= or_ln117_fu_682_p2;
        select_ln117_360_reg_1666 <= select_ln117_360_fu_813_p3;
        select_ln117_366_reg_1706 <= select_ln117_366_fu_941_p3;
        select_ln117_372_reg_1739 <= select_ln117_372_fu_1078_p3;
        select_ln117_378_reg_1763 <= select_ln117_378_fu_1181_p3;
        select_ln117_382_reg_1773 <= select_ln117_382_fu_1257_p3;
        xor_ln104_reg_1643 <= xor_ln104_fu_688_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read24_int_reg <= p_read24;
        p_read25_int_reg <= p_read25;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1292_p65 = 'bx;

assign agg_result_fu_1292_p66 = ((or_ln117_364_fu_1280_p2[0:0] == 1'b1) ? select_ln117_382_reg_1773 : 5'd31);

assign and_ln102_350_fu_825_p2 = (xor_ln104_reg_1643 & icmp_ln86_365_reg_1444_pp0_iter2_reg);

assign and_ln102_351_fu_642_p2 = (icmp_ln86_366_reg_1450 & and_ln102_reg_1598);

assign and_ln102_352_fu_693_p2 = (icmp_ln86_367_reg_1456_pp0_iter1_reg & and_ln104_reg_1608);

assign and_ln102_353_fu_839_p2 = (icmp_ln86_368_reg_1462_pp0_iter2_reg & and_ln102_350_fu_825_p2);

assign and_ln102_354_fu_959_p2 = (icmp_ln86_369_reg_1468_pp0_iter3_reg & and_ln104_70_reg_1683);

assign and_ln102_355_fu_656_p2 = (icmp_ln86_370_reg_1474 & and_ln102_351_fu_642_p2);

assign and_ln102_356_fu_666_p2 = (icmp_ln86_371_reg_1480 & and_ln104_71_fu_651_p2);

assign and_ln102_357_fu_712_p2 = (icmp_ln86_1403_reg_1486_pp0_iter1_reg & and_ln102_352_fu_693_p2);

assign and_ln102_358_fu_849_p2 = (icmp_ln86_373_reg_1493_pp0_iter2_reg & and_ln104_72_reg_1655);

assign and_ln102_359_fu_853_p2 = (icmp_ln86_374_reg_1499_pp0_iter2_reg & and_ln102_353_fu_839_p2);

assign and_ln102_360_fu_983_p2 = (icmp_ln86_375_reg_1505_pp0_iter3_reg & and_ln104_73_fu_954_p2);

assign and_ln102_361_fu_1101_p2 = (icmp_ln86_376_reg_1511_pp0_iter4_reg & and_ln102_354_reg_1716);

assign and_ln102_362_fu_1194_p2 = (icmp_ln86_377_reg_1517_pp0_iter5_reg & and_ln104_74_reg_1723_pp0_iter5_reg);

assign and_ln102_363_fu_717_p2 = (icmp_ln86_378_reg_1523_pp0_iter1_reg & and_ln102_355_reg_1626);

assign and_ln102_364_fu_676_p2 = (and_ln102_379_fu_671_p2 & and_ln102_351_fu_642_p2);

assign and_ln102_365_fu_721_p2 = (icmp_ln86_380_reg_1533_pp0_iter1_reg & and_ln102_356_reg_1632);

assign and_ln102_366_fu_730_p2 = (and_ln104_71_reg_1621 & and_ln102_380_fu_725_p2);

assign and_ln102_367_fu_858_p2 = (icmp_ln86_382_reg_1543_pp0_iter2_reg & and_ln102_357_reg_1661);

assign and_ln102_368_fu_867_p2 = (and_ln102_381_fu_862_p2 & and_ln102_352_reg_1649);

assign and_ln102_369_fu_872_p2 = (icmp_ln86_1403_reg_1486_pp0_iter2_reg & and_ln102_358_fu_849_p2);

assign and_ln102_370_fu_993_p2 = (and_ln104_72_reg_1655_pp0_iter3_reg & and_ln102_382_fu_988_p2);

assign and_ln102_371_fu_998_p2 = (icmp_ln86_385_reg_1558_pp0_iter3_reg & and_ln102_359_reg_1695);

assign and_ln102_372_fu_1007_p2 = (and_ln102_383_fu_1002_p2 & and_ln102_353_reg_1689);

assign and_ln102_373_fu_1105_p2 = (icmp_ln86_387_reg_1568_pp0_iter4_reg & and_ln102_360_reg_1729);

assign and_ln102_374_fu_1114_p2 = (and_ln104_73_reg_1711 & and_ln102_384_fu_1109_p2);

assign and_ln102_375_fu_1119_p2 = (icmp_ln86_389_reg_1578_pp0_iter4_reg & and_ln102_361_fu_1101_p2);

assign and_ln102_376_fu_1203_p2 = (and_ln102_385_fu_1198_p2 & and_ln102_354_reg_1716_pp0_iter5_reg);

assign and_ln102_377_fu_1208_p2 = (icmp_ln86_391_reg_1588_pp0_iter5_reg & and_ln102_362_fu_1194_p2);

assign and_ln102_378_fu_1275_p2 = (and_ln104_74_reg_1723_pp0_iter6_reg & and_ln102_386_fu_1270_p2);

assign and_ln102_379_fu_671_p2 = (xor_ln104_181_fu_661_p2 & icmp_ln86_379_reg_1528);

assign and_ln102_380_fu_725_p2 = (xor_ln104_182_fu_707_p2 & icmp_ln86_381_reg_1538_pp0_iter1_reg);

assign and_ln102_381_fu_862_p2 = (xor_ln104_183_fu_844_p2 & icmp_ln86_383_reg_1548_pp0_iter2_reg);

assign and_ln102_382_fu_988_p2 = (xor_ln104_184_fu_973_p2 & icmp_ln86_384_reg_1553_pp0_iter3_reg);

assign and_ln102_383_fu_1002_p2 = (xor_ln104_185_fu_978_p2 & icmp_ln86_386_reg_1563_pp0_iter3_reg);

assign and_ln102_384_fu_1109_p2 = (xor_ln104_186_fu_1096_p2 & icmp_ln86_388_reg_1573_pp0_iter4_reg);

assign and_ln102_385_fu_1198_p2 = (xor_ln104_187_fu_1189_p2 & icmp_ln86_390_reg_1583_pp0_iter5_reg);

assign and_ln102_386_fu_1270_p2 = (xor_ln104_188_fu_1265_p2 & icmp_ln86_392_reg_1593_pp0_iter6_reg);

assign and_ln102_fu_626_p2 = (icmp_ln86_fu_436_p2 & icmp_ln86_364_fu_442_p2);

assign and_ln104_70_fu_834_p2 = (xor_ln104_reg_1643 & xor_ln104_176_fu_829_p2);

assign and_ln104_71_fu_651_p2 = (xor_ln104_177_fu_646_p2 & and_ln102_reg_1598);

assign and_ln104_72_fu_702_p2 = (xor_ln104_178_fu_697_p2 & and_ln104_reg_1608);

assign and_ln104_73_fu_954_p2 = (xor_ln104_179_fu_949_p2 & and_ln102_350_reg_1677);

assign and_ln104_74_fu_968_p2 = (xor_ln104_180_fu_963_p2 & and_ln104_70_reg_1683);

assign and_ln104_fu_637_p2 = (xor_ln104_175_fu_632_p2 & icmp_ln86_reg_1428);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1292_p67;

assign icmp_ln86_1403_fu_500_p2 = (($signed(tmp_fu_490_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_364_fu_442_p2 = (($signed(p_read13_int_reg) < $signed(18'd734)) ? 1'b1 : 1'b0);

assign icmp_ln86_365_fu_448_p2 = (($signed(p_read10_int_reg) < $signed(18'd302)) ? 1'b1 : 1'b0);

assign icmp_ln86_366_fu_454_p2 = (($signed(p_read20_int_reg) < $signed(18'd93)) ? 1'b1 : 1'b0);

assign icmp_ln86_367_fu_460_p2 = (($signed(p_read21_int_reg) < $signed(18'd15)) ? 1'b1 : 1'b0);

assign icmp_ln86_368_fu_466_p2 = (($signed(p_read8_int_reg) < $signed(18'd179)) ? 1'b1 : 1'b0);

assign icmp_ln86_369_fu_472_p2 = (($signed(p_read19_int_reg) < $signed(18'd172)) ? 1'b1 : 1'b0);

assign icmp_ln86_370_fu_478_p2 = (($signed(p_read15_int_reg) < $signed(18'd452)) ? 1'b1 : 1'b0);

assign icmp_ln86_371_fu_484_p2 = (($signed(p_read25_int_reg) < $signed(18'd3249)) ? 1'b1 : 1'b0);

assign icmp_ln86_373_fu_506_p2 = (($signed(p_read23_int_reg) < $signed(18'd45)) ? 1'b1 : 1'b0);

assign icmp_ln86_374_fu_512_p2 = (($signed(p_read11_int_reg) < $signed(18'd30255)) ? 1'b1 : 1'b0);

assign icmp_ln86_375_fu_518_p2 = (($signed(p_read20_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_376_fu_524_p2 = (($signed(p_read22_int_reg) < $signed(18'd267)) ? 1'b1 : 1'b0);

assign icmp_ln86_377_fu_530_p2 = (($signed(p_read25_int_reg) < $signed(18'd1826)) ? 1'b1 : 1'b0);

assign icmp_ln86_378_fu_536_p2 = (($signed(p_read13_int_reg) < $signed(18'd710)) ? 1'b1 : 1'b0);

assign icmp_ln86_379_fu_542_p2 = (($signed(p_read12_int_reg) < $signed(18'd508)) ? 1'b1 : 1'b0);

assign icmp_ln86_380_fu_548_p2 = (($signed(p_read3_int_reg) < $signed(18'd1098)) ? 1'b1 : 1'b0);

assign icmp_ln86_381_fu_554_p2 = (($signed(p_read5_int_reg) < $signed(18'd258384)) ? 1'b1 : 1'b0);

assign icmp_ln86_382_fu_560_p2 = (($signed(p_read24_int_reg) < $signed(18'd49159)) ? 1'b1 : 1'b0);

assign icmp_ln86_383_fu_566_p2 = (($signed(p_read16_int_reg) < $signed(18'd21)) ? 1'b1 : 1'b0);

assign icmp_ln86_384_fu_572_p2 = (($signed(p_read4_int_reg) < $signed(18'd927)) ? 1'b1 : 1'b0);

assign icmp_ln86_385_fu_578_p2 = (($signed(p_read6_int_reg) < $signed(18'd1392)) ? 1'b1 : 1'b0);

assign icmp_ln86_386_fu_584_p2 = (($signed(p_read1_int_reg) < $signed(18'd725)) ? 1'b1 : 1'b0);

assign icmp_ln86_387_fu_590_p2 = (($signed(p_read9_int_reg) < $signed(18'd31)) ? 1'b1 : 1'b0);

assign icmp_ln86_388_fu_596_p2 = (($signed(p_read14_int_reg) < $signed(18'd952)) ? 1'b1 : 1'b0);

assign icmp_ln86_389_fu_602_p2 = (($signed(p_read7_int_reg) < $signed(18'd3854)) ? 1'b1 : 1'b0);

assign icmp_ln86_390_fu_608_p2 = (($signed(p_read2_int_reg) < $signed(18'd26777)) ? 1'b1 : 1'b0);

assign icmp_ln86_391_fu_614_p2 = (($signed(p_read8_int_reg) < $signed(18'd188)) ? 1'b1 : 1'b0);

assign icmp_ln86_392_fu_620_p2 = (($signed(p_read20_int_reg) < $signed(18'd85)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_436_p2 = (($signed(p_read18_int_reg) < $signed(18'd657)) ? 1'b1 : 1'b0);

assign or_ln117_340_fu_763_p2 = (and_ln102_365_fu_721_p2 | and_ln102_351_reg_1614);

assign or_ln117_341_fu_775_p2 = (and_ln102_356_reg_1632 | and_ln102_351_reg_1614);

assign or_ln117_342_fu_787_p2 = (or_ln117_341_fu_775_p2 | and_ln102_366_fu_730_p2);

assign or_ln117_343_fu_877_p2 = (and_ln102_reg_1598_pp0_iter2_reg | and_ln102_367_fu_858_p2);

assign or_ln117_344_fu_820_p2 = (and_ln102_reg_1598_pp0_iter1_reg | and_ln102_357_fu_712_p2);

assign or_ln117_345_fu_889_p2 = (or_ln117_344_reg_1671 | and_ln102_368_fu_867_p2);

assign or_ln117_346_fu_901_p2 = (and_ln102_reg_1598_pp0_iter2_reg | and_ln102_352_reg_1649);

assign or_ln117_347_fu_913_p2 = (or_ln117_346_fu_901_p2 | and_ln102_369_fu_872_p2);

assign or_ln117_348_fu_927_p2 = (or_ln117_346_fu_901_p2 | and_ln102_358_fu_849_p2);

assign or_ln117_349_fu_1012_p2 = (or_ln117_348_reg_1701 | and_ln102_370_fu_993_p2);

assign or_ln117_350_fu_1028_p2 = (icmp_ln86_reg_1428_pp0_iter3_reg | and_ln102_371_fu_998_p2);

assign or_ln117_351_fu_1040_p2 = (icmp_ln86_reg_1428_pp0_iter3_reg | and_ln102_359_reg_1695);

assign or_ln117_352_fu_1052_p2 = (or_ln117_351_fu_1040_p2 | and_ln102_372_fu_1007_p2);

assign or_ln117_353_fu_1066_p2 = (icmp_ln86_reg_1428_pp0_iter3_reg | and_ln102_353_reg_1689);

assign or_ln117_354_fu_1124_p2 = (or_ln117_353_reg_1734 | and_ln102_373_fu_1105_p2);

assign or_ln117_355_fu_1086_p2 = (or_ln117_353_fu_1066_p2 | and_ln102_360_fu_983_p2);

assign or_ln117_356_fu_1136_p2 = (or_ln117_355_reg_1744 | and_ln102_374_fu_1114_p2);

assign or_ln117_357_fu_1092_p2 = (icmp_ln86_reg_1428_pp0_iter3_reg | and_ln102_350_reg_1677);

assign or_ln117_358_fu_1156_p2 = (or_ln117_357_reg_1750 | and_ln102_375_fu_1119_p2);

assign or_ln117_359_fu_1168_p2 = (or_ln117_357_reg_1750 | and_ln102_361_fu_1101_p2);

assign or_ln117_360_fu_1213_p2 = (or_ln117_359_reg_1758 | and_ln102_376_fu_1203_p2);

assign or_ln117_361_fu_1218_p2 = (or_ln117_357_reg_1750_pp0_iter5_reg | and_ln102_354_reg_1716_pp0_iter5_reg);

assign or_ln117_362_fu_1229_p2 = (or_ln117_361_fu_1218_p2 | and_ln102_377_fu_1208_p2);

assign or_ln117_363_fu_1243_p2 = (or_ln117_361_fu_1218_p2 | and_ln102_362_fu_1194_p2);

assign or_ln117_364_fu_1280_p2 = (or_ln117_363_reg_1768 | and_ln102_378_fu_1275_p2);

assign or_ln117_fu_682_p2 = (and_ln102_364_fu_676_p2 | and_ln102_355_fu_656_p2);

assign select_ln117_355_fu_752_p3 = ((or_ln117_reg_1638[0:0] == 1'b1) ? select_ln117_fu_745_p3 : 2'd3);

assign select_ln117_356_fu_768_p3 = ((and_ln102_351_reg_1614[0:0] == 1'b1) ? zext_ln117_39_fu_759_p1 : 3'd4);

assign select_ln117_357_fu_779_p3 = ((or_ln117_340_fu_763_p2[0:0] == 1'b1) ? select_ln117_356_fu_768_p3 : 3'd5);

assign select_ln117_358_fu_793_p3 = ((or_ln117_341_fu_775_p2[0:0] == 1'b1) ? select_ln117_357_fu_779_p3 : 3'd6);

assign select_ln117_359_fu_801_p3 = ((or_ln117_342_fu_787_p2[0:0] == 1'b1) ? select_ln117_358_fu_793_p3 : 3'd7);

assign select_ln117_360_fu_813_p3 = ((and_ln102_reg_1598_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_40_fu_809_p1 : 4'd8);

assign select_ln117_361_fu_882_p3 = ((or_ln117_343_fu_877_p2[0:0] == 1'b1) ? select_ln117_360_reg_1666 : 4'd9);

assign select_ln117_362_fu_894_p3 = ((or_ln117_344_reg_1671[0:0] == 1'b1) ? select_ln117_361_fu_882_p3 : 4'd10);

assign select_ln117_363_fu_905_p3 = ((or_ln117_345_fu_889_p2[0:0] == 1'b1) ? select_ln117_362_fu_894_p3 : 4'd11);

assign select_ln117_364_fu_919_p3 = ((or_ln117_346_fu_901_p2[0:0] == 1'b1) ? select_ln117_363_fu_905_p3 : 4'd12);

assign select_ln117_365_fu_933_p3 = ((or_ln117_347_fu_913_p2[0:0] == 1'b1) ? select_ln117_364_fu_919_p3 : 4'd13);

assign select_ln117_366_fu_941_p3 = ((or_ln117_348_fu_927_p2[0:0] == 1'b1) ? select_ln117_365_fu_933_p3 : 4'd14);

assign select_ln117_367_fu_1017_p3 = ((or_ln117_349_fu_1012_p2[0:0] == 1'b1) ? select_ln117_366_reg_1706 : 4'd15);

assign select_ln117_368_fu_1033_p3 = ((icmp_ln86_reg_1428_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_41_fu_1024_p1 : 5'd16);

assign select_ln117_369_fu_1044_p3 = ((or_ln117_350_fu_1028_p2[0:0] == 1'b1) ? select_ln117_368_fu_1033_p3 : 5'd17);

assign select_ln117_370_fu_1058_p3 = ((or_ln117_351_fu_1040_p2[0:0] == 1'b1) ? select_ln117_369_fu_1044_p3 : 5'd18);

assign select_ln117_371_fu_1070_p3 = ((or_ln117_352_fu_1052_p2[0:0] == 1'b1) ? select_ln117_370_fu_1058_p3 : 5'd19);

assign select_ln117_372_fu_1078_p3 = ((or_ln117_353_fu_1066_p2[0:0] == 1'b1) ? select_ln117_371_fu_1070_p3 : 5'd20);

assign select_ln117_373_fu_1129_p3 = ((or_ln117_354_fu_1124_p2[0:0] == 1'b1) ? select_ln117_372_reg_1739 : 5'd21);

assign select_ln117_374_fu_1141_p3 = ((or_ln117_355_reg_1744[0:0] == 1'b1) ? select_ln117_373_fu_1129_p3 : 5'd22);

assign select_ln117_375_fu_1148_p3 = ((or_ln117_356_fu_1136_p2[0:0] == 1'b1) ? select_ln117_374_fu_1141_p3 : 5'd23);

assign select_ln117_376_fu_1161_p3 = ((or_ln117_357_reg_1750[0:0] == 1'b1) ? select_ln117_375_fu_1148_p3 : 5'd24);

assign select_ln117_377_fu_1173_p3 = ((or_ln117_358_fu_1156_p2[0:0] == 1'b1) ? select_ln117_376_fu_1161_p3 : 5'd25);

assign select_ln117_378_fu_1181_p3 = ((or_ln117_359_fu_1168_p2[0:0] == 1'b1) ? select_ln117_377_fu_1173_p3 : 5'd26);

assign select_ln117_379_fu_1222_p3 = ((or_ln117_360_fu_1213_p2[0:0] == 1'b1) ? select_ln117_378_reg_1763 : 5'd27);

assign select_ln117_380_fu_1235_p3 = ((or_ln117_361_fu_1218_p2[0:0] == 1'b1) ? select_ln117_379_fu_1222_p3 : 5'd28);

assign select_ln117_381_fu_1249_p3 = ((or_ln117_362_fu_1229_p2[0:0] == 1'b1) ? select_ln117_380_fu_1235_p3 : 5'd29);

assign select_ln117_382_fu_1257_p3 = ((or_ln117_363_fu_1243_p2[0:0] == 1'b1) ? select_ln117_381_fu_1249_p3 : 5'd30);

assign select_ln117_fu_745_p3 = ((and_ln102_355_reg_1626[0:0] == 1'b1) ? zext_ln117_fu_741_p1 : 2'd2);

assign tmp_fu_490_p4 = {{p_read17_int_reg[17:1]}};

assign xor_ln104_175_fu_632_p2 = (icmp_ln86_364_reg_1439 ^ 1'd1);

assign xor_ln104_176_fu_829_p2 = (icmp_ln86_365_reg_1444_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_177_fu_646_p2 = (icmp_ln86_366_reg_1450 ^ 1'd1);

assign xor_ln104_178_fu_697_p2 = (icmp_ln86_367_reg_1456_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_179_fu_949_p2 = (icmp_ln86_368_reg_1462_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_180_fu_963_p2 = (icmp_ln86_369_reg_1468_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_181_fu_661_p2 = (icmp_ln86_370_reg_1474 ^ 1'd1);

assign xor_ln104_182_fu_707_p2 = (icmp_ln86_371_reg_1480_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_183_fu_844_p2 = (icmp_ln86_1403_reg_1486_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_184_fu_973_p2 = (icmp_ln86_373_reg_1493_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_185_fu_978_p2 = (icmp_ln86_374_reg_1499_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_186_fu_1096_p2 = (icmp_ln86_375_reg_1505_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_187_fu_1189_p2 = (icmp_ln86_376_reg_1511_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_188_fu_1265_p2 = (icmp_ln86_377_reg_1517_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_688_p2 = (icmp_ln86_reg_1428_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_735_p2 = (1'd1 ^ and_ln102_363_fu_717_p2);

assign zext_ln117_39_fu_759_p1 = select_ln117_355_fu_752_p3;

assign zext_ln117_40_fu_809_p1 = select_ln117_359_fu_801_p3;

assign zext_ln117_41_fu_1024_p1 = select_ln117_367_fu_1017_p3;

assign zext_ln117_fu_741_p1 = xor_ln117_fu_735_p2;

endmodule //conifer_jettag_accelerator_decision_function_14
