-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of mdec_core
--
-- Generated
--  by:  wig
--  on:  Wed Nov 30 08:56:01 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../nreset2.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: mdec_core-rtl-a.vhd,v 1.2 2005/11/30 14:04:02 wig Exp $
-- $Date: 2005/11/30 14:04:02 $
-- $Log: mdec_core-rtl-a.vhd,v $
-- Revision 1.2  2005/11/30 14:04:02  wig
-- Updated testcase references
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.71 2005/11/22 11:00:47 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.42 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of mdec_core
--
architecture rtl of mdec_core is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component aou
		-- No Generated Generics
		-- Generated Generics for Entity aou
		-- End of Generated Generics for Entity aou
		port (
		-- Generated Port for Entity aou
			reset_i_n	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity aou
		);
	end component;
	-- ---------

	component cgu
		-- No Generated Generics
		-- Generated Generics for Entity cgu
		-- End of Generated Generics for Entity cgu
		port (
		-- Generated Port for Entity cgu
			nreset	: in	std_ulogic;	-- Auxiliary Signals (PAD)
			nreset_out	: out	std_ulogic	-- Auxiliary Signals (PAD)
		-- End of Generated Port for Entity cgu
		);
	end component;
	-- ---------

	component cpu
		-- No Generated Generics
		-- Generated Generics for Entity cpu
		-- End of Generated Generics for Entity cpu
		port (
		-- Generated Port for Entity cpu
			nreset	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity cpu
		);
	end component;
	-- ---------

	component ema
		-- No Generated Generics
		-- Generated Generics for Entity ema
		-- End of Generated Generics for Entity ema
		port (
		-- Generated Port for Entity ema
			nreset	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity ema
		);
	end component;
	-- ---------

	component ga
		-- No Generated Generics
		port (
		-- Generated Port for Entity ga
			reset_n	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity ga
		);
	end component;
	-- ---------

	component i58_io_logic
		-- No Generated Generics
		-- Generated Generics for Entity i58_io_logic
		-- End of Generated Generics for Entity i58_io_logic
		port (
		-- Generated Port for Entity i58_io_logic
			nreset	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity i58_io_logic
		);
	end component;
	-- ---------

	component ifu_top
		-- No Generated Generics
		-- Generated Generics for Entity ifu_top
		-- End of Generated Generics for Entity ifu_top
		port (
		-- Generated Port for Entity ifu_top
			nreset	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity ifu_top
		);
	end component;
	-- ---------

	component pdu
		-- No Generated Generics
		-- Generated Generics for Entity pdu
		-- End of Generated Generics for Entity pdu
		port (
		-- Generated Port for Entity pdu
			nreset	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity pdu
		);
	end component;
	-- ---------

	component tsd_top
		-- No Generated Generics
		-- Generated Generics for Entity tsd_top
		-- End of Generated Generics for Entity tsd_top
		port (
		-- Generated Port for Entity tsd_top
			nreset	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity tsd_top
		);
	end component;
	-- ---------

	component vip
		-- No Generated Generics
		port (
		-- Generated Port for Entity vip
			reset_n	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity vip
		);
	end component;
	-- ---------

	component vo
		-- No Generated Generics
		port (
		-- Generated Port for Entity vo
			reset_n	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity vo
		);
	end component;
	-- ---------

	component vor
		-- No Generated Generics
		port (
		-- Generated Port for Entity vor
			reset_n	: in	std_ulogic	-- Async. Reset (CGU,PAD)
		-- End of Generated Port for Entity vor
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	s_int_nreset	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			nreset <= s_int_nreset;  -- __I_O_BIT_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for aou_i1
		aou_i1: aou
		port map (
			reset_i_n => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for aou_i1

		-- Generated Instance Port Map for cgu_i1
		cgu_i1: cgu
		port map (

			nreset => s_int_nreset,	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
			nreset_out => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for cgu_i1

		-- Generated Instance Port Map for cpu_i1
		cpu_i1: cpu
		port map (
			nreset => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for cpu_i1

		-- Generated Instance Port Map for ema_i1
		ema_i1: ema
		port map (
			nreset => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for ema_i1

		-- Generated Instance Port Map for ga_i1
		ga_i1: ga
		port map (
			reset_n => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for ga_i1

		-- Generated Instance Port Map for i58_io_logic_i1
		i58_io_logic_i1: i58_io_logic
		port map (
			nreset => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for i58_io_logic_i1

		-- Generated Instance Port Map for ifu_top_i1
		ifu_top_i1: ifu_top
		port map (
			nreset => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for ifu_top_i1

		-- Generated Instance Port Map for pdu_i1
		pdu_i1: pdu
		port map (
			nreset => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for pdu_i1

		-- Generated Instance Port Map for tsd_top_i1
		tsd_top_i1: tsd_top
		port map (
			nreset => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for tsd_top_i1

		-- Generated Instance Port Map for vip_i1
		vip_i1: vip
		port map (
			reset_n => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for vip_i1

		-- Generated Instance Port Map for vo_i1
		vo_i1: vo
		port map (
			reset_n => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for vo_i1

		-- Generated Instance Port Map for vor_i1
		vor_i1: vor
		port map (
			reset_n => s_int_nreset	-- Async. Reset (CGU,PAD) (X11)Auxiliary Signals (PAD)
		);
		-- End of Generated Instance Port Map for vor_i1



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
