<html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog 行為層次模組設計 2</title><style>
/* cspell:disable-file */
/* webkit printing magic: print all background colors */
html {
	-webkit-print-color-adjust: exact;
}
* {
	box-sizing: border-box;
	-webkit-print-color-adjust: exact;
}

html,
body {
	margin: 0;
	padding: 0;
}
@media only screen {
	body {
		margin: 2em auto;
		max-width: 900px;
		color: rgb(55, 53, 47);
	}
}

body {
	line-height: 1.5;
	white-space: pre-wrap;
}

a,
a.visited {
	color: inherit;
	text-decoration: underline;
}

.pdf-relative-link-path {
	font-size: 80%;
	color: #444;
}

h1,
h2,
h3 {
	letter-spacing: -0.01em;
	line-height: 1.2;
	font-weight: 600;
	margin-bottom: 0;
}

.page-title {
	font-size: 2.5rem;
	font-weight: 700;
	margin-top: 0;
	margin-bottom: 0.75em;
}

h1 {
	font-size: 1.875rem;
	margin-top: 1.875rem;
}

h2 {
	font-size: 1.5rem;
	margin-top: 1.5rem;
}

h3 {
	font-size: 1.25rem;
	margin-top: 1.25rem;
}

.source {
	border: 1px solid #ddd;
	border-radius: 3px;
	padding: 1.5em;
	word-break: break-all;
}

.callout {
	border-radius: 3px;
	padding: 1rem;
}

figure {
	margin: 1.25em 0;
	page-break-inside: avoid;
}

figcaption {
	opacity: 0.5;
	font-size: 85%;
	margin-top: 0.5em;
}

mark {
	background-color: transparent;
}

.indented {
	padding-left: 1.5em;
}

hr {
	background: transparent;
	display: block;
	width: 100%;
	height: 1px;
	visibility: visible;
	border: none;
	border-bottom: 1px solid rgba(55, 53, 47, 0.09);
}

img {
	max-width: 100%;
}

@media only print {
	img {
		max-height: 100vh;
		object-fit: contain;
	}
}

@page {
	margin: 1in;
}

.collection-content {
	font-size: 0.875rem;
}

.column-list {
	display: flex;
	justify-content: space-between;
}

.column {
	padding: 0 1em;
}

.column:first-child {
	padding-left: 0;
}

.column:last-child {
	padding-right: 0;
}

.table_of_contents-item {
	display: block;
	font-size: 0.875rem;
	line-height: 1.3;
	padding: 0.125rem;
}

.table_of_contents-indent-1 {
	margin-left: 1.5rem;
}

.table_of_contents-indent-2 {
	margin-left: 3rem;
}

.table_of_contents-indent-3 {
	margin-left: 4.5rem;
}

.table_of_contents-link {
	text-decoration: none;
	opacity: 0.7;
	border-bottom: 1px solid rgba(55, 53, 47, 0.18);
}

table,
th,
td {
	border: 1px solid rgba(55, 53, 47, 0.09);
	border-collapse: collapse;
}

table {
	border-left: none;
	border-right: none;
}

th,
td {
	font-weight: normal;
	padding: 0.25em 0.5em;
	line-height: 1.5;
	min-height: 1.5em;
	text-align: left;
}

th {
	color: rgba(55, 53, 47, 0.6);
}

ol,
ul {
	margin: 0;
	margin-block-start: 0.6em;
	margin-block-end: 0.6em;
}

li > ol:first-child,
li > ul:first-child {
	margin-block-start: 0.6em;
}

ul > li {
	list-style: disc;
}

ul.to-do-list {
	padding-inline-start: 0;
}

ul.to-do-list > li {
	list-style: none;
}

.to-do-children-checked {
	text-decoration: line-through;
	opacity: 0.375;
}

ul.toggle > li {
	list-style: none;
}

ul {
	padding-inline-start: 1.7em;
}

ul > li {
	padding-left: 0.1em;
}

ol {
	padding-inline-start: 1.6em;
}

ol > li {
	padding-left: 0.2em;
}

.mono ol {
	padding-inline-start: 2em;
}

.mono ol > li {
	text-indent: -0.4em;
}

.toggle {
	padding-inline-start: 0em;
	list-style-type: none;
}

/* Indent toggle children */
.toggle > li > details {
	padding-left: 1.7em;
}

.toggle > li > details > summary {
	margin-left: -1.1em;
}

.selected-value {
	display: inline-block;
	padding: 0 0.5em;
	background: rgba(206, 205, 202, 0.5);
	border-radius: 3px;
	margin-right: 0.5em;
	margin-top: 0.3em;
	margin-bottom: 0.3em;
	white-space: nowrap;
}

.collection-title {
	display: inline-block;
	margin-right: 1em;
}

.simple-table {
	margin-top: 1em;
	font-size: 0.875rem;
	empty-cells: show;
}
.simple-table td {
	height: 29px;
	min-width: 120px;
}

.simple-table th {
	height: 29px;
	min-width: 120px;
}

.simple-table-header-color {
	background: rgb(247, 246, 243);
	color: black;
}
.simple-table-header {
	font-weight: 500;
}

time {
	opacity: 0.5;
}

.icon {
	display: inline-block;
	max-width: 1.2em;
	max-height: 1.2em;
	text-decoration: none;
	vertical-align: text-bottom;
	margin-right: 0.5em;
}

img.icon {
	border-radius: 3px;
}

.user-icon {
	width: 1.5em;
	height: 1.5em;
	border-radius: 100%;
	margin-right: 0.5rem;
}

.user-icon-inner {
	font-size: 0.8em;
}

.text-icon {
	border: 1px solid #000;
	text-align: center;
}

.page-cover-image {
	display: block;
	object-fit: cover;
	width: 100%;
	max-height: 30vh;
}

.page-header-icon {
	font-size: 3rem;
	margin-bottom: 1rem;
}

.page-header-icon-with-cover {
	margin-top: -0.72em;
	margin-left: 0.07em;
}

.page-header-icon img {
	border-radius: 3px;
}

.link-to-page {
	margin: 1em 0;
	padding: 0;
	border: none;
	font-weight: 500;
}

p > .user {
	opacity: 0.5;
}

td > .user,
td > time {
	white-space: nowrap;
}

input[type="checkbox"] {
	transform: scale(1.5);
	margin-right: 0.6em;
	vertical-align: middle;
}

p {
	margin-top: 0.5em;
	margin-bottom: 0.5em;
}

.image {
	border: none;
	margin: 1.5em 0;
	padding: 0;
	border-radius: 0;
	text-align: center;
}

.code,
code {
	background: rgba(135, 131, 120, 0.15);
	border-radius: 3px;
	padding: 0.2em 0.4em;
	border-radius: 3px;
	font-size: 85%;
	tab-size: 2;
}

code {
	color: #eb5757;
}

.code {
	padding: 1.5em 1em;
}

.code-wrap {
	white-space: pre-wrap;
	word-break: break-all;
}

.code > code {
	background: none;
	padding: 0;
	font-size: 100%;
	color: inherit;
}

blockquote {
	font-size: 1.25em;
	margin: 1em 0;
	padding-left: 1em;
	border-left: 3px solid rgb(55, 53, 47);
}

.bookmark {
	text-decoration: none;
	max-height: 8em;
	padding: 0;
	display: flex;
	width: 100%;
	align-items: stretch;
}

.bookmark-title {
	font-size: 0.85em;
	overflow: hidden;
	text-overflow: ellipsis;
	height: 1.75em;
	white-space: nowrap;
}

.bookmark-text {
	display: flex;
	flex-direction: column;
}

.bookmark-info {
	flex: 4 1 180px;
	padding: 12px 14px 14px;
	display: flex;
	flex-direction: column;
	justify-content: space-between;
}

.bookmark-image {
	width: 33%;
	flex: 1 1 180px;
	display: block;
	position: relative;
	object-fit: cover;
	border-radius: 1px;
}

.bookmark-description {
	color: rgba(55, 53, 47, 0.6);
	font-size: 0.75em;
	overflow: hidden;
	max-height: 4.5em;
	word-break: break-word;
}

.bookmark-href {
	font-size: 0.75em;
	margin-top: 0.25em;
}

.sans { font-family: ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol"; }
.code { font-family: "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace; }
.serif { font-family: Lyon-Text, Georgia, ui-serif, serif; }
.mono { font-family: iawriter-mono, Nitti, Menlo, Courier, monospace; }
.pdf .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK JP'; }
.pdf:lang(zh-CN) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK SC'; }
.pdf:lang(zh-TW) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK TC'; }
.pdf:lang(ko-KR) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK KR'; }
.pdf .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.pdf .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK JP'; }
.pdf:lang(zh-CN) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK SC'; }
.pdf:lang(zh-TW) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK TC'; }
.pdf:lang(ko-KR) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK KR'; }
.pdf .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.highlight-default {
	color: rgba(55, 53, 47, 1);
}
.highlight-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.highlight-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.highlight-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.highlight-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.highlight-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.highlight-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.highlight-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.highlight-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.highlight-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.highlight-gray_background {
	background: rgba(241, 241, 239, 1);
}
.highlight-brown_background {
	background: rgba(244, 238, 238, 1);
}
.highlight-orange_background {
	background: rgba(251, 236, 221, 1);
}
.highlight-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.highlight-teal_background {
	background: rgba(237, 243, 236, 1);
}
.highlight-blue_background {
	background: rgba(231, 243, 248, 1);
}
.highlight-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.highlight-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.highlight-red_background {
	background: rgba(253, 235, 236, 1);
}
.block-color-default {
	color: inherit;
	fill: inherit;
}
.block-color-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.block-color-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.block-color-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.block-color-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.block-color-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.block-color-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.block-color-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.block-color-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.block-color-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.block-color-gray_background {
	background: rgba(241, 241, 239, 1);
}
.block-color-brown_background {
	background: rgba(244, 238, 238, 1);
}
.block-color-orange_background {
	background: rgba(251, 236, 221, 1);
}
.block-color-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.block-color-teal_background {
	background: rgba(237, 243, 236, 1);
}
.block-color-blue_background {
	background: rgba(231, 243, 248, 1);
}
.block-color-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.block-color-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.block-color-red_background {
	background: rgba(253, 235, 236, 1);
}
.select-value-color-pink { background-color: rgba(245, 224, 233, 1); }
.select-value-color-purple { background-color: rgba(232, 222, 238, 1); }
.select-value-color-green { background-color: rgba(219, 237, 219, 1); }
.select-value-color-gray { background-color: rgba(227, 226, 224, 1); }
.select-value-color-translucentGray { background-color: rgba(255, 255, 255, 0.0375); }
.select-value-color-orange { background-color: rgba(250, 222, 201, 1); }
.select-value-color-brown { background-color: rgba(238, 224, 218, 1); }
.select-value-color-red { background-color: rgba(255, 226, 221, 1); }
.select-value-color-yellow { background-color: rgba(253, 236, 200, 1); }
.select-value-color-blue { background-color: rgba(211, 229, 239, 1); }

.checkbox {
	display: inline-flex;
	vertical-align: text-bottom;
	width: 16;
	height: 16;
	background-size: 16px;
	margin-left: 2px;
	margin-right: 5px;
}

.checkbox-on {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20width%3D%2216%22%20height%3D%2216%22%20fill%3D%22%2358A9D7%22%2F%3E%0A%3Cpath%20d%3D%22M6.71429%2012.2852L14%204.9995L12.7143%203.71436L6.71429%209.71378L3.28571%206.2831L2%207.57092L6.71429%2012.2852Z%22%20fill%3D%22white%22%2F%3E%0A%3C%2Fsvg%3E");
}

.checkbox-off {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20x%3D%220.75%22%20y%3D%220.75%22%20width%3D%2214.5%22%20height%3D%2214.5%22%20fill%3D%22white%22%20stroke%3D%22%2336352F%22%20stroke-width%3D%221.5%22%2F%3E%0A%3C%2Fsvg%3E");
}
	
</style><link rel="stylesheet" href="dark-theme.css"><link rel="stylesheet"  target="_blank" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/styles/github-dark-dimmed.min.css"><script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/highlight.min.js"></script></head><body><article id="8227a4bf-21e1-4ca8-815d-20098d075355" class="page sans"><header><img class="page-cover-image" src="%E7%B5%84%E5%90%88%E9%82%8F%E8%BC%AF%E9%9B%BB%E8%B7%AF%20-%20%E5%A4%9A%E5%B7%A5%E5%99%A8%E8%88%87%E9%81%8B%E7%AE%97%E9%9B%BB%E8%B7%AF%207437810149fd4e59b7fe435c1f16baaf/9.png" style="object-position:center 50%"/><div class="page-header-icon page-header-icon-with-cover"><img class="icon" src="%E8%AA%B2%E7%A8%8B%E7%B0%A1%E4%BB%8B%20-%20%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E8%A8%AD%E8%A8%88%E5%AF%A6%E5%8B%99%20(2023%20Spring)%2099b0e4aae697421099048b7e70025a47/yang01.png"/></div><h1 class="page-title">Verilog 行為層次模組設計 2</h1><link rel="stylesheet" href="dark-theme.css"><link rel="stylesheet"  target="_blank" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/styles/github-dark-dimmed.min.css"><script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/highlight.min.js"></script></header><div class="page-body"><h1 id="4d1da708-478f-4eaf-bffa-c61efa0cf8ab" class="">Behavioral Modeling in Verilog 2</h1><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="b4f77e5c-ba41-4e2f-b0d9-93f4e73b7ab9"><div style="font-size:1.5em"><span class="icon">💻</span></div><div style="width:100%">This class covers fundamental principles of behavioral Verilog modeling, focusing on four key practices. Topics include default settings for incomplete if-statements and using case/casez statements with priority encoders. Students will learn to create efficient Verilog programs for complex digital circuits and gain an understanding of combinational and sequential logic. We will also cover how to create testbenches to verify the functionality of our Verilog models. By the end of the course, students will have a strong grasp of Verilog modeling concepts and be able to apply them to create efficient, accurate, and reliable digital circuits.</div></figure><h2 id="d6c294f4-d4f4-4d16-b1b4-4c7be0b79741" class="block-color-yellow_background">This Week&#x27;s Circuit Design Adventure</h2><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="4afeaab3-8e86-46eb-945d-87554447d956"><div style="font-size:1.5em"><img class="icon" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%201%20d64e0b0c1d6149e2be4ec8033fd6192e/800x800.png"/></div><div style="width:100%">In this class activity, we will explore behavioral Verilog modeling using two essential tools: HDLBits and Xilinx Vivado. Throughout the week, we will be focusing on four key practices to build our Verilog modeling skills.<p id="62a4d6d1-0da3-4722-9502-ba97eef23ca8" class="">The first practice will involve understanding how to express the default setting when an incomplete if-statement is used. We will use HDLBits to gain hands-on experience in developing Verilog programs that take advantage of the default behavior of the Verilog synthesis tool.</p><p id="8f3fe53b-84bd-4fdf-841f-f94e9802da53" class="">Next, we will move on to exploring case and casez statements using priority encoders. We will use Xilinx Vivado to develop Verilog programs that utilize case/casez statements to create priority encoders.</p><p id="82e41ad2-9707-49dd-9abc-3564497b0313" class="">During these practices, students will gain proficiency in using HDLBits and Xilinx Vivado to develop efficient Verilog programs that use behavioral modeling techniques.</p><p id="a8bef3ad-4149-4add-9c7a-49cdda916452" class="">By the end of this activity, students will have a strong grasp of Verilog modeling concepts and be able to apply them to create complex digital circuits. They will also be comfortable using HDLBits and Xilinx Vivado to develop and test their Verilog programs.</p></div></figure><h2 id="06969400-8f78-4728-9a35-63bfa555ec03" class="block-color-yellow_background">參考資料 (References)</h2><figure id="ee6deeb6-6244-451c-8888-ebc6fe74fd3b"><a  target="_blank" href="https://hdlbits.01xz.net/wiki/Main_Page" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">HDLBits</div><div class="bookmark-description">HDLBits is a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL). Earlier problems follow a tutorial style, while later problems will increasingly challenge your circuit design skills. Each problem requires you to design a small circuit in Verilog.</div></div><div class="bookmark-href">https://hdlbits.01xz.net/wiki/Main_Page</div></div><img src="https://hdlbits.01xz.net/mw/images/0/06/Logo_v.png" class="bookmark-image"/></a></figure><figure id="4623fae2-231d-4cc7-a03c-4836c34dede5"><a  target="_blank" href="https://technobyte.org/behavioral-modeling-verilog/" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title"></div></div><div class="bookmark-href">https://technobyte.org/behavioral-modeling-verilog/</div></div></a></figure><h2 id="7bdba34a-0be2-4097-828a-817a02bd38d8" class="block-color-yellow_background">課程內容 (Course Content)</h2><h3 id="8494671c-4894-4cb4-88e7-7c26399ed6a2" class="block-color-yellow">How Verilog Deals with Unspecified Cases in Code</h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="57988b11-2b43-4667-bc77-4e6e83e8a072"><div style="font-size:1.5em"><span class="icon">💻</span></div><div style="width:100%">Writing code with correct syntax does not always mean that the resulting circuit (made up of logic gates and flip-flops) will work properly. This is because there may be cases that were not specifically accounted for. In Verilog, if a case is not accounted for, the outputs will stay the same as their previous state. This requires the circuit to have a <code>latch</code> to remember the previous state. Combinational logic circuits (made up of logic gates) cannot remember states, so all outputs must have a defined value for every possible condition. This usually requires including <code>else</code> clauses or <code>default values</code> for the outputs.</div></figure><h3 id="7e131fe2-ba57-4c38-9a4e-e8e06a980ec5" class="block-color-gray_background">【課堂練習 1】<a  target="_blank" href="https://hdlbits.01xz.net/wiki/Always_if2">Always if2 - HDLBits (01xz.net)</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="4f07640e-259b-4ebe-b798-fb94d4bed890"><div style="font-size:1.5em"><img class="icon" src="%E9%82%8F%E8%BC%AF%E6%96%B9%E7%A8%8B%E5%BC%8F%E8%88%87%E5%9F%BA%E6%9C%AC%E9%96%98%200e43700d65fb44238787a5b0a993cf6c/yang02.png"/></div><div style="width:100%">The Verilog code below contains a bug that results in the creation of a latch. The issue causes the computer to shut down even if it&#x27;s not overheated and allows the car to keep driving despite reaching the destination or needing to refuel. Please fix the code to ensure that the computer only shuts down if it is truly overheated, and the car stops driving if it has arrived at the destination or requires a refill. 

You will need to use two HDL tools called HDLBits and Xilinx Vivado to complete the exercise. Remember to change the name of the module to <code>ifelse</code> when using Vivado.
<figure id="af71cfa0-519b-4825-9795-039a4770de9d" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled.png"><img style="width:384px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled.png"/></a></figure><figure id="2dea30bf-f408-424a-b3d7-e35dbe2a6ee5" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%201.png"><img style="width:624px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%201.png"/></a></figure></div></figure><h3 id="ef2de669-94e0-4657-9c78-963fb942b357" class="">Example Solution (HDLBits)</h3><figure id="f7859ddb-f6d4-4a32-b1c5-c56c2f6a943d" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%202.png"><img style="width:432px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%202.png"/></a></figure><h3 id="48ebaa59-4598-4442-b953-39e68c272887" class="">Verilog Simulation Waveform</h3><figure id="cda8261a-4738-414a-89fb-154bcc33c780" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%203.png"><img style="width:624px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%203.png"/></a></figure><h3 id="0ef43d22-7f9d-4b0f-b5f5-c2efe0e31a29" class="">Example Solution (Xilinx Vivado)</h3><figure id="4894b36d-a0ae-48f0-bc8b-1eb41b78fd39" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%204.png"><img style="width:432px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%204.png"/></a></figure><h3 id="16208d02-aaa8-4538-b831-ef26c6c0bf0a" class="">RTL Schematic (Xilinx Vivado)</h3><figure id="bdd05735-766c-47c6-9ef7-c6b2e1b13a75" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%205.png"><img style="width:2027px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%205.png"/></a></figure><h3 id="643512ac-f064-4528-b81d-488f604c900c" class="">Example Testbench (Xilinx Vivado)</h3><pre id="58f76b82-7469-4d64-81ef-6c92686ac6d5" class="code"><code>`timescale 1ns / 1ps

module ifelse_tb;

  // Inputs
  reg cpu_overheated;
  reg arrived;
  reg gas_tank_empty;

  // Outputs
  wire shut_off_computer;
  wire keep_driving;

  // Error signal
  reg fail1, fail2;

  // Instantiate the unit under test (UUT)
  ifelse uut (
    .cpu_overheated(cpu_overheated),
    .shut_off_computer(shut_off_computer),
    .arrived(arrived),
    .gas_tank_empty(gas_tank_empty),
    .keep_driving(keep_driving)
  );

  initial begin
    {fail1,fail2} = 0;
    {cpu_overheated,arrived,gas_tank_empty} = 0;
    #5;
    repeat (30) begin
      // Generate random input values
      {cpu_overheated,arrived,gas_tank_empty} = {$random};
      {fail1,fail2} = 0;
      #5;

      // Calculate expected output values
      fail1 = (cpu_overheated != shut_off_computer);

      if (arrived) 
        fail2 = keep_driving;
      else
        if (gas_tank_empty)
            fail2 = keep_driving;
        else
            fail2 = ~keep_driving;
    
      #5;
    end
    
    $finish;
  end

endmodule</code></pre><h3 id="02916500-76ee-4c50-9522-fc65a026278c" class="block-color-yellow">Case statements in Verilog</h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="5cad2ab1-20aa-4e34-8347-24268f53c349"><div style="font-size:1.5em"><span class="icon">💻</span></div><div style="width:100%">In Verilog, the case statement works similarly to a bunch of &quot;if-else&quot; statements that compare one thing to a list of other things. It&#x27;s used in circuits that work all at once (called &quot;combinational circuits&quot;). The syntax of the case statement is a bit different than the &quot;switch&quot; statement used in C programming language.<p id="24a1ab9f-f90e-4f4f-b9ce-f094e225db61" class="">Here&#x27;s an example of a Verilog case statement that sets the value of &quot;out&quot; based on the value of &quot;in&quot;:</p><pre id="9a03e2cb-f124-4ded-9e75-aefbc10fca26" class="code code-wrap"><code>always @(*) begin
    case (in)
        1&#x27;b1: begin
                 out = 1&#x27;b1;
              end
        1&#x27;b0: out = 1&#x27;b0;
        default: out = 1&#x27;bx;
    endcase
end</code></pre><p id="4879e8ff-6018-42b4-9f94-1cce26620b0a" class="">Each &quot;case item&quot; is a possible value for &quot;in&quot;, followed by a colon, and then the code to execute if that value matches. The &quot;default&quot; item is like an &quot;else&quot; statement - it&#x27;s executed if none of the other values match.</p><p id="e61d3dc1-88de-4d18-82a4-e3f3cce7b512" class="">Unlike in C, duplicate and partially overlapping case items are allowed in Verilog. However, each case item can only execute one statement, so if you need to execute more than one statement, you need to use &quot;begin&quot; and &quot;end&quot;.</p></div></figure><h3 id="af32f1fc-cdb1-46c5-8d69-df33a17490b5" class="block-color-gray_background">【課堂練習 2】<a  target="_blank" href="https://hdlbits.01xz.net/wiki/Always_case">Always case - HDLBits (01xz.net)</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="937db4db-9a31-4201-a243-8399467024d4"><div style="font-size:1.5em"><img class="icon" src="%E9%82%8F%E8%BC%AF%E6%96%B9%E7%A8%8B%E5%BC%8F%E8%88%87%E5%9F%BA%E6%9C%AC%E9%96%98%200e43700d65fb44238787a5b0a993cf6c/yang02.png"/></div><div style="width:100%">Case statements are useful when we have many different choices to make. In this practice, we want to create a 6-to-1 multiplexer. When the &quot;sel&quot; input is between 0 and 5, we want to choose the corresponding 4-bit data input. But if &quot;sel&quot; is not between 0 and 5, we want to output 0 instead. 

You will need to use two HDL tools called HDLBits and Xilinx Vivado to complete the exercise. Remember to change the name of the module to <code>mux6</code> when using Vivado.</div></figure><h3 id="421537e1-5b62-48ec-9cc7-da7f8fdb6dd8" class="">Example Solution (HDLBits)</h3><figure id="857fde9b-fad3-47d5-a8e5-5514a5f6de40" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%206.png"><img style="width:528px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%206.png"/></a></figure><h3 id="aeed040c-b028-4f60-a0e3-6cc97cdd13f2" class="">Verilog Simulation Waveform</h3><figure id="e5ae738c-88ec-4a76-b000-e68ed8ca27b1" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%207.png"><img style="width:528px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%207.png"/></a></figure><h3 id="9187a8d6-aa4d-408c-8c80-939e466de9ba" class="">Example Solution (Xilinx Vivado)</h3><figure id="900146af-9c3c-4f30-80e0-6d57b9ca4dae" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%208.png"><img style="width:336px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%208.png"/></a></figure><h3 id="0e9a4fae-547d-46a7-acb0-2363d5aef20b" class="">RTL Schematic (Xilinx Vivado)</h3><figure id="e644e748-7195-4955-972e-d53a033beaa7" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%209.png"><img style="width:528px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%209.png"/></a></figure><h3 id="6570b788-83ca-4586-bc07-4fd306fd73ba" class="">Example Testbench (Xilinx Vivado)</h3><pre id="fb48057a-d162-4ebd-8af9-d2150a06ec22" class="code"><code>`timescale 1ns / 1ps

module mux6_tb;

  // Inputs
  reg [2:0] sel;
  reg [3:0] data0, data1, data2, data3, data4, data5;

  // Outputs
  wire [3:0] out;
  
  reg fail;

  // Instantiate the mux6 module
  mux6 dut (
    .sel(sel),
    .data0(data0),
    .data1(data1),
    .data2(data2),
    .data3(data3),
    .data4(data4),
    .data5(data5),
    .out(out)
  );

  // Generate 30 random tests
  initial begin
    {sel,data0,data1,data2,data3,data4,data5,fail} = 0;
    #10;
    repeat(30) begin
      // Randomize the inputs
      {data0,data1,data2,data3,data4,data5} = {$random};
      sel = {$random};
      fail = 0;
      #5;
    
      // Verify the output
      case (sel)
        0 : fail = (out != data0);
        1 : fail = (out != data1);
        2 : fail = (out != data2);
        3 : fail = (out != data3);
        4 : fail = (out != data4);
        5 : fail = (out != data5);
        default : fail = (out != 0);
      endcase
      #5;

    end

    $finish;
  end

endmodule</code></pre><h3 id="c4306d26-3954-4997-aa72-a1a973e0a8de" class="block-color-gray_background">【課堂練習 3】<a  target="_blank" href="https://hdlbits.01xz.net/wiki/Always_case2">Always case2 - HDLBits (01xz.net)</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="bd6325ac-39f3-48e3-a36c-75c03d230821"><div style="font-size:1.5em"><img class="icon" src="%E9%82%8F%E8%BC%AF%E6%96%B9%E7%A8%8B%E5%BC%8F%E8%88%87%E5%9F%BA%E6%9C%AC%E9%96%98%200e43700d65fb44238787a5b0a993cf6c/yang02.png"/></div><div style="width:100%">A priority encoder is a circuit that tells you which position in a set of numbers has a &quot;1&quot; digit first. For example, if you have the number 10010000, the priority encoder would say that the &quot;4th&quot; position is the first one with a &quot;1&quot;.<p id="0cbb5cb4-093f-404a-8198-dd8fb97b5968" class="">Your task is to create a priority encoder that works with 4-bit numbers. If there are no &quot;1&quot; digits in the input number, the output should be zero. There are 16 different possible combinations of 4-bit numbers. 

You will need to use two HDL tools called HDLBits and Xilinx Vivado to complete the exercise. Remember to change the name of the module to <code>case16</code> when using Vivado.</p></div></figure><h3 id="9181c842-9a45-40b4-be2e-26f2082c33d9" class="">Example Solution (HDLBits)</h3><figure id="825b52f3-8b34-4469-9bc0-2fb8c99671b3" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2010.png"><img style="width:528px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2010.png"/></a></figure><h3 id="048adef3-5aca-4520-8a37-03de413d0aff" class="">Verilog Simulation Waveform</h3><figure id="b4812483-ebda-4e0e-8f85-dc0f7eacbc6e" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2011.png"><img style="width:3488px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2011.png"/></a></figure><h3 id="0cdbafb8-a785-4ac0-afda-40eee18db5c1" class="">Example Solution (Xilinx Vivado)</h3><figure id="65359b46-79a1-4a92-a46f-814c70271bfa" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2012.png"><img style="width:528px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2012.png"/></a></figure><h3 id="ff84fe89-3b03-404b-aad1-02c49367dd5e" class="">RTL Schematic (Xilinx Vivado)</h3><figure id="7896aa4e-d43b-46d0-8906-98a8809439aa" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2013.png"><img style="width:528px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2013.png"/></a></figure><h3 id="ee0a2fd9-4054-4c68-8be3-e7e508bdd022" class="">Example Testbench (Xilinx Vivado)</h3><pre id="a145f911-39d1-4c53-98b9-0eaa288f56b3" class="code"><code>`timescale 1ns / 1ps

module case16_tb;

    // Inputs
    reg [3:0] in;

    // Outputs
    wire [1:0] pos;
    
    reg fail;

    // Instantiate the Unit Under Test (UUT)
    case16 uut (
        .in(in),
        .pos(pos)
    );

    // Generate tests using repeat and $random
    initial begin
        {fail, in} = 0;
        #10;
        repeat(30) begin
            in = {$random};
            fail = 0;
            #5;
            if (in[0]) fail = (pos!=0);
            else if (in[1]) fail = (pos!=1);
            else if (in[2]) fail = (pos!=2);
            else if (in[3]) fail = (pos!=3);
            else fail = (pos!=0);            
            #5;
        end
        $finish;
    end

endmodule</code></pre><h3 id="843c7148-69d2-4efc-bafa-29f3d4204932" class="block-color-gray_background">【課堂練習 4】<a  target="_blank" href="https://hdlbits.01xz.net/wiki/Always_casez">Always casez - HDLBits (01xz.net)</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="8a498263-93c4-4123-ae1d-6cc701c26381"><div style="font-size:1.5em"><img class="icon" src="%E9%82%8F%E8%BC%AF%E6%96%B9%E7%A8%8B%E5%BC%8F%E8%88%87%E5%9F%BA%E6%9C%AC%E9%96%98%200e43700d65fb44238787a5b0a993cf6c/yang02.png"/></div><div style="width:100%">Create a Verilog code for a priority encoder that can handle 8-bit inputs. The encoder should identify the first bit from the right (the least significant bit) that has a value of 1 in the input, and output its position as a number from 1 to 8. If there are no bits with a value of 1 in the input, the output should be 0. For example, if the input is 8&#x27;b10010000, the output should be 3&#x27;d4 because bit[4] is the first bit with a value of 1.
In the previous exercise (always_case2), the program contained 256 cases in the <code>case</code> statement. By utilizing <code>casez</code>, the program can reduce this to only 9 cases. The <code>casez</code> statement allows bits with a value of z to be ignored when making comparisons.

You will need to use two HDL tools called HDLBits and Xilinx Vivado to complete the exercise. Remember to change the name of the module to <code>case256</code> when using Vivado.
</div></figure><h3 id="25b43d1a-3468-4a2d-9bcc-2ab52e9fc2a8" class="">Example Solution (HDLBits)</h3><figure id="4b8a9e9c-1605-4005-a730-ceec1642536b" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2014.png"><img style="width:432px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2014.png"/></a></figure><h3 id="daf41f5a-aa17-437e-bb02-7bb6628d54b9" class="">Verilog Simulation Waveform</h3><figure id="4b7d25d1-9970-4c6f-8e8e-6267ab92b41e" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2015.png"><img style="width:2912px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2015.png"/></a></figure><h3 id="42a83080-5a63-48cc-bbd8-a24aa9918193" class="">Example Solution (Xilinx Vivado)</h3><figure id="7380e0dd-cb8c-41f6-b8d9-55d7b545660b" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2016.png"><img style="width:432px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2016.png"/></a></figure><h3 id="a64954ac-8e8e-475c-94f1-238f57d4d9d6" class="">RTL Schematic (Xilinx Vivado)</h3><figure id="4d2fcd18-e922-4adb-a3fc-d1e5a77feabc" class="image"><a href="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2017.png"><img style="width:528px" src="Verilog%20%E8%A1%8C%E7%82%BA%E5%B1%A4%E6%AC%A1%E6%A8%A1%E7%B5%84%E8%A8%AD%E8%A8%88%202%208227a4bf21e14ca8815d20098d075355/Untitled%2017.png"/></a></figure><h3 id="87b5a3f7-49b8-4117-80e6-f7f1648e8ff4" class="">Example Testbench (Xilinx Vivado)</h3><pre id="1ee29c14-9271-4774-a04a-f25c51e1835b" class="code"><code>`timescale 1ns / 1ps

module case256_tb;

  // Inputs
  reg [7:0] in;

  // Outputs
  wire [2:0] pos;
  
  reg fail;

  // Instantiate the unit under test (UUT)
  case256 uut (
    .in(in),
    .pos(pos)
  );

    initial begin
        {fail, in} = 0;
        #10;
        repeat(30) begin
            in = {$random};
            fail = 0;
            #5;
            if (in[0]) fail = (pos!=0);
            else if (in[1]) fail = (pos!=1);
            else if (in[2]) fail = (pos!=2);
            else if (in[3]) fail = (pos!=3);
            else if (in[4]) fail = (pos!=4);
            else if (in[5]) fail = (pos!=5);
            else if (in[6]) fail = (pos!=6);
            else if (in[7]) fail = (pos!=7);
            else fail = (pos!=0);            
            #5;
        end
        $finish;
    end

endmodule</code></pre><h2 id="412ad836-5508-4a0a-a5c4-51ee927fae72" class="block-color-yellow_background">課堂作業</h2><h3 id="eef68c63-9357-4a8f-8061-9ad787b2a857" class="block-color-gray_background">【作業 1】Complete All Class Practices</h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="6976c4df-2871-4adb-995c-f9ca503840d5"><div style="font-size:1.5em"><img class="icon" src="%E9%82%8F%E8%BC%AF%E6%96%B9%E7%A8%8B%E5%BC%8F%E8%88%87%E5%9F%BA%E6%9C%AC%E9%96%98%200e43700d65fb44238787a5b0a993cf6c/yang-g-tr.png"/></div><div style="width:100%">This week&#x27;s class exercises are more challenging, so it is essential to take the time to carefully review each step and ensure that you understand all the concepts involved. It is important not to rush through the tasks and take the time to grasp the knowledge and skills being taught. By doing so, you can effectively apply what you learn in future projects or assignments. So, take your time, ask questions, and seek help if needed to fully comprehend the practices.</div></figure><p id="ed47da01-5991-4a65-9698-e72c93271c65" class="">
</p><figure id="e1a2996c-5b26-4e7e-8b04-18b3c52e5439" class="image"><a href="%E8%AA%B2%E7%A8%8B%E7%B0%A1%E4%BB%8B%20-%20%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E8%A8%AD%E8%A8%88%E5%AF%A6%E5%8B%99%20(2023%20Spring)%2099b0e4aae697421099048b7e70025a47/end1.png"><img style="width:4538px" src="%E8%AA%B2%E7%A8%8B%E7%B0%A1%E4%BB%8B%20-%20%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1%E8%A8%AD%E8%A8%88%E5%AF%A6%E5%8B%99%20(2023%20Spring)%2099b0e4aae697421099048b7e70025a47/end1.png"/></a></figure><p id="b525f518-6fb2-4c52-921e-725059286757" class="">
</p></div></article>
<script>hljs.highlightAll();</script>
</body></html>