

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Mon Jan 26 19:41:29 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    62793|    62793|  0.628 ms|  0.628 ms|  62794|  62794|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596                  |top_kernel_Pipeline_VITIS_LOOP_46_3                  |       66|       66|  0.660 us|  0.660 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604                  |top_kernel_Pipeline_VITIS_LOOP_69_5                  |       66|       66|  0.660 us|  0.660 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736                  |top_kernel_Pipeline_VITIS_LOOP_56_4                  |      111|      111|  1.110 us|  1.110 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810  |top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_2  |    46336|    46336|       181|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    119|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|    5796|   6805|    -|
|Memory           |       22|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    699|    -|
|Register         |        -|    -|    1589|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|    7|    7385|   7623|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    1|       5|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596                  |top_kernel_Pipeline_VITIS_LOOP_46_3                  |        0|   0|    34|   214|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736                  |top_kernel_Pipeline_VITIS_LOOP_56_4                  |        0|   0|  3998|  5352|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604                  |top_kernel_Pipeline_VITIS_LOOP_69_5                  |        0|   5|  1652|   572|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810  |top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7  |        0|   2|   112|   667|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|   7|  5796|  6805|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|         Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |tmp_U  |tmp_RAM_T2P_BRAM_1R1W  |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                       |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_1216_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln53_fu_1503_p2     |         +|   0|  0|  32|          25|          17|
    |and_ln53_fu_1535_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_1210_p2    |      icmp|   0|  0|  17|           9|          10|
    |denom_1_fu_1555_p3      |    select|   0|  0|  24|           1|          24|
    |select_ln53_fu_1547_p3  |    select|   0|  0|  24|           1|          23|
    |xor_ln53_1_fu_1541_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln53_fu_1529_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 119|          48|          79|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_address0         |  14|          3|   14|         42|
    |A_ce0              |  14|          3|    1|          3|
    |ap_NS_fsm          |  49|          9|    1|          9|
    |col_sum_10_fu_380  |   9|          2|   24|         48|
    |col_sum_11_fu_384  |   9|          2|   24|         48|
    |col_sum_12_fu_388  |   9|          2|   24|         48|
    |col_sum_13_fu_392  |   9|          2|   24|         48|
    |col_sum_14_fu_396  |   9|          2|   24|         48|
    |col_sum_15_fu_400  |   9|          2|   24|         48|
    |col_sum_16_fu_404  |   9|          2|   24|         48|
    |col_sum_17_fu_408  |   9|          2|   24|         48|
    |col_sum_18_fu_412  |   9|          2|   24|         48|
    |col_sum_19_fu_416  |   9|          2|   24|         48|
    |col_sum_1_fu_344   |   9|          2|   24|         48|
    |col_sum_20_fu_420  |   9|          2|   24|         48|
    |col_sum_21_fu_424  |   9|          2|   24|         48|
    |col_sum_22_fu_428  |   9|          2|   24|         48|
    |col_sum_23_fu_432  |   9|          2|   24|         48|
    |col_sum_24_fu_436  |   9|          2|   24|         48|
    |col_sum_25_fu_440  |   9|          2|   24|         48|
    |col_sum_26_fu_444  |   9|          2|   24|         48|
    |col_sum_27_fu_448  |   9|          2|   24|         48|
    |col_sum_28_fu_452  |   9|          2|   24|         48|
    |col_sum_29_fu_456  |   9|          2|   24|         48|
    |col_sum_2_fu_348   |   9|          2|   24|         48|
    |col_sum_30_fu_460  |   9|          2|   24|         48|
    |col_sum_31_fu_464  |   9|          2|   24|         48|
    |col_sum_32_fu_468  |   9|          2|   24|         48|
    |col_sum_33_fu_472  |   9|          2|   24|         48|
    |col_sum_34_fu_476  |   9|          2|   24|         48|
    |col_sum_35_fu_480  |   9|          2|   24|         48|
    |col_sum_36_fu_484  |   9|          2|   24|         48|
    |col_sum_37_fu_488  |   9|          2|   24|         48|
    |col_sum_38_fu_492  |   9|          2|   24|         48|
    |col_sum_39_fu_496  |   9|          2|   24|         48|
    |col_sum_3_fu_352   |   9|          2|   24|         48|
    |col_sum_40_fu_500  |   9|          2|   24|         48|
    |col_sum_41_fu_504  |   9|          2|   24|         48|
    |col_sum_42_fu_508  |   9|          2|   24|         48|
    |col_sum_43_fu_512  |   9|          2|   24|         48|
    |col_sum_44_fu_516  |   9|          2|   24|         48|
    |col_sum_45_fu_520  |   9|          2|   24|         48|
    |col_sum_46_fu_524  |   9|          2|   24|         48|
    |col_sum_47_fu_528  |   9|          2|   24|         48|
    |col_sum_48_fu_532  |   9|          2|   24|         48|
    |col_sum_49_fu_536  |   9|          2|   24|         48|
    |col_sum_4_fu_356   |   9|          2|   24|         48|
    |col_sum_50_fu_540  |   9|          2|   24|         48|
    |col_sum_51_fu_544  |   9|          2|   24|         48|
    |col_sum_52_fu_548  |   9|          2|   24|         48|
    |col_sum_53_fu_552  |   9|          2|   24|         48|
    |col_sum_54_fu_556  |   9|          2|   24|         48|
    |col_sum_55_fu_560  |   9|          2|   24|         48|
    |col_sum_56_fu_564  |   9|          2|   24|         48|
    |col_sum_57_fu_568  |   9|          2|   24|         48|
    |col_sum_58_fu_572  |   9|          2|   24|         48|
    |col_sum_59_fu_576  |   9|          2|   24|         48|
    |col_sum_5_fu_360   |   9|          2|   24|         48|
    |col_sum_60_fu_580  |   9|          2|   24|         48|
    |col_sum_61_fu_584  |   9|          2|   24|         48|
    |col_sum_62_fu_588  |   9|          2|   24|         48|
    |col_sum_63_fu_592  |   9|          2|   24|         48|
    |col_sum_6_fu_364   |   9|          2|   24|         48|
    |col_sum_7_fu_368   |   9|          2|   24|         48|
    |col_sum_8_fu_372   |   9|          2|   24|         48|
    |col_sum_9_fu_376   |   9|          2|   24|         48|
    |col_sum_fu_340     |   9|          2|   24|         48|
    |i_fu_76            |   9|          2|    9|         18|
    |tmp_address0       |  14|          3|   14|         42|
    |tmp_ce0            |  14|          3|    1|          3|
    |tmp_we0            |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 699|        153| 1577|       3191|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   8|   0|    8|          0|
    |col_sum_10_fu_380                                                            |  24|   0|   24|          0|
    |col_sum_11_fu_384                                                            |  24|   0|   24|          0|
    |col_sum_12_fu_388                                                            |  24|   0|   24|          0|
    |col_sum_13_fu_392                                                            |  24|   0|   24|          0|
    |col_sum_14_fu_396                                                            |  24|   0|   24|          0|
    |col_sum_15_fu_400                                                            |  24|   0|   24|          0|
    |col_sum_16_fu_404                                                            |  24|   0|   24|          0|
    |col_sum_17_fu_408                                                            |  24|   0|   24|          0|
    |col_sum_18_fu_412                                                            |  24|   0|   24|          0|
    |col_sum_19_fu_416                                                            |  24|   0|   24|          0|
    |col_sum_1_fu_344                                                             |  24|   0|   24|          0|
    |col_sum_20_fu_420                                                            |  24|   0|   24|          0|
    |col_sum_21_fu_424                                                            |  24|   0|   24|          0|
    |col_sum_22_fu_428                                                            |  24|   0|   24|          0|
    |col_sum_23_fu_432                                                            |  24|   0|   24|          0|
    |col_sum_24_fu_436                                                            |  24|   0|   24|          0|
    |col_sum_25_fu_440                                                            |  24|   0|   24|          0|
    |col_sum_26_fu_444                                                            |  24|   0|   24|          0|
    |col_sum_27_fu_448                                                            |  24|   0|   24|          0|
    |col_sum_28_fu_452                                                            |  24|   0|   24|          0|
    |col_sum_29_fu_456                                                            |  24|   0|   24|          0|
    |col_sum_2_fu_348                                                             |  24|   0|   24|          0|
    |col_sum_30_fu_460                                                            |  24|   0|   24|          0|
    |col_sum_31_fu_464                                                            |  24|   0|   24|          0|
    |col_sum_32_fu_468                                                            |  24|   0|   24|          0|
    |col_sum_33_fu_472                                                            |  24|   0|   24|          0|
    |col_sum_34_fu_476                                                            |  24|   0|   24|          0|
    |col_sum_35_fu_480                                                            |  24|   0|   24|          0|
    |col_sum_36_fu_484                                                            |  24|   0|   24|          0|
    |col_sum_37_fu_488                                                            |  24|   0|   24|          0|
    |col_sum_38_fu_492                                                            |  24|   0|   24|          0|
    |col_sum_39_fu_496                                                            |  24|   0|   24|          0|
    |col_sum_3_fu_352                                                             |  24|   0|   24|          0|
    |col_sum_40_fu_500                                                            |  24|   0|   24|          0|
    |col_sum_41_fu_504                                                            |  24|   0|   24|          0|
    |col_sum_42_fu_508                                                            |  24|   0|   24|          0|
    |col_sum_43_fu_512                                                            |  24|   0|   24|          0|
    |col_sum_44_fu_516                                                            |  24|   0|   24|          0|
    |col_sum_45_fu_520                                                            |  24|   0|   24|          0|
    |col_sum_46_fu_524                                                            |  24|   0|   24|          0|
    |col_sum_47_fu_528                                                            |  24|   0|   24|          0|
    |col_sum_48_fu_532                                                            |  24|   0|   24|          0|
    |col_sum_49_fu_536                                                            |  24|   0|   24|          0|
    |col_sum_4_fu_356                                                             |  24|   0|   24|          0|
    |col_sum_50_fu_540                                                            |  24|   0|   24|          0|
    |col_sum_51_fu_544                                                            |  24|   0|   24|          0|
    |col_sum_52_fu_548                                                            |  24|   0|   24|          0|
    |col_sum_53_fu_552                                                            |  24|   0|   24|          0|
    |col_sum_54_fu_556                                                            |  24|   0|   24|          0|
    |col_sum_55_fu_560                                                            |  24|   0|   24|          0|
    |col_sum_56_fu_564                                                            |  24|   0|   24|          0|
    |col_sum_57_fu_568                                                            |  24|   0|   24|          0|
    |col_sum_58_fu_572                                                            |  24|   0|   24|          0|
    |col_sum_59_fu_576                                                            |  24|   0|   24|          0|
    |col_sum_5_fu_360                                                             |  24|   0|   24|          0|
    |col_sum_60_fu_580                                                            |  24|   0|   24|          0|
    |col_sum_61_fu_584                                                            |  24|   0|   24|          0|
    |col_sum_62_fu_588                                                            |  24|   0|   24|          0|
    |col_sum_63_fu_592                                                            |  24|   0|   24|          0|
    |col_sum_6_fu_364                                                             |  24|   0|   24|          0|
    |col_sum_7_fu_368                                                             |  24|   0|   24|          0|
    |col_sum_8_fu_372                                                             |  24|   0|   24|          0|
    |col_sum_9_fu_376                                                             |  24|   0|   24|          0|
    |col_sum_fu_340                                                               |  24|   0|   24|          0|
    |denom_1_reg_2994                                                             |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_46_3_fu_596_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_56_4_fu_736_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_69_5_fu_604_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7_fu_810_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_76                                                                      |   9|   0|    9|          0|
    |tmp_s_reg_2668                                                               |   8|   0|   14|          6|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |1589|   0| 1595|          6|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   24|   ap_memory|             A|         array|
|C_address0  |  out|   14|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   24|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

