$date
	Fri Oct 30 01:52:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & rst $end
$scope module fft $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # enable $end
$var wire 1 $ j $end
$var wire 1 ( j_and_nq $end
$var wire 1 % k $end
$var wire 1 ) nk $end
$var wire 1 * nk_and_q $end
$var wire 1 + nq $end
$var wire 1 & rst $end
$var wire 1 ! q $end
$scope module ffd1 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # enable $end
$var wire 1 & rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
1)
0(
x'
0&
0%
0$
0#
0"
x!
$end
#1
0'
0*
1+
0!
1&
#2
1'
1(
1$
0&
#5
1"
#10
0"
#12
0'
0(
0$
#15
1"
#20
0"
#22
0)
1%
#25
1"
#30
0"
#32
1'
1(
1$
#35
1"
#40
0"
#42
0'
1)
0(
0%
0$
1#
#45
1"
#50
0"
#52
1'
1(
1$
#55
0(
1*
0+
1!
1"
#60
0"
#62
0$
#65
1"
#70
0"
#72
0'
0*
0)
1%
#75
1+
0!
1"
#80
0"
#82
1'
1(
1$
#85
0'
0(
0+
1!
1"
#90
0"
#92
0$
0#
#95
1"
#100
0"
#102
1+
0!
0'
0*
1)
0%
1&
#103
0&
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#253
