[ -d sim ] || mkdir -p sim
ghdl -s --std=08 --ieee=synopsys --workdir=sim riscvsingle.vhdl
ghdl -a -Wno-hide -Wno-library --std=08 --ieee=synopsys --workdir=sim riscvsingle.vhdl
ghdl -e --std=08 --ieee=synopsys --workdir=sim testbench
ghdl -r --std=08 --ieee=synopsys --workdir=sim testbench --wave=trace.ghw --vcd=trace.vcd --ieee-asserts=disable
riscvsingle.vhdl:780:5:@0ms:(report note): INFO: Set Reset
riscvsingle.vhdl:257:3:@0ms:(report note): Branch = U
riscvsingle.vhdl:427:5:@0ms:(report note): -------------------
riscvsingle.vhdl:428:3:@0ms:(report note): PC = 0
riscvsingle.vhdl:430:1:@0ms:(report note): Result Src
riscvsingle.vhdl:431:6:@0ms:(report note): UU
riscvsingle.vhdl:434:5:@0ms:(report note): Result
riscvsingle.vhdl:435:5:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
riscvsingle.vhdl:437:5:@0ms:(report note): ALUResult
riscvsingle.vhdl:438:5:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
riscvsingle.vhdl:440:5:@0ms:(report note): SrcA
riscvsingle.vhdl:441:5:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
riscvsingle.vhdl:443:5:@0ms:(report note): SrcB
riscvsingle.vhdl:444:5:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
riscvsingle.vhdl:447:5:@0ms:(report note): ALUControl
riscvsingle.vhdl:448:5:@0ms:(report note): UUU
riscvsingle.vhdl:450:5:@0ms:(report note): ALUSrc
riscvsingle.vhdl:451:5:@0ms:(report note): UU
riscvsingle.vhdl:454:3:@0ms:(report note): Zero = U
riscvsingle.vhdl:455:3:@0ms:(report note): BLT = U
riscvsingle.vhdl:456:3:@0ms:(report note): ALUResult(31) = U
riscvsingle.vhdl:457:3:@0ms:(report note): zero_s = U
riscvsingle.vhdl:459:3:@0ms:(report note): --------
riscvsingle.vhdl:460:3:@0ms:(report note):  U
riscvsingle.vhdl:461:3:@0ms:(report note): zero_s = U
riscvsingle.vhdl:465:5:@0ms:(report note): \n
riscvsingle.vhdl:257:3:@0ms:(report note): Branch = U
riscvsingle.vhdl:427:5:@0ms:(report note): -------------------
riscvsingle.vhdl:428:3:@0ms:(report note): PC = 0
riscvsingle.vhdl:430:1:@0ms:(report note): Result Src
riscvsingle.vhdl:431:6:@0ms:(report note): --
riscvsingle.vhdl:434:5:@0ms:(report note): Result
riscvsingle.vhdl:435:5:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
riscvsingle.vhdl:437:5:@0ms:(report note): ALUResult
riscvsingle.vhdl:438:5:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
riscvsingle.vhdl:440:5:@0ms:(report note): SrcA
riscvsingle.vhdl:441:5:@0ms:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@0ms:(report note): SrcB
riscvsingle.vhdl:444:5:@0ms:(report note): UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
riscvsingle.vhdl:447:5:@0ms:(report note): ALUControl
riscvsingle.vhdl:448:5:@0ms:(report note): 000
riscvsingle.vhdl:450:5:@0ms:(report note): ALUSrc
riscvsingle.vhdl:451:5:@0ms:(report note): --
riscvsingle.vhdl:454:3:@0ms:(report note): Zero = 0
riscvsingle.vhdl:455:3:@0ms:(report note): BLT = -
riscvsingle.vhdl:456:3:@0ms:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@0ms:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@0ms:(report note): --------
riscvsingle.vhdl:460:3:@0ms:(report note):  0
riscvsingle.vhdl:461:3:@0ms:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@0ms:(report note): \n
riscvsingle.vhdl:783:5:@22ns:(report note): INFO: Release Reset
riscvsingle.vhdl:427:5:@30ns:(report note): -------------------
riscvsingle.vhdl:428:3:@30ns:(report note): PC = 4
riscvsingle.vhdl:430:1:@30ns:(report note): Result Src
riscvsingle.vhdl:431:6:@30ns:(report note): 00
riscvsingle.vhdl:434:5:@30ns:(report note): Result
riscvsingle.vhdl:435:5:@30ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@30ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@30ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@30ns:(report note): SrcA
riscvsingle.vhdl:441:5:@30ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@30ns:(report note): SrcB
riscvsingle.vhdl:444:5:@30ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@30ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@30ns:(report note): 000
riscvsingle.vhdl:450:5:@30ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@30ns:(report note): 01
riscvsingle.vhdl:454:3:@30ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@30ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@30ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@30ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@30ns:(report note): --------
riscvsingle.vhdl:460:3:@30ns:(report note):  1
riscvsingle.vhdl:461:3:@30ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@30ns:(report note): \n
riscvsingle.vhdl:257:3:@30ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@40ns:(report note): -------------------
riscvsingle.vhdl:428:3:@40ns:(report note): PC = 8
riscvsingle.vhdl:430:1:@40ns:(report note): Result Src
riscvsingle.vhdl:431:6:@40ns:(report note): 00
riscvsingle.vhdl:434:5:@40ns:(report note): Result
riscvsingle.vhdl:435:5:@40ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@40ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@40ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@40ns:(report note): SrcA
riscvsingle.vhdl:441:5:@40ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@40ns:(report note): SrcB
riscvsingle.vhdl:444:5:@40ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:447:5:@40ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@40ns:(report note): 000
riscvsingle.vhdl:450:5:@40ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@40ns:(report note): 10
riscvsingle.vhdl:454:3:@40ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@40ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@40ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@40ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@40ns:(report note): --------
riscvsingle.vhdl:460:3:@40ns:(report note):  0
riscvsingle.vhdl:461:3:@40ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@40ns:(report note): \n
riscvsingle.vhdl:257:3:@40ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@50ns:(report note): -------------------
riscvsingle.vhdl:428:3:@50ns:(report note): PC = 68
riscvsingle.vhdl:430:1:@50ns:(report note): Result Src
riscvsingle.vhdl:431:6:@50ns:(report note): 10
riscvsingle.vhdl:434:5:@50ns:(report note): Result
riscvsingle.vhdl:435:5:@50ns:(report note): 00000000000000000000000000001100
riscvsingle.vhdl:437:5:@50ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@50ns:(report note): 00000000000000000000000001000100
riscvsingle.vhdl:440:5:@50ns:(report note): SrcA
riscvsingle.vhdl:441:5:@50ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@50ns:(report note): SrcB
riscvsingle.vhdl:444:5:@50ns:(report note): 00000000000000000000000001000000
riscvsingle.vhdl:447:5:@50ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@50ns:(report note): 000
riscvsingle.vhdl:450:5:@50ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@50ns:(report note): 01
riscvsingle.vhdl:454:3:@50ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@50ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@50ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@50ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@50ns:(report note): --------
riscvsingle.vhdl:460:3:@50ns:(report note):  0
riscvsingle.vhdl:461:3:@50ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@50ns:(report note): \n
riscvsingle.vhdl:257:3:@50ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@60ns:(report note): -------------------
riscvsingle.vhdl:428:3:@60ns:(report note): PC = 72
riscvsingle.vhdl:430:1:@60ns:(report note): Result Src
riscvsingle.vhdl:431:6:@60ns:(report note): 00
riscvsingle.vhdl:434:5:@60ns:(report note): Result
riscvsingle.vhdl:435:5:@60ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@60ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@60ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@60ns:(report note): SrcA
riscvsingle.vhdl:441:5:@60ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@60ns:(report note): SrcB
riscvsingle.vhdl:444:5:@60ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@60ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@60ns:(report note): 000
riscvsingle.vhdl:450:5:@60ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@60ns:(report note): 01
riscvsingle.vhdl:454:3:@60ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@60ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@60ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@60ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@60ns:(report note): --------
riscvsingle.vhdl:460:3:@60ns:(report note):  1
riscvsingle.vhdl:461:3:@60ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@60ns:(report note): \n
riscvsingle.vhdl:427:5:@70ns:(report note): -------------------
riscvsingle.vhdl:428:3:@70ns:(report note): PC = 76
riscvsingle.vhdl:430:1:@70ns:(report note): Result Src
riscvsingle.vhdl:431:6:@70ns:(report note): 00
riscvsingle.vhdl:434:5:@70ns:(report note): Result
riscvsingle.vhdl:435:5:@70ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:437:5:@70ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@70ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:440:5:@70ns:(report note): SrcA
riscvsingle.vhdl:441:5:@70ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@70ns:(report note): SrcB
riscvsingle.vhdl:444:5:@70ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:447:5:@70ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@70ns:(report note): 000
riscvsingle.vhdl:450:5:@70ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@70ns:(report note): 01
riscvsingle.vhdl:454:3:@70ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@70ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@70ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@70ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@70ns:(report note): --------
riscvsingle.vhdl:460:3:@70ns:(report note):  0
riscvsingle.vhdl:461:3:@70ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@70ns:(report note): \n
riscvsingle.vhdl:257:3:@70ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@80ns:(report note): -------------------
riscvsingle.vhdl:428:3:@80ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@80ns:(report note): Result Src
riscvsingle.vhdl:431:6:@80ns:(report note): 11
riscvsingle.vhdl:434:5:@80ns:(report note): Result
riscvsingle.vhdl:435:5:@80ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@80ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@80ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@80ns:(report note): SrcA
riscvsingle.vhdl:441:5:@80ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@80ns:(report note): SrcB
riscvsingle.vhdl:444:5:@80ns:(report note): 00000000000000000000000000011000
riscvsingle.vhdl:447:5:@80ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@80ns:(report note): ---
riscvsingle.vhdl:450:5:@80ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@80ns:(report note): 01
riscvsingle.vhdl:454:3:@80ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@80ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@80ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@80ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@80ns:(report note): --------
riscvsingle.vhdl:460:3:@80ns:(report note):  0
riscvsingle.vhdl:461:3:@80ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@80ns:(report note): \n
riscvsingle.vhdl:257:3:@80ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@90ns:(report note): -------------------
riscvsingle.vhdl:428:3:@90ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@90ns:(report note): Result Src
riscvsingle.vhdl:431:6:@90ns:(report note): --
riscvsingle.vhdl:434:5:@90ns:(report note): Result
riscvsingle.vhdl:435:5:@90ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@90ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@90ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@90ns:(report note): SrcA
riscvsingle.vhdl:441:5:@90ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@90ns:(report note): SrcB
riscvsingle.vhdl:444:5:@90ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@90ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@90ns:(report note): 001
riscvsingle.vhdl:450:5:@90ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@90ns:(report note): 00
riscvsingle.vhdl:454:3:@90ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@90ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@90ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@90ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@90ns:(report note): --------
riscvsingle.vhdl:460:3:@90ns:(report note):  1
riscvsingle.vhdl:461:3:@90ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@90ns:(report note): \n
riscvsingle.vhdl:257:3:@90ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@100ns:(report note): -------------------
riscvsingle.vhdl:428:3:@100ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@100ns:(report note): Result Src
riscvsingle.vhdl:431:6:@100ns:(report note): 10
riscvsingle.vhdl:434:5:@100ns:(report note): Result
riscvsingle.vhdl:435:5:@100ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@100ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@100ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@100ns:(report note): SrcA
riscvsingle.vhdl:441:5:@100ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@100ns:(report note): SrcB
riscvsingle.vhdl:444:5:@100ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@100ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@100ns:(report note): 000
riscvsingle.vhdl:450:5:@100ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@100ns:(report note): 00
riscvsingle.vhdl:454:3:@100ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@100ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@100ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@100ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@100ns:(report note): --------
riscvsingle.vhdl:460:3:@100ns:(report note):  1
riscvsingle.vhdl:461:3:@100ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@100ns:(report note): \n
riscvsingle.vhdl:257:3:@100ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@110ns:(report note): -------------------
riscvsingle.vhdl:428:3:@110ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@110ns:(report note): Result Src
riscvsingle.vhdl:431:6:@110ns:(report note): 11
riscvsingle.vhdl:434:5:@110ns:(report note): Result
riscvsingle.vhdl:435:5:@110ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@110ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@110ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@110ns:(report note): SrcA
riscvsingle.vhdl:441:5:@110ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@110ns:(report note): SrcB
riscvsingle.vhdl:444:5:@110ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@110ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@110ns:(report note): ---
riscvsingle.vhdl:450:5:@110ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@110ns:(report note): 01
riscvsingle.vhdl:454:3:@110ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@110ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@110ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@110ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@110ns:(report note): --------
riscvsingle.vhdl:460:3:@110ns:(report note):  0
riscvsingle.vhdl:461:3:@110ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@110ns:(report note): \n
riscvsingle.vhdl:257:3:@110ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@120ns:(report note): -------------------
riscvsingle.vhdl:428:3:@120ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@120ns:(report note): Result Src
riscvsingle.vhdl:431:6:@120ns:(report note): 00
riscvsingle.vhdl:434:5:@120ns:(report note): Result
riscvsingle.vhdl:435:5:@120ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:437:5:@120ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@120ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:440:5:@120ns:(report note): SrcA
riscvsingle.vhdl:441:5:@120ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:443:5:@120ns:(report note): SrcB
riscvsingle.vhdl:444:5:@120ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@120ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@120ns:(report note): 000
riscvsingle.vhdl:450:5:@120ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@120ns:(report note): 01
riscvsingle.vhdl:454:3:@120ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@120ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@120ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@120ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@120ns:(report note): --------
riscvsingle.vhdl:460:3:@120ns:(report note):  0
riscvsingle.vhdl:461:3:@120ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@120ns:(report note): \n
riscvsingle.vhdl:257:3:@120ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@130ns:(report note): -------------------
riscvsingle.vhdl:428:3:@130ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@130ns:(report note): Result Src
riscvsingle.vhdl:431:6:@130ns:(report note): 00
riscvsingle.vhdl:434:5:@130ns:(report note): Result
riscvsingle.vhdl:435:5:@130ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:437:5:@130ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@130ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:440:5:@130ns:(report note): SrcA
riscvsingle.vhdl:441:5:@130ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:443:5:@130ns:(report note): SrcB
riscvsingle.vhdl:444:5:@130ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@130ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@130ns:(report note): 001
riscvsingle.vhdl:450:5:@130ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@130ns:(report note): 00
riscvsingle.vhdl:454:3:@130ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@130ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@130ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@130ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@130ns:(report note): --------
riscvsingle.vhdl:460:3:@130ns:(report note):  0
riscvsingle.vhdl:461:3:@130ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@130ns:(report note): \n
riscvsingle.vhdl:257:3:@130ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@140ns:(report note): -------------------
riscvsingle.vhdl:428:3:@140ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@140ns:(report note): Result Src
riscvsingle.vhdl:431:6:@140ns:(report note): 10
riscvsingle.vhdl:434:5:@140ns:(report note): Result
riscvsingle.vhdl:435:5:@140ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@140ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@140ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@140ns:(report note): SrcA
riscvsingle.vhdl:441:5:@140ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@140ns:(report note): SrcB
riscvsingle.vhdl:444:5:@140ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@140ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@140ns:(report note): 000
riscvsingle.vhdl:450:5:@140ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@140ns:(report note): 00
riscvsingle.vhdl:454:3:@140ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@140ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@140ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@140ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@140ns:(report note): --------
riscvsingle.vhdl:460:3:@140ns:(report note):  1
riscvsingle.vhdl:461:3:@140ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@140ns:(report note): \n
riscvsingle.vhdl:257:3:@140ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@150ns:(report note): -------------------
riscvsingle.vhdl:428:3:@150ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@150ns:(report note): Result Src
riscvsingle.vhdl:431:6:@150ns:(report note): --
riscvsingle.vhdl:434:5:@150ns:(report note): Result
riscvsingle.vhdl:435:5:@150ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@150ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@150ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@150ns:(report note): SrcA
riscvsingle.vhdl:441:5:@150ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@150ns:(report note): SrcB
riscvsingle.vhdl:444:5:@150ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@150ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@150ns:(report note): 001
riscvsingle.vhdl:450:5:@150ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@150ns:(report note): 00
riscvsingle.vhdl:454:3:@150ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@150ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@150ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@150ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@150ns:(report note): --------
riscvsingle.vhdl:460:3:@150ns:(report note):  1
riscvsingle.vhdl:461:3:@150ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@150ns:(report note): \n
riscvsingle.vhdl:257:3:@150ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@160ns:(report note): -------------------
riscvsingle.vhdl:428:3:@160ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@160ns:(report note): Result Src
riscvsingle.vhdl:431:6:@160ns:(report note): 10
riscvsingle.vhdl:434:5:@160ns:(report note): Result
riscvsingle.vhdl:435:5:@160ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@160ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@160ns:(report note): SrcA
riscvsingle.vhdl:441:5:@160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@160ns:(report note): SrcB
riscvsingle.vhdl:444:5:@160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@160ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@160ns:(report note): 000
riscvsingle.vhdl:450:5:@160ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@160ns:(report note): 00
riscvsingle.vhdl:454:3:@160ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@160ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@160ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@160ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@160ns:(report note): --------
riscvsingle.vhdl:460:3:@160ns:(report note):  1
riscvsingle.vhdl:461:3:@160ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@160ns:(report note): \n
riscvsingle.vhdl:257:3:@160ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@170ns:(report note): -------------------
riscvsingle.vhdl:428:3:@170ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@170ns:(report note): Result Src
riscvsingle.vhdl:431:6:@170ns:(report note): 11
riscvsingle.vhdl:434:5:@170ns:(report note): Result
riscvsingle.vhdl:435:5:@170ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@170ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@170ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@170ns:(report note): SrcA
riscvsingle.vhdl:441:5:@170ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@170ns:(report note): SrcB
riscvsingle.vhdl:444:5:@170ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@170ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@170ns:(report note): ---
riscvsingle.vhdl:450:5:@170ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@170ns:(report note): 01
riscvsingle.vhdl:454:3:@170ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@170ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@170ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@170ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@170ns:(report note): --------
riscvsingle.vhdl:460:3:@170ns:(report note):  0
riscvsingle.vhdl:461:3:@170ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@170ns:(report note): \n
riscvsingle.vhdl:257:3:@170ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@180ns:(report note): -------------------
riscvsingle.vhdl:428:3:@180ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@180ns:(report note): Result Src
riscvsingle.vhdl:431:6:@180ns:(report note): 00
riscvsingle.vhdl:434:5:@180ns:(report note): Result
riscvsingle.vhdl:435:5:@180ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:437:5:@180ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@180ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:440:5:@180ns:(report note): SrcA
riscvsingle.vhdl:441:5:@180ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:443:5:@180ns:(report note): SrcB
riscvsingle.vhdl:444:5:@180ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@180ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@180ns:(report note): 000
riscvsingle.vhdl:450:5:@180ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@180ns:(report note): 01
riscvsingle.vhdl:454:3:@180ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@180ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@180ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@180ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@180ns:(report note): --------
riscvsingle.vhdl:460:3:@180ns:(report note):  0
riscvsingle.vhdl:461:3:@180ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@180ns:(report note): \n
riscvsingle.vhdl:257:3:@180ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@190ns:(report note): -------------------
riscvsingle.vhdl:428:3:@190ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@190ns:(report note): Result Src
riscvsingle.vhdl:431:6:@190ns:(report note): 00
riscvsingle.vhdl:434:5:@190ns:(report note): Result
riscvsingle.vhdl:435:5:@190ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:437:5:@190ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@190ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:440:5:@190ns:(report note): SrcA
riscvsingle.vhdl:441:5:@190ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:443:5:@190ns:(report note): SrcB
riscvsingle.vhdl:444:5:@190ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@190ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@190ns:(report note): 001
riscvsingle.vhdl:450:5:@190ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@190ns:(report note): 00
riscvsingle.vhdl:454:3:@190ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@190ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@190ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@190ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@190ns:(report note): --------
riscvsingle.vhdl:460:3:@190ns:(report note):  0
riscvsingle.vhdl:461:3:@190ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@190ns:(report note): \n
riscvsingle.vhdl:257:3:@190ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@200ns:(report note): -------------------
riscvsingle.vhdl:428:3:@200ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@200ns:(report note): Result Src
riscvsingle.vhdl:431:6:@200ns:(report note): 10
riscvsingle.vhdl:434:5:@200ns:(report note): Result
riscvsingle.vhdl:435:5:@200ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@200ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@200ns:(report note): SrcA
riscvsingle.vhdl:441:5:@200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@200ns:(report note): SrcB
riscvsingle.vhdl:444:5:@200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@200ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@200ns:(report note): 000
riscvsingle.vhdl:450:5:@200ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@200ns:(report note): 00
riscvsingle.vhdl:454:3:@200ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@200ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@200ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@200ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@200ns:(report note): --------
riscvsingle.vhdl:460:3:@200ns:(report note):  1
riscvsingle.vhdl:461:3:@200ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@200ns:(report note): \n
riscvsingle.vhdl:257:3:@200ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@210ns:(report note): -------------------
riscvsingle.vhdl:428:3:@210ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@210ns:(report note): Result Src
riscvsingle.vhdl:431:6:@210ns:(report note): --
riscvsingle.vhdl:434:5:@210ns:(report note): Result
riscvsingle.vhdl:435:5:@210ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@210ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@210ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@210ns:(report note): SrcA
riscvsingle.vhdl:441:5:@210ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@210ns:(report note): SrcB
riscvsingle.vhdl:444:5:@210ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@210ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@210ns:(report note): 001
riscvsingle.vhdl:450:5:@210ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@210ns:(report note): 00
riscvsingle.vhdl:454:3:@210ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@210ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@210ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@210ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@210ns:(report note): --------
riscvsingle.vhdl:460:3:@210ns:(report note):  1
riscvsingle.vhdl:461:3:@210ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@210ns:(report note): \n
riscvsingle.vhdl:257:3:@210ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@220ns:(report note): -------------------
riscvsingle.vhdl:428:3:@220ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@220ns:(report note): Result Src
riscvsingle.vhdl:431:6:@220ns:(report note): 10
riscvsingle.vhdl:434:5:@220ns:(report note): Result
riscvsingle.vhdl:435:5:@220ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@220ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@220ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@220ns:(report note): SrcA
riscvsingle.vhdl:441:5:@220ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@220ns:(report note): SrcB
riscvsingle.vhdl:444:5:@220ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@220ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@220ns:(report note): 000
riscvsingle.vhdl:450:5:@220ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@220ns:(report note): 00
riscvsingle.vhdl:454:3:@220ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@220ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@220ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@220ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@220ns:(report note): --------
riscvsingle.vhdl:460:3:@220ns:(report note):  1
riscvsingle.vhdl:461:3:@220ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@220ns:(report note): \n
riscvsingle.vhdl:257:3:@220ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@230ns:(report note): -------------------
riscvsingle.vhdl:428:3:@230ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@230ns:(report note): Result Src
riscvsingle.vhdl:431:6:@230ns:(report note): 11
riscvsingle.vhdl:434:5:@230ns:(report note): Result
riscvsingle.vhdl:435:5:@230ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@230ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@230ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@230ns:(report note): SrcA
riscvsingle.vhdl:441:5:@230ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@230ns:(report note): SrcB
riscvsingle.vhdl:444:5:@230ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@230ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@230ns:(report note): ---
riscvsingle.vhdl:450:5:@230ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@230ns:(report note): 01
riscvsingle.vhdl:454:3:@230ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@230ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@230ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@230ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@230ns:(report note): --------
riscvsingle.vhdl:460:3:@230ns:(report note):  0
riscvsingle.vhdl:461:3:@230ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@230ns:(report note): \n
riscvsingle.vhdl:257:3:@230ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@240ns:(report note): -------------------
riscvsingle.vhdl:428:3:@240ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@240ns:(report note): Result Src
riscvsingle.vhdl:431:6:@240ns:(report note): 00
riscvsingle.vhdl:434:5:@240ns:(report note): Result
riscvsingle.vhdl:435:5:@240ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:437:5:@240ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@240ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:440:5:@240ns:(report note): SrcA
riscvsingle.vhdl:441:5:@240ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:443:5:@240ns:(report note): SrcB
riscvsingle.vhdl:444:5:@240ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@240ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@240ns:(report note): 000
riscvsingle.vhdl:450:5:@240ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@240ns:(report note): 01
riscvsingle.vhdl:454:3:@240ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@240ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@240ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@240ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@240ns:(report note): --------
riscvsingle.vhdl:460:3:@240ns:(report note):  0
riscvsingle.vhdl:461:3:@240ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@240ns:(report note): \n
riscvsingle.vhdl:257:3:@240ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@250ns:(report note): -------------------
riscvsingle.vhdl:428:3:@250ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@250ns:(report note): Result Src
riscvsingle.vhdl:431:6:@250ns:(report note): 00
riscvsingle.vhdl:434:5:@250ns:(report note): Result
riscvsingle.vhdl:435:5:@250ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:437:5:@250ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@250ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:440:5:@250ns:(report note): SrcA
riscvsingle.vhdl:441:5:@250ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:443:5:@250ns:(report note): SrcB
riscvsingle.vhdl:444:5:@250ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@250ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@250ns:(report note): 001
riscvsingle.vhdl:450:5:@250ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@250ns:(report note): 00
riscvsingle.vhdl:454:3:@250ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@250ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@250ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@250ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@250ns:(report note): --------
riscvsingle.vhdl:460:3:@250ns:(report note):  0
riscvsingle.vhdl:461:3:@250ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@250ns:(report note): \n
riscvsingle.vhdl:257:3:@250ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@260ns:(report note): -------------------
riscvsingle.vhdl:428:3:@260ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@260ns:(report note): Result Src
riscvsingle.vhdl:431:6:@260ns:(report note): 10
riscvsingle.vhdl:434:5:@260ns:(report note): Result
riscvsingle.vhdl:435:5:@260ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@260ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@260ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@260ns:(report note): SrcA
riscvsingle.vhdl:441:5:@260ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@260ns:(report note): SrcB
riscvsingle.vhdl:444:5:@260ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@260ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@260ns:(report note): 000
riscvsingle.vhdl:450:5:@260ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@260ns:(report note): 00
riscvsingle.vhdl:454:3:@260ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@260ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@260ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@260ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@260ns:(report note): --------
riscvsingle.vhdl:460:3:@260ns:(report note):  1
riscvsingle.vhdl:461:3:@260ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@260ns:(report note): \n
riscvsingle.vhdl:257:3:@260ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@270ns:(report note): -------------------
riscvsingle.vhdl:428:3:@270ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@270ns:(report note): Result Src
riscvsingle.vhdl:431:6:@270ns:(report note): --
riscvsingle.vhdl:434:5:@270ns:(report note): Result
riscvsingle.vhdl:435:5:@270ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@270ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@270ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@270ns:(report note): SrcA
riscvsingle.vhdl:441:5:@270ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@270ns:(report note): SrcB
riscvsingle.vhdl:444:5:@270ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@270ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@270ns:(report note): 001
riscvsingle.vhdl:450:5:@270ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@270ns:(report note): 00
riscvsingle.vhdl:454:3:@270ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@270ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@270ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@270ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@270ns:(report note): --------
riscvsingle.vhdl:460:3:@270ns:(report note):  1
riscvsingle.vhdl:461:3:@270ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@270ns:(report note): \n
riscvsingle.vhdl:257:3:@270ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@280ns:(report note): -------------------
riscvsingle.vhdl:428:3:@280ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@280ns:(report note): Result Src
riscvsingle.vhdl:431:6:@280ns:(report note): 10
riscvsingle.vhdl:434:5:@280ns:(report note): Result
riscvsingle.vhdl:435:5:@280ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@280ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@280ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@280ns:(report note): SrcA
riscvsingle.vhdl:441:5:@280ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@280ns:(report note): SrcB
riscvsingle.vhdl:444:5:@280ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@280ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@280ns:(report note): 000
riscvsingle.vhdl:450:5:@280ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@280ns:(report note): 00
riscvsingle.vhdl:454:3:@280ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@280ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@280ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@280ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@280ns:(report note): --------
riscvsingle.vhdl:460:3:@280ns:(report note):  1
riscvsingle.vhdl:461:3:@280ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@280ns:(report note): \n
riscvsingle.vhdl:257:3:@280ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@290ns:(report note): -------------------
riscvsingle.vhdl:428:3:@290ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@290ns:(report note): Result Src
riscvsingle.vhdl:431:6:@290ns:(report note): 11
riscvsingle.vhdl:434:5:@290ns:(report note): Result
riscvsingle.vhdl:435:5:@290ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@290ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@290ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@290ns:(report note): SrcA
riscvsingle.vhdl:441:5:@290ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@290ns:(report note): SrcB
riscvsingle.vhdl:444:5:@290ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@290ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@290ns:(report note): ---
riscvsingle.vhdl:450:5:@290ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@290ns:(report note): 01
riscvsingle.vhdl:454:3:@290ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@290ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@290ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@290ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@290ns:(report note): --------
riscvsingle.vhdl:460:3:@290ns:(report note):  0
riscvsingle.vhdl:461:3:@290ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@290ns:(report note): \n
riscvsingle.vhdl:257:3:@290ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@300ns:(report note): -------------------
riscvsingle.vhdl:428:3:@300ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@300ns:(report note): Result Src
riscvsingle.vhdl:431:6:@300ns:(report note): 00
riscvsingle.vhdl:434:5:@300ns:(report note): Result
riscvsingle.vhdl:435:5:@300ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@300ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@300ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@300ns:(report note): SrcA
riscvsingle.vhdl:441:5:@300ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:443:5:@300ns:(report note): SrcB
riscvsingle.vhdl:444:5:@300ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@300ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@300ns:(report note): 000
riscvsingle.vhdl:450:5:@300ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@300ns:(report note): 01
riscvsingle.vhdl:454:3:@300ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@300ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@300ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@300ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@300ns:(report note): --------
riscvsingle.vhdl:460:3:@300ns:(report note):  0
riscvsingle.vhdl:461:3:@300ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@300ns:(report note): \n
riscvsingle.vhdl:257:3:@300ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@310ns:(report note): -------------------
riscvsingle.vhdl:428:3:@310ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@310ns:(report note): Result Src
riscvsingle.vhdl:431:6:@310ns:(report note): 00
riscvsingle.vhdl:434:5:@310ns:(report note): Result
riscvsingle.vhdl:435:5:@310ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@310ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@310ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@310ns:(report note): SrcA
riscvsingle.vhdl:441:5:@310ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@310ns:(report note): SrcB
riscvsingle.vhdl:444:5:@310ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@310ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@310ns:(report note): 001
riscvsingle.vhdl:450:5:@310ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@310ns:(report note): 00
riscvsingle.vhdl:454:3:@310ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@310ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@310ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@310ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@310ns:(report note): --------
riscvsingle.vhdl:460:3:@310ns:(report note):  0
riscvsingle.vhdl:461:3:@310ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@310ns:(report note): \n
riscvsingle.vhdl:257:3:@310ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@320ns:(report note): -------------------
riscvsingle.vhdl:428:3:@320ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@320ns:(report note): Result Src
riscvsingle.vhdl:431:6:@320ns:(report note): 10
riscvsingle.vhdl:434:5:@320ns:(report note): Result
riscvsingle.vhdl:435:5:@320ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@320ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@320ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@320ns:(report note): SrcA
riscvsingle.vhdl:441:5:@320ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@320ns:(report note): SrcB
riscvsingle.vhdl:444:5:@320ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@320ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@320ns:(report note): 000
riscvsingle.vhdl:450:5:@320ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@320ns:(report note): 00
riscvsingle.vhdl:454:3:@320ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@320ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@320ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@320ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@320ns:(report note): --------
riscvsingle.vhdl:460:3:@320ns:(report note):  1
riscvsingle.vhdl:461:3:@320ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@320ns:(report note): \n
riscvsingle.vhdl:257:3:@320ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@330ns:(report note): -------------------
riscvsingle.vhdl:428:3:@330ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@330ns:(report note): Result Src
riscvsingle.vhdl:431:6:@330ns:(report note): --
riscvsingle.vhdl:434:5:@330ns:(report note): Result
riscvsingle.vhdl:435:5:@330ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@330ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@330ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@330ns:(report note): SrcA
riscvsingle.vhdl:441:5:@330ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@330ns:(report note): SrcB
riscvsingle.vhdl:444:5:@330ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@330ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@330ns:(report note): 001
riscvsingle.vhdl:450:5:@330ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@330ns:(report note): 00
riscvsingle.vhdl:454:3:@330ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@330ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@330ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@330ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@330ns:(report note): --------
riscvsingle.vhdl:460:3:@330ns:(report note):  1
riscvsingle.vhdl:461:3:@330ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@330ns:(report note): \n
riscvsingle.vhdl:257:3:@330ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@340ns:(report note): -------------------
riscvsingle.vhdl:428:3:@340ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@340ns:(report note): Result Src
riscvsingle.vhdl:431:6:@340ns:(report note): 10
riscvsingle.vhdl:434:5:@340ns:(report note): Result
riscvsingle.vhdl:435:5:@340ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@340ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@340ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@340ns:(report note): SrcA
riscvsingle.vhdl:441:5:@340ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@340ns:(report note): SrcB
riscvsingle.vhdl:444:5:@340ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@340ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@340ns:(report note): 000
riscvsingle.vhdl:450:5:@340ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@340ns:(report note): 00
riscvsingle.vhdl:454:3:@340ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@340ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@340ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@340ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@340ns:(report note): --------
riscvsingle.vhdl:460:3:@340ns:(report note):  1
riscvsingle.vhdl:461:3:@340ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@340ns:(report note): \n
riscvsingle.vhdl:257:3:@340ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@350ns:(report note): -------------------
riscvsingle.vhdl:428:3:@350ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@350ns:(report note): Result Src
riscvsingle.vhdl:431:6:@350ns:(report note): 11
riscvsingle.vhdl:434:5:@350ns:(report note): Result
riscvsingle.vhdl:435:5:@350ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@350ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@350ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@350ns:(report note): SrcA
riscvsingle.vhdl:441:5:@350ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@350ns:(report note): SrcB
riscvsingle.vhdl:444:5:@350ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@350ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@350ns:(report note): ---
riscvsingle.vhdl:450:5:@350ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@350ns:(report note): 01
riscvsingle.vhdl:454:3:@350ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@350ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@350ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@350ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@350ns:(report note): --------
riscvsingle.vhdl:460:3:@350ns:(report note):  0
riscvsingle.vhdl:461:3:@350ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@350ns:(report note): \n
riscvsingle.vhdl:257:3:@350ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@360ns:(report note): -------------------
riscvsingle.vhdl:428:3:@360ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@360ns:(report note): Result Src
riscvsingle.vhdl:431:6:@360ns:(report note): 00
riscvsingle.vhdl:434:5:@360ns:(report note): Result
riscvsingle.vhdl:435:5:@360ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@360ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@360ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@360ns:(report note): SrcA
riscvsingle.vhdl:441:5:@360ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@360ns:(report note): SrcB
riscvsingle.vhdl:444:5:@360ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@360ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@360ns:(report note): 000
riscvsingle.vhdl:450:5:@360ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@360ns:(report note): 01
riscvsingle.vhdl:454:3:@360ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@360ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@360ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@360ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@360ns:(report note): --------
riscvsingle.vhdl:460:3:@360ns:(report note):  0
riscvsingle.vhdl:461:3:@360ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@360ns:(report note): \n
riscvsingle.vhdl:257:3:@360ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@370ns:(report note): -------------------
riscvsingle.vhdl:428:3:@370ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@370ns:(report note): Result Src
riscvsingle.vhdl:431:6:@370ns:(report note): 00
riscvsingle.vhdl:434:5:@370ns:(report note): Result
riscvsingle.vhdl:435:5:@370ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@370ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@370ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@370ns:(report note): SrcA
riscvsingle.vhdl:441:5:@370ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@370ns:(report note): SrcB
riscvsingle.vhdl:444:5:@370ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@370ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@370ns:(report note): 001
riscvsingle.vhdl:450:5:@370ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@370ns:(report note): 00
riscvsingle.vhdl:454:3:@370ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@370ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@370ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@370ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@370ns:(report note): --------
riscvsingle.vhdl:460:3:@370ns:(report note):  0
riscvsingle.vhdl:461:3:@370ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@370ns:(report note): \n
riscvsingle.vhdl:257:3:@370ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@380ns:(report note): -------------------
riscvsingle.vhdl:428:3:@380ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@380ns:(report note): Result Src
riscvsingle.vhdl:431:6:@380ns:(report note): 10
riscvsingle.vhdl:434:5:@380ns:(report note): Result
riscvsingle.vhdl:435:5:@380ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@380ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@380ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@380ns:(report note): SrcA
riscvsingle.vhdl:441:5:@380ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@380ns:(report note): SrcB
riscvsingle.vhdl:444:5:@380ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@380ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@380ns:(report note): 000
riscvsingle.vhdl:450:5:@380ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@380ns:(report note): 00
riscvsingle.vhdl:454:3:@380ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@380ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@380ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@380ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@380ns:(report note): --------
riscvsingle.vhdl:460:3:@380ns:(report note):  1
riscvsingle.vhdl:461:3:@380ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@380ns:(report note): \n
riscvsingle.vhdl:257:3:@380ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@390ns:(report note): -------------------
riscvsingle.vhdl:428:3:@390ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@390ns:(report note): Result Src
riscvsingle.vhdl:431:6:@390ns:(report note): --
riscvsingle.vhdl:434:5:@390ns:(report note): Result
riscvsingle.vhdl:435:5:@390ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@390ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@390ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@390ns:(report note): SrcA
riscvsingle.vhdl:441:5:@390ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@390ns:(report note): SrcB
riscvsingle.vhdl:444:5:@390ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@390ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@390ns:(report note): 001
riscvsingle.vhdl:450:5:@390ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@390ns:(report note): 00
riscvsingle.vhdl:454:3:@390ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@390ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@390ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@390ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@390ns:(report note): --------
riscvsingle.vhdl:460:3:@390ns:(report note):  1
riscvsingle.vhdl:461:3:@390ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@390ns:(report note): \n
riscvsingle.vhdl:257:3:@390ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@400ns:(report note): -------------------
riscvsingle.vhdl:428:3:@400ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@400ns:(report note): Result Src
riscvsingle.vhdl:431:6:@400ns:(report note): 10
riscvsingle.vhdl:434:5:@400ns:(report note): Result
riscvsingle.vhdl:435:5:@400ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@400ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@400ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@400ns:(report note): SrcA
riscvsingle.vhdl:441:5:@400ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@400ns:(report note): SrcB
riscvsingle.vhdl:444:5:@400ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@400ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@400ns:(report note): 000
riscvsingle.vhdl:450:5:@400ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@400ns:(report note): 00
riscvsingle.vhdl:454:3:@400ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@400ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@400ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@400ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@400ns:(report note): --------
riscvsingle.vhdl:460:3:@400ns:(report note):  1
riscvsingle.vhdl:461:3:@400ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@400ns:(report note): \n
riscvsingle.vhdl:257:3:@400ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@410ns:(report note): -------------------
riscvsingle.vhdl:428:3:@410ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@410ns:(report note): Result Src
riscvsingle.vhdl:431:6:@410ns:(report note): 11
riscvsingle.vhdl:434:5:@410ns:(report note): Result
riscvsingle.vhdl:435:5:@410ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@410ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@410ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@410ns:(report note): SrcA
riscvsingle.vhdl:441:5:@410ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@410ns:(report note): SrcB
riscvsingle.vhdl:444:5:@410ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@410ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@410ns:(report note): ---
riscvsingle.vhdl:450:5:@410ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@410ns:(report note): 01
riscvsingle.vhdl:454:3:@410ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@410ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@410ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@410ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@410ns:(report note): --------
riscvsingle.vhdl:460:3:@410ns:(report note):  0
riscvsingle.vhdl:461:3:@410ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@410ns:(report note): \n
riscvsingle.vhdl:257:3:@410ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@420ns:(report note): -------------------
riscvsingle.vhdl:428:3:@420ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@420ns:(report note): Result Src
riscvsingle.vhdl:431:6:@420ns:(report note): 00
riscvsingle.vhdl:434:5:@420ns:(report note): Result
riscvsingle.vhdl:435:5:@420ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@420ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@420ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@420ns:(report note): SrcA
riscvsingle.vhdl:441:5:@420ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@420ns:(report note): SrcB
riscvsingle.vhdl:444:5:@420ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@420ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@420ns:(report note): 000
riscvsingle.vhdl:450:5:@420ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@420ns:(report note): 01
riscvsingle.vhdl:454:3:@420ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@420ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@420ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@420ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@420ns:(report note): --------
riscvsingle.vhdl:460:3:@420ns:(report note):  0
riscvsingle.vhdl:461:3:@420ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@420ns:(report note): \n
riscvsingle.vhdl:257:3:@420ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@430ns:(report note): -------------------
riscvsingle.vhdl:428:3:@430ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@430ns:(report note): Result Src
riscvsingle.vhdl:431:6:@430ns:(report note): 00
riscvsingle.vhdl:434:5:@430ns:(report note): Result
riscvsingle.vhdl:435:5:@430ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@430ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@430ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@430ns:(report note): SrcA
riscvsingle.vhdl:441:5:@430ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@430ns:(report note): SrcB
riscvsingle.vhdl:444:5:@430ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@430ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@430ns:(report note): 001
riscvsingle.vhdl:450:5:@430ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@430ns:(report note): 00
riscvsingle.vhdl:454:3:@430ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@430ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@430ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@430ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@430ns:(report note): --------
riscvsingle.vhdl:460:3:@430ns:(report note):  0
riscvsingle.vhdl:461:3:@430ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@430ns:(report note): \n
riscvsingle.vhdl:257:3:@430ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@440ns:(report note): -------------------
riscvsingle.vhdl:428:3:@440ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@440ns:(report note): Result Src
riscvsingle.vhdl:431:6:@440ns:(report note): 10
riscvsingle.vhdl:434:5:@440ns:(report note): Result
riscvsingle.vhdl:435:5:@440ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@440ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@440ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@440ns:(report note): SrcA
riscvsingle.vhdl:441:5:@440ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@440ns:(report note): SrcB
riscvsingle.vhdl:444:5:@440ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@440ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@440ns:(report note): 000
riscvsingle.vhdl:450:5:@440ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@440ns:(report note): 00
riscvsingle.vhdl:454:3:@440ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@440ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@440ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@440ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@440ns:(report note): --------
riscvsingle.vhdl:460:3:@440ns:(report note):  1
riscvsingle.vhdl:461:3:@440ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@440ns:(report note): \n
riscvsingle.vhdl:257:3:@440ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@450ns:(report note): -------------------
riscvsingle.vhdl:428:3:@450ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@450ns:(report note): Result Src
riscvsingle.vhdl:431:6:@450ns:(report note): --
riscvsingle.vhdl:434:5:@450ns:(report note): Result
riscvsingle.vhdl:435:5:@450ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@450ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@450ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@450ns:(report note): SrcA
riscvsingle.vhdl:441:5:@450ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@450ns:(report note): SrcB
riscvsingle.vhdl:444:5:@450ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@450ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@450ns:(report note): 001
riscvsingle.vhdl:450:5:@450ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@450ns:(report note): 00
riscvsingle.vhdl:454:3:@450ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@450ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@450ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@450ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@450ns:(report note): --------
riscvsingle.vhdl:460:3:@450ns:(report note):  1
riscvsingle.vhdl:461:3:@450ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@450ns:(report note): \n
riscvsingle.vhdl:257:3:@450ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@460ns:(report note): -------------------
riscvsingle.vhdl:428:3:@460ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@460ns:(report note): Result Src
riscvsingle.vhdl:431:6:@460ns:(report note): 10
riscvsingle.vhdl:434:5:@460ns:(report note): Result
riscvsingle.vhdl:435:5:@460ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@460ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@460ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@460ns:(report note): SrcA
riscvsingle.vhdl:441:5:@460ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@460ns:(report note): SrcB
riscvsingle.vhdl:444:5:@460ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@460ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@460ns:(report note): 000
riscvsingle.vhdl:450:5:@460ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@460ns:(report note): 00
riscvsingle.vhdl:454:3:@460ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@460ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@460ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@460ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@460ns:(report note): --------
riscvsingle.vhdl:460:3:@460ns:(report note):  1
riscvsingle.vhdl:461:3:@460ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@460ns:(report note): \n
riscvsingle.vhdl:257:3:@460ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@470ns:(report note): -------------------
riscvsingle.vhdl:428:3:@470ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@470ns:(report note): Result Src
riscvsingle.vhdl:431:6:@470ns:(report note): 11
riscvsingle.vhdl:434:5:@470ns:(report note): Result
riscvsingle.vhdl:435:5:@470ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@470ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@470ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@470ns:(report note): SrcA
riscvsingle.vhdl:441:5:@470ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@470ns:(report note): SrcB
riscvsingle.vhdl:444:5:@470ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@470ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@470ns:(report note): ---
riscvsingle.vhdl:450:5:@470ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@470ns:(report note): 01
riscvsingle.vhdl:454:3:@470ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@470ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@470ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@470ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@470ns:(report note): --------
riscvsingle.vhdl:460:3:@470ns:(report note):  0
riscvsingle.vhdl:461:3:@470ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@470ns:(report note): \n
riscvsingle.vhdl:257:3:@470ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@480ns:(report note): -------------------
riscvsingle.vhdl:428:3:@480ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@480ns:(report note): Result Src
riscvsingle.vhdl:431:6:@480ns:(report note): 00
riscvsingle.vhdl:434:5:@480ns:(report note): Result
riscvsingle.vhdl:435:5:@480ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@480ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@480ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@480ns:(report note): SrcA
riscvsingle.vhdl:441:5:@480ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@480ns:(report note): SrcB
riscvsingle.vhdl:444:5:@480ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@480ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@480ns:(report note): 000
riscvsingle.vhdl:450:5:@480ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@480ns:(report note): 01
riscvsingle.vhdl:454:3:@480ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@480ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@480ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@480ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@480ns:(report note): --------
riscvsingle.vhdl:460:3:@480ns:(report note):  0
riscvsingle.vhdl:461:3:@480ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@480ns:(report note): \n
riscvsingle.vhdl:257:3:@480ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@490ns:(report note): -------------------
riscvsingle.vhdl:428:3:@490ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@490ns:(report note): Result Src
riscvsingle.vhdl:431:6:@490ns:(report note): 00
riscvsingle.vhdl:434:5:@490ns:(report note): Result
riscvsingle.vhdl:435:5:@490ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@490ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@490ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@490ns:(report note): SrcA
riscvsingle.vhdl:441:5:@490ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@490ns:(report note): SrcB
riscvsingle.vhdl:444:5:@490ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@490ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@490ns:(report note): 001
riscvsingle.vhdl:450:5:@490ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@490ns:(report note): 00
riscvsingle.vhdl:454:3:@490ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@490ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@490ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@490ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@490ns:(report note): --------
riscvsingle.vhdl:460:3:@490ns:(report note):  0
riscvsingle.vhdl:461:3:@490ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@490ns:(report note): \n
riscvsingle.vhdl:257:3:@490ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@500ns:(report note): -------------------
riscvsingle.vhdl:428:3:@500ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@500ns:(report note): Result Src
riscvsingle.vhdl:431:6:@500ns:(report note): 10
riscvsingle.vhdl:434:5:@500ns:(report note): Result
riscvsingle.vhdl:435:5:@500ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@500ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@500ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@500ns:(report note): SrcA
riscvsingle.vhdl:441:5:@500ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@500ns:(report note): SrcB
riscvsingle.vhdl:444:5:@500ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@500ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@500ns:(report note): 000
riscvsingle.vhdl:450:5:@500ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@500ns:(report note): 00
riscvsingle.vhdl:454:3:@500ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@500ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@500ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@500ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@500ns:(report note): --------
riscvsingle.vhdl:460:3:@500ns:(report note):  1
riscvsingle.vhdl:461:3:@500ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@500ns:(report note): \n
riscvsingle.vhdl:257:3:@500ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@510ns:(report note): -------------------
riscvsingle.vhdl:428:3:@510ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@510ns:(report note): Result Src
riscvsingle.vhdl:431:6:@510ns:(report note): --
riscvsingle.vhdl:434:5:@510ns:(report note): Result
riscvsingle.vhdl:435:5:@510ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@510ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@510ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@510ns:(report note): SrcA
riscvsingle.vhdl:441:5:@510ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@510ns:(report note): SrcB
riscvsingle.vhdl:444:5:@510ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@510ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@510ns:(report note): 001
riscvsingle.vhdl:450:5:@510ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@510ns:(report note): 00
riscvsingle.vhdl:454:3:@510ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@510ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@510ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@510ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@510ns:(report note): --------
riscvsingle.vhdl:460:3:@510ns:(report note):  1
riscvsingle.vhdl:461:3:@510ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@510ns:(report note): \n
riscvsingle.vhdl:257:3:@510ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@520ns:(report note): -------------------
riscvsingle.vhdl:428:3:@520ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@520ns:(report note): Result Src
riscvsingle.vhdl:431:6:@520ns:(report note): 10
riscvsingle.vhdl:434:5:@520ns:(report note): Result
riscvsingle.vhdl:435:5:@520ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@520ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@520ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@520ns:(report note): SrcA
riscvsingle.vhdl:441:5:@520ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@520ns:(report note): SrcB
riscvsingle.vhdl:444:5:@520ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@520ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@520ns:(report note): 000
riscvsingle.vhdl:450:5:@520ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@520ns:(report note): 00
riscvsingle.vhdl:454:3:@520ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@520ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@520ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@520ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@520ns:(report note): --------
riscvsingle.vhdl:460:3:@520ns:(report note):  1
riscvsingle.vhdl:461:3:@520ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@520ns:(report note): \n
riscvsingle.vhdl:257:3:@520ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@530ns:(report note): -------------------
riscvsingle.vhdl:428:3:@530ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@530ns:(report note): Result Src
riscvsingle.vhdl:431:6:@530ns:(report note): 11
riscvsingle.vhdl:434:5:@530ns:(report note): Result
riscvsingle.vhdl:435:5:@530ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@530ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@530ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@530ns:(report note): SrcA
riscvsingle.vhdl:441:5:@530ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@530ns:(report note): SrcB
riscvsingle.vhdl:444:5:@530ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@530ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@530ns:(report note): ---
riscvsingle.vhdl:450:5:@530ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@530ns:(report note): 01
riscvsingle.vhdl:454:3:@530ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@530ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@530ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@530ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@530ns:(report note): --------
riscvsingle.vhdl:460:3:@530ns:(report note):  0
riscvsingle.vhdl:461:3:@530ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@530ns:(report note): \n
riscvsingle.vhdl:257:3:@530ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@540ns:(report note): -------------------
riscvsingle.vhdl:428:3:@540ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@540ns:(report note): Result Src
riscvsingle.vhdl:431:6:@540ns:(report note): 00
riscvsingle.vhdl:434:5:@540ns:(report note): Result
riscvsingle.vhdl:435:5:@540ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@540ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@540ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@540ns:(report note): SrcA
riscvsingle.vhdl:441:5:@540ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@540ns:(report note): SrcB
riscvsingle.vhdl:444:5:@540ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@540ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@540ns:(report note): 000
riscvsingle.vhdl:450:5:@540ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@540ns:(report note): 01
riscvsingle.vhdl:454:3:@540ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@540ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@540ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@540ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@540ns:(report note): --------
riscvsingle.vhdl:460:3:@540ns:(report note):  1
riscvsingle.vhdl:461:3:@540ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@540ns:(report note): \n
riscvsingle.vhdl:257:3:@540ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@550ns:(report note): -------------------
riscvsingle.vhdl:428:3:@550ns:(report note): PC = 108
riscvsingle.vhdl:430:1:@550ns:(report note): Result Src
riscvsingle.vhdl:431:6:@550ns:(report note): 00
riscvsingle.vhdl:434:5:@550ns:(report note): Result
riscvsingle.vhdl:435:5:@550ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@550ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@550ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@550ns:(report note): SrcA
riscvsingle.vhdl:441:5:@550ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@550ns:(report note): SrcB
riscvsingle.vhdl:444:5:@550ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@550ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@550ns:(report note): 001
riscvsingle.vhdl:450:5:@550ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@550ns:(report note): 00
riscvsingle.vhdl:454:3:@550ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@550ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@550ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@550ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@550ns:(report note): --------
riscvsingle.vhdl:460:3:@550ns:(report note):  1
riscvsingle.vhdl:461:3:@550ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@550ns:(report note): \n
riscvsingle.vhdl:257:3:@550ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@560ns:(report note): -------------------
riscvsingle.vhdl:428:3:@560ns:(report note): PC = 12
riscvsingle.vhdl:430:1:@560ns:(report note): Result Src
riscvsingle.vhdl:431:6:@560ns:(report note): 10
riscvsingle.vhdl:434:5:@560ns:(report note): Result
riscvsingle.vhdl:435:5:@560ns:(report note): 00000000000000000000000001110000
riscvsingle.vhdl:437:5:@560ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@560ns:(report note): 00000000000000000000000000001100
riscvsingle.vhdl:440:5:@560ns:(report note): SrcA
riscvsingle.vhdl:441:5:@560ns:(report note): 00000000000000000000000000001100
riscvsingle.vhdl:443:5:@560ns:(report note): SrcB
riscvsingle.vhdl:444:5:@560ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@560ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@560ns:(report note): 000
riscvsingle.vhdl:450:5:@560ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@560ns:(report note): 01
riscvsingle.vhdl:454:3:@560ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@560ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@560ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@560ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@560ns:(report note): --------
riscvsingle.vhdl:460:3:@560ns:(report note):  0
riscvsingle.vhdl:461:3:@560ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@560ns:(report note): \n
riscvsingle.vhdl:257:3:@560ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@570ns:(report note): -------------------
riscvsingle.vhdl:428:3:@570ns:(report note): PC = 16
riscvsingle.vhdl:430:1:@570ns:(report note): Result Src
riscvsingle.vhdl:431:6:@570ns:(report note): 00
riscvsingle.vhdl:434:5:@570ns:(report note): Result
riscvsingle.vhdl:435:5:@570ns:(report note): 00000000000000000000001000000000
riscvsingle.vhdl:437:5:@570ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@570ns:(report note): 00000000000000000000001000000000
riscvsingle.vhdl:440:5:@570ns:(report note): SrcA
riscvsingle.vhdl:441:5:@570ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@570ns:(report note): SrcB
riscvsingle.vhdl:444:5:@570ns:(report note): 00000000000000000000001000000000
riscvsingle.vhdl:447:5:@570ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@570ns:(report note): 000
riscvsingle.vhdl:450:5:@570ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@570ns:(report note): 01
riscvsingle.vhdl:454:3:@570ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@570ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@570ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@570ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@570ns:(report note): --------
riscvsingle.vhdl:460:3:@570ns:(report note):  0
riscvsingle.vhdl:461:3:@570ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@570ns:(report note): \n
riscvsingle.vhdl:257:3:@570ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@580ns:(report note): -------------------
riscvsingle.vhdl:428:3:@580ns:(report note): PC = 20
riscvsingle.vhdl:430:1:@580ns:(report note): Result Src
riscvsingle.vhdl:431:6:@580ns:(report note): 00
riscvsingle.vhdl:434:5:@580ns:(report note): Result
riscvsingle.vhdl:435:5:@580ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:437:5:@580ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@580ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:440:5:@580ns:(report note): SrcA
riscvsingle.vhdl:441:5:@580ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@580ns:(report note): SrcB
riscvsingle.vhdl:444:5:@580ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@580ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@580ns:(report note): 000
riscvsingle.vhdl:450:5:@580ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@580ns:(report note): 01
riscvsingle.vhdl:454:3:@580ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@580ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@580ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@580ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@580ns:(report note): --------
riscvsingle.vhdl:460:3:@580ns:(report note):  0
riscvsingle.vhdl:461:3:@580ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@580ns:(report note): \n
riscvsingle.vhdl:257:3:@580ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@590ns:(report note): -------------------
riscvsingle.vhdl:428:3:@590ns:(report note): PC = 24
riscvsingle.vhdl:430:1:@590ns:(report note): Result Src
riscvsingle.vhdl:431:6:@590ns:(report note): 00
riscvsingle.vhdl:434:5:@590ns:(report note): Result
riscvsingle.vhdl:435:5:@590ns:(report note): 00000000000000000000000000010100
riscvsingle.vhdl:437:5:@590ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@590ns:(report note): 00000000000000000000000000010100
riscvsingle.vhdl:440:5:@590ns:(report note): SrcA
riscvsingle.vhdl:441:5:@590ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@590ns:(report note): SrcB
riscvsingle.vhdl:444:5:@590ns:(report note): 00000000000000000000000000010100
riscvsingle.vhdl:447:5:@590ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@590ns:(report note): 000
riscvsingle.vhdl:450:5:@590ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@590ns:(report note): 10
riscvsingle.vhdl:454:3:@590ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@590ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@590ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@590ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@590ns:(report note): --------
riscvsingle.vhdl:460:3:@590ns:(report note):  0
riscvsingle.vhdl:461:3:@590ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@590ns:(report note): \n
riscvsingle.vhdl:257:3:@590ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@600ns:(report note): -------------------
riscvsingle.vhdl:428:3:@600ns:(report note): PC = 68
riscvsingle.vhdl:430:1:@600ns:(report note): Result Src
riscvsingle.vhdl:431:6:@600ns:(report note): 10
riscvsingle.vhdl:434:5:@600ns:(report note): Result
riscvsingle.vhdl:435:5:@600ns:(report note): 00000000000000000000000000011100
riscvsingle.vhdl:437:5:@600ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@600ns:(report note): 00000000000000000000000001000100
riscvsingle.vhdl:440:5:@600ns:(report note): SrcA
riscvsingle.vhdl:441:5:@600ns:(report note): 00000000000000000000000000010100
riscvsingle.vhdl:443:5:@600ns:(report note): SrcB
riscvsingle.vhdl:444:5:@600ns:(report note): 00000000000000000000000000110000
riscvsingle.vhdl:447:5:@600ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@600ns:(report note): 000
riscvsingle.vhdl:450:5:@600ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@600ns:(report note): 01
riscvsingle.vhdl:454:3:@600ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@600ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@600ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@600ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@600ns:(report note): --------
riscvsingle.vhdl:460:3:@600ns:(report note):  0
riscvsingle.vhdl:461:3:@600ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@600ns:(report note): \n
riscvsingle.vhdl:257:3:@600ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@610ns:(report note): -------------------
riscvsingle.vhdl:428:3:@610ns:(report note): PC = 72
riscvsingle.vhdl:430:1:@610ns:(report note): Result Src
riscvsingle.vhdl:431:6:@610ns:(report note): 00
riscvsingle.vhdl:434:5:@610ns:(report note): Result
riscvsingle.vhdl:435:5:@610ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@610ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@610ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@610ns:(report note): SrcA
riscvsingle.vhdl:441:5:@610ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@610ns:(report note): SrcB
riscvsingle.vhdl:444:5:@610ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@610ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@610ns:(report note): 000
riscvsingle.vhdl:450:5:@610ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@610ns:(report note): 01
riscvsingle.vhdl:454:3:@610ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@610ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@610ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@610ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@610ns:(report note): --------
riscvsingle.vhdl:460:3:@610ns:(report note):  1
riscvsingle.vhdl:461:3:@610ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@610ns:(report note): \n
riscvsingle.vhdl:427:5:@620ns:(report note): -------------------
riscvsingle.vhdl:428:3:@620ns:(report note): PC = 76
riscvsingle.vhdl:430:1:@620ns:(report note): Result Src
riscvsingle.vhdl:431:6:@620ns:(report note): 00
riscvsingle.vhdl:434:5:@620ns:(report note): Result
riscvsingle.vhdl:435:5:@620ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:437:5:@620ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@620ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:440:5:@620ns:(report note): SrcA
riscvsingle.vhdl:441:5:@620ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@620ns:(report note): SrcB
riscvsingle.vhdl:444:5:@620ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:447:5:@620ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@620ns:(report note): 000
riscvsingle.vhdl:450:5:@620ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@620ns:(report note): 01
riscvsingle.vhdl:454:3:@620ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@620ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@620ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@620ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@620ns:(report note): --------
riscvsingle.vhdl:460:3:@620ns:(report note):  0
riscvsingle.vhdl:461:3:@620ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@620ns:(report note): \n
riscvsingle.vhdl:257:3:@620ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@630ns:(report note): -------------------
riscvsingle.vhdl:428:3:@630ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@630ns:(report note): Result Src
riscvsingle.vhdl:431:6:@630ns:(report note): 11
riscvsingle.vhdl:434:5:@630ns:(report note): Result
riscvsingle.vhdl:435:5:@630ns:(report note): 11111111000000000000000000000000
riscvsingle.vhdl:437:5:@630ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@630ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@630ns:(report note): SrcA
riscvsingle.vhdl:441:5:@630ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:443:5:@630ns:(report note): SrcB
riscvsingle.vhdl:444:5:@630ns:(report note): 00000000000000000000000000011000
riscvsingle.vhdl:447:5:@630ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@630ns:(report note): ---
riscvsingle.vhdl:450:5:@630ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@630ns:(report note): 01
riscvsingle.vhdl:454:3:@630ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@630ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@630ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@630ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@630ns:(report note): --------
riscvsingle.vhdl:460:3:@630ns:(report note):  0
riscvsingle.vhdl:461:3:@630ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@630ns:(report note): \n
riscvsingle.vhdl:257:3:@630ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@640ns:(report note): -------------------
riscvsingle.vhdl:428:3:@640ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@640ns:(report note): Result Src
riscvsingle.vhdl:431:6:@640ns:(report note): --
riscvsingle.vhdl:434:5:@640ns:(report note): Result
riscvsingle.vhdl:435:5:@640ns:(report note): 11111111000000000000000000000000
riscvsingle.vhdl:437:5:@640ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@640ns:(report note): 11111111000000000000000000000000
riscvsingle.vhdl:440:5:@640ns:(report note): SrcA
riscvsingle.vhdl:441:5:@640ns:(report note): 11111111000000000000000000000000
riscvsingle.vhdl:443:5:@640ns:(report note): SrcB
riscvsingle.vhdl:444:5:@640ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@640ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@640ns:(report note): 001
riscvsingle.vhdl:450:5:@640ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@640ns:(report note): 00
riscvsingle.vhdl:454:3:@640ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@640ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@640ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@640ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@640ns:(report note): --------
riscvsingle.vhdl:460:3:@640ns:(report note):  0
riscvsingle.vhdl:461:3:@640ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@640ns:(report note): \n
riscvsingle.vhdl:257:3:@640ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@650ns:(report note): -------------------
riscvsingle.vhdl:428:3:@650ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@650ns:(report note): Result Src
riscvsingle.vhdl:431:6:@650ns:(report note): 00
riscvsingle.vhdl:434:5:@650ns:(report note): Result
riscvsingle.vhdl:435:5:@650ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@650ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@650ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@650ns:(report note): SrcA
riscvsingle.vhdl:441:5:@650ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@650ns:(report note): SrcB
riscvsingle.vhdl:444:5:@650ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@650ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@650ns:(report note): 000
riscvsingle.vhdl:450:5:@650ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@650ns:(report note): 01
riscvsingle.vhdl:454:3:@650ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@650ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@650ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@650ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@650ns:(report note): --------
riscvsingle.vhdl:460:3:@650ns:(report note):  0
riscvsingle.vhdl:461:3:@650ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@650ns:(report note): \n
riscvsingle.vhdl:257:3:@650ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@660ns:(report note): -------------------
riscvsingle.vhdl:428:3:@660ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@660ns:(report note): Result Src
riscvsingle.vhdl:431:6:@660ns:(report note): 11
riscvsingle.vhdl:434:5:@660ns:(report note): Result
riscvsingle.vhdl:435:5:@660ns:(report note): 11111110000000000000000000000000
riscvsingle.vhdl:437:5:@660ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@660ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@660ns:(report note): SrcA
riscvsingle.vhdl:441:5:@660ns:(report note): 11111111000000000000000000000000
riscvsingle.vhdl:443:5:@660ns:(report note): SrcB
riscvsingle.vhdl:444:5:@660ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@660ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@660ns:(report note): ---
riscvsingle.vhdl:450:5:@660ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@660ns:(report note): 01
riscvsingle.vhdl:454:3:@660ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@660ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@660ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@660ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@660ns:(report note): --------
riscvsingle.vhdl:460:3:@660ns:(report note):  0
riscvsingle.vhdl:461:3:@660ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@660ns:(report note): \n
riscvsingle.vhdl:257:3:@660ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@670ns:(report note): -------------------
riscvsingle.vhdl:428:3:@670ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@670ns:(report note): Result Src
riscvsingle.vhdl:431:6:@670ns:(report note): 00
riscvsingle.vhdl:434:5:@670ns:(report note): Result
riscvsingle.vhdl:435:5:@670ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:437:5:@670ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@670ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:440:5:@670ns:(report note): SrcA
riscvsingle.vhdl:441:5:@670ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:443:5:@670ns:(report note): SrcB
riscvsingle.vhdl:444:5:@670ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@670ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@670ns:(report note): 000
riscvsingle.vhdl:450:5:@670ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@670ns:(report note): 01
riscvsingle.vhdl:454:3:@670ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@670ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@670ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@670ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@670ns:(report note): --------
riscvsingle.vhdl:460:3:@670ns:(report note):  0
riscvsingle.vhdl:461:3:@670ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@670ns:(report note): \n
riscvsingle.vhdl:257:3:@670ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@680ns:(report note): -------------------
riscvsingle.vhdl:428:3:@680ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@680ns:(report note): Result Src
riscvsingle.vhdl:431:6:@680ns:(report note): 00
riscvsingle.vhdl:434:5:@680ns:(report note): Result
riscvsingle.vhdl:435:5:@680ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:437:5:@680ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@680ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:440:5:@680ns:(report note): SrcA
riscvsingle.vhdl:441:5:@680ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:443:5:@680ns:(report note): SrcB
riscvsingle.vhdl:444:5:@680ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@680ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@680ns:(report note): 001
riscvsingle.vhdl:450:5:@680ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@680ns:(report note): 00
riscvsingle.vhdl:454:3:@680ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@680ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@680ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@680ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@680ns:(report note): --------
riscvsingle.vhdl:460:3:@680ns:(report note):  0
riscvsingle.vhdl:461:3:@680ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@680ns:(report note): \n
riscvsingle.vhdl:257:3:@680ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@690ns:(report note): -------------------
riscvsingle.vhdl:428:3:@690ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@690ns:(report note): Result Src
riscvsingle.vhdl:431:6:@690ns:(report note): 10
riscvsingle.vhdl:434:5:@690ns:(report note): Result
riscvsingle.vhdl:435:5:@690ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@690ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@690ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@690ns:(report note): SrcA
riscvsingle.vhdl:441:5:@690ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@690ns:(report note): SrcB
riscvsingle.vhdl:444:5:@690ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@690ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@690ns:(report note): 000
riscvsingle.vhdl:450:5:@690ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@690ns:(report note): 00
riscvsingle.vhdl:454:3:@690ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@690ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@690ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@690ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@690ns:(report note): --------
riscvsingle.vhdl:460:3:@690ns:(report note):  1
riscvsingle.vhdl:461:3:@690ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@690ns:(report note): \n
riscvsingle.vhdl:257:3:@690ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@700ns:(report note): -------------------
riscvsingle.vhdl:428:3:@700ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@700ns:(report note): Result Src
riscvsingle.vhdl:431:6:@700ns:(report note): --
riscvsingle.vhdl:434:5:@700ns:(report note): Result
riscvsingle.vhdl:435:5:@700ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@700ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@700ns:(report note): 11111110000000000000000000000000
riscvsingle.vhdl:440:5:@700ns:(report note): SrcA
riscvsingle.vhdl:441:5:@700ns:(report note): 11111110000000000000000000000000
riscvsingle.vhdl:443:5:@700ns:(report note): SrcB
riscvsingle.vhdl:444:5:@700ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@700ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@700ns:(report note): 001
riscvsingle.vhdl:450:5:@700ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@700ns:(report note): 00
riscvsingle.vhdl:454:3:@700ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@700ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@700ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@700ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@700ns:(report note): --------
riscvsingle.vhdl:460:3:@700ns:(report note):  0
riscvsingle.vhdl:461:3:@700ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@700ns:(report note): \n
riscvsingle.vhdl:257:3:@700ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@710ns:(report note): -------------------
riscvsingle.vhdl:428:3:@710ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@710ns:(report note): Result Src
riscvsingle.vhdl:431:6:@710ns:(report note): 00
riscvsingle.vhdl:434:5:@710ns:(report note): Result
riscvsingle.vhdl:435:5:@710ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@710ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@710ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@710ns:(report note): SrcA
riscvsingle.vhdl:441:5:@710ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@710ns:(report note): SrcB
riscvsingle.vhdl:444:5:@710ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@710ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@710ns:(report note): 000
riscvsingle.vhdl:450:5:@710ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@710ns:(report note): 01
riscvsingle.vhdl:454:3:@710ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@710ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@710ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@710ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@710ns:(report note): --------
riscvsingle.vhdl:460:3:@710ns:(report note):  0
riscvsingle.vhdl:461:3:@710ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@710ns:(report note): \n
riscvsingle.vhdl:257:3:@710ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@720ns:(report note): -------------------
riscvsingle.vhdl:428:3:@720ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@720ns:(report note): Result Src
riscvsingle.vhdl:431:6:@720ns:(report note): 11
riscvsingle.vhdl:434:5:@720ns:(report note): Result
riscvsingle.vhdl:435:5:@720ns:(report note): 11111100000000000000000000000000
riscvsingle.vhdl:437:5:@720ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@720ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@720ns:(report note): SrcA
riscvsingle.vhdl:441:5:@720ns:(report note): 11111110000000000000000000000000
riscvsingle.vhdl:443:5:@720ns:(report note): SrcB
riscvsingle.vhdl:444:5:@720ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@720ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@720ns:(report note): ---
riscvsingle.vhdl:450:5:@720ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@720ns:(report note): 01
riscvsingle.vhdl:454:3:@720ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@720ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@720ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@720ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@720ns:(report note): --------
riscvsingle.vhdl:460:3:@720ns:(report note):  0
riscvsingle.vhdl:461:3:@720ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@720ns:(report note): \n
riscvsingle.vhdl:257:3:@720ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@730ns:(report note): -------------------
riscvsingle.vhdl:428:3:@730ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@730ns:(report note): Result Src
riscvsingle.vhdl:431:6:@730ns:(report note): 00
riscvsingle.vhdl:434:5:@730ns:(report note): Result
riscvsingle.vhdl:435:5:@730ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:437:5:@730ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@730ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:440:5:@730ns:(report note): SrcA
riscvsingle.vhdl:441:5:@730ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:443:5:@730ns:(report note): SrcB
riscvsingle.vhdl:444:5:@730ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@730ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@730ns:(report note): 000
riscvsingle.vhdl:450:5:@730ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@730ns:(report note): 01
riscvsingle.vhdl:454:3:@730ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@730ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@730ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@730ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@730ns:(report note): --------
riscvsingle.vhdl:460:3:@730ns:(report note):  0
riscvsingle.vhdl:461:3:@730ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@730ns:(report note): \n
riscvsingle.vhdl:257:3:@730ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@740ns:(report note): -------------------
riscvsingle.vhdl:428:3:@740ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@740ns:(report note): Result Src
riscvsingle.vhdl:431:6:@740ns:(report note): 00
riscvsingle.vhdl:434:5:@740ns:(report note): Result
riscvsingle.vhdl:435:5:@740ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:437:5:@740ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@740ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:440:5:@740ns:(report note): SrcA
riscvsingle.vhdl:441:5:@740ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:443:5:@740ns:(report note): SrcB
riscvsingle.vhdl:444:5:@740ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@740ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@740ns:(report note): 001
riscvsingle.vhdl:450:5:@740ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@740ns:(report note): 00
riscvsingle.vhdl:454:3:@740ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@740ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@740ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@740ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@740ns:(report note): --------
riscvsingle.vhdl:460:3:@740ns:(report note):  0
riscvsingle.vhdl:461:3:@740ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@740ns:(report note): \n
riscvsingle.vhdl:257:3:@740ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@750ns:(report note): -------------------
riscvsingle.vhdl:428:3:@750ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@750ns:(report note): Result Src
riscvsingle.vhdl:431:6:@750ns:(report note): 10
riscvsingle.vhdl:434:5:@750ns:(report note): Result
riscvsingle.vhdl:435:5:@750ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@750ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@750ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@750ns:(report note): SrcA
riscvsingle.vhdl:441:5:@750ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@750ns:(report note): SrcB
riscvsingle.vhdl:444:5:@750ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@750ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@750ns:(report note): 000
riscvsingle.vhdl:450:5:@750ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@750ns:(report note): 00
riscvsingle.vhdl:454:3:@750ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@750ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@750ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@750ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@750ns:(report note): --------
riscvsingle.vhdl:460:3:@750ns:(report note):  1
riscvsingle.vhdl:461:3:@750ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@750ns:(report note): \n
riscvsingle.vhdl:257:3:@750ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@760ns:(report note): -------------------
riscvsingle.vhdl:428:3:@760ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@760ns:(report note): Result Src
riscvsingle.vhdl:431:6:@760ns:(report note): --
riscvsingle.vhdl:434:5:@760ns:(report note): Result
riscvsingle.vhdl:435:5:@760ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@760ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@760ns:(report note): 11111100000000000000000000000000
riscvsingle.vhdl:440:5:@760ns:(report note): SrcA
riscvsingle.vhdl:441:5:@760ns:(report note): 11111100000000000000000000000000
riscvsingle.vhdl:443:5:@760ns:(report note): SrcB
riscvsingle.vhdl:444:5:@760ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@760ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@760ns:(report note): 001
riscvsingle.vhdl:450:5:@760ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@760ns:(report note): 00
riscvsingle.vhdl:454:3:@760ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@760ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@760ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@760ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@760ns:(report note): --------
riscvsingle.vhdl:460:3:@760ns:(report note):  0
riscvsingle.vhdl:461:3:@760ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@760ns:(report note): \n
riscvsingle.vhdl:257:3:@760ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@770ns:(report note): -------------------
riscvsingle.vhdl:428:3:@770ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@770ns:(report note): Result Src
riscvsingle.vhdl:431:6:@770ns:(report note): 00
riscvsingle.vhdl:434:5:@770ns:(report note): Result
riscvsingle.vhdl:435:5:@770ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@770ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@770ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@770ns:(report note): SrcA
riscvsingle.vhdl:441:5:@770ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@770ns:(report note): SrcB
riscvsingle.vhdl:444:5:@770ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@770ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@770ns:(report note): 000
riscvsingle.vhdl:450:5:@770ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@770ns:(report note): 01
riscvsingle.vhdl:454:3:@770ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@770ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@770ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@770ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@770ns:(report note): --------
riscvsingle.vhdl:460:3:@770ns:(report note):  0
riscvsingle.vhdl:461:3:@770ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@770ns:(report note): \n
riscvsingle.vhdl:257:3:@770ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@780ns:(report note): -------------------
riscvsingle.vhdl:428:3:@780ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@780ns:(report note): Result Src
riscvsingle.vhdl:431:6:@780ns:(report note): 11
riscvsingle.vhdl:434:5:@780ns:(report note): Result
riscvsingle.vhdl:435:5:@780ns:(report note): 11111000000000000000000000000000
riscvsingle.vhdl:437:5:@780ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@780ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@780ns:(report note): SrcA
riscvsingle.vhdl:441:5:@780ns:(report note): 11111100000000000000000000000000
riscvsingle.vhdl:443:5:@780ns:(report note): SrcB
riscvsingle.vhdl:444:5:@780ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@780ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@780ns:(report note): ---
riscvsingle.vhdl:450:5:@780ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@780ns:(report note): 01
riscvsingle.vhdl:454:3:@780ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@780ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@780ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@780ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@780ns:(report note): --------
riscvsingle.vhdl:460:3:@780ns:(report note):  0
riscvsingle.vhdl:461:3:@780ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@780ns:(report note): \n
riscvsingle.vhdl:257:3:@780ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@790ns:(report note): -------------------
riscvsingle.vhdl:428:3:@790ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@790ns:(report note): Result Src
riscvsingle.vhdl:431:6:@790ns:(report note): 00
riscvsingle.vhdl:434:5:@790ns:(report note): Result
riscvsingle.vhdl:435:5:@790ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:437:5:@790ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@790ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:440:5:@790ns:(report note): SrcA
riscvsingle.vhdl:441:5:@790ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:443:5:@790ns:(report note): SrcB
riscvsingle.vhdl:444:5:@790ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@790ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@790ns:(report note): 000
riscvsingle.vhdl:450:5:@790ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@790ns:(report note): 01
riscvsingle.vhdl:454:3:@790ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@790ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@790ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@790ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@790ns:(report note): --------
riscvsingle.vhdl:460:3:@790ns:(report note):  0
riscvsingle.vhdl:461:3:@790ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@790ns:(report note): \n
riscvsingle.vhdl:257:3:@790ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@800ns:(report note): -------------------
riscvsingle.vhdl:428:3:@800ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@800ns:(report note): Result Src
riscvsingle.vhdl:431:6:@800ns:(report note): 00
riscvsingle.vhdl:434:5:@800ns:(report note): Result
riscvsingle.vhdl:435:5:@800ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:437:5:@800ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@800ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:440:5:@800ns:(report note): SrcA
riscvsingle.vhdl:441:5:@800ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:443:5:@800ns:(report note): SrcB
riscvsingle.vhdl:444:5:@800ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@800ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@800ns:(report note): 001
riscvsingle.vhdl:450:5:@800ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@800ns:(report note): 00
riscvsingle.vhdl:454:3:@800ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@800ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@800ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@800ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@800ns:(report note): --------
riscvsingle.vhdl:460:3:@800ns:(report note):  0
riscvsingle.vhdl:461:3:@800ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@800ns:(report note): \n
riscvsingle.vhdl:257:3:@800ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@810ns:(report note): -------------------
riscvsingle.vhdl:428:3:@810ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@810ns:(report note): Result Src
riscvsingle.vhdl:431:6:@810ns:(report note): 10
riscvsingle.vhdl:434:5:@810ns:(report note): Result
riscvsingle.vhdl:435:5:@810ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@810ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@810ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@810ns:(report note): SrcA
riscvsingle.vhdl:441:5:@810ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@810ns:(report note): SrcB
riscvsingle.vhdl:444:5:@810ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@810ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@810ns:(report note): 000
riscvsingle.vhdl:450:5:@810ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@810ns:(report note): 00
riscvsingle.vhdl:454:3:@810ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@810ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@810ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@810ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@810ns:(report note): --------
riscvsingle.vhdl:460:3:@810ns:(report note):  1
riscvsingle.vhdl:461:3:@810ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@810ns:(report note): \n
riscvsingle.vhdl:257:3:@810ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@820ns:(report note): -------------------
riscvsingle.vhdl:428:3:@820ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@820ns:(report note): Result Src
riscvsingle.vhdl:431:6:@820ns:(report note): --
riscvsingle.vhdl:434:5:@820ns:(report note): Result
riscvsingle.vhdl:435:5:@820ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@820ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@820ns:(report note): 11111000000000000000000000000000
riscvsingle.vhdl:440:5:@820ns:(report note): SrcA
riscvsingle.vhdl:441:5:@820ns:(report note): 11111000000000000000000000000000
riscvsingle.vhdl:443:5:@820ns:(report note): SrcB
riscvsingle.vhdl:444:5:@820ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@820ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@820ns:(report note): 001
riscvsingle.vhdl:450:5:@820ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@820ns:(report note): 00
riscvsingle.vhdl:454:3:@820ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@820ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@820ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@820ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@820ns:(report note): --------
riscvsingle.vhdl:460:3:@820ns:(report note):  0
riscvsingle.vhdl:461:3:@820ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@820ns:(report note): \n
riscvsingle.vhdl:257:3:@820ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@830ns:(report note): -------------------
riscvsingle.vhdl:428:3:@830ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@830ns:(report note): Result Src
riscvsingle.vhdl:431:6:@830ns:(report note): 00
riscvsingle.vhdl:434:5:@830ns:(report note): Result
riscvsingle.vhdl:435:5:@830ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@830ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@830ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@830ns:(report note): SrcA
riscvsingle.vhdl:441:5:@830ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@830ns:(report note): SrcB
riscvsingle.vhdl:444:5:@830ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@830ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@830ns:(report note): 000
riscvsingle.vhdl:450:5:@830ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@830ns:(report note): 01
riscvsingle.vhdl:454:3:@830ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@830ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@830ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@830ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@830ns:(report note): --------
riscvsingle.vhdl:460:3:@830ns:(report note):  0
riscvsingle.vhdl:461:3:@830ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@830ns:(report note): \n
riscvsingle.vhdl:257:3:@830ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@840ns:(report note): -------------------
riscvsingle.vhdl:428:3:@840ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@840ns:(report note): Result Src
riscvsingle.vhdl:431:6:@840ns:(report note): 11
riscvsingle.vhdl:434:5:@840ns:(report note): Result
riscvsingle.vhdl:435:5:@840ns:(report note): 11110000000000000000000000000000
riscvsingle.vhdl:437:5:@840ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@840ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@840ns:(report note): SrcA
riscvsingle.vhdl:441:5:@840ns:(report note): 11111000000000000000000000000000
riscvsingle.vhdl:443:5:@840ns:(report note): SrcB
riscvsingle.vhdl:444:5:@840ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@840ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@840ns:(report note): ---
riscvsingle.vhdl:450:5:@840ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@840ns:(report note): 01
riscvsingle.vhdl:454:3:@840ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@840ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@840ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@840ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@840ns:(report note): --------
riscvsingle.vhdl:460:3:@840ns:(report note):  0
riscvsingle.vhdl:461:3:@840ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@840ns:(report note): \n
riscvsingle.vhdl:257:3:@840ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@850ns:(report note): -------------------
riscvsingle.vhdl:428:3:@850ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@850ns:(report note): Result Src
riscvsingle.vhdl:431:6:@850ns:(report note): 00
riscvsingle.vhdl:434:5:@850ns:(report note): Result
riscvsingle.vhdl:435:5:@850ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@850ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@850ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@850ns:(report note): SrcA
riscvsingle.vhdl:441:5:@850ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:443:5:@850ns:(report note): SrcB
riscvsingle.vhdl:444:5:@850ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@850ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@850ns:(report note): 000
riscvsingle.vhdl:450:5:@850ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@850ns:(report note): 01
riscvsingle.vhdl:454:3:@850ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@850ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@850ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@850ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@850ns:(report note): --------
riscvsingle.vhdl:460:3:@850ns:(report note):  0
riscvsingle.vhdl:461:3:@850ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@850ns:(report note): \n
riscvsingle.vhdl:257:3:@850ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@860ns:(report note): -------------------
riscvsingle.vhdl:428:3:@860ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@860ns:(report note): Result Src
riscvsingle.vhdl:431:6:@860ns:(report note): 00
riscvsingle.vhdl:434:5:@860ns:(report note): Result
riscvsingle.vhdl:435:5:@860ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@860ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@860ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@860ns:(report note): SrcA
riscvsingle.vhdl:441:5:@860ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@860ns:(report note): SrcB
riscvsingle.vhdl:444:5:@860ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@860ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@860ns:(report note): 001
riscvsingle.vhdl:450:5:@860ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@860ns:(report note): 00
riscvsingle.vhdl:454:3:@860ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@860ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@860ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@860ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@860ns:(report note): --------
riscvsingle.vhdl:460:3:@860ns:(report note):  0
riscvsingle.vhdl:461:3:@860ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@860ns:(report note): \n
riscvsingle.vhdl:257:3:@860ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@870ns:(report note): -------------------
riscvsingle.vhdl:428:3:@870ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@870ns:(report note): Result Src
riscvsingle.vhdl:431:6:@870ns:(report note): 10
riscvsingle.vhdl:434:5:@870ns:(report note): Result
riscvsingle.vhdl:435:5:@870ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@870ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@870ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@870ns:(report note): SrcA
riscvsingle.vhdl:441:5:@870ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@870ns:(report note): SrcB
riscvsingle.vhdl:444:5:@870ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@870ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@870ns:(report note): 000
riscvsingle.vhdl:450:5:@870ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@870ns:(report note): 00
riscvsingle.vhdl:454:3:@870ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@870ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@870ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@870ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@870ns:(report note): --------
riscvsingle.vhdl:460:3:@870ns:(report note):  1
riscvsingle.vhdl:461:3:@870ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@870ns:(report note): \n
riscvsingle.vhdl:257:3:@870ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@880ns:(report note): -------------------
riscvsingle.vhdl:428:3:@880ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@880ns:(report note): Result Src
riscvsingle.vhdl:431:6:@880ns:(report note): --
riscvsingle.vhdl:434:5:@880ns:(report note): Result
riscvsingle.vhdl:435:5:@880ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@880ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@880ns:(report note): 11110000000000000000000000000000
riscvsingle.vhdl:440:5:@880ns:(report note): SrcA
riscvsingle.vhdl:441:5:@880ns:(report note): 11110000000000000000000000000000
riscvsingle.vhdl:443:5:@880ns:(report note): SrcB
riscvsingle.vhdl:444:5:@880ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@880ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@880ns:(report note): 001
riscvsingle.vhdl:450:5:@880ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@880ns:(report note): 00
riscvsingle.vhdl:454:3:@880ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@880ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@880ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@880ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@880ns:(report note): --------
riscvsingle.vhdl:460:3:@880ns:(report note):  0
riscvsingle.vhdl:461:3:@880ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@880ns:(report note): \n
riscvsingle.vhdl:257:3:@880ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@890ns:(report note): -------------------
riscvsingle.vhdl:428:3:@890ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@890ns:(report note): Result Src
riscvsingle.vhdl:431:6:@890ns:(report note): 00
riscvsingle.vhdl:434:5:@890ns:(report note): Result
riscvsingle.vhdl:435:5:@890ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:437:5:@890ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@890ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:440:5:@890ns:(report note): SrcA
riscvsingle.vhdl:441:5:@890ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@890ns:(report note): SrcB
riscvsingle.vhdl:444:5:@890ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@890ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@890ns:(report note): 000
riscvsingle.vhdl:450:5:@890ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@890ns:(report note): 01
riscvsingle.vhdl:454:3:@890ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@890ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@890ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@890ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@890ns:(report note): --------
riscvsingle.vhdl:460:3:@890ns:(report note):  0
riscvsingle.vhdl:461:3:@890ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@890ns:(report note): \n
riscvsingle.vhdl:257:3:@890ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@900ns:(report note): -------------------
riscvsingle.vhdl:428:3:@900ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@900ns:(report note): Result Src
riscvsingle.vhdl:431:6:@900ns:(report note): 11
riscvsingle.vhdl:434:5:@900ns:(report note): Result
riscvsingle.vhdl:435:5:@900ns:(report note): 11100000000000000000000000000000
riscvsingle.vhdl:437:5:@900ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@900ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@900ns:(report note): SrcA
riscvsingle.vhdl:441:5:@900ns:(report note): 11110000000000000000000000000000
riscvsingle.vhdl:443:5:@900ns:(report note): SrcB
riscvsingle.vhdl:444:5:@900ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@900ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@900ns:(report note): ---
riscvsingle.vhdl:450:5:@900ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@900ns:(report note): 01
riscvsingle.vhdl:454:3:@900ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@900ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@900ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@900ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@900ns:(report note): --------
riscvsingle.vhdl:460:3:@900ns:(report note):  0
riscvsingle.vhdl:461:3:@900ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@900ns:(report note): \n
riscvsingle.vhdl:257:3:@900ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@910ns:(report note): -------------------
riscvsingle.vhdl:428:3:@910ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@910ns:(report note): Result Src
riscvsingle.vhdl:431:6:@910ns:(report note): 00
riscvsingle.vhdl:434:5:@910ns:(report note): Result
riscvsingle.vhdl:435:5:@910ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@910ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@910ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@910ns:(report note): SrcA
riscvsingle.vhdl:441:5:@910ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@910ns:(report note): SrcB
riscvsingle.vhdl:444:5:@910ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@910ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@910ns:(report note): 000
riscvsingle.vhdl:450:5:@910ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@910ns:(report note): 01
riscvsingle.vhdl:454:3:@910ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@910ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@910ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@910ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@910ns:(report note): --------
riscvsingle.vhdl:460:3:@910ns:(report note):  0
riscvsingle.vhdl:461:3:@910ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@910ns:(report note): \n
riscvsingle.vhdl:257:3:@910ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@920ns:(report note): -------------------
riscvsingle.vhdl:428:3:@920ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@920ns:(report note): Result Src
riscvsingle.vhdl:431:6:@920ns:(report note): 00
riscvsingle.vhdl:434:5:@920ns:(report note): Result
riscvsingle.vhdl:435:5:@920ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@920ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@920ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@920ns:(report note): SrcA
riscvsingle.vhdl:441:5:@920ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@920ns:(report note): SrcB
riscvsingle.vhdl:444:5:@920ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@920ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@920ns:(report note): 001
riscvsingle.vhdl:450:5:@920ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@920ns:(report note): 00
riscvsingle.vhdl:454:3:@920ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@920ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@920ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@920ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@920ns:(report note): --------
riscvsingle.vhdl:460:3:@920ns:(report note):  0
riscvsingle.vhdl:461:3:@920ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@920ns:(report note): \n
riscvsingle.vhdl:257:3:@920ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@930ns:(report note): -------------------
riscvsingle.vhdl:428:3:@930ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@930ns:(report note): Result Src
riscvsingle.vhdl:431:6:@930ns:(report note): 10
riscvsingle.vhdl:434:5:@930ns:(report note): Result
riscvsingle.vhdl:435:5:@930ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@930ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@930ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@930ns:(report note): SrcA
riscvsingle.vhdl:441:5:@930ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@930ns:(report note): SrcB
riscvsingle.vhdl:444:5:@930ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@930ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@930ns:(report note): 000
riscvsingle.vhdl:450:5:@930ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@930ns:(report note): 00
riscvsingle.vhdl:454:3:@930ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@930ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@930ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@930ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@930ns:(report note): --------
riscvsingle.vhdl:460:3:@930ns:(report note):  1
riscvsingle.vhdl:461:3:@930ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@930ns:(report note): \n
riscvsingle.vhdl:257:3:@930ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@940ns:(report note): -------------------
riscvsingle.vhdl:428:3:@940ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@940ns:(report note): Result Src
riscvsingle.vhdl:431:6:@940ns:(report note): --
riscvsingle.vhdl:434:5:@940ns:(report note): Result
riscvsingle.vhdl:435:5:@940ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@940ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@940ns:(report note): 11100000000000000000000000000000
riscvsingle.vhdl:440:5:@940ns:(report note): SrcA
riscvsingle.vhdl:441:5:@940ns:(report note): 11100000000000000000000000000000
riscvsingle.vhdl:443:5:@940ns:(report note): SrcB
riscvsingle.vhdl:444:5:@940ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@940ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@940ns:(report note): 001
riscvsingle.vhdl:450:5:@940ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@940ns:(report note): 00
riscvsingle.vhdl:454:3:@940ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@940ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@940ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@940ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@940ns:(report note): --------
riscvsingle.vhdl:460:3:@940ns:(report note):  0
riscvsingle.vhdl:461:3:@940ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@940ns:(report note): \n
riscvsingle.vhdl:257:3:@940ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@950ns:(report note): -------------------
riscvsingle.vhdl:428:3:@950ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@950ns:(report note): Result Src
riscvsingle.vhdl:431:6:@950ns:(report note): 00
riscvsingle.vhdl:434:5:@950ns:(report note): Result
riscvsingle.vhdl:435:5:@950ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:437:5:@950ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@950ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:440:5:@950ns:(report note): SrcA
riscvsingle.vhdl:441:5:@950ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:443:5:@950ns:(report note): SrcB
riscvsingle.vhdl:444:5:@950ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@950ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@950ns:(report note): 000
riscvsingle.vhdl:450:5:@950ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@950ns:(report note): 01
riscvsingle.vhdl:454:3:@950ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@950ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@950ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@950ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@950ns:(report note): --------
riscvsingle.vhdl:460:3:@950ns:(report note):  0
riscvsingle.vhdl:461:3:@950ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@950ns:(report note): \n
riscvsingle.vhdl:257:3:@950ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@960ns:(report note): -------------------
riscvsingle.vhdl:428:3:@960ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@960ns:(report note): Result Src
riscvsingle.vhdl:431:6:@960ns:(report note): 11
riscvsingle.vhdl:434:5:@960ns:(report note): Result
riscvsingle.vhdl:435:5:@960ns:(report note): 11000000000000000000000000000000
riscvsingle.vhdl:437:5:@960ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@960ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@960ns:(report note): SrcA
riscvsingle.vhdl:441:5:@960ns:(report note): 11100000000000000000000000000000
riscvsingle.vhdl:443:5:@960ns:(report note): SrcB
riscvsingle.vhdl:444:5:@960ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@960ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@960ns:(report note): ---
riscvsingle.vhdl:450:5:@960ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@960ns:(report note): 01
riscvsingle.vhdl:454:3:@960ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@960ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@960ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@960ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@960ns:(report note): --------
riscvsingle.vhdl:460:3:@960ns:(report note):  0
riscvsingle.vhdl:461:3:@960ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@960ns:(report note): \n
riscvsingle.vhdl:257:3:@960ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@970ns:(report note): -------------------
riscvsingle.vhdl:428:3:@970ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@970ns:(report note): Result Src
riscvsingle.vhdl:431:6:@970ns:(report note): 00
riscvsingle.vhdl:434:5:@970ns:(report note): Result
riscvsingle.vhdl:435:5:@970ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@970ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@970ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@970ns:(report note): SrcA
riscvsingle.vhdl:441:5:@970ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@970ns:(report note): SrcB
riscvsingle.vhdl:444:5:@970ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@970ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@970ns:(report note): 000
riscvsingle.vhdl:450:5:@970ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@970ns:(report note): 01
riscvsingle.vhdl:454:3:@970ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@970ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@970ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@970ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@970ns:(report note): --------
riscvsingle.vhdl:460:3:@970ns:(report note):  0
riscvsingle.vhdl:461:3:@970ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@970ns:(report note): \n
riscvsingle.vhdl:257:3:@970ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@980ns:(report note): -------------------
riscvsingle.vhdl:428:3:@980ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@980ns:(report note): Result Src
riscvsingle.vhdl:431:6:@980ns:(report note): 00
riscvsingle.vhdl:434:5:@980ns:(report note): Result
riscvsingle.vhdl:435:5:@980ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@980ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@980ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@980ns:(report note): SrcA
riscvsingle.vhdl:441:5:@980ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@980ns:(report note): SrcB
riscvsingle.vhdl:444:5:@980ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@980ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@980ns:(report note): 001
riscvsingle.vhdl:450:5:@980ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@980ns:(report note): 00
riscvsingle.vhdl:454:3:@980ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@980ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@980ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@980ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@980ns:(report note): --------
riscvsingle.vhdl:460:3:@980ns:(report note):  0
riscvsingle.vhdl:461:3:@980ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@980ns:(report note): \n
riscvsingle.vhdl:257:3:@980ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@990ns:(report note): -------------------
riscvsingle.vhdl:428:3:@990ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@990ns:(report note): Result Src
riscvsingle.vhdl:431:6:@990ns:(report note): 10
riscvsingle.vhdl:434:5:@990ns:(report note): Result
riscvsingle.vhdl:435:5:@990ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@990ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@990ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@990ns:(report note): SrcA
riscvsingle.vhdl:441:5:@990ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@990ns:(report note): SrcB
riscvsingle.vhdl:444:5:@990ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@990ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@990ns:(report note): 000
riscvsingle.vhdl:450:5:@990ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@990ns:(report note): 00
riscvsingle.vhdl:454:3:@990ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@990ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@990ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@990ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@990ns:(report note): --------
riscvsingle.vhdl:460:3:@990ns:(report note):  1
riscvsingle.vhdl:461:3:@990ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@990ns:(report note): \n
riscvsingle.vhdl:257:3:@990ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1us:(report note): -------------------
riscvsingle.vhdl:428:3:@1us:(report note): PC = 88
riscvsingle.vhdl:430:1:@1us:(report note): Result Src
riscvsingle.vhdl:431:6:@1us:(report note): --
riscvsingle.vhdl:434:5:@1us:(report note): Result
riscvsingle.vhdl:435:5:@1us:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1us:(report note): ALUResult
riscvsingle.vhdl:438:5:@1us:(report note): 11000000000000000000000000000000
riscvsingle.vhdl:440:5:@1us:(report note): SrcA
riscvsingle.vhdl:441:5:@1us:(report note): 11000000000000000000000000000000
riscvsingle.vhdl:443:5:@1us:(report note): SrcB
riscvsingle.vhdl:444:5:@1us:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1us:(report note): ALUControl
riscvsingle.vhdl:448:5:@1us:(report note): 001
riscvsingle.vhdl:450:5:@1us:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1us:(report note): 00
riscvsingle.vhdl:454:3:@1us:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1us:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1us:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@1us:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1us:(report note): --------
riscvsingle.vhdl:460:3:@1us:(report note):  0
riscvsingle.vhdl:461:3:@1us:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1us:(report note): \n
riscvsingle.vhdl:257:3:@1us:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1010ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1010ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1010ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1010ns:(report note): 00
riscvsingle.vhdl:434:5:@1010ns:(report note): Result
riscvsingle.vhdl:435:5:@1010ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:437:5:@1010ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1010ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:440:5:@1010ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1010ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:443:5:@1010ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1010ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1010ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1010ns:(report note): 000
riscvsingle.vhdl:450:5:@1010ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1010ns:(report note): 01
riscvsingle.vhdl:454:3:@1010ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1010ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1010ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1010ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1010ns:(report note): --------
riscvsingle.vhdl:460:3:@1010ns:(report note):  0
riscvsingle.vhdl:461:3:@1010ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1010ns:(report note): \n
riscvsingle.vhdl:257:3:@1010ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1020ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1020ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1020ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1020ns:(report note): 11
riscvsingle.vhdl:434:5:@1020ns:(report note): Result
riscvsingle.vhdl:435:5:@1020ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:437:5:@1020ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1020ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1020ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1020ns:(report note): 11000000000000000000000000000000
riscvsingle.vhdl:443:5:@1020ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1020ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1020ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1020ns:(report note): ---
riscvsingle.vhdl:450:5:@1020ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1020ns:(report note): 01
riscvsingle.vhdl:454:3:@1020ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1020ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1020ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1020ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1020ns:(report note): --------
riscvsingle.vhdl:460:3:@1020ns:(report note):  0
riscvsingle.vhdl:461:3:@1020ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1020ns:(report note): \n
riscvsingle.vhdl:257:3:@1020ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1030ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1030ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1030ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1030ns:(report note): 00
riscvsingle.vhdl:434:5:@1030ns:(report note): Result
riscvsingle.vhdl:435:5:@1030ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@1030ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1030ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@1030ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1030ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@1030ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1030ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1030ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1030ns:(report note): 000
riscvsingle.vhdl:450:5:@1030ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1030ns:(report note): 01
riscvsingle.vhdl:454:3:@1030ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1030ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1030ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1030ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1030ns:(report note): --------
riscvsingle.vhdl:460:3:@1030ns:(report note):  0
riscvsingle.vhdl:461:3:@1030ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1030ns:(report note): \n
riscvsingle.vhdl:257:3:@1030ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1040ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1040ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1040ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1040ns:(report note): 00
riscvsingle.vhdl:434:5:@1040ns:(report note): Result
riscvsingle.vhdl:435:5:@1040ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@1040ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1040ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@1040ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1040ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@1040ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1040ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1040ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1040ns:(report note): 001
riscvsingle.vhdl:450:5:@1040ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1040ns:(report note): 00
riscvsingle.vhdl:454:3:@1040ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1040ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1040ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1040ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1040ns:(report note): --------
riscvsingle.vhdl:460:3:@1040ns:(report note):  0
riscvsingle.vhdl:461:3:@1040ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1040ns:(report note): \n
riscvsingle.vhdl:257:3:@1040ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1050ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1050ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1050ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1050ns:(report note): 10
riscvsingle.vhdl:434:5:@1050ns:(report note): Result
riscvsingle.vhdl:435:5:@1050ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1050ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1050ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1050ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1050ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1050ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1050ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1050ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1050ns:(report note): 000
riscvsingle.vhdl:450:5:@1050ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1050ns:(report note): 00
riscvsingle.vhdl:454:3:@1050ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1050ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1050ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1050ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1050ns:(report note): --------
riscvsingle.vhdl:460:3:@1050ns:(report note):  1
riscvsingle.vhdl:461:3:@1050ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1050ns:(report note): \n
riscvsingle.vhdl:257:3:@1050ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1060ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1060ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@1060ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1060ns:(report note): --
riscvsingle.vhdl:434:5:@1060ns:(report note): Result
riscvsingle.vhdl:435:5:@1060ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1060ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1060ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:440:5:@1060ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1060ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:443:5:@1060ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1060ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1060ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1060ns:(report note): 001
riscvsingle.vhdl:450:5:@1060ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1060ns:(report note): 00
riscvsingle.vhdl:454:3:@1060ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1060ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1060ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@1060ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1060ns:(report note): --------
riscvsingle.vhdl:460:3:@1060ns:(report note):  0
riscvsingle.vhdl:461:3:@1060ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1060ns:(report note): \n
riscvsingle.vhdl:257:3:@1060ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1070ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1070ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1070ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1070ns:(report note): 00
riscvsingle.vhdl:434:5:@1070ns:(report note): Result
riscvsingle.vhdl:435:5:@1070ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:437:5:@1070ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1070ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:440:5:@1070ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1070ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:443:5:@1070ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1070ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1070ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1070ns:(report note): 000
riscvsingle.vhdl:450:5:@1070ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1070ns:(report note): 01
riscvsingle.vhdl:454:3:@1070ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1070ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1070ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1070ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1070ns:(report note): --------
riscvsingle.vhdl:460:3:@1070ns:(report note):  0
riscvsingle.vhdl:461:3:@1070ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1070ns:(report note): \n
riscvsingle.vhdl:257:3:@1070ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1080ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1080ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1080ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1080ns:(report note): 11
riscvsingle.vhdl:434:5:@1080ns:(report note): Result
riscvsingle.vhdl:435:5:@1080ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@1080ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1080ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1080ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1080ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:443:5:@1080ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1080ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1080ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1080ns:(report note): ---
riscvsingle.vhdl:450:5:@1080ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1080ns:(report note): 01
riscvsingle.vhdl:454:3:@1080ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1080ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1080ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1080ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1080ns:(report note): --------
riscvsingle.vhdl:460:3:@1080ns:(report note):  0
riscvsingle.vhdl:461:3:@1080ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1080ns:(report note): \n
riscvsingle.vhdl:257:3:@1080ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1090ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1090ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1090ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1090ns:(report note): 00
riscvsingle.vhdl:434:5:@1090ns:(report note): Result
riscvsingle.vhdl:435:5:@1090ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@1090ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1090ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1090ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1090ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@1090ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1090ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1090ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1090ns:(report note): 000
riscvsingle.vhdl:450:5:@1090ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1090ns:(report note): 01
riscvsingle.vhdl:454:3:@1090ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1090ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1090ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1090ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1090ns:(report note): --------
riscvsingle.vhdl:460:3:@1090ns:(report note):  1
riscvsingle.vhdl:461:3:@1090ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1090ns:(report note): \n
riscvsingle.vhdl:257:3:@1090ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1100ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1100ns:(report note): PC = 108
riscvsingle.vhdl:430:1:@1100ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1100ns:(report note): 00
riscvsingle.vhdl:434:5:@1100ns:(report note): Result
riscvsingle.vhdl:435:5:@1100ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@1100ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1100ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1100ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1100ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1100ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1100ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1100ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1100ns:(report note): 001
riscvsingle.vhdl:450:5:@1100ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1100ns:(report note): 00
riscvsingle.vhdl:454:3:@1100ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1100ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1100ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1100ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1100ns:(report note): --------
riscvsingle.vhdl:460:3:@1100ns:(report note):  1
riscvsingle.vhdl:461:3:@1100ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1100ns:(report note): \n
riscvsingle.vhdl:257:3:@1100ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1110ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1110ns:(report note): PC = 28
riscvsingle.vhdl:430:1:@1110ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1110ns:(report note): 10
riscvsingle.vhdl:434:5:@1110ns:(report note): Result
riscvsingle.vhdl:435:5:@1110ns:(report note): 00000000000000000000000001110000
riscvsingle.vhdl:437:5:@1110ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1110ns:(report note): 00000000000000000000000000011100
riscvsingle.vhdl:440:5:@1110ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1110ns:(report note): 00000000000000000000000000011100
riscvsingle.vhdl:443:5:@1110ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1110ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1110ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1110ns:(report note): 000
riscvsingle.vhdl:450:5:@1110ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1110ns:(report note): 01
riscvsingle.vhdl:454:3:@1110ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1110ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1110ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1110ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1110ns:(report note): --------
riscvsingle.vhdl:460:3:@1110ns:(report note):  0
riscvsingle.vhdl:461:3:@1110ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1110ns:(report note): \n
riscvsingle.vhdl:257:3:@1110ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1120ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1120ns:(report note): PC = 32
riscvsingle.vhdl:430:1:@1120ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1120ns:(report note): 00
riscvsingle.vhdl:434:5:@1120ns:(report note): Result
riscvsingle.vhdl:435:5:@1120ns:(report note): 00000000000000000000001000000100
riscvsingle.vhdl:437:5:@1120ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1120ns:(report note): 00000000000000000000001000000100
riscvsingle.vhdl:440:5:@1120ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1120ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1120ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1120ns:(report note): 00000000000000000000001000000100
riscvsingle.vhdl:447:5:@1120ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1120ns:(report note): 000
riscvsingle.vhdl:450:5:@1120ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1120ns:(report note): 01
riscvsingle.vhdl:454:3:@1120ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1120ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1120ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1120ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1120ns:(report note): --------
riscvsingle.vhdl:460:3:@1120ns:(report note):  0
riscvsingle.vhdl:461:3:@1120ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1120ns:(report note): \n
riscvsingle.vhdl:257:3:@1120ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1130ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1130ns:(report note): PC = 36
riscvsingle.vhdl:430:1:@1130ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1130ns:(report note): 00
riscvsingle.vhdl:434:5:@1130ns:(report note): Result
riscvsingle.vhdl:435:5:@1130ns:(report note): 00000000000000000000000001100010
riscvsingle.vhdl:437:5:@1130ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1130ns:(report note): 00000000000000000000000001100010
riscvsingle.vhdl:440:5:@1130ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1130ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1130ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1130ns:(report note): 00000000000000000000000001100010
riscvsingle.vhdl:447:5:@1130ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1130ns:(report note): 000
riscvsingle.vhdl:450:5:@1130ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1130ns:(report note): 01
riscvsingle.vhdl:454:3:@1130ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1130ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1130ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1130ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1130ns:(report note): --------
riscvsingle.vhdl:460:3:@1130ns:(report note):  0
riscvsingle.vhdl:461:3:@1130ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1130ns:(report note): \n
riscvsingle.vhdl:257:3:@1130ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1140ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1140ns:(report note): PC = 40
riscvsingle.vhdl:430:1:@1140ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1140ns:(report note): 00
riscvsingle.vhdl:434:5:@1140ns:(report note): Result
riscvsingle.vhdl:435:5:@1140ns:(report note): 00000000000000000000000000100100
riscvsingle.vhdl:437:5:@1140ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1140ns:(report note): 00000000000000000000000000100100
riscvsingle.vhdl:440:5:@1140ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1140ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1140ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1140ns:(report note): 00000000000000000000000000100100
riscvsingle.vhdl:447:5:@1140ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1140ns:(report note): 000
riscvsingle.vhdl:450:5:@1140ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1140ns:(report note): 10
riscvsingle.vhdl:454:3:@1140ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1140ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1140ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1140ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1140ns:(report note): --------
riscvsingle.vhdl:460:3:@1140ns:(report note):  0
riscvsingle.vhdl:461:3:@1140ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1140ns:(report note): \n
riscvsingle.vhdl:257:3:@1140ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1150ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1150ns:(report note): PC = 68
riscvsingle.vhdl:430:1:@1150ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1150ns:(report note): 10
riscvsingle.vhdl:434:5:@1150ns:(report note): Result
riscvsingle.vhdl:435:5:@1150ns:(report note): 00000000000000000000000000101100
riscvsingle.vhdl:437:5:@1150ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1150ns:(report note): 00000000000000000000000001000100
riscvsingle.vhdl:440:5:@1150ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1150ns:(report note): 00000000000000000000000000100100
riscvsingle.vhdl:443:5:@1150ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1150ns:(report note): 00000000000000000000000000100000
riscvsingle.vhdl:447:5:@1150ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1150ns:(report note): 000
riscvsingle.vhdl:450:5:@1150ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1150ns:(report note): 01
riscvsingle.vhdl:454:3:@1150ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1150ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1150ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1150ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1150ns:(report note): --------
riscvsingle.vhdl:460:3:@1150ns:(report note):  0
riscvsingle.vhdl:461:3:@1150ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1150ns:(report note): \n
riscvsingle.vhdl:257:3:@1150ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1160ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1160ns:(report note): PC = 72
riscvsingle.vhdl:430:1:@1160ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1160ns:(report note): 00
riscvsingle.vhdl:434:5:@1160ns:(report note): Result
riscvsingle.vhdl:435:5:@1160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@1160ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1160ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1160ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1160ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1160ns:(report note): 000
riscvsingle.vhdl:450:5:@1160ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1160ns:(report note): 01
riscvsingle.vhdl:454:3:@1160ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1160ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1160ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1160ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1160ns:(report note): --------
riscvsingle.vhdl:460:3:@1160ns:(report note):  1
riscvsingle.vhdl:461:3:@1160ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1160ns:(report note): \n
riscvsingle.vhdl:427:5:@1170ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1170ns:(report note): PC = 76
riscvsingle.vhdl:430:1:@1170ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1170ns:(report note): 00
riscvsingle.vhdl:434:5:@1170ns:(report note): Result
riscvsingle.vhdl:435:5:@1170ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:437:5:@1170ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1170ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:440:5:@1170ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1170ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1170ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1170ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:447:5:@1170ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1170ns:(report note): 000
riscvsingle.vhdl:450:5:@1170ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1170ns:(report note): 01
riscvsingle.vhdl:454:3:@1170ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1170ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1170ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1170ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1170ns:(report note): --------
riscvsingle.vhdl:460:3:@1170ns:(report note):  0
riscvsingle.vhdl:461:3:@1170ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1170ns:(report note): \n
riscvsingle.vhdl:257:3:@1170ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1180ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1180ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1180ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1180ns:(report note): 11
riscvsingle.vhdl:434:5:@1180ns:(report note): Result
riscvsingle.vhdl:435:5:@1180ns:(report note): 01100010000000000000000000000000
riscvsingle.vhdl:437:5:@1180ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1180ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1180ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1180ns:(report note): 00000000000000000000000001100010
riscvsingle.vhdl:443:5:@1180ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1180ns:(report note): 00000000000000000000000000011000
riscvsingle.vhdl:447:5:@1180ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1180ns:(report note): ---
riscvsingle.vhdl:450:5:@1180ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1180ns:(report note): 01
riscvsingle.vhdl:454:3:@1180ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1180ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1180ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1180ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1180ns:(report note): --------
riscvsingle.vhdl:460:3:@1180ns:(report note):  0
riscvsingle.vhdl:461:3:@1180ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1180ns:(report note): \n
riscvsingle.vhdl:257:3:@1180ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1190ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1190ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@1190ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1190ns:(report note): --
riscvsingle.vhdl:434:5:@1190ns:(report note): Result
riscvsingle.vhdl:435:5:@1190ns:(report note): 01100010000000000000000000000000
riscvsingle.vhdl:437:5:@1190ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1190ns:(report note): 01100010000000000000000000000000
riscvsingle.vhdl:440:5:@1190ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1190ns:(report note): 01100010000000000000000000000000
riscvsingle.vhdl:443:5:@1190ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1190ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1190ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1190ns:(report note): 001
riscvsingle.vhdl:450:5:@1190ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1190ns:(report note): 00
riscvsingle.vhdl:454:3:@1190ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1190ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1190ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1190ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1190ns:(report note): --------
riscvsingle.vhdl:460:3:@1190ns:(report note):  0
riscvsingle.vhdl:461:3:@1190ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1190ns:(report note): \n
riscvsingle.vhdl:257:3:@1190ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1200ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1200ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1200ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1200ns:(report note): 10
riscvsingle.vhdl:434:5:@1200ns:(report note): Result
riscvsingle.vhdl:435:5:@1200ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@1200ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1200ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1200ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1200ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1200ns:(report note): 000
riscvsingle.vhdl:450:5:@1200ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1200ns:(report note): 00
riscvsingle.vhdl:454:3:@1200ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1200ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1200ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1200ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1200ns:(report note): --------
riscvsingle.vhdl:460:3:@1200ns:(report note):  1
riscvsingle.vhdl:461:3:@1200ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1200ns:(report note): \n
riscvsingle.vhdl:257:3:@1200ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1210ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1210ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1210ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1210ns:(report note): 11
riscvsingle.vhdl:434:5:@1210ns:(report note): Result
riscvsingle.vhdl:435:5:@1210ns:(report note): 11000100000000000000000000000000
riscvsingle.vhdl:437:5:@1210ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1210ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1210ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1210ns:(report note): 01100010000000000000000000000000
riscvsingle.vhdl:443:5:@1210ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1210ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1210ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1210ns:(report note): ---
riscvsingle.vhdl:450:5:@1210ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1210ns:(report note): 01
riscvsingle.vhdl:454:3:@1210ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1210ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1210ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1210ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1210ns:(report note): --------
riscvsingle.vhdl:460:3:@1210ns:(report note):  0
riscvsingle.vhdl:461:3:@1210ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1210ns:(report note): \n
riscvsingle.vhdl:257:3:@1210ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1220ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1220ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1220ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1220ns:(report note): 00
riscvsingle.vhdl:434:5:@1220ns:(report note): Result
riscvsingle.vhdl:435:5:@1220ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:437:5:@1220ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1220ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:440:5:@1220ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1220ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:443:5:@1220ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1220ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1220ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1220ns:(report note): 000
riscvsingle.vhdl:450:5:@1220ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1220ns:(report note): 01
riscvsingle.vhdl:454:3:@1220ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1220ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1220ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1220ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1220ns:(report note): --------
riscvsingle.vhdl:460:3:@1220ns:(report note):  0
riscvsingle.vhdl:461:3:@1220ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1220ns:(report note): \n
riscvsingle.vhdl:257:3:@1220ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1230ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1230ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1230ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1230ns:(report note): 00
riscvsingle.vhdl:434:5:@1230ns:(report note): Result
riscvsingle.vhdl:435:5:@1230ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:437:5:@1230ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1230ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:440:5:@1230ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1230ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:443:5:@1230ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1230ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1230ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1230ns:(report note): 001
riscvsingle.vhdl:450:5:@1230ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1230ns:(report note): 00
riscvsingle.vhdl:454:3:@1230ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1230ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1230ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1230ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1230ns:(report note): --------
riscvsingle.vhdl:460:3:@1230ns:(report note):  0
riscvsingle.vhdl:461:3:@1230ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1230ns:(report note): \n
riscvsingle.vhdl:257:3:@1230ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1240ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1240ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1240ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1240ns:(report note): 10
riscvsingle.vhdl:434:5:@1240ns:(report note): Result
riscvsingle.vhdl:435:5:@1240ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1240ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1240ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1240ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1240ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1240ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1240ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1240ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1240ns:(report note): 000
riscvsingle.vhdl:450:5:@1240ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1240ns:(report note): 00
riscvsingle.vhdl:454:3:@1240ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1240ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1240ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1240ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1240ns:(report note): --------
riscvsingle.vhdl:460:3:@1240ns:(report note):  1
riscvsingle.vhdl:461:3:@1240ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1240ns:(report note): \n
riscvsingle.vhdl:257:3:@1240ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1250ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1250ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@1250ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1250ns:(report note): --
riscvsingle.vhdl:434:5:@1250ns:(report note): Result
riscvsingle.vhdl:435:5:@1250ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1250ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1250ns:(report note): 11000100000000000000000000000000
riscvsingle.vhdl:440:5:@1250ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1250ns:(report note): 11000100000000000000000000000000
riscvsingle.vhdl:443:5:@1250ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1250ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1250ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1250ns:(report note): 001
riscvsingle.vhdl:450:5:@1250ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1250ns:(report note): 00
riscvsingle.vhdl:454:3:@1250ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1250ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1250ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@1250ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1250ns:(report note): --------
riscvsingle.vhdl:460:3:@1250ns:(report note):  0
riscvsingle.vhdl:461:3:@1250ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1250ns:(report note): \n
riscvsingle.vhdl:257:3:@1250ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1260ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1260ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1260ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1260ns:(report note): 00
riscvsingle.vhdl:434:5:@1260ns:(report note): Result
riscvsingle.vhdl:435:5:@1260ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@1260ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1260ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@1260ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1260ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1260ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1260ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1260ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1260ns:(report note): 000
riscvsingle.vhdl:450:5:@1260ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1260ns:(report note): 01
riscvsingle.vhdl:454:3:@1260ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1260ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1260ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1260ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1260ns:(report note): --------
riscvsingle.vhdl:460:3:@1260ns:(report note):  0
riscvsingle.vhdl:461:3:@1260ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1260ns:(report note): \n
riscvsingle.vhdl:257:3:@1260ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1270ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1270ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1270ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1270ns:(report note): 11
riscvsingle.vhdl:434:5:@1270ns:(report note): Result
riscvsingle.vhdl:435:5:@1270ns:(report note): 10001000000000000000000000000000
riscvsingle.vhdl:437:5:@1270ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1270ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1270ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1270ns:(report note): 11000100000000000000000000000000
riscvsingle.vhdl:443:5:@1270ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1270ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1270ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1270ns:(report note): ---
riscvsingle.vhdl:450:5:@1270ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1270ns:(report note): 01
riscvsingle.vhdl:454:3:@1270ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1270ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1270ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1270ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1270ns:(report note): --------
riscvsingle.vhdl:460:3:@1270ns:(report note):  0
riscvsingle.vhdl:461:3:@1270ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1270ns:(report note): \n
riscvsingle.vhdl:257:3:@1270ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1280ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1280ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1280ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1280ns:(report note): 00
riscvsingle.vhdl:434:5:@1280ns:(report note): Result
riscvsingle.vhdl:435:5:@1280ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:437:5:@1280ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1280ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:440:5:@1280ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1280ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:443:5:@1280ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1280ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1280ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1280ns:(report note): 000
riscvsingle.vhdl:450:5:@1280ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1280ns:(report note): 01
riscvsingle.vhdl:454:3:@1280ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1280ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1280ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1280ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1280ns:(report note): --------
riscvsingle.vhdl:460:3:@1280ns:(report note):  0
riscvsingle.vhdl:461:3:@1280ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1280ns:(report note): \n
riscvsingle.vhdl:257:3:@1280ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1290ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1290ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1290ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1290ns:(report note): 00
riscvsingle.vhdl:434:5:@1290ns:(report note): Result
riscvsingle.vhdl:435:5:@1290ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:437:5:@1290ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1290ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:440:5:@1290ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1290ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:443:5:@1290ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1290ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1290ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1290ns:(report note): 001
riscvsingle.vhdl:450:5:@1290ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1290ns:(report note): 00
riscvsingle.vhdl:454:3:@1290ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1290ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1290ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1290ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1290ns:(report note): --------
riscvsingle.vhdl:460:3:@1290ns:(report note):  0
riscvsingle.vhdl:461:3:@1290ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1290ns:(report note): \n
riscvsingle.vhdl:257:3:@1290ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1300ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1300ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1300ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1300ns:(report note): 10
riscvsingle.vhdl:434:5:@1300ns:(report note): Result
riscvsingle.vhdl:435:5:@1300ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1300ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1300ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1300ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1300ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1300ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1300ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1300ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1300ns:(report note): 000
riscvsingle.vhdl:450:5:@1300ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1300ns:(report note): 00
riscvsingle.vhdl:454:3:@1300ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1300ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1300ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1300ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1300ns:(report note): --------
riscvsingle.vhdl:460:3:@1300ns:(report note):  1
riscvsingle.vhdl:461:3:@1300ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1300ns:(report note): \n
riscvsingle.vhdl:257:3:@1300ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1310ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1310ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@1310ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1310ns:(report note): --
riscvsingle.vhdl:434:5:@1310ns:(report note): Result
riscvsingle.vhdl:435:5:@1310ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1310ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1310ns:(report note): 10001000000000000000000000000000
riscvsingle.vhdl:440:5:@1310ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1310ns:(report note): 10001000000000000000000000000000
riscvsingle.vhdl:443:5:@1310ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1310ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1310ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1310ns:(report note): 001
riscvsingle.vhdl:450:5:@1310ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1310ns:(report note): 00
riscvsingle.vhdl:454:3:@1310ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1310ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1310ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@1310ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1310ns:(report note): --------
riscvsingle.vhdl:460:3:@1310ns:(report note):  0
riscvsingle.vhdl:461:3:@1310ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1310ns:(report note): \n
riscvsingle.vhdl:257:3:@1310ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1320ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1320ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1320ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1320ns:(report note): 00
riscvsingle.vhdl:434:5:@1320ns:(report note): Result
riscvsingle.vhdl:435:5:@1320ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@1320ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1320ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@1320ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1320ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@1320ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1320ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1320ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1320ns:(report note): 000
riscvsingle.vhdl:450:5:@1320ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1320ns:(report note): 01
riscvsingle.vhdl:454:3:@1320ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1320ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1320ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1320ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1320ns:(report note): --------
riscvsingle.vhdl:460:3:@1320ns:(report note):  0
riscvsingle.vhdl:461:3:@1320ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1320ns:(report note): \n
riscvsingle.vhdl:257:3:@1320ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1330ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1330ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1330ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1330ns:(report note): 11
riscvsingle.vhdl:434:5:@1330ns:(report note): Result
riscvsingle.vhdl:435:5:@1330ns:(report note): 00010000000000000000000000000000
riscvsingle.vhdl:437:5:@1330ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1330ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1330ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1330ns:(report note): 10001000000000000000000000000000
riscvsingle.vhdl:443:5:@1330ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1330ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1330ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1330ns:(report note): ---
riscvsingle.vhdl:450:5:@1330ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1330ns:(report note): 01
riscvsingle.vhdl:454:3:@1330ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1330ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1330ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1330ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1330ns:(report note): --------
riscvsingle.vhdl:460:3:@1330ns:(report note):  0
riscvsingle.vhdl:461:3:@1330ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1330ns:(report note): \n
riscvsingle.vhdl:257:3:@1330ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1340ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1340ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1340ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1340ns:(report note): 00
riscvsingle.vhdl:434:5:@1340ns:(report note): Result
riscvsingle.vhdl:435:5:@1340ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:437:5:@1340ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1340ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:440:5:@1340ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1340ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:443:5:@1340ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1340ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1340ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1340ns:(report note): 000
riscvsingle.vhdl:450:5:@1340ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1340ns:(report note): 01
riscvsingle.vhdl:454:3:@1340ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1340ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1340ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1340ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1340ns:(report note): --------
riscvsingle.vhdl:460:3:@1340ns:(report note):  0
riscvsingle.vhdl:461:3:@1340ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1340ns:(report note): \n
riscvsingle.vhdl:257:3:@1340ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1350ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1350ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1350ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1350ns:(report note): 00
riscvsingle.vhdl:434:5:@1350ns:(report note): Result
riscvsingle.vhdl:435:5:@1350ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:437:5:@1350ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1350ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:440:5:@1350ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1350ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:443:5:@1350ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1350ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1350ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1350ns:(report note): 001
riscvsingle.vhdl:450:5:@1350ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1350ns:(report note): 00
riscvsingle.vhdl:454:3:@1350ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1350ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1350ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1350ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1350ns:(report note): --------
riscvsingle.vhdl:460:3:@1350ns:(report note):  0
riscvsingle.vhdl:461:3:@1350ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1350ns:(report note): \n
riscvsingle.vhdl:257:3:@1350ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1360ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1360ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1360ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1360ns:(report note): 10
riscvsingle.vhdl:434:5:@1360ns:(report note): Result
riscvsingle.vhdl:435:5:@1360ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1360ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1360ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1360ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1360ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1360ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1360ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1360ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1360ns:(report note): 000
riscvsingle.vhdl:450:5:@1360ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1360ns:(report note): 00
riscvsingle.vhdl:454:3:@1360ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1360ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1360ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1360ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1360ns:(report note): --------
riscvsingle.vhdl:460:3:@1360ns:(report note):  1
riscvsingle.vhdl:461:3:@1360ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1360ns:(report note): \n
riscvsingle.vhdl:257:3:@1360ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1370ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1370ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@1370ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1370ns:(report note): --
riscvsingle.vhdl:434:5:@1370ns:(report note): Result
riscvsingle.vhdl:435:5:@1370ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1370ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1370ns:(report note): 00010000000000000000000000000000
riscvsingle.vhdl:440:5:@1370ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1370ns:(report note): 00010000000000000000000000000000
riscvsingle.vhdl:443:5:@1370ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1370ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1370ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1370ns:(report note): 001
riscvsingle.vhdl:450:5:@1370ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1370ns:(report note): 00
riscvsingle.vhdl:454:3:@1370ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1370ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1370ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1370ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1370ns:(report note): --------
riscvsingle.vhdl:460:3:@1370ns:(report note):  0
riscvsingle.vhdl:461:3:@1370ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1370ns:(report note): \n
riscvsingle.vhdl:257:3:@1370ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1380ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1380ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1380ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1380ns:(report note): 10
riscvsingle.vhdl:434:5:@1380ns:(report note): Result
riscvsingle.vhdl:435:5:@1380ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@1380ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1380ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1380ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1380ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1380ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1380ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1380ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1380ns:(report note): 000
riscvsingle.vhdl:450:5:@1380ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1380ns:(report note): 00
riscvsingle.vhdl:454:3:@1380ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1380ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1380ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1380ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1380ns:(report note): --------
riscvsingle.vhdl:460:3:@1380ns:(report note):  1
riscvsingle.vhdl:461:3:@1380ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1380ns:(report note): \n
riscvsingle.vhdl:257:3:@1380ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1390ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1390ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1390ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1390ns:(report note): 11
riscvsingle.vhdl:434:5:@1390ns:(report note): Result
riscvsingle.vhdl:435:5:@1390ns:(report note): 00100000000000000000000000000000
riscvsingle.vhdl:437:5:@1390ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1390ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1390ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1390ns:(report note): 00010000000000000000000000000000
riscvsingle.vhdl:443:5:@1390ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1390ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1390ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1390ns:(report note): ---
riscvsingle.vhdl:450:5:@1390ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1390ns:(report note): 01
riscvsingle.vhdl:454:3:@1390ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1390ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1390ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1390ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1390ns:(report note): --------
riscvsingle.vhdl:460:3:@1390ns:(report note):  0
riscvsingle.vhdl:461:3:@1390ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1390ns:(report note): \n
riscvsingle.vhdl:257:3:@1390ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1400ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1400ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1400ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1400ns:(report note): 00
riscvsingle.vhdl:434:5:@1400ns:(report note): Result
riscvsingle.vhdl:435:5:@1400ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@1400ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1400ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@1400ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1400ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:443:5:@1400ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1400ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1400ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1400ns:(report note): 000
riscvsingle.vhdl:450:5:@1400ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1400ns:(report note): 01
riscvsingle.vhdl:454:3:@1400ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1400ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1400ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1400ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1400ns:(report note): --------
riscvsingle.vhdl:460:3:@1400ns:(report note):  0
riscvsingle.vhdl:461:3:@1400ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1400ns:(report note): \n
riscvsingle.vhdl:257:3:@1400ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1410ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1410ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1410ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1410ns:(report note): 00
riscvsingle.vhdl:434:5:@1410ns:(report note): Result
riscvsingle.vhdl:435:5:@1410ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@1410ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1410ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@1410ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1410ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@1410ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1410ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1410ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1410ns:(report note): 001
riscvsingle.vhdl:450:5:@1410ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1410ns:(report note): 00
riscvsingle.vhdl:454:3:@1410ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1410ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1410ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1410ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1410ns:(report note): --------
riscvsingle.vhdl:460:3:@1410ns:(report note):  0
riscvsingle.vhdl:461:3:@1410ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1410ns:(report note): \n
riscvsingle.vhdl:257:3:@1410ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1420ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1420ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1420ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1420ns:(report note): 10
riscvsingle.vhdl:434:5:@1420ns:(report note): Result
riscvsingle.vhdl:435:5:@1420ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1420ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1420ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1420ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1420ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1420ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1420ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1420ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1420ns:(report note): 000
riscvsingle.vhdl:450:5:@1420ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1420ns:(report note): 00
riscvsingle.vhdl:454:3:@1420ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1420ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1420ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1420ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1420ns:(report note): --------
riscvsingle.vhdl:460:3:@1420ns:(report note):  1
riscvsingle.vhdl:461:3:@1420ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1420ns:(report note): \n
riscvsingle.vhdl:257:3:@1420ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1430ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1430ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@1430ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1430ns:(report note): --
riscvsingle.vhdl:434:5:@1430ns:(report note): Result
riscvsingle.vhdl:435:5:@1430ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1430ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1430ns:(report note): 00100000000000000000000000000000
riscvsingle.vhdl:440:5:@1430ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1430ns:(report note): 00100000000000000000000000000000
riscvsingle.vhdl:443:5:@1430ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1430ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1430ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1430ns:(report note): 001
riscvsingle.vhdl:450:5:@1430ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1430ns:(report note): 00
riscvsingle.vhdl:454:3:@1430ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1430ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1430ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1430ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1430ns:(report note): --------
riscvsingle.vhdl:460:3:@1430ns:(report note):  0
riscvsingle.vhdl:461:3:@1430ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1430ns:(report note): \n
riscvsingle.vhdl:257:3:@1430ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1440ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1440ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1440ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1440ns:(report note): 10
riscvsingle.vhdl:434:5:@1440ns:(report note): Result
riscvsingle.vhdl:435:5:@1440ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@1440ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1440ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1440ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1440ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1440ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1440ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1440ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1440ns:(report note): 000
riscvsingle.vhdl:450:5:@1440ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1440ns:(report note): 00
riscvsingle.vhdl:454:3:@1440ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1440ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1440ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1440ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1440ns:(report note): --------
riscvsingle.vhdl:460:3:@1440ns:(report note):  1
riscvsingle.vhdl:461:3:@1440ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1440ns:(report note): \n
riscvsingle.vhdl:257:3:@1440ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1450ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1450ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1450ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1450ns:(report note): 11
riscvsingle.vhdl:434:5:@1450ns:(report note): Result
riscvsingle.vhdl:435:5:@1450ns:(report note): 01000000000000000000000000000000
riscvsingle.vhdl:437:5:@1450ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1450ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1450ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1450ns:(report note): 00100000000000000000000000000000
riscvsingle.vhdl:443:5:@1450ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1450ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1450ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1450ns:(report note): ---
riscvsingle.vhdl:450:5:@1450ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1450ns:(report note): 01
riscvsingle.vhdl:454:3:@1450ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1450ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1450ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1450ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1450ns:(report note): --------
riscvsingle.vhdl:460:3:@1450ns:(report note):  0
riscvsingle.vhdl:461:3:@1450ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1450ns:(report note): \n
riscvsingle.vhdl:257:3:@1450ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1460ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1460ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1460ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1460ns:(report note): 00
riscvsingle.vhdl:434:5:@1460ns:(report note): Result
riscvsingle.vhdl:435:5:@1460ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@1460ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1460ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@1460ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1460ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@1460ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1460ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1460ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1460ns:(report note): 000
riscvsingle.vhdl:450:5:@1460ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1460ns:(report note): 01
riscvsingle.vhdl:454:3:@1460ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1460ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1460ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1460ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1460ns:(report note): --------
riscvsingle.vhdl:460:3:@1460ns:(report note):  0
riscvsingle.vhdl:461:3:@1460ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1460ns:(report note): \n
riscvsingle.vhdl:257:3:@1460ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1470ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1470ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1470ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1470ns:(report note): 00
riscvsingle.vhdl:434:5:@1470ns:(report note): Result
riscvsingle.vhdl:435:5:@1470ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@1470ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1470ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@1470ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1470ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@1470ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1470ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1470ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1470ns:(report note): 001
riscvsingle.vhdl:450:5:@1470ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1470ns:(report note): 00
riscvsingle.vhdl:454:3:@1470ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1470ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1470ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1470ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1470ns:(report note): --------
riscvsingle.vhdl:460:3:@1470ns:(report note):  0
riscvsingle.vhdl:461:3:@1470ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1470ns:(report note): \n
riscvsingle.vhdl:257:3:@1470ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1480ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1480ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1480ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1480ns:(report note): 10
riscvsingle.vhdl:434:5:@1480ns:(report note): Result
riscvsingle.vhdl:435:5:@1480ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1480ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1480ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1480ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1480ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1480ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1480ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1480ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1480ns:(report note): 000
riscvsingle.vhdl:450:5:@1480ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1480ns:(report note): 00
riscvsingle.vhdl:454:3:@1480ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1480ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1480ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1480ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1480ns:(report note): --------
riscvsingle.vhdl:460:3:@1480ns:(report note):  1
riscvsingle.vhdl:461:3:@1480ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1480ns:(report note): \n
riscvsingle.vhdl:257:3:@1480ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1490ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1490ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@1490ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1490ns:(report note): --
riscvsingle.vhdl:434:5:@1490ns:(report note): Result
riscvsingle.vhdl:435:5:@1490ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1490ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1490ns:(report note): 01000000000000000000000000000000
riscvsingle.vhdl:440:5:@1490ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1490ns:(report note): 01000000000000000000000000000000
riscvsingle.vhdl:443:5:@1490ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1490ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1490ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1490ns:(report note): 001
riscvsingle.vhdl:450:5:@1490ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1490ns:(report note): 00
riscvsingle.vhdl:454:3:@1490ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1490ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1490ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1490ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1490ns:(report note): --------
riscvsingle.vhdl:460:3:@1490ns:(report note):  0
riscvsingle.vhdl:461:3:@1490ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1490ns:(report note): \n
riscvsingle.vhdl:257:3:@1490ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1500ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1500ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1500ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1500ns:(report note): 10
riscvsingle.vhdl:434:5:@1500ns:(report note): Result
riscvsingle.vhdl:435:5:@1500ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@1500ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1500ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1500ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1500ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1500ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1500ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1500ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1500ns:(report note): 000
riscvsingle.vhdl:450:5:@1500ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1500ns:(report note): 00
riscvsingle.vhdl:454:3:@1500ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1500ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1500ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1500ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1500ns:(report note): --------
riscvsingle.vhdl:460:3:@1500ns:(report note):  1
riscvsingle.vhdl:461:3:@1500ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1500ns:(report note): \n
riscvsingle.vhdl:257:3:@1500ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1510ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1510ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1510ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1510ns:(report note): 11
riscvsingle.vhdl:434:5:@1510ns:(report note): Result
riscvsingle.vhdl:435:5:@1510ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:437:5:@1510ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1510ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1510ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1510ns:(report note): 01000000000000000000000000000000
riscvsingle.vhdl:443:5:@1510ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1510ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1510ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1510ns:(report note): ---
riscvsingle.vhdl:450:5:@1510ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1510ns:(report note): 01
riscvsingle.vhdl:454:3:@1510ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1510ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1510ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1510ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1510ns:(report note): --------
riscvsingle.vhdl:460:3:@1510ns:(report note):  0
riscvsingle.vhdl:461:3:@1510ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1510ns:(report note): \n
riscvsingle.vhdl:257:3:@1510ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1520ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1520ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1520ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1520ns:(report note): 00
riscvsingle.vhdl:434:5:@1520ns:(report note): Result
riscvsingle.vhdl:435:5:@1520ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@1520ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1520ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@1520ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1520ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@1520ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1520ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1520ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1520ns:(report note): 000
riscvsingle.vhdl:450:5:@1520ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1520ns:(report note): 01
riscvsingle.vhdl:454:3:@1520ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1520ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1520ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1520ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1520ns:(report note): --------
riscvsingle.vhdl:460:3:@1520ns:(report note):  0
riscvsingle.vhdl:461:3:@1520ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1520ns:(report note): \n
riscvsingle.vhdl:257:3:@1520ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1530ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1530ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1530ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1530ns:(report note): 00
riscvsingle.vhdl:434:5:@1530ns:(report note): Result
riscvsingle.vhdl:435:5:@1530ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@1530ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1530ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@1530ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1530ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@1530ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1530ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1530ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1530ns:(report note): 001
riscvsingle.vhdl:450:5:@1530ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1530ns:(report note): 00
riscvsingle.vhdl:454:3:@1530ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1530ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1530ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1530ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1530ns:(report note): --------
riscvsingle.vhdl:460:3:@1530ns:(report note):  0
riscvsingle.vhdl:461:3:@1530ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1530ns:(report note): \n
riscvsingle.vhdl:257:3:@1530ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1540ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1540ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1540ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1540ns:(report note): 10
riscvsingle.vhdl:434:5:@1540ns:(report note): Result
riscvsingle.vhdl:435:5:@1540ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1540ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1540ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1540ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1540ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1540ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1540ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1540ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1540ns:(report note): 000
riscvsingle.vhdl:450:5:@1540ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1540ns:(report note): 00
riscvsingle.vhdl:454:3:@1540ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1540ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1540ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1540ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1540ns:(report note): --------
riscvsingle.vhdl:460:3:@1540ns:(report note):  1
riscvsingle.vhdl:461:3:@1540ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1540ns:(report note): \n
riscvsingle.vhdl:257:3:@1540ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1550ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1550ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@1550ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1550ns:(report note): --
riscvsingle.vhdl:434:5:@1550ns:(report note): Result
riscvsingle.vhdl:435:5:@1550ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1550ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1550ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:440:5:@1550ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1550ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:443:5:@1550ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1550ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1550ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1550ns:(report note): 001
riscvsingle.vhdl:450:5:@1550ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1550ns:(report note): 00
riscvsingle.vhdl:454:3:@1550ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1550ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1550ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@1550ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1550ns:(report note): --------
riscvsingle.vhdl:460:3:@1550ns:(report note):  0
riscvsingle.vhdl:461:3:@1550ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1550ns:(report note): \n
riscvsingle.vhdl:257:3:@1550ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1560ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1560ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1560ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1560ns:(report note): 00
riscvsingle.vhdl:434:5:@1560ns:(report note): Result
riscvsingle.vhdl:435:5:@1560ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@1560ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1560ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@1560ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1560ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@1560ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1560ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1560ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1560ns:(report note): 000
riscvsingle.vhdl:450:5:@1560ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1560ns:(report note): 01
riscvsingle.vhdl:454:3:@1560ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1560ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1560ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1560ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1560ns:(report note): --------
riscvsingle.vhdl:460:3:@1560ns:(report note):  0
riscvsingle.vhdl:461:3:@1560ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1560ns:(report note): \n
riscvsingle.vhdl:257:3:@1560ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1570ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1570ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1570ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1570ns:(report note): 11
riscvsingle.vhdl:434:5:@1570ns:(report note): Result
riscvsingle.vhdl:435:5:@1570ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@1570ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1570ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1570ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1570ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:443:5:@1570ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1570ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1570ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1570ns:(report note): ---
riscvsingle.vhdl:450:5:@1570ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1570ns:(report note): 01
riscvsingle.vhdl:454:3:@1570ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1570ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1570ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1570ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1570ns:(report note): --------
riscvsingle.vhdl:460:3:@1570ns:(report note):  0
riscvsingle.vhdl:461:3:@1570ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1570ns:(report note): \n
riscvsingle.vhdl:257:3:@1570ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1580ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1580ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1580ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1580ns:(report note): 00
riscvsingle.vhdl:434:5:@1580ns:(report note): Result
riscvsingle.vhdl:435:5:@1580ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@1580ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1580ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@1580ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1580ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@1580ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1580ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1580ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1580ns:(report note): 000
riscvsingle.vhdl:450:5:@1580ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1580ns:(report note): 01
riscvsingle.vhdl:454:3:@1580ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1580ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1580ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1580ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1580ns:(report note): --------
riscvsingle.vhdl:460:3:@1580ns:(report note):  0
riscvsingle.vhdl:461:3:@1580ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1580ns:(report note): \n
riscvsingle.vhdl:257:3:@1580ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1590ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1590ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1590ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1590ns:(report note): 00
riscvsingle.vhdl:434:5:@1590ns:(report note): Result
riscvsingle.vhdl:435:5:@1590ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@1590ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1590ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@1590ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1590ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@1590ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1590ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1590ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1590ns:(report note): 001
riscvsingle.vhdl:450:5:@1590ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1590ns:(report note): 00
riscvsingle.vhdl:454:3:@1590ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1590ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1590ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1590ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1590ns:(report note): --------
riscvsingle.vhdl:460:3:@1590ns:(report note):  0
riscvsingle.vhdl:461:3:@1590ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1590ns:(report note): \n
riscvsingle.vhdl:257:3:@1590ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1600ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1600ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1600ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1600ns:(report note): 10
riscvsingle.vhdl:434:5:@1600ns:(report note): Result
riscvsingle.vhdl:435:5:@1600ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1600ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1600ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1600ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1600ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1600ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1600ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1600ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1600ns:(report note): 000
riscvsingle.vhdl:450:5:@1600ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1600ns:(report note): 00
riscvsingle.vhdl:454:3:@1600ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1600ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1600ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1600ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1600ns:(report note): --------
riscvsingle.vhdl:460:3:@1600ns:(report note):  1
riscvsingle.vhdl:461:3:@1600ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1600ns:(report note): \n
riscvsingle.vhdl:257:3:@1600ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1610ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1610ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@1610ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1610ns:(report note): --
riscvsingle.vhdl:434:5:@1610ns:(report note): Result
riscvsingle.vhdl:435:5:@1610ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1610ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1610ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1610ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1610ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1610ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1610ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1610ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1610ns:(report note): 001
riscvsingle.vhdl:450:5:@1610ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1610ns:(report note): 00
riscvsingle.vhdl:454:3:@1610ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1610ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1610ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1610ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1610ns:(report note): --------
riscvsingle.vhdl:460:3:@1610ns:(report note):  1
riscvsingle.vhdl:461:3:@1610ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1610ns:(report note): \n
riscvsingle.vhdl:257:3:@1610ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1620ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1620ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1620ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1620ns:(report note): 10
riscvsingle.vhdl:434:5:@1620ns:(report note): Result
riscvsingle.vhdl:435:5:@1620ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@1620ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1620ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1620ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1620ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1620ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1620ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1620ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1620ns:(report note): 000
riscvsingle.vhdl:450:5:@1620ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1620ns:(report note): 00
riscvsingle.vhdl:454:3:@1620ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1620ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1620ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1620ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1620ns:(report note): --------
riscvsingle.vhdl:460:3:@1620ns:(report note):  1
riscvsingle.vhdl:461:3:@1620ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1620ns:(report note): \n
riscvsingle.vhdl:257:3:@1620ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1630ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1630ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1630ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1630ns:(report note): 11
riscvsingle.vhdl:434:5:@1630ns:(report note): Result
riscvsingle.vhdl:435:5:@1630ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@1630ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1630ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1630ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1630ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1630ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1630ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1630ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1630ns:(report note): ---
riscvsingle.vhdl:450:5:@1630ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1630ns:(report note): 01
riscvsingle.vhdl:454:3:@1630ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1630ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1630ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1630ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1630ns:(report note): --------
riscvsingle.vhdl:460:3:@1630ns:(report note):  0
riscvsingle.vhdl:461:3:@1630ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1630ns:(report note): \n
riscvsingle.vhdl:257:3:@1630ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1640ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1640ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1640ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1640ns:(report note): 00
riscvsingle.vhdl:434:5:@1640ns:(report note): Result
riscvsingle.vhdl:435:5:@1640ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@1640ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1640ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1640ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1640ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@1640ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1640ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1640ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1640ns:(report note): 000
riscvsingle.vhdl:450:5:@1640ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1640ns:(report note): 01
riscvsingle.vhdl:454:3:@1640ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1640ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1640ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1640ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1640ns:(report note): --------
riscvsingle.vhdl:460:3:@1640ns:(report note):  1
riscvsingle.vhdl:461:3:@1640ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1640ns:(report note): \n
riscvsingle.vhdl:257:3:@1640ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1650ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1650ns:(report note): PC = 108
riscvsingle.vhdl:430:1:@1650ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1650ns:(report note): 00
riscvsingle.vhdl:434:5:@1650ns:(report note): Result
riscvsingle.vhdl:435:5:@1650ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@1650ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1650ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1650ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1650ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1650ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1650ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1650ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1650ns:(report note): 001
riscvsingle.vhdl:450:5:@1650ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1650ns:(report note): 00
riscvsingle.vhdl:454:3:@1650ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1650ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1650ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1650ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1650ns:(report note): --------
riscvsingle.vhdl:460:3:@1650ns:(report note):  1
riscvsingle.vhdl:461:3:@1650ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1650ns:(report note): \n
riscvsingle.vhdl:257:3:@1650ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1660ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1660ns:(report note): PC = 44
riscvsingle.vhdl:430:1:@1660ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1660ns:(report note): 10
riscvsingle.vhdl:434:5:@1660ns:(report note): Result
riscvsingle.vhdl:435:5:@1660ns:(report note): 00000000000000000000000001110000
riscvsingle.vhdl:437:5:@1660ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1660ns:(report note): 00000000000000000000000000101100
riscvsingle.vhdl:440:5:@1660ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1660ns:(report note): 00000000000000000000000000101100
riscvsingle.vhdl:443:5:@1660ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1660ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1660ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1660ns:(report note): 000
riscvsingle.vhdl:450:5:@1660ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1660ns:(report note): 01
riscvsingle.vhdl:454:3:@1660ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1660ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1660ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1660ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1660ns:(report note): --------
riscvsingle.vhdl:460:3:@1660ns:(report note):  0
riscvsingle.vhdl:461:3:@1660ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1660ns:(report note): \n
riscvsingle.vhdl:257:3:@1660ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1670ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1670ns:(report note): PC = 48
riscvsingle.vhdl:430:1:@1670ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1670ns:(report note): 00
riscvsingle.vhdl:434:5:@1670ns:(report note): Result
riscvsingle.vhdl:435:5:@1670ns:(report note): 00000000000000000000001000001000
riscvsingle.vhdl:437:5:@1670ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1670ns:(report note): 00000000000000000000001000001000
riscvsingle.vhdl:440:5:@1670ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1670ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1670ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1670ns:(report note): 00000000000000000000001000001000
riscvsingle.vhdl:447:5:@1670ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1670ns:(report note): 000
riscvsingle.vhdl:450:5:@1670ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1670ns:(report note): 01
riscvsingle.vhdl:454:3:@1670ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1670ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1670ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1670ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1670ns:(report note): --------
riscvsingle.vhdl:460:3:@1670ns:(report note):  0
riscvsingle.vhdl:461:3:@1670ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1670ns:(report note): \n
riscvsingle.vhdl:257:3:@1670ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1680ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1680ns:(report note): PC = 52
riscvsingle.vhdl:430:1:@1680ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1680ns:(report note): 00
riscvsingle.vhdl:434:5:@1680ns:(report note): Result
riscvsingle.vhdl:435:5:@1680ns:(report note): 00000000000000000000000010101010
riscvsingle.vhdl:437:5:@1680ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1680ns:(report note): 00000000000000000000000010101010
riscvsingle.vhdl:440:5:@1680ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1680ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1680ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1680ns:(report note): 00000000000000000000000010101010
riscvsingle.vhdl:447:5:@1680ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1680ns:(report note): 000
riscvsingle.vhdl:450:5:@1680ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1680ns:(report note): 01
riscvsingle.vhdl:454:3:@1680ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1680ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1680ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1680ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1680ns:(report note): --------
riscvsingle.vhdl:460:3:@1680ns:(report note):  0
riscvsingle.vhdl:461:3:@1680ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1680ns:(report note): \n
riscvsingle.vhdl:257:3:@1680ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1690ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1690ns:(report note): PC = 56
riscvsingle.vhdl:430:1:@1690ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1690ns:(report note): 00
riscvsingle.vhdl:434:5:@1690ns:(report note): Result
riscvsingle.vhdl:435:5:@1690ns:(report note): 00000000000000000000000000110100
riscvsingle.vhdl:437:5:@1690ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1690ns:(report note): 00000000000000000000000000110100
riscvsingle.vhdl:440:5:@1690ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1690ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1690ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1690ns:(report note): 00000000000000000000000000110100
riscvsingle.vhdl:447:5:@1690ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1690ns:(report note): 000
riscvsingle.vhdl:450:5:@1690ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1690ns:(report note): 10
riscvsingle.vhdl:454:3:@1690ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1690ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1690ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1690ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1690ns:(report note): --------
riscvsingle.vhdl:460:3:@1690ns:(report note):  0
riscvsingle.vhdl:461:3:@1690ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1690ns:(report note): \n
riscvsingle.vhdl:257:3:@1690ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1700ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1700ns:(report note): PC = 68
riscvsingle.vhdl:430:1:@1700ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1700ns:(report note): 10
riscvsingle.vhdl:434:5:@1700ns:(report note): Result
riscvsingle.vhdl:435:5:@1700ns:(report note): 00000000000000000000000000111100
riscvsingle.vhdl:437:5:@1700ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1700ns:(report note): 00000000000000000000000001000100
riscvsingle.vhdl:440:5:@1700ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1700ns:(report note): 00000000000000000000000000110100
riscvsingle.vhdl:443:5:@1700ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1700ns:(report note): 00000000000000000000000000010000
riscvsingle.vhdl:447:5:@1700ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1700ns:(report note): 000
riscvsingle.vhdl:450:5:@1700ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1700ns:(report note): 01
riscvsingle.vhdl:454:3:@1700ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1700ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1700ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1700ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1700ns:(report note): --------
riscvsingle.vhdl:460:3:@1700ns:(report note):  0
riscvsingle.vhdl:461:3:@1700ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1700ns:(report note): \n
riscvsingle.vhdl:257:3:@1700ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1710ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1710ns:(report note): PC = 72
riscvsingle.vhdl:430:1:@1710ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1710ns:(report note): 00
riscvsingle.vhdl:434:5:@1710ns:(report note): Result
riscvsingle.vhdl:435:5:@1710ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@1710ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1710ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1710ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1710ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1710ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1710ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1710ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1710ns:(report note): 000
riscvsingle.vhdl:450:5:@1710ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1710ns:(report note): 01
riscvsingle.vhdl:454:3:@1710ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1710ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1710ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1710ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1710ns:(report note): --------
riscvsingle.vhdl:460:3:@1710ns:(report note):  1
riscvsingle.vhdl:461:3:@1710ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1710ns:(report note): \n
riscvsingle.vhdl:427:5:@1720ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1720ns:(report note): PC = 76
riscvsingle.vhdl:430:1:@1720ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1720ns:(report note): 00
riscvsingle.vhdl:434:5:@1720ns:(report note): Result
riscvsingle.vhdl:435:5:@1720ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:437:5:@1720ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1720ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:440:5:@1720ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1720ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1720ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1720ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:447:5:@1720ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1720ns:(report note): 000
riscvsingle.vhdl:450:5:@1720ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1720ns:(report note): 01
riscvsingle.vhdl:454:3:@1720ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1720ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1720ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1720ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1720ns:(report note): --------
riscvsingle.vhdl:460:3:@1720ns:(report note):  0
riscvsingle.vhdl:461:3:@1720ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1720ns:(report note): \n
riscvsingle.vhdl:257:3:@1720ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1730ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1730ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1730ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1730ns:(report note): 11
riscvsingle.vhdl:434:5:@1730ns:(report note): Result
riscvsingle.vhdl:435:5:@1730ns:(report note): 10101010000000000000000000000000
riscvsingle.vhdl:437:5:@1730ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1730ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1730ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1730ns:(report note): 00000000000000000000000010101010
riscvsingle.vhdl:443:5:@1730ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1730ns:(report note): 00000000000000000000000000011000
riscvsingle.vhdl:447:5:@1730ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1730ns:(report note): ---
riscvsingle.vhdl:450:5:@1730ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1730ns:(report note): 01
riscvsingle.vhdl:454:3:@1730ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1730ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1730ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1730ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1730ns:(report note): --------
riscvsingle.vhdl:460:3:@1730ns:(report note):  0
riscvsingle.vhdl:461:3:@1730ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1730ns:(report note): \n
riscvsingle.vhdl:257:3:@1730ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1740ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1740ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@1740ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1740ns:(report note): --
riscvsingle.vhdl:434:5:@1740ns:(report note): Result
riscvsingle.vhdl:435:5:@1740ns:(report note): 10101010000000000000000000000000
riscvsingle.vhdl:437:5:@1740ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1740ns:(report note): 10101010000000000000000000000000
riscvsingle.vhdl:440:5:@1740ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1740ns:(report note): 10101010000000000000000000000000
riscvsingle.vhdl:443:5:@1740ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1740ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1740ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1740ns:(report note): 001
riscvsingle.vhdl:450:5:@1740ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1740ns:(report note): 00
riscvsingle.vhdl:454:3:@1740ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1740ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1740ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@1740ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1740ns:(report note): --------
riscvsingle.vhdl:460:3:@1740ns:(report note):  0
riscvsingle.vhdl:461:3:@1740ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1740ns:(report note): \n
riscvsingle.vhdl:257:3:@1740ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1750ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1750ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1750ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1750ns:(report note): 00
riscvsingle.vhdl:434:5:@1750ns:(report note): Result
riscvsingle.vhdl:435:5:@1750ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@1750ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1750ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@1750ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1750ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1750ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1750ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1750ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1750ns:(report note): 000
riscvsingle.vhdl:450:5:@1750ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1750ns:(report note): 01
riscvsingle.vhdl:454:3:@1750ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1750ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1750ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1750ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1750ns:(report note): --------
riscvsingle.vhdl:460:3:@1750ns:(report note):  0
riscvsingle.vhdl:461:3:@1750ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1750ns:(report note): \n
riscvsingle.vhdl:257:3:@1750ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1760ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1760ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1760ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1760ns:(report note): 11
riscvsingle.vhdl:434:5:@1760ns:(report note): Result
riscvsingle.vhdl:435:5:@1760ns:(report note): 01010100000000000000000000000000
riscvsingle.vhdl:437:5:@1760ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1760ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1760ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1760ns:(report note): 10101010000000000000000000000000
riscvsingle.vhdl:443:5:@1760ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1760ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1760ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1760ns:(report note): ---
riscvsingle.vhdl:450:5:@1760ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1760ns:(report note): 01
riscvsingle.vhdl:454:3:@1760ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1760ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1760ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1760ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1760ns:(report note): --------
riscvsingle.vhdl:460:3:@1760ns:(report note):  0
riscvsingle.vhdl:461:3:@1760ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1760ns:(report note): \n
riscvsingle.vhdl:257:3:@1760ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1770ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1770ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1770ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1770ns:(report note): 00
riscvsingle.vhdl:434:5:@1770ns:(report note): Result
riscvsingle.vhdl:435:5:@1770ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:437:5:@1770ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1770ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:440:5:@1770ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1770ns:(report note): 00000000000000000000000000001000
riscvsingle.vhdl:443:5:@1770ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1770ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1770ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1770ns:(report note): 000
riscvsingle.vhdl:450:5:@1770ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1770ns:(report note): 01
riscvsingle.vhdl:454:3:@1770ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1770ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1770ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1770ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1770ns:(report note): --------
riscvsingle.vhdl:460:3:@1770ns:(report note):  0
riscvsingle.vhdl:461:3:@1770ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1770ns:(report note): \n
riscvsingle.vhdl:257:3:@1770ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1780ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1780ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1780ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1780ns:(report note): 00
riscvsingle.vhdl:434:5:@1780ns:(report note): Result
riscvsingle.vhdl:435:5:@1780ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:437:5:@1780ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1780ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:440:5:@1780ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1780ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:443:5:@1780ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1780ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1780ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1780ns:(report note): 001
riscvsingle.vhdl:450:5:@1780ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1780ns:(report note): 00
riscvsingle.vhdl:454:3:@1780ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1780ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1780ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1780ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1780ns:(report note): --------
riscvsingle.vhdl:460:3:@1780ns:(report note):  0
riscvsingle.vhdl:461:3:@1780ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1780ns:(report note): \n
riscvsingle.vhdl:257:3:@1780ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1790ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1790ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1790ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1790ns:(report note): 10
riscvsingle.vhdl:434:5:@1790ns:(report note): Result
riscvsingle.vhdl:435:5:@1790ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1790ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1790ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1790ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1790ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1790ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1790ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1790ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1790ns:(report note): 000
riscvsingle.vhdl:450:5:@1790ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1790ns:(report note): 00
riscvsingle.vhdl:454:3:@1790ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1790ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1790ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1790ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1790ns:(report note): --------
riscvsingle.vhdl:460:3:@1790ns:(report note):  1
riscvsingle.vhdl:461:3:@1790ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1790ns:(report note): \n
riscvsingle.vhdl:257:3:@1790ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1800ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1800ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@1800ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1800ns:(report note): --
riscvsingle.vhdl:434:5:@1800ns:(report note): Result
riscvsingle.vhdl:435:5:@1800ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1800ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1800ns:(report note): 01010100000000000000000000000000
riscvsingle.vhdl:440:5:@1800ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1800ns:(report note): 01010100000000000000000000000000
riscvsingle.vhdl:443:5:@1800ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1800ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1800ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1800ns:(report note): 001
riscvsingle.vhdl:450:5:@1800ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1800ns:(report note): 00
riscvsingle.vhdl:454:3:@1800ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1800ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1800ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1800ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1800ns:(report note): --------
riscvsingle.vhdl:460:3:@1800ns:(report note):  0
riscvsingle.vhdl:461:3:@1800ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1800ns:(report note): \n
riscvsingle.vhdl:257:3:@1800ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1810ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1810ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1810ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1810ns:(report note): 10
riscvsingle.vhdl:434:5:@1810ns:(report note): Result
riscvsingle.vhdl:435:5:@1810ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@1810ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1810ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1810ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1810ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1810ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1810ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1810ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1810ns:(report note): 000
riscvsingle.vhdl:450:5:@1810ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1810ns:(report note): 00
riscvsingle.vhdl:454:3:@1810ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1810ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1810ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1810ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1810ns:(report note): --------
riscvsingle.vhdl:460:3:@1810ns:(report note):  1
riscvsingle.vhdl:461:3:@1810ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1810ns:(report note): \n
riscvsingle.vhdl:257:3:@1810ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1820ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1820ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1820ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1820ns:(report note): 11
riscvsingle.vhdl:434:5:@1820ns:(report note): Result
riscvsingle.vhdl:435:5:@1820ns:(report note): 10101000000000000000000000000000
riscvsingle.vhdl:437:5:@1820ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1820ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1820ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1820ns:(report note): 01010100000000000000000000000000
riscvsingle.vhdl:443:5:@1820ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1820ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1820ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1820ns:(report note): ---
riscvsingle.vhdl:450:5:@1820ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1820ns:(report note): 01
riscvsingle.vhdl:454:3:@1820ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1820ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1820ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1820ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1820ns:(report note): --------
riscvsingle.vhdl:460:3:@1820ns:(report note):  0
riscvsingle.vhdl:461:3:@1820ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1820ns:(report note): \n
riscvsingle.vhdl:257:3:@1820ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1830ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1830ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1830ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1830ns:(report note): 00
riscvsingle.vhdl:434:5:@1830ns:(report note): Result
riscvsingle.vhdl:435:5:@1830ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:437:5:@1830ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1830ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:440:5:@1830ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1830ns:(report note): 00000000000000000000000000000111
riscvsingle.vhdl:443:5:@1830ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1830ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1830ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1830ns:(report note): 000
riscvsingle.vhdl:450:5:@1830ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1830ns:(report note): 01
riscvsingle.vhdl:454:3:@1830ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1830ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1830ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1830ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1830ns:(report note): --------
riscvsingle.vhdl:460:3:@1830ns:(report note):  0
riscvsingle.vhdl:461:3:@1830ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1830ns:(report note): \n
riscvsingle.vhdl:257:3:@1830ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1840ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1840ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1840ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1840ns:(report note): 00
riscvsingle.vhdl:434:5:@1840ns:(report note): Result
riscvsingle.vhdl:435:5:@1840ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:437:5:@1840ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1840ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:440:5:@1840ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1840ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:443:5:@1840ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1840ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1840ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1840ns:(report note): 001
riscvsingle.vhdl:450:5:@1840ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1840ns:(report note): 00
riscvsingle.vhdl:454:3:@1840ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1840ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1840ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1840ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1840ns:(report note): --------
riscvsingle.vhdl:460:3:@1840ns:(report note):  0
riscvsingle.vhdl:461:3:@1840ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1840ns:(report note): \n
riscvsingle.vhdl:257:3:@1840ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1850ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1850ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1850ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1850ns:(report note): 10
riscvsingle.vhdl:434:5:@1850ns:(report note): Result
riscvsingle.vhdl:435:5:@1850ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1850ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1850ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1850ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1850ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1850ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1850ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1850ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1850ns:(report note): 000
riscvsingle.vhdl:450:5:@1850ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1850ns:(report note): 00
riscvsingle.vhdl:454:3:@1850ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1850ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1850ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1850ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1850ns:(report note): --------
riscvsingle.vhdl:460:3:@1850ns:(report note):  1
riscvsingle.vhdl:461:3:@1850ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1850ns:(report note): \n
riscvsingle.vhdl:257:3:@1850ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1860ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1860ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@1860ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1860ns:(report note): --
riscvsingle.vhdl:434:5:@1860ns:(report note): Result
riscvsingle.vhdl:435:5:@1860ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1860ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1860ns:(report note): 10101000000000000000000000000000
riscvsingle.vhdl:440:5:@1860ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1860ns:(report note): 10101000000000000000000000000000
riscvsingle.vhdl:443:5:@1860ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1860ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1860ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1860ns:(report note): 001
riscvsingle.vhdl:450:5:@1860ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1860ns:(report note): 00
riscvsingle.vhdl:454:3:@1860ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1860ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1860ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@1860ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1860ns:(report note): --------
riscvsingle.vhdl:460:3:@1860ns:(report note):  0
riscvsingle.vhdl:461:3:@1860ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1860ns:(report note): \n
riscvsingle.vhdl:257:3:@1860ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1870ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1870ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1870ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1870ns:(report note): 00
riscvsingle.vhdl:434:5:@1870ns:(report note): Result
riscvsingle.vhdl:435:5:@1870ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@1870ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1870ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@1870ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1870ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@1870ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1870ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1870ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1870ns:(report note): 000
riscvsingle.vhdl:450:5:@1870ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1870ns:(report note): 01
riscvsingle.vhdl:454:3:@1870ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1870ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1870ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1870ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1870ns:(report note): --------
riscvsingle.vhdl:460:3:@1870ns:(report note):  0
riscvsingle.vhdl:461:3:@1870ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1870ns:(report note): \n
riscvsingle.vhdl:257:3:@1870ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1880ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1880ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1880ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1880ns:(report note): 11
riscvsingle.vhdl:434:5:@1880ns:(report note): Result
riscvsingle.vhdl:435:5:@1880ns:(report note): 01010000000000000000000000000000
riscvsingle.vhdl:437:5:@1880ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1880ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1880ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1880ns:(report note): 10101000000000000000000000000000
riscvsingle.vhdl:443:5:@1880ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1880ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1880ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1880ns:(report note): ---
riscvsingle.vhdl:450:5:@1880ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1880ns:(report note): 01
riscvsingle.vhdl:454:3:@1880ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1880ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1880ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1880ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1880ns:(report note): --------
riscvsingle.vhdl:460:3:@1880ns:(report note):  0
riscvsingle.vhdl:461:3:@1880ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1880ns:(report note): \n
riscvsingle.vhdl:257:3:@1880ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1890ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1890ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1890ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1890ns:(report note): 00
riscvsingle.vhdl:434:5:@1890ns:(report note): Result
riscvsingle.vhdl:435:5:@1890ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:437:5:@1890ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1890ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:440:5:@1890ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1890ns:(report note): 00000000000000000000000000000110
riscvsingle.vhdl:443:5:@1890ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1890ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1890ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1890ns:(report note): 000
riscvsingle.vhdl:450:5:@1890ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1890ns:(report note): 01
riscvsingle.vhdl:454:3:@1890ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1890ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1890ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1890ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1890ns:(report note): --------
riscvsingle.vhdl:460:3:@1890ns:(report note):  0
riscvsingle.vhdl:461:3:@1890ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1890ns:(report note): \n
riscvsingle.vhdl:257:3:@1890ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1900ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1900ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1900ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1900ns:(report note): 00
riscvsingle.vhdl:434:5:@1900ns:(report note): Result
riscvsingle.vhdl:435:5:@1900ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:437:5:@1900ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1900ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:440:5:@1900ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1900ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:443:5:@1900ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1900ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1900ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1900ns:(report note): 001
riscvsingle.vhdl:450:5:@1900ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1900ns:(report note): 00
riscvsingle.vhdl:454:3:@1900ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1900ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1900ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1900ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1900ns:(report note): --------
riscvsingle.vhdl:460:3:@1900ns:(report note):  0
riscvsingle.vhdl:461:3:@1900ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1900ns:(report note): \n
riscvsingle.vhdl:257:3:@1900ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1910ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1910ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1910ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1910ns:(report note): 10
riscvsingle.vhdl:434:5:@1910ns:(report note): Result
riscvsingle.vhdl:435:5:@1910ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1910ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1910ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1910ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1910ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1910ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1910ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1910ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1910ns:(report note): 000
riscvsingle.vhdl:450:5:@1910ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1910ns:(report note): 00
riscvsingle.vhdl:454:3:@1910ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1910ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1910ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1910ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1910ns:(report note): --------
riscvsingle.vhdl:460:3:@1910ns:(report note):  1
riscvsingle.vhdl:461:3:@1910ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1910ns:(report note): \n
riscvsingle.vhdl:257:3:@1910ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1920ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1920ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@1920ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1920ns:(report note): --
riscvsingle.vhdl:434:5:@1920ns:(report note): Result
riscvsingle.vhdl:435:5:@1920ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1920ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1920ns:(report note): 01010000000000000000000000000000
riscvsingle.vhdl:440:5:@1920ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1920ns:(report note): 01010000000000000000000000000000
riscvsingle.vhdl:443:5:@1920ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1920ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1920ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1920ns:(report note): 001
riscvsingle.vhdl:450:5:@1920ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1920ns:(report note): 00
riscvsingle.vhdl:454:3:@1920ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1920ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1920ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1920ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1920ns:(report note): --------
riscvsingle.vhdl:460:3:@1920ns:(report note):  0
riscvsingle.vhdl:461:3:@1920ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1920ns:(report note): \n
riscvsingle.vhdl:257:3:@1920ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1930ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1930ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1930ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1930ns:(report note): 10
riscvsingle.vhdl:434:5:@1930ns:(report note): Result
riscvsingle.vhdl:435:5:@1930ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@1930ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1930ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1930ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1930ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1930ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1930ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1930ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1930ns:(report note): 000
riscvsingle.vhdl:450:5:@1930ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1930ns:(report note): 00
riscvsingle.vhdl:454:3:@1930ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1930ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1930ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1930ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1930ns:(report note): --------
riscvsingle.vhdl:460:3:@1930ns:(report note):  1
riscvsingle.vhdl:461:3:@1930ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1930ns:(report note): \n
riscvsingle.vhdl:257:3:@1930ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1940ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1940ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@1940ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1940ns:(report note): 11
riscvsingle.vhdl:434:5:@1940ns:(report note): Result
riscvsingle.vhdl:435:5:@1940ns:(report note): 10100000000000000000000000000000
riscvsingle.vhdl:437:5:@1940ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1940ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@1940ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1940ns:(report note): 01010000000000000000000000000000
riscvsingle.vhdl:443:5:@1940ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1940ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1940ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1940ns:(report note): ---
riscvsingle.vhdl:450:5:@1940ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1940ns:(report note): 01
riscvsingle.vhdl:454:3:@1940ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1940ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1940ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@1940ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1940ns:(report note): --------
riscvsingle.vhdl:460:3:@1940ns:(report note):  0
riscvsingle.vhdl:461:3:@1940ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1940ns:(report note): \n
riscvsingle.vhdl:257:3:@1940ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1950ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1950ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@1950ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1950ns:(report note): 00
riscvsingle.vhdl:434:5:@1950ns:(report note): Result
riscvsingle.vhdl:435:5:@1950ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@1950ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1950ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@1950ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1950ns:(report note): 00000000000000000000000000000101
riscvsingle.vhdl:443:5:@1950ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1950ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@1950ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1950ns:(report note): 000
riscvsingle.vhdl:450:5:@1950ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1950ns:(report note): 01
riscvsingle.vhdl:454:3:@1950ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1950ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1950ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1950ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1950ns:(report note): --------
riscvsingle.vhdl:460:3:@1950ns:(report note):  0
riscvsingle.vhdl:461:3:@1950ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1950ns:(report note): \n
riscvsingle.vhdl:257:3:@1950ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1960ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1960ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@1960ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1960ns:(report note): 00
riscvsingle.vhdl:434:5:@1960ns:(report note): Result
riscvsingle.vhdl:435:5:@1960ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@1960ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1960ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@1960ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1960ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@1960ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1960ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1960ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1960ns:(report note): 001
riscvsingle.vhdl:450:5:@1960ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1960ns:(report note): 00
riscvsingle.vhdl:454:3:@1960ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1960ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@1960ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1960ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1960ns:(report note): --------
riscvsingle.vhdl:460:3:@1960ns:(report note):  0
riscvsingle.vhdl:461:3:@1960ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1960ns:(report note): \n
riscvsingle.vhdl:257:3:@1960ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1970ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1970ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@1970ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1970ns:(report note): 10
riscvsingle.vhdl:434:5:@1970ns:(report note): Result
riscvsingle.vhdl:435:5:@1970ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@1970ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1970ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@1970ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1970ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@1970ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1970ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1970ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1970ns:(report note): 000
riscvsingle.vhdl:450:5:@1970ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1970ns:(report note): 00
riscvsingle.vhdl:454:3:@1970ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1970ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1970ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1970ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@1970ns:(report note): --------
riscvsingle.vhdl:460:3:@1970ns:(report note):  1
riscvsingle.vhdl:461:3:@1970ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@1970ns:(report note): \n
riscvsingle.vhdl:257:3:@1970ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@1980ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1980ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@1980ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1980ns:(report note): --
riscvsingle.vhdl:434:5:@1980ns:(report note): Result
riscvsingle.vhdl:435:5:@1980ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@1980ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1980ns:(report note): 10100000000000000000000000000000
riscvsingle.vhdl:440:5:@1980ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1980ns:(report note): 10100000000000000000000000000000
riscvsingle.vhdl:443:5:@1980ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1980ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@1980ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1980ns:(report note): 001
riscvsingle.vhdl:450:5:@1980ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1980ns:(report note): 00
riscvsingle.vhdl:454:3:@1980ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@1980ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@1980ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@1980ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1980ns:(report note): --------
riscvsingle.vhdl:460:3:@1980ns:(report note):  0
riscvsingle.vhdl:461:3:@1980ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1980ns:(report note): \n
riscvsingle.vhdl:257:3:@1980ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@1990ns:(report note): -------------------
riscvsingle.vhdl:428:3:@1990ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@1990ns:(report note): Result Src
riscvsingle.vhdl:431:6:@1990ns:(report note): 00
riscvsingle.vhdl:434:5:@1990ns:(report note): Result
riscvsingle.vhdl:435:5:@1990ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@1990ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@1990ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@1990ns:(report note): SrcA
riscvsingle.vhdl:441:5:@1990ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@1990ns:(report note): SrcB
riscvsingle.vhdl:444:5:@1990ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@1990ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@1990ns:(report note): 000
riscvsingle.vhdl:450:5:@1990ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@1990ns:(report note): 01
riscvsingle.vhdl:454:3:@1990ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@1990ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@1990ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@1990ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@1990ns:(report note): --------
riscvsingle.vhdl:460:3:@1990ns:(report note):  0
riscvsingle.vhdl:461:3:@1990ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@1990ns:(report note): \n
riscvsingle.vhdl:257:3:@1990ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2us:(report note): -------------------
riscvsingle.vhdl:428:3:@2us:(report note): PC = 96
riscvsingle.vhdl:430:1:@2us:(report note): Result Src
riscvsingle.vhdl:431:6:@2us:(report note): 11
riscvsingle.vhdl:434:5:@2us:(report note): Result
riscvsingle.vhdl:435:5:@2us:(report note): 01000000000000000000000000000000
riscvsingle.vhdl:437:5:@2us:(report note): ALUResult
riscvsingle.vhdl:438:5:@2us:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@2us:(report note): SrcA
riscvsingle.vhdl:441:5:@2us:(report note): 10100000000000000000000000000000
riscvsingle.vhdl:443:5:@2us:(report note): SrcB
riscvsingle.vhdl:444:5:@2us:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@2us:(report note): ALUControl
riscvsingle.vhdl:448:5:@2us:(report note): ---
riscvsingle.vhdl:450:5:@2us:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2us:(report note): 01
riscvsingle.vhdl:454:3:@2us:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2us:(report note): BLT = -
riscvsingle.vhdl:456:3:@2us:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@2us:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2us:(report note): --------
riscvsingle.vhdl:460:3:@2us:(report note):  0
riscvsingle.vhdl:461:3:@2us:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2us:(report note): \n
riscvsingle.vhdl:257:3:@2us:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2010ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2010ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@2010ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2010ns:(report note): 00
riscvsingle.vhdl:434:5:@2010ns:(report note): Result
riscvsingle.vhdl:435:5:@2010ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@2010ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2010ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@2010ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2010ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:443:5:@2010ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2010ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@2010ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2010ns:(report note): 000
riscvsingle.vhdl:450:5:@2010ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2010ns:(report note): 01
riscvsingle.vhdl:454:3:@2010ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2010ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2010ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2010ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2010ns:(report note): --------
riscvsingle.vhdl:460:3:@2010ns:(report note):  0
riscvsingle.vhdl:461:3:@2010ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2010ns:(report note): \n
riscvsingle.vhdl:257:3:@2010ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2020ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2020ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@2020ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2020ns:(report note): 00
riscvsingle.vhdl:434:5:@2020ns:(report note): Result
riscvsingle.vhdl:435:5:@2020ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:437:5:@2020ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2020ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:440:5:@2020ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2020ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@2020ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2020ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2020ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2020ns:(report note): 001
riscvsingle.vhdl:450:5:@2020ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2020ns:(report note): 00
riscvsingle.vhdl:454:3:@2020ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2020ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@2020ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2020ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2020ns:(report note): --------
riscvsingle.vhdl:460:3:@2020ns:(report note):  0
riscvsingle.vhdl:461:3:@2020ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2020ns:(report note): \n
riscvsingle.vhdl:257:3:@2020ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@2030ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2030ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@2030ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2030ns:(report note): 10
riscvsingle.vhdl:434:5:@2030ns:(report note): Result
riscvsingle.vhdl:435:5:@2030ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@2030ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2030ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@2030ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2030ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2030ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2030ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2030ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2030ns:(report note): 000
riscvsingle.vhdl:450:5:@2030ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2030ns:(report note): 00
riscvsingle.vhdl:454:3:@2030ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@2030ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2030ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2030ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@2030ns:(report note): --------
riscvsingle.vhdl:460:3:@2030ns:(report note):  1
riscvsingle.vhdl:461:3:@2030ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@2030ns:(report note): \n
riscvsingle.vhdl:257:3:@2030ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2040ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2040ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@2040ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2040ns:(report note): --
riscvsingle.vhdl:434:5:@2040ns:(report note): Result
riscvsingle.vhdl:435:5:@2040ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@2040ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2040ns:(report note): 01000000000000000000000000000000
riscvsingle.vhdl:440:5:@2040ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2040ns:(report note): 01000000000000000000000000000000
riscvsingle.vhdl:443:5:@2040ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2040ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2040ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2040ns:(report note): 001
riscvsingle.vhdl:450:5:@2040ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2040ns:(report note): 00
riscvsingle.vhdl:454:3:@2040ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2040ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@2040ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2040ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2040ns:(report note): --------
riscvsingle.vhdl:460:3:@2040ns:(report note):  0
riscvsingle.vhdl:461:3:@2040ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2040ns:(report note): \n
riscvsingle.vhdl:257:3:@2040ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@2050ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2050ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@2050ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2050ns:(report note): 10
riscvsingle.vhdl:434:5:@2050ns:(report note): Result
riscvsingle.vhdl:435:5:@2050ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@2050ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2050ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@2050ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2050ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2050ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2050ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2050ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2050ns:(report note): 000
riscvsingle.vhdl:450:5:@2050ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2050ns:(report note): 00
riscvsingle.vhdl:454:3:@2050ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@2050ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2050ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2050ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@2050ns:(report note): --------
riscvsingle.vhdl:460:3:@2050ns:(report note):  1
riscvsingle.vhdl:461:3:@2050ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@2050ns:(report note): \n
riscvsingle.vhdl:257:3:@2050ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2060ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2060ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@2060ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2060ns:(report note): 11
riscvsingle.vhdl:434:5:@2060ns:(report note): Result
riscvsingle.vhdl:435:5:@2060ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:437:5:@2060ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2060ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@2060ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2060ns:(report note): 01000000000000000000000000000000
riscvsingle.vhdl:443:5:@2060ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2060ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@2060ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2060ns:(report note): ---
riscvsingle.vhdl:450:5:@2060ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2060ns:(report note): 01
riscvsingle.vhdl:454:3:@2060ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2060ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2060ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@2060ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2060ns:(report note): --------
riscvsingle.vhdl:460:3:@2060ns:(report note):  0
riscvsingle.vhdl:461:3:@2060ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2060ns:(report note): \n
riscvsingle.vhdl:257:3:@2060ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2070ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2070ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@2070ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2070ns:(report note): 00
riscvsingle.vhdl:434:5:@2070ns:(report note): Result
riscvsingle.vhdl:435:5:@2070ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@2070ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2070ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@2070ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2070ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@2070ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2070ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@2070ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2070ns:(report note): 000
riscvsingle.vhdl:450:5:@2070ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2070ns:(report note): 01
riscvsingle.vhdl:454:3:@2070ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2070ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2070ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2070ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2070ns:(report note): --------
riscvsingle.vhdl:460:3:@2070ns:(report note):  0
riscvsingle.vhdl:461:3:@2070ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2070ns:(report note): \n
riscvsingle.vhdl:257:3:@2070ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2080ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2080ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@2080ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2080ns:(report note): 00
riscvsingle.vhdl:434:5:@2080ns:(report note): Result
riscvsingle.vhdl:435:5:@2080ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:437:5:@2080ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2080ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:440:5:@2080ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2080ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@2080ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2080ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2080ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2080ns:(report note): 001
riscvsingle.vhdl:450:5:@2080ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2080ns:(report note): 00
riscvsingle.vhdl:454:3:@2080ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2080ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@2080ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2080ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2080ns:(report note): --------
riscvsingle.vhdl:460:3:@2080ns:(report note):  0
riscvsingle.vhdl:461:3:@2080ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2080ns:(report note): \n
riscvsingle.vhdl:257:3:@2080ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@2090ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2090ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@2090ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2090ns:(report note): 10
riscvsingle.vhdl:434:5:@2090ns:(report note): Result
riscvsingle.vhdl:435:5:@2090ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@2090ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2090ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@2090ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2090ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2090ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2090ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2090ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2090ns:(report note): 000
riscvsingle.vhdl:450:5:@2090ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2090ns:(report note): 00
riscvsingle.vhdl:454:3:@2090ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@2090ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2090ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2090ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@2090ns:(report note): --------
riscvsingle.vhdl:460:3:@2090ns:(report note):  1
riscvsingle.vhdl:461:3:@2090ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@2090ns:(report note): \n
riscvsingle.vhdl:257:3:@2090ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2100ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2100ns:(report note): PC = 88
riscvsingle.vhdl:430:1:@2100ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2100ns:(report note): --
riscvsingle.vhdl:434:5:@2100ns:(report note): Result
riscvsingle.vhdl:435:5:@2100ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@2100ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2100ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:440:5:@2100ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2100ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:443:5:@2100ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2100ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2100ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2100ns:(report note): 001
riscvsingle.vhdl:450:5:@2100ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2100ns:(report note): 00
riscvsingle.vhdl:454:3:@2100ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@2100ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@2100ns:(report note): ALUResult(31) = 1
riscvsingle.vhdl:457:3:@2100ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2100ns:(report note): --------
riscvsingle.vhdl:460:3:@2100ns:(report note):  0
riscvsingle.vhdl:461:3:@2100ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2100ns:(report note): \n
riscvsingle.vhdl:257:3:@2100ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@2110ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2110ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@2110ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2110ns:(report note): 00
riscvsingle.vhdl:434:5:@2110ns:(report note): Result
riscvsingle.vhdl:435:5:@2110ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:437:5:@2110ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2110ns:(report note): 00000000000000000000000000000100
riscvsingle.vhdl:440:5:@2110ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2110ns:(report note): 00000000000000000000000000000011
riscvsingle.vhdl:443:5:@2110ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2110ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@2110ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2110ns:(report note): 000
riscvsingle.vhdl:450:5:@2110ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2110ns:(report note): 01
riscvsingle.vhdl:454:3:@2110ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2110ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2110ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2110ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2110ns:(report note): --------
riscvsingle.vhdl:460:3:@2110ns:(report note):  0
riscvsingle.vhdl:461:3:@2110ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2110ns:(report note): \n
riscvsingle.vhdl:257:3:@2110ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2120ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2120ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@2120ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2120ns:(report note): 11
riscvsingle.vhdl:434:5:@2120ns:(report note): Result
riscvsingle.vhdl:435:5:@2120ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@2120ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2120ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@2120ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2120ns:(report note): 10000000000000000000000000000000
riscvsingle.vhdl:443:5:@2120ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2120ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@2120ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2120ns:(report note): ---
riscvsingle.vhdl:450:5:@2120ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2120ns:(report note): 01
riscvsingle.vhdl:454:3:@2120ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2120ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2120ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@2120ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2120ns:(report note): --------
riscvsingle.vhdl:460:3:@2120ns:(report note):  0
riscvsingle.vhdl:461:3:@2120ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2120ns:(report note): \n
riscvsingle.vhdl:257:3:@2120ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2130ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2130ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@2130ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2130ns:(report note): 00
riscvsingle.vhdl:434:5:@2130ns:(report note): Result
riscvsingle.vhdl:435:5:@2130ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@2130ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2130ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@2130ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2130ns:(report note): 00000000000000000000000000000010
riscvsingle.vhdl:443:5:@2130ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2130ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@2130ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2130ns:(report note): 000
riscvsingle.vhdl:450:5:@2130ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2130ns:(report note): 01
riscvsingle.vhdl:454:3:@2130ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2130ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2130ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2130ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2130ns:(report note): --------
riscvsingle.vhdl:460:3:@2130ns:(report note):  0
riscvsingle.vhdl:461:3:@2130ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2130ns:(report note): \n
riscvsingle.vhdl:257:3:@2130ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2140ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2140ns:(report note): PC = 104
riscvsingle.vhdl:430:1:@2140ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2140ns:(report note): 00
riscvsingle.vhdl:434:5:@2140ns:(report note): Result
riscvsingle.vhdl:435:5:@2140ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:437:5:@2140ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2140ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:440:5:@2140ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2140ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@2140ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2140ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2140ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2140ns:(report note): 001
riscvsingle.vhdl:450:5:@2140ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2140ns:(report note): 00
riscvsingle.vhdl:454:3:@2140ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2140ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@2140ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2140ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2140ns:(report note): --------
riscvsingle.vhdl:460:3:@2140ns:(report note):  0
riscvsingle.vhdl:461:3:@2140ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2140ns:(report note): \n
riscvsingle.vhdl:257:3:@2140ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@2150ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2150ns:(report note): PC = 80
riscvsingle.vhdl:430:1:@2150ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2150ns:(report note): 10
riscvsingle.vhdl:434:5:@2150ns:(report note): Result
riscvsingle.vhdl:435:5:@2150ns:(report note): 00000000000000000000000001101100
riscvsingle.vhdl:437:5:@2150ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2150ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@2150ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2150ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2150ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2150ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2150ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2150ns:(report note): 000
riscvsingle.vhdl:450:5:@2150ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2150ns:(report note): 00
riscvsingle.vhdl:454:3:@2150ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@2150ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2150ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2150ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@2150ns:(report note): --------
riscvsingle.vhdl:460:3:@2150ns:(report note):  1
riscvsingle.vhdl:461:3:@2150ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@2150ns:(report note): \n
riscvsingle.vhdl:257:3:@2150ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2160ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2160ns:(report note): PC = 84
riscvsingle.vhdl:430:1:@2160ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2160ns:(report note): --
riscvsingle.vhdl:434:5:@2160ns:(report note): Result
riscvsingle.vhdl:435:5:@2160ns:(report note): 00000000000000000000000001010100
riscvsingle.vhdl:437:5:@2160ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@2160ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2160ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2160ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2160ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2160ns:(report note): 001
riscvsingle.vhdl:450:5:@2160ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2160ns:(report note): 00
riscvsingle.vhdl:454:3:@2160ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2160ns:(report note): BLT = 1
riscvsingle.vhdl:456:3:@2160ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2160ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@2160ns:(report note): --------
riscvsingle.vhdl:460:3:@2160ns:(report note):  1
riscvsingle.vhdl:461:3:@2160ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@2160ns:(report note): \n
riscvsingle.vhdl:257:3:@2160ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@2170ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2170ns:(report note): PC = 92
riscvsingle.vhdl:430:1:@2170ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2170ns:(report note): 10
riscvsingle.vhdl:434:5:@2170ns:(report note): Result
riscvsingle.vhdl:435:5:@2170ns:(report note): 00000000000000000000000001011000
riscvsingle.vhdl:437:5:@2170ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2170ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@2170ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2170ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2170ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2170ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2170ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2170ns:(report note): 000
riscvsingle.vhdl:450:5:@2170ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2170ns:(report note): 00
riscvsingle.vhdl:454:3:@2170ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@2170ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2170ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2170ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@2170ns:(report note): --------
riscvsingle.vhdl:460:3:@2170ns:(report note):  1
riscvsingle.vhdl:461:3:@2170ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@2170ns:(report note): \n
riscvsingle.vhdl:257:3:@2170ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2180ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2180ns:(report note): PC = 96
riscvsingle.vhdl:430:1:@2180ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2180ns:(report note): 11
riscvsingle.vhdl:434:5:@2180ns:(report note): Result
riscvsingle.vhdl:435:5:@2180ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@2180ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2180ns:(report note): XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
riscvsingle.vhdl:440:5:@2180ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2180ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2180ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2180ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:447:5:@2180ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2180ns:(report note): ---
riscvsingle.vhdl:450:5:@2180ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2180ns:(report note): 01
riscvsingle.vhdl:454:3:@2180ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2180ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2180ns:(report note): ALUResult(31) = X
riscvsingle.vhdl:457:3:@2180ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2180ns:(report note): --------
riscvsingle.vhdl:460:3:@2180ns:(report note):  0
riscvsingle.vhdl:461:3:@2180ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2180ns:(report note): \n
riscvsingle.vhdl:257:3:@2180ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2190ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2190ns:(report note): PC = 100
riscvsingle.vhdl:430:1:@2190ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2190ns:(report note): 00
riscvsingle.vhdl:434:5:@2190ns:(report note): Result
riscvsingle.vhdl:435:5:@2190ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@2190ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2190ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@2190ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2190ns:(report note): 00000000000000000000000000000001
riscvsingle.vhdl:443:5:@2190ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2190ns:(report note): 11111111111111111111111111111111
riscvsingle.vhdl:447:5:@2190ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2190ns:(report note): 000
riscvsingle.vhdl:450:5:@2190ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2190ns:(report note): 01
riscvsingle.vhdl:454:3:@2190ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@2190ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2190ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2190ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@2190ns:(report note): --------
riscvsingle.vhdl:460:3:@2190ns:(report note):  1
riscvsingle.vhdl:461:3:@2190ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@2190ns:(report note): \n
riscvsingle.vhdl:257:3:@2190ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2200ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2200ns:(report note): PC = 108
riscvsingle.vhdl:430:1:@2200ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2200ns:(report note): 00
riscvsingle.vhdl:434:5:@2200ns:(report note): Result
riscvsingle.vhdl:435:5:@2200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:437:5:@2200ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@2200ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2200ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2200ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2200ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2200ns:(report note): 001
riscvsingle.vhdl:450:5:@2200ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2200ns:(report note): 00
riscvsingle.vhdl:454:3:@2200ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@2200ns:(report note): BLT = 0
riscvsingle.vhdl:456:3:@2200ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2200ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@2200ns:(report note): --------
riscvsingle.vhdl:460:3:@2200ns:(report note):  1
riscvsingle.vhdl:461:3:@2200ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@2200ns:(report note): \n
riscvsingle.vhdl:257:3:@2200ns:(report note): Branch = 1
riscvsingle.vhdl:427:5:@2210ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2210ns:(report note): PC = 60
riscvsingle.vhdl:430:1:@2210ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2210ns:(report note): 10
riscvsingle.vhdl:434:5:@2210ns:(report note): Result
riscvsingle.vhdl:435:5:@2210ns:(report note): 00000000000000000000000001110000
riscvsingle.vhdl:437:5:@2210ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2210ns:(report note): 00000000000000000000000000111100
riscvsingle.vhdl:440:5:@2210ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2210ns:(report note): 00000000000000000000000000111100
riscvsingle.vhdl:443:5:@2210ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2210ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2210ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2210ns:(report note): 000
riscvsingle.vhdl:450:5:@2210ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2210ns:(report note): 01
riscvsingle.vhdl:454:3:@2210ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2210ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2210ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2210ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2210ns:(report note): --------
riscvsingle.vhdl:460:3:@2210ns:(report note):  0
riscvsingle.vhdl:461:3:@2210ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2210ns:(report note): \n
riscvsingle.vhdl:257:3:@2210ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2220ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2220ns:(report note): PC = 64
riscvsingle.vhdl:430:1:@2220ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2220ns:(report note): 00
riscvsingle.vhdl:434:5:@2220ns:(report note): Result
riscvsingle.vhdl:435:5:@2220ns:(report note): 00000000000000000000001000001100
riscvsingle.vhdl:437:5:@2220ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2220ns:(report note): 00000000000000000000001000001100
riscvsingle.vhdl:440:5:@2220ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2220ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2220ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2220ns:(report note): 00000000000000000000001000001100
riscvsingle.vhdl:447:5:@2220ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2220ns:(report note): 000
riscvsingle.vhdl:450:5:@2220ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2220ns:(report note): 01
riscvsingle.vhdl:454:3:@2220ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2220ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2220ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2220ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2220ns:(report note): --------
riscvsingle.vhdl:460:3:@2220ns:(report note):  0
riscvsingle.vhdl:461:3:@2220ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2220ns:(report note): \n
riscvsingle.vhdl:257:3:@2220ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2230ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2230ns:(report note): PC = 112
riscvsingle.vhdl:430:1:@2230ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2230ns:(report note): 10
riscvsingle.vhdl:434:5:@2230ns:(report note): Result
riscvsingle.vhdl:435:5:@2230ns:(report note): 00000000000000000000000001000100
riscvsingle.vhdl:437:5:@2230ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2230ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:440:5:@2230ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2230ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2230ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2230ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:447:5:@2230ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2230ns:(report note): 000
riscvsingle.vhdl:450:5:@2230ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2230ns:(report note): 00
riscvsingle.vhdl:454:3:@2230ns:(report note): Zero = 1
riscvsingle.vhdl:455:3:@2230ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2230ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2230ns:(report note): zero_s = 1
riscvsingle.vhdl:459:3:@2230ns:(report note): --------
riscvsingle.vhdl:460:3:@2230ns:(report note):  1
riscvsingle.vhdl:461:3:@2230ns:(report note): zero_s = 1
riscvsingle.vhdl:465:5:@2230ns:(report note): \n
riscvsingle.vhdl:257:3:@2230ns:(report note): Branch = 0
riscvsingle.vhdl:427:5:@2240ns:(report note): -------------------
riscvsingle.vhdl:428:3:@2240ns:(report note): PC = 116
riscvsingle.vhdl:430:1:@2240ns:(report note): Result Src
riscvsingle.vhdl:431:6:@2240ns:(report note): 00
riscvsingle.vhdl:434:5:@2240ns:(report note): Result
riscvsingle.vhdl:435:5:@2240ns:(report note): 00000000000000000000000000011001
riscvsingle.vhdl:437:5:@2240ns:(report note): ALUResult
riscvsingle.vhdl:438:5:@2240ns:(report note): 00000000000000000000000000011001
riscvsingle.vhdl:440:5:@2240ns:(report note): SrcA
riscvsingle.vhdl:441:5:@2240ns:(report note): 00000000000000000000000000000000
riscvsingle.vhdl:443:5:@2240ns:(report note): SrcB
riscvsingle.vhdl:444:5:@2240ns:(report note): 00000000000000000000000000011001
riscvsingle.vhdl:447:5:@2240ns:(report note): ALUControl
riscvsingle.vhdl:448:5:@2240ns:(report note): 000
riscvsingle.vhdl:450:5:@2240ns:(report note): ALUSrc
riscvsingle.vhdl:451:5:@2240ns:(report note): 01
riscvsingle.vhdl:454:3:@2240ns:(report note): Zero = 0
riscvsingle.vhdl:455:3:@2240ns:(report note): BLT = -
riscvsingle.vhdl:456:3:@2240ns:(report note): ALUResult(31) = 0
riscvsingle.vhdl:457:3:@2240ns:(report note): zero_s = 0
riscvsingle.vhdl:459:3:@2240ns:(report note): --------
riscvsingle.vhdl:460:3:@2240ns:(report note):  0
riscvsingle.vhdl:461:3:@2240ns:(report note): zero_s = 0
riscvsingle.vhdl:465:5:@2240ns:(report note): \n
riscvsingle.vhdl:257:3:@2240ns:(report note): Branch = 0
riscvsingle.vhdl:791:9:@2245ns:(report note): <<Data Memory, Index 128>> Required: 0, Actual: 0
riscvsingle.vhdl:792:9:@2245ns:(report note): <<Data Memory, Index 129>> Required: 8, Actual: 8
riscvsingle.vhdl:793:9:@2245ns:(report note): <<Data Memory, Index 130>> Required: 3, Actual: 3
riscvsingle.vhdl:794:9:@2245ns:(report note): <<Data Memory, Index 131>> Required: 4, Actual: 4
riscvsingle.vhdl:795:9:@2245ns:(report note): NO ERRORS: Simulation succeeded
simulation stopped @2245ns
