<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p816" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_816{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_816{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_816{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_816{left:69px;bottom:813px;letter-spacing:0.13px;}
#t5_816{left:155px;bottom:813px;letter-spacing:0.12px;word-spacing:0.03px;}
#t6_816{left:69px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_816{left:69px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_816{left:69px;bottom:747px;letter-spacing:-0.14px;}
#t9_816{left:95px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#ta_816{left:95px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_816{left:95px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tc_816{left:95px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#td_816{left:69px;bottom:672px;letter-spacing:-0.15px;}
#te_816{left:95px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_816{left:69px;bottom:648px;letter-spacing:-0.14px;}
#tg_816{left:95px;bottom:648px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#th_816{left:69px;bottom:602px;letter-spacing:0.12px;}
#ti_816{left:154px;bottom:602px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tj_816{left:69px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_816{left:69px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tl_816{left:69px;bottom:544px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tm_816{left:69px;bottom:527px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#tn_816{left:725px;bottom:534px;}
#to_816{left:740px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_816{left:69px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_816{left:69px;bottom:484px;}
#tr_816{left:95px;bottom:487px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#ts_816{left:95px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tt_816{left:95px;bottom:454px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_816{left:95px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_816{left:69px;bottom:410px;}
#tw_816{left:95px;bottom:414px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_816{left:95px;bottom:397px;letter-spacing:-0.17px;word-spacing:-0.78px;}
#ty_816{left:95px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_816{left:69px;bottom:354px;}
#t10_816{left:95px;bottom:357px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t11_816{left:95px;bottom:333px;}
#t12_816{left:121px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_816{left:121px;bottom:316px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_816{left:95px;bottom:292px;}
#t15_816{left:121px;bottom:292px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#t16_816{left:121px;bottom:275px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t17_816{left:95px;bottom:250px;}
#t18_816{left:121px;bottom:250px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t19_816{left:121px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_816{left:95px;bottom:209px;}
#t1b_816{left:121px;bottom:209px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t1c_816{left:121px;bottom:192px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1d_816{left:121px;bottom:176px;letter-spacing:-0.13px;}
#t1e_816{left:95px;bottom:151px;}
#t1f_816{left:121px;bottom:151px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#t1g_816{left:121px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1h_816{left:121px;bottom:118px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1i_816{left:212px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1j_816{left:307px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1k_816{left:74px;bottom:1066px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1l_816{left:502px;bottom:1066px;letter-spacing:-0.16px;}
#t1m_816{left:690px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1n_816{left:74px;bottom:1043px;letter-spacing:-0.14px;}
#t1o_816{left:502px;bottom:1043px;letter-spacing:-0.12px;}
#t1p_816{left:690px;bottom:1043px;letter-spacing:-0.12px;}
#t1q_816{left:74px;bottom:1020px;letter-spacing:-0.14px;}
#t1r_816{left:503px;bottom:1020px;letter-spacing:-0.13px;}
#t1s_816{left:690px;bottom:1020px;letter-spacing:-0.13px;}
#t1t_816{left:74px;bottom:998px;letter-spacing:-0.13px;}
#t1u_816{left:503px;bottom:998px;letter-spacing:-0.16px;}
#t1v_816{left:690px;bottom:998px;letter-spacing:-0.16px;}
#t1w_816{left:74px;bottom:975px;letter-spacing:-0.13px;}
#t1x_816{left:503px;bottom:975px;letter-spacing:-0.14px;}
#t1y_816{left:690px;bottom:975px;letter-spacing:-0.16px;}
#t1z_816{left:74px;bottom:952px;letter-spacing:-0.14px;}
#t20_816{left:503px;bottom:952px;letter-spacing:-0.14px;}
#t21_816{left:690px;bottom:952px;letter-spacing:-0.14px;}
#t22_816{left:74px;bottom:929px;letter-spacing:-0.14px;}
#t23_816{left:502px;bottom:929px;letter-spacing:-0.13px;}
#t24_816{left:690px;bottom:929px;letter-spacing:-0.13px;}
#t25_816{left:74px;bottom:906px;letter-spacing:-0.14px;}
#t26_816{left:502px;bottom:906px;letter-spacing:-0.13px;}
#t27_816{left:690px;bottom:906px;letter-spacing:-0.13px;}
#t28_816{left:74px;bottom:883px;letter-spacing:-0.14px;}
#t29_816{left:503px;bottom:883px;letter-spacing:-0.14px;}
#t2a_816{left:690px;bottom:883px;letter-spacing:-0.14px;}
#t2b_816{left:74px;bottom:860px;letter-spacing:-0.14px;}
#t2c_816{left:502px;bottom:860px;letter-spacing:-0.13px;}
#t2d_816{left:690px;bottom:860px;letter-spacing:-0.13px;}

.s1_816{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_816{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_816{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_816{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_816{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_816{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_816{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_816{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts816" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg816Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg816" style="-webkit-user-select: none;"><object width="935" height="1210" data="816/816.svg" type="image/svg+xml" id="pdf816" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_816" class="t s1_816">20-102 </span><span id="t2_816" class="t s1_816">Vol. 3B </span>
<span id="t3_816" class="t s2_816">PERFORMANCE MONITORING </span>
<span id="t4_816" class="t s3_816">20.6.2.4.1 </span><span id="t5_816" class="t s3_816">Setting up the PEBS Buffer </span>
<span id="t6_816" class="t s4_816">For processors based on Intel Core microarchitecture, PEBS is available using IA32_PMC0 only. Use the following </span>
<span id="t7_816" class="t s4_816">procedure to set up the processor and IA32_PMC0 counter for PEBS: </span>
<span id="t8_816" class="t s4_816">1. </span><span id="t9_816" class="t s4_816">Set up the precise event buffering facilities. Place values in the precise event buffer base, precise event index, </span>
<span id="ta_816" class="t s4_816">precise event absolute maximum, precise event interrupt threshold, and precise event counter reset fields of </span>
<span id="tb_816" class="t s4_816">the DS buffer management area. In processors based on Intel Core microarchitecture, PEBS records consist of </span>
<span id="tc_816" class="t s4_816">64-bit address entries. See Figure 18-8 to set up the precise event records buffer in memory. </span>
<span id="td_816" class="t s4_816">2. </span><span id="te_816" class="t s4_816">Enable PEBS. Set the Enable PEBS on PMC0 flag (bit 0) in IA32_PEBS_ENABLE MSR. </span>
<span id="tf_816" class="t s4_816">3. </span><span id="tg_816" class="t s4_816">Set up the IA32_PMC0 performance counter and IA32_PERFEVTSEL0 for an event listed in Table 20-84. </span>
<span id="th_816" class="t s3_816">20.6.2.4.2 </span><span id="ti_816" class="t s3_816">PEBS Record Format </span>
<span id="tj_816" class="t s4_816">The PEBS record format may be extended across different processor implementations. The IA32_PERF_CAPABI- </span>
<span id="tk_816" class="t s4_816">LITES MSR defines a mechanism for software to handle the evolution of PEBS record format in processors that </span>
<span id="tl_816" class="t s4_816">support architectural performance monitoring with version ID equals 2 or higher. The bit fields of IA32_PERF_CA- </span>
<span id="tm_816" class="t s4_816">PABILITES are defined in Table 2-2 of Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="tn_816" class="t s5_816">® </span>
<span id="to_816" class="t s4_816">64 and IA-32 </span>
<span id="tp_816" class="t s4_816">Architectures Software Developer’s Manual, Volume 4. The relevant bit fields that governs PEBS are: </span>
<span id="tq_816" class="t s6_816">• </span><span id="tr_816" class="t s4_816">PEBSTrap [bit 6]: When set, PEBS recording is trap-like. After the PEBS-enabled counter has overflowed, PEBS </span>
<span id="ts_816" class="t s4_816">record is recorded for the next PEBS-able event at the completion of the sampled instruction causing the PEBS </span>
<span id="tt_816" class="t s4_816">event. When clear, PEBS recording is fault-like. The PEBS record is recorded before the sampled instruction </span>
<span id="tu_816" class="t s4_816">causing the PEBS event. </span>
<span id="tv_816" class="t s6_816">• </span><span id="tw_816" class="t s4_816">PEBSSaveArchRegs [bit 7]: When set, PEBS will save architectural register and state information according to </span>
<span id="tx_816" class="t s4_816">the encoded value of the PEBSRecordFormat field. When clear, only the return instruction pointer and flags are </span>
<span id="ty_816" class="t s4_816">recorded. On processors based on Intel Core microarchitecture, this bit is always 1. </span>
<span id="tz_816" class="t s6_816">• </span><span id="t10_816" class="t s4_816">PEBSRecordFormat [bits 11:8]: Valid encodings are: </span>
<span id="t11_816" class="t s4_816">— </span><span id="t12_816" class="t s4_816">0000B: Only general-purpose registers, instruction pointer and RFLAGS registers are saved in each PEBS </span>
<span id="t13_816" class="t s4_816">record (See Section 20.6.3.8). </span>
<span id="t14_816" class="t s4_816">— </span><span id="t15_816" class="t s4_816">0001B: PEBS record includes additional information of IA32_PERF_GLOBAL_STATUS and load latency data. </span>
<span id="t16_816" class="t s4_816">(See Section 20.3.1.1.1). </span>
<span id="t17_816" class="t s4_816">— </span><span id="t18_816" class="t s4_816">0010B: PEBS record includes additional information of IA32_PERF_GLOBAL_STATUS, load latency data, </span>
<span id="t19_816" class="t s4_816">and TSX tuning information. (See Section 20.3.6.2). </span>
<span id="t1a_816" class="t s4_816">— </span><span id="t1b_816" class="t s4_816">0011B: PEBS record includes additional information of load latency data, TSX tuning information, TSC data, </span>
<span id="t1c_816" class="t s4_816">and the applicable counter field replaces IA32_PERF_GLOBAL_STATUS at offset 90H. (See Section </span>
<span id="t1d_816" class="t s4_816">20.3.8.1.1). </span>
<span id="t1e_816" class="t s4_816">— </span><span id="t1f_816" class="t s4_816">0100B: PEBS record contents are defined by elections in MSR_PEBS_DATA_CFG. (See Section 20.9.2.3). </span>
<span id="t1g_816" class="t s4_816">The PEBS Configuration Buffer is defined as shown in Figure 20-64 with Counter Reset fields allocation for </span>
<span id="t1h_816" class="t s4_816">8 general-purpose counters followed by 4 fixed-function counters. </span>
<span id="t1i_816" class="t s3_816">Table 20-84. </span><span id="t1j_816" class="t s3_816">PEBS Performance Events for Intel Core Microarchitecture </span>
<span id="t1k_816" class="t s7_816">Event Name </span><span id="t1l_816" class="t s7_816">UMask </span><span id="t1m_816" class="t s7_816">Event Select </span>
<span id="t1n_816" class="t s8_816">INSTR_RETIRED.ANY_P </span><span id="t1o_816" class="t s8_816">00H </span><span id="t1p_816" class="t s8_816">C0H </span>
<span id="t1q_816" class="t s8_816">X87_OPS_RETIRED.ANY </span><span id="t1r_816" class="t s8_816">FEH </span><span id="t1s_816" class="t s8_816">C1H </span>
<span id="t1t_816" class="t s8_816">BR_INST_RETIRED.MISPRED </span><span id="t1u_816" class="t s8_816">00H </span><span id="t1v_816" class="t s8_816">C5H </span>
<span id="t1w_816" class="t s8_816">SIMD_INST_RETIRED.ANY </span><span id="t1x_816" class="t s8_816">1FH </span><span id="t1y_816" class="t s8_816">C7H </span>
<span id="t1z_816" class="t s8_816">MEM_LOAD_RETIRED.L1D_MISS </span><span id="t20_816" class="t s8_816">01H </span><span id="t21_816" class="t s8_816">CBH </span>
<span id="t22_816" class="t s8_816">MEM_LOAD_RETIRED.L1D_LINE_MISS </span><span id="t23_816" class="t s8_816">02H </span><span id="t24_816" class="t s8_816">CBH </span>
<span id="t25_816" class="t s8_816">MEM_LOAD_RETIRED.L2_MISS </span><span id="t26_816" class="t s8_816">04H </span><span id="t27_816" class="t s8_816">CBH </span>
<span id="t28_816" class="t s8_816">MEM_LOAD_RETIRED.L2_LINE_MISS </span><span id="t29_816" class="t s8_816">08H </span><span id="t2a_816" class="t s8_816">CBH </span>
<span id="t2b_816" class="t s8_816">MEM_LOAD_RETIRED.DTLB_MISS </span><span id="t2c_816" class="t s8_816">10H </span><span id="t2d_816" class="t s8_816">CBH </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
