static unsigned int F_1 ( unsigned int V_1 )\r\n{\r\nint exp , V_2 ;\r\nunsigned int V_3 , V_4 ;\r\nexp = ( ( V_1 >> 23 ) & 0xff ) - 127 ;\r\nif ( exp > 7 ) {\r\nif ( exp == 128 && ( V_1 & 0x7fffff ) != 0 )\r\nreturn V_1 | 0x400000 ;\r\nreturn ( V_1 & 0x80000000 ) ? 0 : 0x7f800000 ;\r\n}\r\nif ( exp < - 23 )\r\nreturn 0x3f800000 ;\r\nV_2 = ( V_1 & 0x7fffff ) | 0x800000 ;\r\nif ( exp > 0 )\r\nV_2 <<= exp ;\r\nelse\r\nV_2 >>= - exp ;\r\nif ( V_1 & 0x80000000 )\r\nV_2 = - V_2 ;\r\nexp = ( V_2 >> 23 ) + 126 ;\r\nif ( exp >= 254 )\r\nreturn 0x7f800000 ;\r\nif ( exp < - 23 )\r\nreturn 0 ;\r\nV_3 = V_5 [ ( V_2 >> 20 ) & 7 ] ;\r\nasm("mulhwu %0,%1,%2" : "=r" (frac)\r\n: "r" (pwr << 12), "r" (0x172b83ff));\r\nasm("mulhwu %0,%1,%2" : "=r" (frac) : "r" (frac), "r" (mant));\r\nV_3 += V_4 ;\r\nif ( exp >= 0 )\r\nreturn V_3 + ( exp << 23 ) ;\r\nexp = - exp ;\r\nV_3 += 1 << ( exp - 1 ) ;\r\nreturn V_3 >> exp ;\r\n}\r\nstatic unsigned int F_2 ( unsigned int V_1 )\r\n{\r\nint exp , V_3 , V_6 , V_4 ;\r\nexp = V_1 & 0x7f800000 ;\r\nV_3 = V_1 & 0x7fffff ;\r\nif ( exp == 0x7f800000 ) {\r\nif ( V_3 != 0 )\r\nV_1 |= 0x400000 ;\r\nreturn V_1 ;\r\n}\r\nif ( ( exp | V_3 ) == 0 )\r\nreturn 0xff800000 ;\r\nif ( exp == 0 ) {\r\nasm("cntlzw %0,%1" : "=r" (lz) : "r" (mant));\r\nV_3 <<= V_6 - 8 ;\r\nexp = ( - 118 - V_6 ) << 23 ;\r\n} else {\r\nV_3 |= 0x800000 ;\r\nexp -= 127 << 23 ;\r\n}\r\nif ( V_3 >= 0xb504f3 ) {\r\nexp |= 0x400000 ;\r\nasm("mulhwu %0,%1,%2" : "=r" (mant)\r\n: "r" (mant), "r" (0xb504f334));\r\n}\r\nif ( V_3 >= 0x9837f0 ) {\r\nexp |= 0x200000 ;\r\nasm("mulhwu %0,%1,%2" : "=r" (mant)\r\n: "r" (mant), "r" (0xd744fccb));\r\n}\r\nif ( V_3 >= 0x8b95c2 ) {\r\nexp |= 0x100000 ;\r\nasm("mulhwu %0,%1,%2" : "=r" (mant)\r\n: "r" (mant), "r" (0xeac0c6e8));\r\n}\r\nif ( V_3 > 0x800000 ) {\r\nasm("mulhwu %0,%1,%2" : "=r" (frac)\r\n: "r" ((mant - 0x800000) << 1), "r" (0xb0c7cd3a));\r\nexp += V_4 ;\r\n}\r\nV_1 = exp & 0x80000000 ;\r\nif ( exp != 0 ) {\r\nif ( V_1 )\r\nexp = - exp ;\r\nasm("cntlzw %0,%1" : "=r" (lz) : "r" (exp));\r\nV_6 = 8 - V_6 ;\r\nif ( V_6 > 0 )\r\nexp >>= V_6 ;\r\nelse if ( V_6 < 0 )\r\nexp <<= - V_6 ;\r\nV_1 += ( ( V_6 + 126 ) << 23 ) + exp ;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic int F_3 ( unsigned int V_7 , int V_8 , unsigned int * V_9 )\r\n{\r\nint exp , V_3 ;\r\nexp = ( V_7 >> 23 ) & 0xff ;\r\nV_3 = V_7 & 0x7fffff ;\r\nif ( exp == 255 && V_3 != 0 )\r\nreturn 0 ;\r\nexp = exp - 127 + V_8 ;\r\nif ( exp < 0 )\r\nreturn 0 ;\r\nif ( exp >= 31 ) {\r\nif ( V_7 + ( V_8 << 23 ) != 0xcf000000 )\r\n* V_9 |= V_10 ;\r\nreturn ( V_7 & 0x80000000 ) ? 0x80000000 : 0x7fffffff ;\r\n}\r\nV_3 |= 0x800000 ;\r\nV_3 = ( V_3 << 7 ) >> ( 30 - exp ) ;\r\nreturn ( V_7 & 0x80000000 ) ? - V_3 : V_3 ;\r\n}\r\nstatic unsigned int F_4 ( unsigned int V_7 , int V_8 , unsigned int * V_9 )\r\n{\r\nint exp ;\r\nunsigned int V_3 ;\r\nexp = ( V_7 >> 23 ) & 0xff ;\r\nV_3 = V_7 & 0x7fffff ;\r\nif ( exp == 255 && V_3 != 0 )\r\nreturn 0 ;\r\nexp = exp - 127 + V_8 ;\r\nif ( exp < 0 )\r\nreturn 0 ;\r\nif ( V_7 & 0x80000000 ) {\r\n* V_9 |= V_10 ;\r\nreturn 0 ;\r\n}\r\nif ( exp >= 32 ) {\r\n* V_9 |= V_10 ;\r\nreturn 0xffffffff ;\r\n}\r\nV_3 |= 0x800000 ;\r\nV_3 = ( V_3 << 8 ) >> ( 31 - exp ) ;\r\nreturn V_3 ;\r\n}\r\nstatic unsigned int F_5 ( unsigned int V_7 )\r\n{\r\nint exp ;\r\nexp = ( ( V_7 >> 23 ) & 0xff ) - 127 ;\r\nif ( exp == 128 && ( V_7 & 0x7fffff ) != 0 )\r\nreturn V_7 | 0x400000 ;\r\nif ( exp >= 23 )\r\nreturn V_7 ;\r\nif ( exp < 0 )\r\nreturn V_7 & 0x80000000 ;\r\nreturn V_7 & ~ ( 0x7fffff >> exp ) ;\r\n}\r\nstatic unsigned int F_6 ( unsigned int V_7 )\r\n{\r\nint exp , V_11 ;\r\nexp = ( ( V_7 >> 23 ) & 0xff ) - 127 ;\r\nif ( exp == 128 && ( V_7 & 0x7fffff ) != 0 )\r\nreturn V_7 | 0x400000 ;\r\nif ( exp >= 23 )\r\nreturn V_7 ;\r\nif ( ( V_7 & 0x7fffffff ) == 0 )\r\nreturn V_7 ;\r\nif ( exp < 0 )\r\nreturn ( V_7 & 0x80000000 ) | 0x3f800000 ;\r\nV_11 = 0x7fffff >> exp ;\r\nreturn ( V_7 + V_11 ) & ~ V_11 ;\r\n}\r\nstatic unsigned int F_7 ( unsigned int V_7 )\r\n{\r\nint exp , V_12 ;\r\nexp = ( ( V_7 >> 23 ) & 0xff ) - 127 ;\r\nif ( exp == 128 && ( V_7 & 0x7fffff ) != 0 )\r\nreturn V_7 | 0x400000 ;\r\nif ( exp >= 23 )\r\nreturn V_7 ;\r\nif ( exp < - 1 )\r\nreturn V_7 & 0x80000000 ;\r\nif ( exp == - 1 )\r\nreturn ( V_7 & 0x80000000 ) | 0x3f800000 ;\r\nV_12 = 0x400000 >> exp ;\r\nreturn ( V_7 + V_12 ) & ~ ( 0x7fffff >> exp ) ;\r\n}\r\nint F_8 ( struct V_13 * V_14 )\r\n{\r\nunsigned int V_15 , V_16 ;\r\nunsigned int V_17 , V_18 , V_19 , V_20 ;\r\nT_1 * V_21 ;\r\nif ( F_9 ( V_15 , ( unsigned int V_22 * ) V_14 -> V_23 ) )\r\nreturn - V_24 ;\r\nif ( ( V_15 >> 26 ) != 4 )\r\nreturn - V_25 ;\r\nV_20 = ( V_15 >> 21 ) & 0x1f ;\r\nV_17 = ( V_15 >> 16 ) & 0x1f ;\r\nV_18 = ( V_15 >> 11 ) & 0x1f ;\r\nV_19 = ( V_15 >> 6 ) & 0x1f ;\r\nV_21 = V_26 -> V_27 . V_28 . V_29 ;\r\nswitch ( V_15 & 0x3f ) {\r\ncase 10 :\r\nswitch ( V_19 ) {\r\ncase 0 :\r\nF_10 ( & V_21 [ V_20 ] , & V_21 [ V_17 ] , & V_21 [ V_18 ] ) ;\r\nbreak;\r\ncase 1 :\r\nF_11 ( & V_21 [ V_20 ] , & V_21 [ V_17 ] , & V_21 [ V_18 ] ) ;\r\nbreak;\r\ncase 4 :\r\nF_12 ( & V_21 [ V_20 ] , & V_21 [ V_18 ] ) ;\r\nbreak;\r\ncase 5 :\r\nF_13 ( & V_21 [ V_20 ] , & V_21 [ V_18 ] ) ;\r\nbreak;\r\ncase 6 :\r\nfor ( V_16 = 0 ; V_16 < 4 ; ++ V_16 )\r\nV_21 [ V_20 ] . V_30 [ V_16 ] = F_1 ( V_21 [ V_18 ] . V_30 [ V_16 ] ) ;\r\nbreak;\r\ncase 7 :\r\nfor ( V_16 = 0 ; V_16 < 4 ; ++ V_16 )\r\nV_21 [ V_20 ] . V_30 [ V_16 ] = F_2 ( V_21 [ V_18 ] . V_30 [ V_16 ] ) ;\r\nbreak;\r\ncase 8 :\r\nfor ( V_16 = 0 ; V_16 < 4 ; ++ V_16 )\r\nV_21 [ V_20 ] . V_30 [ V_16 ] = F_7 ( V_21 [ V_18 ] . V_30 [ V_16 ] ) ;\r\nbreak;\r\ncase 9 :\r\nfor ( V_16 = 0 ; V_16 < 4 ; ++ V_16 )\r\nV_21 [ V_20 ] . V_30 [ V_16 ] = F_5 ( V_21 [ V_18 ] . V_30 [ V_16 ] ) ;\r\nbreak;\r\ncase 10 :\r\nfor ( V_16 = 0 ; V_16 < 4 ; ++ V_16 ) {\r\nT_2 V_7 = V_21 [ V_18 ] . V_30 [ V_16 ] ;\r\nV_7 = ( V_7 & 0x80000000 ) ? F_5 ( V_7 ) : F_6 ( V_7 ) ;\r\nV_21 [ V_20 ] . V_30 [ V_16 ] = V_7 ;\r\n}\r\nbreak;\r\ncase 11 :\r\nfor ( V_16 = 0 ; V_16 < 4 ; ++ V_16 ) {\r\nT_2 V_7 = V_21 [ V_18 ] . V_30 [ V_16 ] ;\r\nV_7 = ( V_7 & 0x80000000 ) ? F_6 ( V_7 ) : F_5 ( V_7 ) ;\r\nV_21 [ V_20 ] . V_30 [ V_16 ] = V_7 ;\r\n}\r\nbreak;\r\ncase 14 :\r\nfor ( V_16 = 0 ; V_16 < 4 ; ++ V_16 )\r\nV_21 [ V_20 ] . V_30 [ V_16 ] = F_4 ( V_21 [ V_18 ] . V_30 [ V_16 ] , V_17 ,\r\n& V_26 -> V_27 . V_28 . V_31 . V_30 [ 3 ] ) ;\r\nbreak;\r\ncase 15 :\r\nfor ( V_16 = 0 ; V_16 < 4 ; ++ V_16 )\r\nV_21 [ V_20 ] . V_30 [ V_16 ] = F_3 ( V_21 [ V_18 ] . V_30 [ V_16 ] , V_17 ,\r\n& V_26 -> V_27 . V_28 . V_31 . V_30 [ 3 ] ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_25 ;\r\n}\r\nbreak;\r\ncase 46 :\r\nF_14 ( & V_21 [ V_20 ] , & V_21 [ V_17 ] , & V_21 [ V_18 ] , & V_21 [ V_19 ] ) ;\r\nbreak;\r\ncase 47 :\r\nF_15 ( & V_21 [ V_20 ] , & V_21 [ V_17 ] , & V_21 [ V_18 ] , & V_21 [ V_19 ] ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_25 ;\r\n}\r\nreturn 0 ;\r\n}
