;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -0, <-24
	SLT 200, @62
	SLT 200, @62
	DJN <120, 102
	CMP 100, -104
	SUB #12, @-0
	SUB @10, 1
	CMP 1, 600
	SLT 321, 90
	MOV 270, 0
	MOV 270, 0
	SLT 321, 90
	SUB 0, @46
	SUB 100, -104
	SPL <127, 106
	SPL -700
	SUB 712, @10
	SLT @610, 1
	SLT 210, @92
	SUB #12, @-0
	MOV 270, 0
	SUB @10, 1
	MOV -7, <-29
	SUB 712, @10
	SLT 200, @60
	SUB #1, <-1
	SUB 0, @46
	SUB #1, <-1
	CMP @-127, 100
	SPL 300, 90
	SUB @-127, 100
	SLT @130, 7
	SLT 200, @60
	SUB 100, -104
	SUB #12, @-0
	SPL -700
	SPL -700
	SUB @10, 1
	DAT #0, <-22
	SUB -207, <-120
	MOV 270, 0
	SPL 90, <-2
	ADD -0, <-24
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
