library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ClkSim is
end ClkSim;

architecture Behavioral of ClkSim is
signal clk: STD_LOGIC:='0';
constant clk_period : time := 1000ns;
begin
clk_process:process
    begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
    end process;
    stim_proc:process
    begin
        wait for 1000ns;
    end process;
end Behavioral;
