<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xczu7_0_1" gui_info="dashboard1=hw_ila_1[xczu7_0_1/hw_ila_1/Settings=ILA_SETTINGS_1;xczu7_0_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xczu7_0_1/hw_ila_1/Waveform=ILA_WAVE_1;xczu7_0_1/hw_ila_1/Status=ILA_STATUS_1;xczu7_0_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;],dashboard2=hw_ila_2[xczu7_0_1/hw_ila_2/Trigger Setup=ILA_TRIGGER_1;xczu7_0_1/hw_ila_2/Settings=ILA_SETTINGS_1;xczu7_0_1/hw_ila_2/Capture Setup=ILA_CAPTURE_1;xczu7_0_1/hw_ila_2/Status=ILA_STATUS_1;xczu7_0_1/hw_ila_2/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xczu7_0_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="/home/avanpc/avanco/git_repos/ali/fpga-virtualization/DFX/Bitstreams/debug.ltx"/>
      <Properties Property="PARTIAL_PROBES.FILES" value="/home/avanpc/avanco/git_repos/ali/fpga-virtualization/DFX/Bitstreams/debug_user_1_partial.ltx"/>
      <Properties Property="PROBES.FILE" value="/home/avanpc/avanco/git_repos/ali/fpga-virtualization/DFX/Bitstreams/debug_user_1_partial.ltx"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tready" gui_info="Trigger Setup=0"/>
    <Object name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tvalid" gui_info="Trigger Setup=1"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[31]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[30]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[29]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[28]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[27]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[26]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[25]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[24]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[23]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[22]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[21]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[20]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[19]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[18]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[17]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[16]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[15]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[14]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[13]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[12]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[11]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[10]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[9]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[8]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[7]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[6]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[5]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[4]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[3]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[2]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[1]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TKEEP"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tkeep[3]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tkeep[2]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tkeep[1]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_1 : floating_point_0_M_AXIS_RESULT : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[31]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[30]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[29]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[28]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[27]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[26]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[25]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[24]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[23]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[22]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[21]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[20]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[19]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[18]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[17]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[16]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[15]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[14]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[13]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[12]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[11]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[10]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[9]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[8]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[7]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[6]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[5]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[4]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[3]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[2]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[1]"/>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_1 : floating_point_0_M_AXIS_RESULT : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_1 : floating_point_0_M_AXIS_RESULT : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_1 : floating_point_0_M_AXIS_RESULT : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_1_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[31]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[30]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[29]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[28]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[27]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[26]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[25]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[24]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[23]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[22]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[21]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[20]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[19]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[18]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[17]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[16]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[15]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[14]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[13]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[12]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[11]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[10]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[9]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[8]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[7]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[6]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[5]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[4]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[3]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[2]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[1]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TKEEP"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tkeep[3]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tkeep[2]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tkeep[1]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXIS_MM2S : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_1 : floating_point_0_M_AXIS_RESULT : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[31]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[30]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[29]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[28]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[27]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[26]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[25]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[24]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[23]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[22]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[21]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[20]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[19]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[18]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[17]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[16]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[15]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[14]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[13]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[12]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[11]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[10]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[9]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[8]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[7]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[6]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[5]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[4]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[3]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[2]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[1]"/>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_1 : floating_point_0_M_AXIS_RESULT : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_1 : floating_point_0_M_AXIS_RESULT : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_1 : floating_point_0_M_AXIS_RESULT : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="rm_2_wrapper/i_design_1_wrapper/design_1_i/custom_logic/system_ila_0/inst/net_slot_1_axis_tvalid"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
