INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Cache/Cache.srcs/sources_1/ip/blk_mem_1/sim/blk_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/BRAMs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAMs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Cache_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_Top
INFO: [VRFC 10-2458] undeclared symbol wea1, assumed default net type wire [D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Cache_Top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wea2, assumed default net type wire [D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Cache_Top.v:79]
INFO: [VRFC 10-2458] undeclared symbol wea3, assumed default net type wire [D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Cache_Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol wea4, assumed default net type wire [D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Cache_Top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Data_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Hit_Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hit_Count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Offset_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Offset_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Cache/Cache.srcs/sources_1/new/Write_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Cache/Cache.srcs/sim_1/new/Cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
