#pass itpp "expandata: xxtck, 4;";
#@set tap_incremental_mode on;
#pass itpp "label: Start_Boundary_Scan_test;";
#pass itpp "label: Test_mode_ALL0;";
#pass itpp "label: Test_Feature_CON;";

#Kahliang: ww23p1 Temporary fix for failing gpp_sc_22 pin. To review with Eng Hong. This programming is used in MP
focus_tap GPIOCOM0_STAP;
set MISCC2_CMNPAD_DRV_OVRDEN = 'h0;
flush;

pass itpp "label: EXPANDATA_RATIO_4;";
pass itpp "expandata: xxjtag_tck, 4; ";
cycle 10;

focus_tap CLTAP;
label "Reset_and_Bscan_mode_enable";
set TAPCR->RST_AND_ISOLATION_EN = 'h1;
set TAPCR->BSCANMODEOVR = 'h1;
flush;

cycle 50;
#set BRANCH_SELECT->GROUP1 = 'h1;
#set BRANCH_SELECT->GROUP3 = 'h1;
#set BRANCH_SELECT->GROUP2 = 'h0;

focus_tap CLTAP;
label "Bypass_IOE_and_CPU_chain";
set BSCANBYPASS->MTL_S_DFX_PARGPCOM3_CPU_TDO_REPEATER = 'h1;
set BSCANBYPASS->MTL_S_DFX_PARGPCOM3_IOE_TDO_REPEATER = 'h1;
flush;

cycle 50;

focus_tap CLTAP;
label "preload_full_chain";
tap_raw_shift : 
ir_tdi = PRELOAD,
dr_tdi = 'b011011011010101011101101000,
dr_tdo = 'bXXXXXXXXXXXXXXXXXXXXXXXXXXX;
flush;

cycle 50;

label "full_chain_samplepre_all1";
tap_raw_shift : 
ir_tdi = SAMPLEPRE,
dr_tdi = 'b011100100100100100100100100011100100100100100100100100011100100100100100100100100011010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010100101010101010010111110111110111110111110011001101111101111101111101111101111101111101111101111101111101111101111101111101111101111101111101111100110011011111011111011111011111011111011111011111011111001100110111110111110111110111110111110111111011111011111100110011011111011111101111101111111101111101111110011001101111101111110111110111111011111011111101111101111101111101111100110011011111011111011111011110011001001001001101010101010101010101010101010101010101010101010101010101010101010101010101010101010101001100000011001100110011000110101010101010101010000,
dr_tdo = 'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ;
flush;

cycle 50;

label "assert_extest_opcode";
execute EXTEST;
flush;

label "delay_before_checkpad";
cycle 200000;

label "checkpad_all0";
pass itpp "vector: xxpcie_a_1_tx_p(H) xxpcie_a_1_tx_n(L) xxdmi_7_rx_p(H) xxdmi_7_rx_n(L) xxgpp_sa_0_dir_espi_io_0(H) xxgpp_sa_1_dir_espi_io_1(H) xxgpp_sa_2_dir_espi_io_2(H) xxgpp_sa_3_dir_espi_io_3(H) xxgpp_sa_4_dir_espi_cs0_b(H) xxgpp_sa_5_dir_espi_clk(H) xxgpp_sa_6_dir_espi_rclk(H) xxgpp_sa_7_dir_espi_reset_b(H) xxgpp_sa_8_slp_s0_b(H) xxgpp_sa_9_dmi_perstb(H) xxgpp_sa_10_caterr_b(H) xxgpp_sa_11_thermtrip_b(H) xxgpp_sa_12_cpu_c10_gate_b(H) xxgpp_sa_13_ps_onb(H) xxgpp_sa_14_ddsp_hpda_disp_misca_nf5(H) xxgpp_sa_15_ddsp_hpd3_disp_misc3(H) xxgpp_sa_16_ddsp_hpd4_disp_misc4(H) xxgpp_sa_17_ddsp_hpd1_disp_misc1(H) xxgpp_sa_18_ddsp_hpd2_disp_misc2(H) xxgpp_sa_19(H) xxgpp_sa_20(H) xxgpp_sa_21_pcie_lnk_down_l_vdden_srcclkreq2_b_ieh_fatal_err2_b_nf5(H) xxgpp_sa_22_fusa_diagtest_en_l_bklten_srcclkreq3_b_nf5(H) xxgpp_sa_23_fusa_diagtest_mode_l_bkltctl_nf5(H) xxreset_sync_b(H) xxgpp_sc_0(H) xxgpp_sc_1(H) xxgpp_sc_2(H) xxgpp_sc_3(H) xxgpp_sc_4(H) xxgpp_sc_5(H) xxgpp_sc_6(H) xxgpp_sc_7(H) xxgpp_sc_8(H) xxgpp_sc_9(H) xxgpp_sc_10(H) xxgpp_sc_11(H) xxgpp_sc_12(H) xxgpp_sc_13(H) xxgpp_sc_14(H) xxgpp_sc_15(H) xxgpp_sc_16(H) xxgpp_sc_17(H) xxgpp_sc_18(H) xxgpp_sc_19(H) xxgpp_sc_20(H) xxgpp_sc_21(H) xxgpp_sc_22(H) xxgpp_sc_23(H) xxgpp_sc_24(H) xxgpp_sc_25(H) xxgpp_sc_26(H) xxddr_3ca1_nc_7ca3_7cs0(H) xxddr_3ca2_nc_7ca2_7ca2(H) xxddr_3cs0_nc_7ca4_7cs1(H) xxddr_3ca5_nc_7ca1_7ca5(H) xxddr_3cs3_nc_7cs0_7ca3(H) xxddr_3clk1n_nc_7clkn_7clkn(H) xxddr_3clk1p_nc_7clkp_7clkp(H) xxddr_3cs2_nc_7cs1_7ca4(H) xxddr_3cs1_nc_7ca5_7ca1(H) xxddr_3ca0_nc_7ca6_7ca0(H) xxddr_3ca4_nc_7ca0_7ca6(H) xxddr_dram_reset_b(H) xxddrdq_il510_nil502_lp10_3(H) xxddrdq_il510_nil502_lp10_2(H) xxddrdq_il510_nil502_lp10_1(H) xxddrdq_il510_nil502_lp10_0(H) xxddrdqsp_il510_nil502_lp10(H) xxddrdqsn_il510_nil502_lp10(L) xxddrdq_il510_nil502_lp10_4(H) xxddrdq_il510_nil502_lp10_5(H) xxddrdq_il510_nil502_lp10_6(H) xxddrdq_il510_nil502_lp10_7(H) xxddi_a_tx_0_p(H) xxddi_a_tx_0_n(L) xxddi_a_tx_1_p(H) xxddi_a_tx_1_n(L) xxddi_a_tx_3_p(H) xxddi_a_tx_3_n(L) xxddi_a_tx_2_p(H) xxddi_a_tx_2_n(L) xxgpp_sb_0_ddpa_ctrlclk_ieh_corr_err0_b_srcclkreq2_b_nf5(H) xxgpp_sb_1_ddpa_ctrldata_ieh_nonfatal_err1_b_srcclkreq3_b_nf5(H) xxgpp_sb_2_ddp3_ctrlclk_ieh_fatal_err2_b(H) xxgpp_sb_3_ddp3_ctrldata(H) xxgpp_sb_4_ddp4_ctrlclk_ieh_corr_err0_b(H) xxgpp_sb_5_ddp4_ctrldata_ieh_nonfatal_err1_b(H) xxgpp_sb_6_l_vdden_2(H) xxgpp_sb_7_srcclkreq0_b(H) xxgpp_sb_8_ioe_srcclkreq0_b(H) xxgpp_sb_9_ioe_srcclkreq1_b(H) xxgpp_sb_10_l_bklten_2(H) xxgpp_sb_11_l_bkltctl_2(H) xxgpp_sb_12_ddp1_ctrlclk_ieh_fatal_err2_b_tbt_lsx0_a(H) xxgpp_sb_13_ddp1_ctrldata_tbt_lsx0_b(H) xxgpp_sb_14_srcclkreq1_b(H) xxgpp_sb_15_ddp2_ctrlclk_tbt_lsx1_a(H) xxgpp_sb_16_ddp2_ctrldata_tbt_lsx1_b(H) xxgpp_sb_17_prochot_b(H) xxgpp_sb_18_bpki3c_sda(H) xxgpp_sb_19_bpki3c_scl(H) xxgpp_sd_0_time_sync_0(H) xxgpp_sd_1_time_sync_1(H) xxgpp_sd_2_dsi_de_te_2_genlock_ref(H) xxgpp_sd_3_dsi_de_te_1_disp_utils(H) xxgpp_sd_4_dsi_genlock_2(H) xxgpp_sd_5_dsi_genlock_3(H) xxgpp_sd_6_srcclkreq2_b(H) xxgpp_sd_7_srcclkreq3_b(H) xxgpp_sd_8(H) xxgpp_sd_9_l_vdden(H) xxgpp_sd_10_l_bklten(H) xxgpp_sd_11_l_bkltctl(H) xxgpp_sd_12_ddsp_hpda_disp_misca(H) xxgpp_sd_13_ddsp_hpd3_disp_misc3(H) xxgpp_sd_14_ddsp_hpd4_disp_misc4(H) xxgpp_sd_15_ddsp_hpd1_disp_misc1(H) xxgpp_sd_16_ddsp_hpd2_disp_misc2(H) xxgpp_sd_17_pcie_lnk_down(H) xxgpp_sd_18_boothalt_b(H) xxgpp_sd_19(H) xxgpp_sd_20_pmcalert_b(H) xxgpp_sd_21_audclk(H) xxgpp_sd_22_audin(H) xxgpp_sd_23_audout(H) xxclkout_src0_p(H) xxclkout_src0_n(L) xxclkout_src1_p(H) xxclkout_src1_n(L) xxclkout_src2_p(H) xxclkout_src2_n(L) xxclkout_src3_p(H) xxclkout_src3_n(L) xxpeci(H) xxvidsout(H) xxvidsck(H) xxvidalert_b(H) xxjtag_mbpb0(H) xxjtag_mbpb1(H) xxjtag_mbpb2(H) xxjtag_mbpb3(H) ;";

cycle 20;

pass itpp "vector: xxpcie_a_1_tx_p(X) xxpcie_a_1_tx_n(X) xxdmi_7_rx_p(X) xxdmi_7_rx_n(X) xxgpp_sa_0_dir_espi_io_0(X) xxgpp_sa_1_dir_espi_io_1(X) xxgpp_sa_2_dir_espi_io_2(X) xxgpp_sa_3_dir_espi_io_3(X) xxgpp_sa_4_dir_espi_cs0_b(X) xxgpp_sa_5_dir_espi_clk(X) xxgpp_sa_6_dir_espi_rclk(X) xxgpp_sa_7_dir_espi_reset_b(X) xxgpp_sa_8_slp_s0_b(X) xxgpp_sa_9_dmi_perstb(X) xxgpp_sa_10_caterr_b(X) xxgpp_sa_11_thermtrip_b(X) xxgpp_sa_12_cpu_c10_gate_b(X) xxgpp_sa_13_ps_onb(X) xxgpp_sa_14_ddsp_hpda_disp_misca_nf5(X) xxgpp_sa_15_ddsp_hpd3_disp_misc3(X) xxgpp_sa_16_ddsp_hpd4_disp_misc4(X) xxgpp_sa_17_ddsp_hpd1_disp_misc1(X) xxgpp_sa_18_ddsp_hpd2_disp_misc2(X) xxgpp_sa_19(X) xxgpp_sa_20(X) xxgpp_sa_21_pcie_lnk_down_l_vdden_srcclkreq2_b_ieh_fatal_err2_b_nf5(X) xxgpp_sa_22_fusa_diagtest_en_l_bklten_srcclkreq3_b_nf5(X) xxgpp_sa_23_fusa_diagtest_mode_l_bkltctl_nf5(X) xxreset_sync_b(X) xxgpp_sc_0(X) xxgpp_sc_1(X) xxgpp_sc_2(X) xxgpp_sc_3(X) xxgpp_sc_4(X) xxgpp_sc_5(X) xxgpp_sc_6(X) xxgpp_sc_7(X) xxgpp_sc_8(X) xxgpp_sc_9(X) xxgpp_sc_10(X) xxgpp_sc_11(X) xxgpp_sc_12(X) xxgpp_sc_13(X) xxgpp_sc_14(X) xxgpp_sc_15(X) xxgpp_sc_16(X) xxgpp_sc_17(X) xxgpp_sc_18(X) xxgpp_sc_19(X) xxgpp_sc_20(X) xxgpp_sc_21(X) xxgpp_sc_22(X) xxgpp_sc_23(X) xxgpp_sc_24(X) xxgpp_sc_25(X) xxgpp_sc_26(X) xxddr_3ca1_nc_7ca3_7cs0(X) xxddr_3ca2_nc_7ca2_7ca2(X) xxddr_3cs0_nc_7ca4_7cs1(X) xxddr_3ca5_nc_7ca1_7ca5(X) xxddr_3cs3_nc_7cs0_7ca3(X) xxddr_3clk1n_nc_7clkn_7clkn(X) xxddr_3clk1p_nc_7clkp_7clkp(X) xxddr_3cs2_nc_7cs1_7ca4(X) xxddr_3cs1_nc_7ca5_7ca1(X) xxddr_3ca0_nc_7ca6_7ca0(X) xxddr_3ca4_nc_7ca0_7ca6(X) xxddr_dram_reset_b(X) xxddrdq_il510_nil502_lp10_3(X) xxddrdq_il510_nil502_lp10_2(X) xxddrdq_il510_nil502_lp10_1(X) xxddrdq_il510_nil502_lp10_0(X) xxddrdqsp_il510_nil502_lp10(X) xxddrdqsn_il510_nil502_lp10(X) xxddrdq_il510_nil502_lp10_4(X) xxddrdq_il510_nil502_lp10_5(X) xxddrdq_il510_nil502_lp10_6(X) xxddrdq_il510_nil502_lp10_7(X) xxddi_a_tx_0_p(X) xxddi_a_tx_0_n(X) xxddi_a_tx_1_p(X) xxddi_a_tx_1_n(X) xxddi_a_tx_3_p(X) xxddi_a_tx_3_n(X) xxddi_a_tx_2_p(X) xxddi_a_tx_2_n(X) xxgpp_sb_0_ddpa_ctrlclk_ieh_corr_err0_b_srcclkreq2_b_nf5(X) xxgpp_sb_1_ddpa_ctrldata_ieh_nonfatal_err1_b_srcclkreq3_b_nf5(X) xxgpp_sb_2_ddp3_ctrlclk_ieh_fatal_err2_b(X) xxgpp_sb_3_ddp3_ctrldata(X) xxgpp_sb_4_ddp4_ctrlclk_ieh_corr_err0_b(X) xxgpp_sb_5_ddp4_ctrldata_ieh_nonfatal_err1_b(X) xxgpp_sb_6_l_vdden_2(X) xxgpp_sb_7_srcclkreq0_b(X) xxgpp_sb_8_ioe_srcclkreq0_b(X) xxgpp_sb_9_ioe_srcclkreq1_b(X) xxgpp_sb_10_l_bklten_2(X) xxgpp_sb_11_l_bkltctl_2(X) xxgpp_sb_12_ddp1_ctrlclk_ieh_fatal_err2_b_tbt_lsx0_a(X) xxgpp_sb_13_ddp1_ctrldata_tbt_lsx0_b(X) xxgpp_sb_14_srcclkreq1_b(X) xxgpp_sb_15_ddp2_ctrlclk_tbt_lsx1_a(X) xxgpp_sb_16_ddp2_ctrldata_tbt_lsx1_b(X) xxgpp_sb_17_prochot_b(X) xxgpp_sb_18_bpki3c_sda(X) xxgpp_sb_19_bpki3c_scl(X) xxgpp_sd_0_time_sync_0(X) xxgpp_sd_1_time_sync_1(X) xxgpp_sd_2_dsi_de_te_2_genlock_ref(X) xxgpp_sd_3_dsi_de_te_1_disp_utils(X) xxgpp_sd_4_dsi_genlock_2(X) xxgpp_sd_5_dsi_genlock_3(X) xxgpp_sd_6_srcclkreq2_b(X) xxgpp_sd_7_srcclkreq3_b(X) xxgpp_sd_8(X) xxgpp_sd_9_l_vdden(X) xxgpp_sd_10_l_bklten(X) xxgpp_sd_11_l_bkltctl(X) xxgpp_sd_12_ddsp_hpda_disp_misca(X) xxgpp_sd_13_ddsp_hpd3_disp_misc3(X) xxgpp_sd_14_ddsp_hpd4_disp_misc4(X) xxgpp_sd_15_ddsp_hpd1_disp_misc1(X) xxgpp_sd_16_ddsp_hpd2_disp_misc2(X) xxgpp_sd_17_pcie_lnk_down(X) xxgpp_sd_18_boothalt_b(X) xxgpp_sd_19(X) xxgpp_sd_20_pmcalert_b(X) xxgpp_sd_21_audclk(X) xxgpp_sd_22_audin(X) xxgpp_sd_23_audout(X) xxclkout_src0_p(X) xxclkout_src0_n(X) xxclkout_src1_p(X) xxclkout_src1_n(X) xxclkout_src2_p(X) xxclkout_src2_n(X) xxclkout_src3_p(X) xxclkout_src3_n(X) xxpeci(X) xxvidsout(X) xxvidsck(X) xxvidalert_b(X) xxjtag_mbpb0(X) xxjtag_mbpb1(X) xxjtag_mbpb2(X) xxjtag_mbpb3(X) ;";

##Simulation Peek Signal
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_0_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_1_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_2_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_3_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_4_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_5_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_6_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_7_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_8_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_9_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_10_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_11_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_12_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_13_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_14_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_15_tx_p 0x1;";
#
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_0_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_1_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_2_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_3_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_4_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_5_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_6_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_7_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_8_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_9_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_10_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_11_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_12_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_13_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_14_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpcie_a_15_tx_n 0x0;";
#
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_0_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_1_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_2_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_3_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_4_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_5_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_6_tx_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_7_tx_p 0x1;";
#
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_0_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_1_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_2_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_3_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_4_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_5_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_6_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxdmi_7_tx_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_0_dir_espi_io_0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_1_dir_espi_io_1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_2_dir_espi_io_2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_3_dir_espi_io_3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_4_dir_espi_cs0_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_5_dir_espi_clk 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_6_dir_espi_rclk 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_7_dir_espi_reset_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_8_slp_s0_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_9_dmi_perstb 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_10_caterr_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_11_thermtrip_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_12_cpu_c10_gate_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_13_ps_onb 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_14_ddsp_hpda_disp_misca_nf5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_15_ddsp_hpd3_disp_misc3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_16_ddsp_hpd4_disp_misc4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_17_ddsp_hpd1_disp_misc1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_18_ddsp_hpd2_disp_misc2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_19 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_20 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_21_pcie_lnk_down_l_vdden_srcclkreq2_b_ieh_fatal_err2_b_nf5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_22_fusa_diagtest_en_l_bklten_srcclkreq3_b_nf5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sa_23_fusa_diagtest_mode_l_bkltctl_nf5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxreset_sync_b 0x1;";
##pass itpp "rem: peek_signal soc_tb.soc.xxpch_pwrok 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_6 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_7 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_8 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_9 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_10 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_11 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_12 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_13 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_14 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_15 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_16 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_17 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_18 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_19 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_20 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_21 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_22 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_23 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_24 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_25 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sc_26 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_dram_reset_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddi_a_tx_0_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddi_a_tx_0_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddi_a_tx_1_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddi_a_tx_1_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddi_a_tx_3_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddi_a_tx_3_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddi_a_tx_2_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddi_a_tx_2_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_0_time_sync_0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_1_time_sync_1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_2_dsi_de_te_2_genlock_ref 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_3_dsi_de_te_1_disp_utils 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_4_dsi_genlock_2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_5_dsi_genlock_3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_6_srcclkreq2_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_7_srcclkreq3_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_8 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_9_l_vdden 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_10_l_bklten 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_11_l_bkltctl 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_12_ddsp_hpda_disp_misca 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_13_ddsp_hpd3_disp_misc3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_14_ddsp_hpd4_disp_misc4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_15_ddsp_hpd1_disp_misc1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_16_ddsp_hpd2_disp_misc2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_17_pcie_lnk_down 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_18_boothalt_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_19 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_20_pmcalert_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_21_audclk 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_22_audin 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sd_23_audout 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_0_ddpa_ctrlclk_ieh_corr_err0_b_srcclkreq2_b_nf5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_1_ddpa_ctrldata_ieh_nonfatal_err1_b_srcclkreq3_b_nf5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_2_ddp3_ctrlclk_ieh_fatal_err2_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_3_ddp3_ctrldata 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_4_ddp4_ctrlclk_ieh_corr_err0_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_5_ddp4_ctrldata_ieh_nonfatal_err1_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_6_l_vdden_2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_7_srcclkreq0_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_8_ioe_srcclkreq0_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_9_ioe_srcclkreq1_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_10_l_bklten_2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_11_l_bkltctl_2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_12_ddp1_ctrlclk_ieh_fatal_err2_b_tbt_lsx0_a 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_13_ddp1_ctrldata_tbt_lsx0_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_14_srcclkreq1_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_15_ddp2_ctrlclk_tbt_lsx1_a 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_16_ddp2_ctrldata_tbt_lsx1_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_17_prochot_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_18_bpki3c_sda 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxgpp_sb_19_bpki3c_scl 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxclkout_src0_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxclkout_src0_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxclkout_src1_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxclkout_src1_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxclkout_src2_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxclkout_src2_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxclkout_src3_p 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxclkout_src3_n 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxpeci 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxvidsout 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxvidsck 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxvidalert_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxjtag_mbpb[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxjtag_mbpb[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxjtag_mbpb[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxjtag_mbpb[3] 0x1;";
##pass itpp "rem: peek_signal soc_tb.soc.xxprdy_b 0x1;";
##pass itpp "rem: peek_signal soc_tb.soc.xxpreq_b 0x1;";
#
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il502_nil510_lp20[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il502_nil510_lp20[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il502_nil510_lp20[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il502_nil510_lp20[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il502_nil510_lp20 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il502_nil510_lp20 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il502_nil510_lp20[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il502_nil510_lp20[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il502_nil510_lp20[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il502_nil510_lp20[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il512_nil512_lp30[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il512_nil512_lp30[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il512_nil512_lp30[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il512_nil512_lp30[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il512_nil512_lp30 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il512_nil512_lp30 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il512_nil512_lp30[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il512_nil512_lp30[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il512_nil512_lp30[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il512_nil512_lp30[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_2wckn_2wckn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_2wckp_2wckp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_3wckn_3wckn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_3wckp_3wckp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il503_nil511_lp21[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il503_nil511_lp21[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il503_nil511_lp21[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il503_nil511_lp21[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il503_nil511_lp21 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il503_nil511_lp21 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il503_nil511_lp21[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il503_nil511_lp21[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il503_nil511_lp21[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il503_nil511_lp21[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il513_nil513_lp31[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il513_nil513_lp31[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il513_nil513_lp31[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il513_nil513_lp31[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il513_nil513_lp31 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il513_nil513_lp31 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il513_nil513_lp31[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il513_nil513_lp31[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il513_nil513_lp31[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il513_nil513_lp31[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il504nc_nil5nc_lpnc[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il504nc_nil5nc_lpnc[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il504nc_nil5nc_lpnc[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il504nc_nil5nc_lpnc[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il504_nil5nc_lpnc 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il504_nil5nc_lpnc 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il504_nil5nc_lpnc[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il504_nil5nc_lpnc[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il504_nil5nc_lpnc[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il504_nil5nc_lpnc[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il514nc_nil5nc_lpnc[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il514nc_nil5nc_lpnc[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il514nc_nil5nc_lpnc[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il514nc_nil5nc_lpnc[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il514_nil5nc_lpnc 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il514_nil5nc_lpnc 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il514_nil5nc_lpnc[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il514_nil5nc_lpnc[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il514_nil5nc_lpnc[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il514_nil5nc_lpnc[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il524_nil5nc_lpnc[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il524_nil5nc_lpnc[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il524_nil5nc_lpnc[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il524_nil5nc_lpnc[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il524_nil5nc_lpnc 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il524_nil5nc_lpnc 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il524nc_nil5nc_lpnc[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il524nc_nil5nc_lpnc[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il524nc_nil5nc_lpnc[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il524nc_nil5nc_lpnc[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il534_nil5nc_lpnc[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il534_nil5nc_lpnc[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il534_nil5nc_lpnc[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il534_nil5nc_lpnc[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il534_nil5nc_lpnc 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il534_nil5nc_lpnc 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il534nc_nil5nc_lpnc[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il534nc_nil5nc_lpnc[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il534nc_nil5nc_lpnc[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il534nc_nil5nc_lpnc[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il520_nil520_lp40[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il520_nil520_lp40[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il520_nil520_lp40[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il520_nil520_lp40[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il520_nil520_lp40 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il520_nil520_lp40 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il520_nil520_lp40[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il520_nil520_lp40[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il520_nil520_lp40[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il520_nil520_lp40[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il530_nil522_lp50[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il530_nil522_lp50[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il530_nil522_lp50[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il530_nil522_lp50[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il530_nil522_lp50 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il530_nil522_lp50 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il530_nil522_lp50[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il530_nil522_lp50[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il530_nil522_lp50[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il530_nil522_lp50[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_4wckn_4wckn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_4wckp_4wckp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_5wckn_5wckn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_5wckp_5wckp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il521_nil521_lp41[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il521_nil521_lp41[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il521_nil521_lp41[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il521_nil521_lp41[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il521_nil521_lp41 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il521_nil521_lp41 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il521_nil521_lp41[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il521_nil521_lp41[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il521_nil521_lp41[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il521_nil521_lp41[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il531_nil523_lp51[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il531_nil523_lp51[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il531_nil523_lp51[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il531_nil523_lp51[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il531_nil523_lp51 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il531_nil523_lp51 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il531_nil523_lp51[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il531_nil523_lp51[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il531_nil523_lp51[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il531_nil523_lp51[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il522_nil530_lp60[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il522_nil530_lp60[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il522_nil530_lp60[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il522_nil530_lp60[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il522_nil530_lp60 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il522_nil530_lp60 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il522_nil530_lp60[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il522_nil530_lp60[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il522_nil530_lp60[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il522_nil530_lp60[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il532_nil532_lp70[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il532_nil532_lp70[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il532_nil532_lp70[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il532_nil532_lp70[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il532_nil532_lp70 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il532_nil532_lp70 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il532_nil532_lp70[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il532_nil532_lp70[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il532_nil532_lp70[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il532_nil532_lp70[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3clk2n_nc_6wckn_6wckn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3clk2p_nc_6wckp_6wckp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3clk3n_nc_7wckn_7wckn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3clk3p_nc_7wckp_7wckp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il523_nil531_lp61[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il523_nil531_lp61[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il523_nil531_lp61[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il523_nil531_lp61[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il523_nil531_lp61 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il523_nil531_lp61 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il523_nil531_lp61[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il523_nil531_lp61[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il523_nil531_lp61[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il523_nil531_lp61[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il533_nil533_lp71[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il533_nil533_lp71[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il533_nil533_lp71[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il533_nil533_lp71[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il533_nil533_lp71 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il533_nil533_lp71 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il533_nil533_lp71[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il533_nil533_lp71[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il533_nil533_lp71[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il533_nil533_lp71[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca1_nc_7ca3_7cs0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca2_nc_7ca2_7ca2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3cs0_nc_7ca4_7cs1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca5_nc_7ca1_7ca5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3cs3_nc_7cs0_7ca3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3clk1n_nc_7clkn_7clkn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3clk1p_nc_7clkp_7clkp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3cs2_nc_7cs1_7ca4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3cs1_nc_7ca5_7ca1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca0_nc_7ca6_7ca0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca4_nc_7ca0_7ca6 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca11_nc_6ca5_6ca1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca6_nc_6ca3_6cs0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca3_nc_6ca0_6ca6 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca7_nc_6ca1_6ca5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca9_nc_6ca2_6ca2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3clk0n_nc_6clkn_6clkn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3clk0p_nc_6clkp_6clkp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_6cs0_6ca3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca12_nc_6ca4_6cs1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca10_nc_6ca6_6ca0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_3ca8_nc_6cs1_6ca4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2clk2n_nc_nc_nc 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2clk2p_nc_nc_nc 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2clk3n_nc_nc_nc 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2clk3p_nc_nc_nc 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2cs3_nc_5cs1_5ca4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca3_nc_5ca6_5ca0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca2_nc_5ca5_5ca1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_5ca4_5cs1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2cs0_nc_5ca0_5ca6 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2clk0n_nc_5clkn_5clkn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2clk0p_nc_5clkp_5clkp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2cs2_nc_5cs0_5ca3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca0_nc_5ca3_5cs0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca1_nc_5ca2_5ca2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2cs1_nc_5ca1_5ca5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca6_nc_4ca0_4ca6 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca12_nc_4ca6_4ca0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca5_nc_4ca1_4ca5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca11_nc_4ca5_4ca1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca7_nc_4cs1_4ca4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2clk1n_nc_4clkn_4clkn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2clk1p_nc_4clkp_4clkp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca10_nc_4ca3_4cs0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca8_nc_4ca4_4cs1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca9_nc_4ca2_4ca2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_2ca4_nc_4cs0_4ca3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_dram_reset_b 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca6_nc_3ca3_3cs0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca9_nc_3cs0_3ca3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_3ca4_3cs1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca10_nc_3ca2_3ca2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca4_nc_3ca1_3ca5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1clk0n_nc_3clkn_3clkn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1clk0p_nc_3clkp_3clkp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca7_nc_3ca6_3ca0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca8_nc_3ca5_3ca1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca12_nc_3ca0_3ca6 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca11_nc_3cs1_3ca4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1clk2n_nc_nc_nc 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1clk2p_nc_nc_nc 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1clk3n_nc_nc_nc 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1clk3p_nc_nc_nc 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca0_nc_2ca2_2ca2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca5_nc_2cs1_2ca4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca3_nc_2ca1_2ca5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca2_nc_2ca0_2ca6 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1ca1_nc_2ca4_2cs1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1clk1n_nc_2clkn_2clkn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1clk1p_nc_2clkp_2clkp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1cs3_nc_2cs0_2ca3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1cs1_nc_2ca5_2ca1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1cs0_nc_2ca3_2cs0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_1cs2_nc_2ca6_2ca0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca2_nc_1cs1_1ca4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0cs1_nc_1ca6_1ca0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca0_nc_1ca5_1ca1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca5_nc_1ca3_1cs0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca7_nc_1ca0_1ca6 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0clk1n_nc_1clkn_1clkn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0clk1p_nc_1clkp_1clkp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca1_nc_1ca2_1ca2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca3_nc_1cs0_1ca3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca9_nc_1ca1_1ca5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0cs0_nc_1ca4_1cs1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0cs3_nc_0ca4_0cs1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca12_nc_0ca5_0ca1 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca10_nc_0cs0_0ca3 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca6_nc_0cs1_0ca4 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca4_nc_0ca0_0ca6 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0clk0n_nc_0clkn_0clkn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0clk0p_nc_0clkp_0clkp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca8_nc_0ca1_0ca5 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0ca11_nc_0ca2_0ca2 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0cs2_nc_0ca3_0cs0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_nc_nc_0ca6_0ca0 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il500_nil500_lp00[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il500_nil500_lp00[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il500_nil500_lp00[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il500_nil500_lp00[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il500_nil500_lp00 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il500_nil500_lp00 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il500_nil500_lp00[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il500_nil500_lp00[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il500_nil500_lp00[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il500_nil500_lp00[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il510_nil502_lp10[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il510_nil502_lp10[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il510_nil502_lp10[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il510_nil502_lp10[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il510_nil502_lp10 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il510_nil502_lp10 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il510_nil502_lp10[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il510_nil502_lp10[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il510_nil502_lp10[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il510_nil502_lp10[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0clk3n_nc_0wckn_0wckn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0clk3p_nc_0wckp_0wckp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0clk2n_nc_1wckn_1wckn 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddr_0clk2p_nc_1wckp_1wckp 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il501_nil501_lp01[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il501_nil501_lp01[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il501_nil501_lp01[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il501_nil501_lp01[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il501_nil501_lp01 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il501_nil501_lp01 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il501_nil501_lp01[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il501_nil501_lp01[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il501_nil501_lp01[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il501_nil501_lp01[7] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il511_nil503_lp11[3] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il511_nil503_lp11[2] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il511_nil503_lp11[1] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il511_nil503_lp11[0] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsp_il511_nil503_lp11 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdqsn_il511_nil503_lp11 0x0;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il511_nil503_lp11[4] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il511_nil503_lp11[5] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il511_nil503_lp11[6] 0x1;";
#pass itpp "rem: peek_signal soc_tb.soc.xxddrdq_il511_nil503_lp11[7] 0x1;";

label "samplepre_all0";
tap_raw_shift : 
ir_tdi = SAMPLEPRE,
dr_tdi = 'b011000000000000000000000000011000000000000000000000000011000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010101010010000001000010000001000010101010100000010000100000010000100000010000100000010000100000010000100000010000100000010000100000010000101010101000000100001000000100001000000100001000000100001010101010000001000010000001000010000001000001000000100000101010101000000100000100000010000010100000010000010101010100000010000010000001000001000000100000100000010000100000010000101010101000000100001000000100000010100100100101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000001000100010001000100000000000000000000000,
dr_tdo = 'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX;
flush;

cycle 50;

label "test_completed";
cycle 10;