m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/fetools/work_area/frontend/Batch_10/Jason_Rodrigues/uvm/ALU_UVM/src
T_opt
!s110 1755856853
V[A<P8M:Oe8jMZmfTdkQhL2
04 3 4 work top fast 0
=1-6805caf5892c-68a83fd5-31e04-3fa9b
o-quiet -auto_acc_if_foreign -work work +acc=npr
Z1 tCvgOpt 0
n@_opt
OE;O;10.6c;65
Yalu_assertions
Z2 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z3 DXx6 mtiUvm 7 uvm_pkg 0 22 oMKUklN?>LE6@MJe7=2><1
Z4 DXx4 work 7 alu_pkg 0 22 UZeB?i5EjRceiVNoSY1AZ2
Z5 DXx4 work 15 alu_top_sv_unit 0 22 3M^7P?[@h6KOY;`JCUT`<0
Z6 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 MJe:ekJg:Dg20`znG9V8^0
I37B[@Dk>_jin?Q^ImWHhW2
Z7 !s105 alu_top_sv_unit
S1
R0
w1755609238
8alu_assertions.sv
Z8 Falu_assertions.sv
L0 5
Z9 OE;L;10.6c;65
Z10 !s108 1755856851.000000
Z11 !s107 alu_assertions.sv|alu_test.sv|alu_sequence.sv|alu_environment.sv|alu_scoreboard.sv|alu_coverage.sv|alu_agent.sv|alu_monitor.sv|alu_driver.sv|alu_sequencer.sv|alu_sequence_item.sv|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|alu_package.sv|alu_interface.sv|alu_design.sv|defines.sv|alu_top.sv|
Z12 !s90 -sv|+acc|+cover|+fcover|-l|alu_top.log|alu_top.sv|
!i113 0
Z13 !s102 +cover
Z14 o-sv +acc +cover +fcover -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
valu_design
R2
R3
R4
R5
R6
r1
!s85 0
31
!i10b 1
!s100 9O9Q>Y@9hR<WeR1kUfB;?1
ISDQc>e2o9Xngab_EdD3L73
R7
S1
R0
w1755608630
8alu_design.sv
Z15 Falu_design.sv
L0 1
R9
R10
R11
R12
!i113 0
R13
R14
R1
Yalu_interface
R2
R3
R4
R5
R6
r1
!s85 0
31
!i10b 1
!s100 eKno>2CnQ2jLH:<ROF]JR0
I>P?6l?=37_9=iC6fn1LKJ3
R7
S1
R0
w1755506441
8alu_interface.sv
Z16 Falu_interface.sv
L0 1
R9
R10
R11
R12
!i113 0
R13
R14
R1
Xalu_pkg
!s115 alu_interface
R2
R3
VUZeB?i5EjRceiVNoSY1AZ2
r1
!s85 0
31
!i10b 1
!s100 0J`_Qk@GI3_NjeC=TKmg12
IUZeB?i5EjRceiVNoSY1AZ2
S1
R0
Z17 w1755856847
Z18 Falu_package.sv
Z19 Fdefines.sv
Falu_sequence_item.sv
Falu_sequencer.sv
Falu_driver.sv
Falu_monitor.sv
Falu_agent.sv
Falu_coverage.sv
Falu_scoreboard.sv
Falu_environment.sv
Falu_sequence.sv
Falu_test.sv
L0 2
R9
R10
R11
R12
!i113 0
R13
R14
R1
Xalu_top_sv_unit
R2
R3
R4
V3M^7P?[@h6KOY;`JCUT`<0
r1
!s85 0
31
!i10b 1
!s100 YAk@TfK<?NThYnS_L8Z483
I3M^7P?[@h6KOY;`JCUT`<0
!i103 1
S1
R0
R17
Z20 8alu_top.sv
Z21 Falu_top.sv
R19
R15
R16
R18
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
F/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
R8
L0 6
R9
R10
R11
R12
!i113 0
R13
R14
R1
vtop
R2
R3
R4
R5
R6
r1
!s85 0
31
!i10b 1
!s100 3D[?^HZD>MEd7=7Q2Ago90
ISl_HhKiUYRW6?:H]0D1om3
R7
S1
R0
w1755856817
R20
R21
L0 8
R9
R10
R11
R12
!i113 0
R13
R14
R1
