module alu (
    input logic [31:0] a,
    input logic [31:0] b,
    input logic [3:0] alu_ctrl, 
    output logic [31:0] result,
    output logic zero
);

always_comb begin 
    case (alu_ctrl)
        4'b0000: result = a & b;  // AND
        4'b0001: result = a | b;  // OR
        4'b0010: result = a + b;  // ADD
        4'b0011: result = a - b;  // SUB
        // Add other RISC-V operations here
        4'b0100: result = a ^ b;  // XOR
        4'b0101: result = a >> b[4:0]; // srl
        4'b0110: result = a << b[4:0]; // sll
        4'b0111: result = a >>> b[4:0]; // sra
        default: result = 32'b0;
    endcase
end


endmodule