

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3'
================================================================
* Date:           Mon Sep  5 13:09:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.469 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_271_3  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   3|      -|      -|    -|
|Expression       |        -|   -|      0|    147|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     51|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    171|    -|
|Register         |        -|   -|    144|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    144|    369|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_9ns_9ns_17_1_1_U201  |mul_9ns_9ns_17_1_1  |        0|   0|  0|  51|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0|  51|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_9s_16ns_16_4_1_U202  |mac_muladd_9ns_9s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_9ns_9s_16ns_16_4_1_U203  |mac_muladd_9ns_9s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_9ns_9s_16ns_16_4_1_U204  |mac_muladd_9ns_9s_16ns_16_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_12_fu_256_p2                    |         +|   0|  0|  17|          10|           1|
    |ret_V_6_fu_422_p2                 |         -|   0|  0|  16|           9|           9|
    |ret_V_7_fu_454_p2                 |         -|   0|  0|  16|           9|           9|
    |ret_V_8_fu_472_p2                 |         -|   0|  0|  16|           9|           9|
    |and_ln285_1_fu_286_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln285_2_fu_280_p2             |       and|   0|  0|   2|           1|           1|
    |ap_condition_219                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_221                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln271_fu_250_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln286_fu_262_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln287_fu_274_p2              |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln300_fu_387_p2              |      icmp|   0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln285_fu_298_p2                |        or|   0|  0|   2|           1|           1|
    |ppalpha_V_fu_397_p3               |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln285_fu_292_p2               |       xor|   0|  0|   2|           2|           1|
    |xor_ln286_fu_268_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 147|         102|          97|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_reg_219  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_rhs_3_reg_199  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_rhs_6_reg_189  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_rhs_reg_209    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_empty_reg_219  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_rhs_3_reg_199  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_rhs_6_reg_189  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_rhs_reg_209    |   9|          2|    8|         16|
    |ap_sig_allocacmp_x_11               |   9|          2|   10|         20|
    |outLayer0_blk_n                     |   9|          2|    1|          2|
    |outLayer1_blk_n                     |   9|          2|    1|          2|
    |p_0_0_0_0_022_out_o                 |   9|          2|    8|         16|
    |p_0_1_0_0_024_out_o                 |   9|          2|    8|         16|
    |p_0_2_0_0_026_out_o                 |   9|          2|    8|         16|
    |srcLayer1Alphax_blk_n               |   9|          2|    1|          2|
    |srcLayer1x_blk_n                    |   9|          2|    1|          2|
    |x_fu_100                            |   9|          2|   10|         20|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 171|         38|  114|        228|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_219  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_rhs_3_reg_199  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_rhs_6_reg_189  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_rhs_reg_209    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_219  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_rhs_3_reg_199  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_rhs_6_reg_189  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_rhs_reg_209    |   8|   0|    8|          0|
    |icmp_ln271_reg_602                  |   1|   0|    1|          0|
    |or_ln285_reg_606                    |   1|   0|    1|          0|
    |rhs_3_reg_199                       |   8|   0|    8|          0|
    |rhs_3_reg_199_pp0_iter3_reg         |   8|   0|    8|          0|
    |rhs_6_reg_189                       |   8|   0|    8|          0|
    |rhs_6_reg_189_pp0_iter3_reg         |   8|   0|    8|          0|
    |rhs_reg_209                         |   8|   0|    8|          0|
    |rhs_reg_209_pp0_iter3_reg           |   8|   0|    8|          0|
    |x_fu_100                            |  10|   0|   10|          0|
    |zext_ln301_cast_reg_597             |   9|   0|   17|          8|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 144|   0|  152|          8|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|outLayer0_dout                  |   in|   24|     ap_fifo|                                               outLayer0|       pointer|
|outLayer0_num_data_valid        |   in|    2|     ap_fifo|                                               outLayer0|       pointer|
|outLayer0_fifo_cap              |   in|    2|     ap_fifo|                                               outLayer0|       pointer|
|outLayer0_empty_n               |   in|    1|     ap_fifo|                                               outLayer0|       pointer|
|outLayer0_read                  |  out|    1|     ap_fifo|                                               outLayer0|       pointer|
|srcLayer1x_dout                 |   in|   24|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1x_num_data_valid       |   in|    2|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1x_fifo_cap             |   in|    2|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1x_empty_n              |   in|    1|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1x_read                 |  out|    1|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1Alphax_dout            |   in|    8|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|srcLayer1Alphax_num_data_valid  |   in|    5|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|srcLayer1Alphax_fifo_cap        |   in|    5|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|srcLayer1Alphax_empty_n         |   in|    1|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|srcLayer1Alphax_read            |  out|    1|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|outLayer1_din                   |  out|   24|     ap_fifo|                                               outLayer1|       pointer|
|outLayer1_num_data_valid        |   in|    2|     ap_fifo|                                               outLayer1|       pointer|
|outLayer1_fifo_cap              |   in|    2|     ap_fifo|                                               outLayer1|       pointer|
|outLayer1_full_n                |   in|    1|     ap_fifo|                                               outLayer1|       pointer|
|outLayer1_write                 |  out|    1|     ap_fifo|                                               outLayer1|       pointer|
|width                           |   in|   10|     ap_none|                                                   width|        scalar|
|zext_ln301                      |   in|    9|     ap_none|                                              zext_ln301|        scalar|
|bkgpix_val_V_2                  |   in|    8|     ap_none|                                          bkgpix_val_V_2|        scalar|
|bkgpix_val_V_1                  |   in|    8|     ap_none|                                          bkgpix_val_V_1|        scalar|
|bkgpix_val_V                    |   in|    8|     ap_none|                                            bkgpix_val_V|        scalar|
|layerStartX                     |   in|   16|     ap_none|                                             layerStartX|        scalar|
|add75                           |   in|   17|     ap_none|                                                   add75|        scalar|
|and_ln285                       |   in|    1|     ap_none|                                               and_ln285|        scalar|
|tobool83_not                    |   in|    1|     ap_none|                                            tobool83_not|        scalar|
|hwReg_layerEnable_load_cast     |   in|    1|     ap_none|                             hwReg_layerEnable_load_cast|        scalar|
|p_0_2_0_0_026_out_i             |   in|    8|     ap_ovld|                                       p_0_2_0_0_026_out|       pointer|
|p_0_2_0_0_026_out_o             |  out|    8|     ap_ovld|                                       p_0_2_0_0_026_out|       pointer|
|p_0_2_0_0_026_out_o_ap_vld      |  out|    1|     ap_ovld|                                       p_0_2_0_0_026_out|       pointer|
|p_0_1_0_0_024_out_i             |   in|    8|     ap_ovld|                                       p_0_1_0_0_024_out|       pointer|
|p_0_1_0_0_024_out_o             |  out|    8|     ap_ovld|                                       p_0_1_0_0_024_out|       pointer|
|p_0_1_0_0_024_out_o_ap_vld      |  out|    1|     ap_ovld|                                       p_0_1_0_0_024_out|       pointer|
|p_0_0_0_0_022_out_i             |   in|    8|     ap_ovld|                                       p_0_0_0_0_022_out|       pointer|
|p_0_0_0_0_022_out_o             |  out|    8|     ap_ovld|                                       p_0_0_0_0_022_out|       pointer|
|p_0_0_0_0_022_out_o_ap_vld      |  out|    1|     ap_ovld|                                       p_0_0_0_0_022_out|       pointer|
+--------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.97>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%hwReg_layerEnable_load_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %hwReg_layerEnable_load_cast"   --->   Operation 10 'read' 'hwReg_layerEnable_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tobool83_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool83_not"   --->   Operation 11 'read' 'tobool83_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%and_ln285_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln285"   --->   Operation 12 'read' 'and_ln285_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add75_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add75"   --->   Operation 13 'read' 'add75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layerStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layerStartX"   --->   Operation 14 'read' 'layerStartX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bkgpix_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bkgpix_val_V"   --->   Operation 15 'read' 'bkgpix_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bkgpix_val_V_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bkgpix_val_V_1"   --->   Operation 16 'read' 'bkgpix_val_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bkgpix_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bkgpix_val_V_2"   --->   Operation 17 'read' 'bkgpix_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln301_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln301"   --->   Operation 18 'read' 'zext_ln301_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%width_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %width"   --->   Operation 19 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln301_cast = zext i9 %zext_ln301_read"   --->   Operation 20 'zext' 'zext_ln301_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1x, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %srcLayer1Alphax, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %x"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_11 = load i10 %x" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 27 'load' 'x_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i10 %x_11" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 28 'zext' 'zext_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln271_1 = zext i10 %x_11" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 29 'zext' 'zext_ln271_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%icmp_ln271 = icmp_eq  i10 %x_11, i10 %width_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 30 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.12ns)   --->   "%x_12 = add i10 %x_11, i10 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 31 'add' 'x_12' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %for.body55.split, void %for.inc151.loopexit.exitStub" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 32 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln275 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_38" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:275]   --->   Operation 33 'specpipeline' 'specpipeline_ln275' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:241]   --->   Operation 34 'specloopname' 'specloopname_ln241' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%br_ln277 = br i1 %hwReg_layerEnable_load_cast_read, void %for.body.i, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:277]   --->   Operation 35 'br' 'br_ln277' <Predicate = (!icmp_ln271)> <Delay = 1.61>
ST_1 : Operation 36 [1/1] (2.38ns)   --->   "%icmp_ln286 = icmp_ult  i16 %zext_ln271, i16 %layerStartX_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:286]   --->   Operation 36 'icmp' 'icmp_ln286' <Predicate = (!icmp_ln271)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln285)   --->   "%xor_ln286 = xor i1 %icmp_ln286, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:286]   --->   Operation 37 'xor' 'xor_ln286' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.38ns)   --->   "%icmp_ln287 = icmp_ult  i17 %zext_ln271_1, i17 %add75_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:287]   --->   Operation 38 'icmp' 'icmp_ln287' <Predicate = (!icmp_ln271)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln285)   --->   "%and_ln285_2 = and i1 %and_ln285_read, i1 %icmp_ln287" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 39 'and' 'and_ln285_2' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln285)   --->   "%and_ln285_1 = and i1 %and_ln285_2, i1 %xor_ln286" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 40 'and' 'and_ln285_1' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln285)   --->   "%xor_ln285 = xor i1 %and_ln285_1, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 41 'xor' 'xor_ln285' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln285 = or i1 %tobool83_not_read, i1 %xor_ln285" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 42 'or' 'or_ln285' <Predicate = (!icmp_ln271)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%br_ln285 = br i1 %or_ln285, void %if.then84, void %for.body90" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 43 'br' 'br_ln285' <Predicate = (!icmp_ln271)> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln271 = store i10 %x_12, i10 %x" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 44 'store' 'store_ln271' <Predicate = (!icmp_ln271)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 45 [1/1] (3.90ns)   --->   "%outLayer0_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %outLayer0" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'outLayer0_read' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %outLayer0_read" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %outLayer0_read, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'trunc_ln145_5' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %outLayer0_read, i32 16, i32 23" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'trunc_ln145_6' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.61ns)   --->   "%br_ln278 = br void %for.body.i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:278]   --->   Operation 49 'br' 'br_ln278' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 1.61>
ST_2 : Operation 50 [1/1] (3.90ns)   --->   "%srcLayer1x_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcLayer1x" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'read' 'srcLayer1x_read' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = trunc i24 %srcLayer1x_read" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'trunc' 'trunc_ln145_1' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcLayer1x_read, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_8' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcLayer1x_read, i32 16, i32 23" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_9' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.67ns)   --->   "%srcLayer1Alphax_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %srcLayer1Alphax" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'srcLayer1Alphax_read' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 3.67> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln295 = store i8 %trunc_ln145_9, i8 %p_0_2_0_0_026_out" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:295]   --->   Operation 55 'store' 'store_ln295' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln295 = store i8 %trunc_ln145_8, i8 %p_0_1_0_0_024_out" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:295]   --->   Operation 56 'store' 'store_ln295' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln295 = store i8 %trunc_ln145_1, i8 %p_0_0_0_0_022_out" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:295]   --->   Operation 57 'store' 'store_ln295' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.61ns)   --->   "%br_ln295 = br void %for.body90" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:295]   --->   Operation 58 'br' 'br_ln295' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 8.46>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_6 = phi i8 %trunc_ln145_6, void %if.then, i8 %bkgpix_val_V_2_read, void %for.body55.split" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'phi' 'rhs_6' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_3 = phi i8 %trunc_ln145_5, void %if.then, i8 %bkgpix_val_V_1_read, void %for.body55.split" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'phi' 'rhs_3' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%rhs = phi i8 %trunc_ln145, void %if.then, i8 %bkgpix_val_V_read, void %for.body55.split" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'phi' 'rhs' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty = phi i8 %srcLayer1Alphax_read, void %if.then84, i8 0, void %for.body.i" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%lhs = load i8 %p_0_0_0_0_022_out"   --->   Operation 63 'load' 'lhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_1 = load i8 %p_0_1_0_0_024_out"   --->   Operation 64 'load' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_2 = load i8 %p_0_2_0_0_026_out"   --->   Operation 65 'load' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.47ns)   --->   "%icmp_ln300 = icmp_eq  i8 %empty, i8 255" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:300]   --->   Operation 66 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i8 %empty"   --->   Operation 67 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.08ns)   --->   "%ppalpha_V = select i1 %icmp_ln300, i9 256, i9 %zext_ln260"   --->   Operation 68 'select' 'ppalpha_V' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln301_1 = zext i9 %ppalpha_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:301]   --->   Operation 69 'zext' 'zext_ln301_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (4.46ns)   --->   "%mul_ln301 = mul i17 %zext_ln301_cast, i17 %zext_ln301_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:301]   --->   Operation 70 'mul' 'mul_ln301' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %lhs"   --->   Operation 71 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i8 %rhs"   --->   Operation 72 'zext' 'zext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.11ns)   --->   "%ret_V_6 = sub i9 %zext_ln232, i9 %zext_ln232_1"   --->   Operation 73 'sub' 'ret_V_6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %mul_ln301, i32 8, i32 16"   --->   Operation 74 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i9 %tmp"   --->   Operation 75 'zext' 'zext_ln1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i9 %ret_V_6"   --->   Operation 76 'sext' 'sext_ln1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [3/3] (1.45ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln232 = mul i16 %zext_ln1540, i16 %sext_ln1540"   --->   Operation 77 'mul' 'mul_ln232' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i8 %lhs_1"   --->   Operation 78 'zext' 'zext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i8 %rhs_3"   --->   Operation 79 'zext' 'zext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.11ns)   --->   "%ret_V_7 = sub i9 %zext_ln232_2, i9 %zext_ln232_3"   --->   Operation 80 'sub' 'ret_V_7' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i9 %ret_V_7"   --->   Operation 81 'sext' 'sext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [3/3] (1.45ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln232_1 = mul i16 %zext_ln1540, i16 %sext_ln1540_1"   --->   Operation 82 'mul' 'mul_ln232_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln232_4 = zext i8 %lhs_2"   --->   Operation 83 'zext' 'zext_ln232_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln232_5 = zext i8 %rhs_6"   --->   Operation 84 'zext' 'zext_ln232_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.11ns)   --->   "%ret_V_8 = sub i9 %zext_ln232_4, i9 %zext_ln232_5"   --->   Operation 85 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i9 %ret_V_8"   --->   Operation 86 'sext' 'sext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [3/3] (1.45ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln232_2 = mul i16 %zext_ln1540, i16 %sext_ln1540_2"   --->   Operation 87 'mul' 'mul_ln232_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 88 [2/3] (1.45ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln232 = mul i16 %zext_ln1540, i16 %sext_ln1540"   --->   Operation 88 'mul' 'mul_ln232' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [2/3] (1.45ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln232_1 = mul i16 %zext_ln1540, i16 %sext_ln1540_1"   --->   Operation 89 'mul' 'mul_ln232_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [2/3] (1.45ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln232_2 = mul i16 %zext_ln1540, i16 %sext_ln1540_2"   --->   Operation 90 'mul' 'mul_ln232_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:308]   --->   Operation 91 'bitconcatenate' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln232 = mul i16 %zext_ln1540, i16 %sext_ln1540"   --->   Operation 92 'mul' 'mul_ln232' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i16 %mul_ln232, i16 %rhs_2"   --->   Operation 93 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%rhs_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs_3, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:308]   --->   Operation 94 'bitconcatenate' 'rhs_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln232_1 = mul i16 %zext_ln1540, i16 %sext_ln1540_1"   --->   Operation 95 'mul' 'mul_ln232_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_3 = add i16 %mul_ln232_1, i16 %rhs_5"   --->   Operation 96 'add' 'ret_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs_6, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:308]   --->   Operation 97 'bitconcatenate' 'rhs_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln232_2 = mul i16 %zext_ln1540, i16 %sext_ln1540_2"   --->   Operation 98 'mul' 'mul_ln232_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i16 %mul_ln232_2, i16 %rhs_8"   --->   Operation 99 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln271)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.00>
ST_6 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i16 %mul_ln232, i16 %rhs_2"   --->   Operation 100 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V, i32 8, i32 15"   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_3 = add i16 %mul_ln232_1, i16 %rhs_5"   --->   Operation 102 'add' 'ret_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V_3, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i16 %mul_ln232_2, i16 %rhs_8"   --->   Operation 104 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V_5, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %trunc_ln2, i8 %tmp_1, i8 %trunc_ln1" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (3.90ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outLayer1, i24 %p_0" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln271 = br void %for.body55" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 108 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln301]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLayer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bkgpix_val_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bkgpix_val_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bkgpix_val_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layerStartX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and_ln285]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tobool83_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hwReg_layerEnable_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLayer0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer1x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer1Alphax]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_0_2_0_0_026_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_024_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_022_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                (alloca        ) [ 0100000]
hwReg_layerEnable_load_cast_read (read          ) [ 0111111]
tobool83_not_read                (read          ) [ 0000000]
and_ln285_read                   (read          ) [ 0000000]
add75_read                       (read          ) [ 0000000]
layerStartX_read                 (read          ) [ 0000000]
bkgpix_val_V_read                (read          ) [ 0111000]
bkgpix_val_V_1_read              (read          ) [ 0111000]
bkgpix_val_V_2_read              (read          ) [ 0111000]
zext_ln301_read                  (read          ) [ 0000000]
width_read                       (read          ) [ 0000000]
zext_ln301_cast                  (zext          ) [ 0111000]
specinterface_ln0                (specinterface ) [ 0000000]
specinterface_ln0                (specinterface ) [ 0000000]
specinterface_ln0                (specinterface ) [ 0000000]
specinterface_ln0                (specinterface ) [ 0000000]
store_ln0                        (store         ) [ 0000000]
br_ln0                           (br            ) [ 0000000]
x_11                             (load          ) [ 0000000]
zext_ln271                       (zext          ) [ 0000000]
zext_ln271_1                     (zext          ) [ 0000000]
icmp_ln271                       (icmp          ) [ 0111111]
x_12                             (add           ) [ 0000000]
br_ln271                         (br            ) [ 0000000]
specpipeline_ln275               (specpipeline  ) [ 0000000]
specloopname_ln241               (specloopname  ) [ 0000000]
br_ln277                         (br            ) [ 0111000]
icmp_ln286                       (icmp          ) [ 0000000]
xor_ln286                        (xor           ) [ 0000000]
icmp_ln287                       (icmp          ) [ 0000000]
and_ln285_2                      (and           ) [ 0000000]
and_ln285_1                      (and           ) [ 0000000]
xor_ln285                        (xor           ) [ 0000000]
or_ln285                         (or            ) [ 0111111]
br_ln285                         (br            ) [ 0111000]
store_ln271                      (store         ) [ 0000000]
outLayer0_read                   (read          ) [ 0000000]
trunc_ln145                      (trunc         ) [ 0111000]
trunc_ln145_5                    (partselect    ) [ 0111000]
trunc_ln145_6                    (partselect    ) [ 0111000]
br_ln278                         (br            ) [ 0111000]
srcLayer1x_read                  (read          ) [ 0000000]
trunc_ln145_1                    (trunc         ) [ 0000000]
trunc_ln145_8                    (partselect    ) [ 0000000]
trunc_ln145_9                    (partselect    ) [ 0000000]
srcLayer1Alphax_read             (read          ) [ 0111000]
store_ln295                      (store         ) [ 0000000]
store_ln295                      (store         ) [ 0000000]
store_ln295                      (store         ) [ 0000000]
br_ln295                         (br            ) [ 0111000]
rhs_6                            (phi           ) [ 0101110]
rhs_3                            (phi           ) [ 0101110]
rhs                              (phi           ) [ 0101110]
empty                            (phi           ) [ 0101000]
lhs                              (load          ) [ 0000000]
lhs_1                            (load          ) [ 0000000]
lhs_2                            (load          ) [ 0000000]
icmp_ln300                       (icmp          ) [ 0000000]
zext_ln260                       (zext          ) [ 0000000]
ppalpha_V                        (select        ) [ 0000000]
zext_ln301_1                     (zext          ) [ 0000000]
mul_ln301                        (mul           ) [ 0000000]
zext_ln232                       (zext          ) [ 0000000]
zext_ln232_1                     (zext          ) [ 0000000]
ret_V_6                          (sub           ) [ 0000000]
tmp                              (partselect    ) [ 0000000]
zext_ln1540                      (zext          ) [ 0100110]
sext_ln1540                      (sext          ) [ 0100110]
zext_ln232_2                     (zext          ) [ 0000000]
zext_ln232_3                     (zext          ) [ 0000000]
ret_V_7                          (sub           ) [ 0000000]
sext_ln1540_1                    (sext          ) [ 0100110]
zext_ln232_4                     (zext          ) [ 0000000]
zext_ln232_5                     (zext          ) [ 0000000]
ret_V_8                          (sub           ) [ 0000000]
sext_ln1540_2                    (sext          ) [ 0100110]
rhs_2                            (bitconcatenate) [ 0100001]
mul_ln232                        (mul           ) [ 0100001]
rhs_5                            (bitconcatenate) [ 0100001]
mul_ln232_1                      (mul           ) [ 0100001]
rhs_8                            (bitconcatenate) [ 0100001]
mul_ln232_2                      (mul           ) [ 0100001]
ret_V                            (add           ) [ 0000000]
trunc_ln1                        (partselect    ) [ 0000000]
ret_V_3                          (add           ) [ 0000000]
tmp_1                            (partselect    ) [ 0000000]
ret_V_5                          (add           ) [ 0000000]
trunc_ln2                        (partselect    ) [ 0000000]
p_0                              (bitconcatenate) [ 0000000]
write_ln174                      (write         ) [ 0000000]
br_ln271                         (br            ) [ 0000000]
ret_ln0                          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln301">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outLayer1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bkgpix_val_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bkgpix_val_V_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bkgpix_val_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bkgpix_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bkgpix_val_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bkgpix_val_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layerStartX">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerStartX"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add75">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add75"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="and_ln285">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and_ln285"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tobool83_not">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tobool83_not"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="hwReg_layerEnable_load_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_layerEnable_load_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outLayer0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="srcLayer1x">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1x"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="srcLayer1Alphax">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1Alphax"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_0_2_0_0_026_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_026_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_0_1_0_0_024_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_024_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_0_0_0_0_022_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_022_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="x_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="hwReg_layerEnable_load_cast_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwReg_layerEnable_load_cast_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tobool83_not_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tobool83_not_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="and_ln285_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and_ln285_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add75_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="0" index="1" bw="17" slack="0"/>
<pin id="125" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add75_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="layerStartX_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerStartX_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bkgpix_val_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bkgpix_val_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bkgpix_val_V_1_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bkgpix_val_V_1_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bkgpix_val_V_2_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bkgpix_val_V_2_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln301_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln301_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="width_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="outLayer0_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="0"/>
<pin id="167" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outLayer0_read/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="srcLayer1x_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="0"/>
<pin id="173" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcLayer1x_read/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="srcLayer1Alphax_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcLayer1Alphax_read/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln174_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="24" slack="0"/>
<pin id="185" dir="0" index="2" bw="24" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="rhs_6_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2"/>
<pin id="191" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rhs_6 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="rhs_6_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="8" slack="2"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_6/3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="rhs_3_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="2"/>
<pin id="201" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rhs_3 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="rhs_3_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="8" slack="2"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_3/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="rhs_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2"/>
<pin id="211" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="rhs_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="8" slack="2"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="empty_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2"/>
<pin id="221" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="empty_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="2"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln301_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln0_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="x_11_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_11/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln271_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln271/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln271_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln271_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln271_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="10" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="x_12_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_12/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln286_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln286/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="xor_ln286_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln286/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln287_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="17" slack="0"/>
<pin id="276" dir="0" index="1" bw="17" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln287/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="and_ln285_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285_2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="and_ln285_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln285_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln285/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln285_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln285/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln271_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="10" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln271/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln145_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="24" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln145_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="24" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="0" index="3" bw="5" slack="0"/>
<pin id="318" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_5/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln145_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="24" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="0" index="3" bw="6" slack="0"/>
<pin id="328" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_6/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln145_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln145_8_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="24" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="0"/>
<pin id="341" dir="0" index="3" bw="5" slack="0"/>
<pin id="342" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_8/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln145_9_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="24" slack="0"/>
<pin id="350" dir="0" index="2" bw="6" slack="0"/>
<pin id="351" dir="0" index="3" bw="6" slack="0"/>
<pin id="352" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_9/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln295_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln295_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln295_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="lhs_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="lhs_1_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_1/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="lhs_2_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_2/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln300_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln260_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="ppalpha_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="0" index="2" bw="9" slack="0"/>
<pin id="401" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ppalpha_V/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln301_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="mul_ln301_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="2"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln301/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln232_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln232_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_1/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="ret_V_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="0" index="1" bw="17" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln1540_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln1540_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln232_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_2/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln232_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_3/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="ret_V_7_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_7/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln1540_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln232_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_4/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln232_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_5/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="ret_V_8_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln1540_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="0"/>
<pin id="480" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_2/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="rhs_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="2"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_2/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="rhs_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="2"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_5/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="rhs_8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="2"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_8/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="0" index="3" bw="5" slack="0"/>
<pin id="511" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="16" slack="0"/>
<pin id="518" dir="0" index="2" bw="5" slack="0"/>
<pin id="519" dir="0" index="3" bw="5" slack="0"/>
<pin id="520" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="0" index="3" bw="5" slack="0"/>
<pin id="529" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_0_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="24" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="0" index="2" bw="8" slack="0"/>
<pin id="537" dir="0" index="3" bw="8" slack="0"/>
<pin id="538" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/6 "/>
</bind>
</comp>

<comp id="544" class="1007" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="0" index="1" bw="9" slack="0"/>
<pin id="547" dir="0" index="2" bw="16" slack="0"/>
<pin id="548" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln232/3 ret_V/5 "/>
</bind>
</comp>

<comp id="553" class="1007" name="grp_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="9" slack="0"/>
<pin id="555" dir="0" index="1" bw="9" slack="0"/>
<pin id="556" dir="0" index="2" bw="16" slack="0"/>
<pin id="557" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln232_1/3 ret_V_3/5 "/>
</bind>
</comp>

<comp id="562" class="1007" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="0" index="1" bw="9" slack="0"/>
<pin id="565" dir="0" index="2" bw="16" slack="0"/>
<pin id="566" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln232_2/3 ret_V_5/5 "/>
</bind>
</comp>

<comp id="571" class="1005" name="x_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="578" class="1005" name="hwReg_layerEnable_load_cast_read_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hwReg_layerEnable_load_cast_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="bkgpix_val_V_read_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="2"/>
<pin id="584" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="bkgpix_val_V_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="bkgpix_val_V_1_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="2"/>
<pin id="589" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="bkgpix_val_V_1_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="bkgpix_val_V_2_read_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="2"/>
<pin id="594" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="bkgpix_val_V_2_read "/>
</bind>
</comp>

<comp id="597" class="1005" name="zext_ln301_cast_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="17" slack="2"/>
<pin id="599" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln301_cast "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln271_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln271 "/>
</bind>
</comp>

<comp id="606" class="1005" name="or_ln285_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln285 "/>
</bind>
</comp>

<comp id="610" class="1005" name="trunc_ln145_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="615" class="1005" name="trunc_ln145_5_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_5 "/>
</bind>
</comp>

<comp id="620" class="1005" name="trunc_ln145_6_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="1"/>
<pin id="622" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_6 "/>
</bind>
</comp>

<comp id="625" class="1005" name="srcLayer1Alphax_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcLayer1Alphax_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="zext_ln1540_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540 "/>
</bind>
</comp>

<comp id="637" class="1005" name="sext_ln1540_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540 "/>
</bind>
</comp>

<comp id="642" class="1005" name="sext_ln1540_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="1"/>
<pin id="644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="sext_ln1540_2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="1"/>
<pin id="649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="rhs_2_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="1"/>
<pin id="654" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="rhs_5_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="1"/>
<pin id="659" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs_5 "/>
</bind>
</comp>

<comp id="662" class="1005" name="rhs_8_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="1"/>
<pin id="664" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="82" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="98" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="198"><net_src comp="192" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="208"><net_src comp="202" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="218"><net_src comp="212" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="152" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="239" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="158" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="239" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="242" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="128" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="246" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="122" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="116" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="268" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="110" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="256" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="164" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="72" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="164" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="76" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="164" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="78" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="80" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="170" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="72" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="170" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="74" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="76" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="72" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="170" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="78" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="80" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="361"><net_src comp="347" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="28" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="337" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="30" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="333" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="32" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="28" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="223" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="86" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="223" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="387" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="88" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="375" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="212" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="414" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="90" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="409" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="74" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="422" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="379" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="202" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="446" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="383" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="192" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="464" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="92" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="209" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="84" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="92" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="199" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="84" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="189" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="84" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="512"><net_src comp="94" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="521"><net_src comp="94" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="74" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="94" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="532"><net_src comp="76" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="539"><net_src comp="96" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="524" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="515" pin="4"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="506" pin="4"/><net_sink comp="533" pin=3"/></net>

<net id="543"><net_src comp="533" pin="4"/><net_sink comp="182" pin=2"/></net>

<net id="549"><net_src comp="438" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="442" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="482" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="544" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="558"><net_src comp="438" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="460" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="490" pin="3"/><net_sink comp="553" pin=2"/></net>

<net id="561"><net_src comp="553" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="567"><net_src comp="438" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="478" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="498" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="570"><net_src comp="562" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="574"><net_src comp="100" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="581"><net_src comp="104" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="134" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="590"><net_src comp="140" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="595"><net_src comp="146" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="600"><net_src comp="230" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="605"><net_src comp="250" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="298" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="309" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="618"><net_src comp="313" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="623"><net_src comp="323" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="628"><net_src comp="176" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="633"><net_src comp="438" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="640"><net_src comp="442" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="645"><net_src comp="460" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="650"><net_src comp="478" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="655"><net_src comp="482" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="660"><net_src comp="490" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="665"><net_src comp="498" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="562" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLayer1 | {6 }
	Port: outLayer0 | {}
	Port: srcLayer1x | {}
	Port: srcLayer1Alphax | {}
	Port: p_0_2_0_0_026_out | {2 }
	Port: p_0_1_0_0_024_out | {2 }
	Port: p_0_0_0_0_022_out | {2 }
 - Input state : 
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : width | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : zext_ln301 | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : outLayer1 | {}
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : bkgpix_val_V_2 | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : bkgpix_val_V_1 | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : bkgpix_val_V | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : layerStartX | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : add75 | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : and_ln285 | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : tobool83_not | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : hwReg_layerEnable_load_cast | {1 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : outLayer0 | {2 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : srcLayer1x | {2 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : srcLayer1Alphax | {2 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : p_0_2_0_0_026_out | {3 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : p_0_1_0_0_024_out | {3 }
	Port: v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3 : p_0_0_0_0_022_out | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_11 : 1
		zext_ln271 : 2
		zext_ln271_1 : 2
		icmp_ln271 : 2
		x_12 : 2
		br_ln271 : 3
		icmp_ln286 : 3
		xor_ln286 : 4
		icmp_ln287 : 3
		and_ln285_2 : 4
		and_ln285_1 : 4
		xor_ln285 : 4
		or_ln285 : 4
		br_ln285 : 4
		store_ln271 : 3
	State 2
		store_ln295 : 1
		store_ln295 : 1
		store_ln295 : 1
	State 3
		icmp_ln300 : 1
		zext_ln260 : 1
		ppalpha_V : 2
		zext_ln301_1 : 3
		mul_ln301 : 4
		zext_ln232 : 1
		zext_ln232_1 : 1
		ret_V_6 : 2
		tmp : 5
		zext_ln1540 : 6
		sext_ln1540 : 3
		mul_ln232 : 7
		zext_ln232_2 : 1
		zext_ln232_3 : 1
		ret_V_7 : 2
		sext_ln1540_1 : 3
		mul_ln232_1 : 7
		zext_ln232_4 : 1
		zext_ln232_5 : 1
		ret_V_8 : 2
		sext_ln1540_2 : 3
		mul_ln232_2 : 7
	State 4
	State 5
		ret_V : 1
		ret_V_3 : 1
		ret_V_5 : 1
	State 6
		trunc_ln1 : 1
		tmp_1 : 1
		trunc_ln2 : 1
		p_0 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|    mul   |               mul_ln301_fu_409               |    0    |    0    |    51   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               icmp_ln271_fu_250              |    0    |    0    |    11   |
|   icmp   |               icmp_ln286_fu_262              |    0    |    0    |    13   |
|          |               icmp_ln287_fu_274              |    0    |    0    |    13   |
|          |               icmp_ln300_fu_387              |    0    |    0    |    11   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                ret_V_6_fu_422                |    0    |    0    |    15   |
|    sub   |                ret_V_7_fu_454                |    0    |    0    |    15   |
|          |                ret_V_8_fu_472                |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|    add   |                  x_12_fu_256                 |    0    |    0    |    17   |
|----------|----------------------------------------------|---------|---------|---------|
|  select  |               ppalpha_V_fu_397               |    0    |    0    |    9    |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |               xor_ln286_fu_268               |    0    |    0    |    2    |
|          |               xor_ln285_fu_292               |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|
|    and   |              and_ln285_2_fu_280              |    0    |    0    |    2    |
|          |              and_ln285_1_fu_286              |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_544                  |    1    |    0    |    0    |
|  muladd  |                  grp_fu_553                  |    1    |    0    |    0    |
|          |                  grp_fu_562                  |    1    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|    or    |                or_ln285_fu_298               |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|
|          | hwReg_layerEnable_load_cast_read_read_fu_104 |    0    |    0    |    0    |
|          |         tobool83_not_read_read_fu_110        |    0    |    0    |    0    |
|          |          and_ln285_read_read_fu_116          |    0    |    0    |    0    |
|          |            add75_read_read_fu_122            |    0    |    0    |    0    |
|          |         layerStartX_read_read_fu_128         |    0    |    0    |    0    |
|          |         bkgpix_val_V_read_read_fu_134        |    0    |    0    |    0    |
|   read   |        bkgpix_val_V_1_read_read_fu_140       |    0    |    0    |    0    |
|          |        bkgpix_val_V_2_read_read_fu_146       |    0    |    0    |    0    |
|          |          zext_ln301_read_read_fu_152         |    0    |    0    |    0    |
|          |            width_read_read_fu_158            |    0    |    0    |    0    |
|          |          outLayer0_read_read_fu_164          |    0    |    0    |    0    |
|          |          srcLayer1x_read_read_fu_170         |    0    |    0    |    0    |
|          |       srcLayer1Alphax_read_read_fu_176       |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   write  |           write_ln174_write_fu_182           |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |            zext_ln301_cast_fu_230            |    0    |    0    |    0    |
|          |               zext_ln271_fu_242              |    0    |    0    |    0    |
|          |              zext_ln271_1_fu_246             |    0    |    0    |    0    |
|          |               zext_ln260_fu_393              |    0    |    0    |    0    |
|          |              zext_ln301_1_fu_405             |    0    |    0    |    0    |
|   zext   |               zext_ln232_fu_414              |    0    |    0    |    0    |
|          |              zext_ln232_1_fu_418             |    0    |    0    |    0    |
|          |              zext_ln1540_fu_438              |    0    |    0    |    0    |
|          |              zext_ln232_2_fu_446             |    0    |    0    |    0    |
|          |              zext_ln232_3_fu_450             |    0    |    0    |    0    |
|          |              zext_ln232_4_fu_464             |    0    |    0    |    0    |
|          |              zext_ln232_5_fu_468             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |              trunc_ln145_fu_309              |    0    |    0    |    0    |
|          |             trunc_ln145_1_fu_333             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |             trunc_ln145_5_fu_313             |    0    |    0    |    0    |
|          |             trunc_ln145_6_fu_323             |    0    |    0    |    0    |
|          |             trunc_ln145_8_fu_337             |    0    |    0    |    0    |
|partselect|             trunc_ln145_9_fu_347             |    0    |    0    |    0    |
|          |                  tmp_fu_428                  |    0    |    0    |    0    |
|          |               trunc_ln1_fu_506               |    0    |    0    |    0    |
|          |                 tmp_1_fu_515                 |    0    |    0    |    0    |
|          |               trunc_ln2_fu_524               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              sext_ln1540_fu_442              |    0    |    0    |    0    |
|   sext   |             sext_ln1540_1_fu_460             |    0    |    0    |    0    |
|          |             sext_ln1540_2_fu_478             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 rhs_2_fu_482                 |    0    |    0    |    0    |
|bitconcatenate|                 rhs_5_fu_490                 |    0    |    0    |    0    |
|          |                 rhs_8_fu_498                 |    0    |    0    |    0    |
|          |                  p_0_fu_533                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    3    |    0    |   180   |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|       bkgpix_val_V_1_read_reg_587      |    8   |
|       bkgpix_val_V_2_read_reg_592      |    8   |
|        bkgpix_val_V_read_reg_582       |    8   |
|              empty_reg_219             |    8   |
|hwReg_layerEnable_load_cast_read_reg_578|    1   |
|           icmp_ln271_reg_602           |    1   |
|            or_ln285_reg_606            |    1   |
|              rhs_2_reg_652             |   16   |
|              rhs_3_reg_199             |    8   |
|              rhs_5_reg_657             |   16   |
|              rhs_6_reg_189             |    8   |
|              rhs_8_reg_662             |   16   |
|               rhs_reg_209              |    8   |
|          sext_ln1540_1_reg_642         |   16   |
|          sext_ln1540_2_reg_647         |   16   |
|           sext_ln1540_reg_637          |   16   |
|      srcLayer1Alphax_read_reg_625      |    8   |
|          trunc_ln145_5_reg_615         |    8   |
|          trunc_ln145_6_reg_620         |    8   |
|           trunc_ln145_reg_610          |    8   |
|                x_reg_571               |   10   |
|           zext_ln1540_reg_630          |   16   |
|         zext_ln301_cast_reg_597        |   17   |
+----------------------------------------+--------+
|                  Total                 |   230  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_544 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_544 |  p1  |   3  |   9  |   27   ||    13   |
| grp_fu_553 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_553 |  p1  |   3  |   9  |   27   ||    13   |
| grp_fu_562 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_562 |  p1  |   3  |   9  |   27   ||    13   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   135  || 9.75729 ||    66   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   66   |
|  Register |    -   |    -   |   230  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   230  |   246  |
+-----------+--------+--------+--------+--------+
