{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633453043598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633453043608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 18:57:23 2021 " "Processing started: Tue Oct 05 18:57:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633453043608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633453043608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HEX -c HEX " "Command: quartus_map --read_settings_files=on --write_settings_files=off HEX -c HEX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633453043608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633453044143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633453044143 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "seg_a HEX.v(34) " "Verilog HDL error at HEX.v(34): object seg_a declared in a list of port declarations cannot be redeclared within the module body" {  } { { "HEX.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica 1/Practica 1/Ejercicio7_HEX2_7SEG/HEX.v" 34 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1633453051329 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "seg_b HEX.v(35) " "Verilog HDL error at HEX.v(35): object seg_b declared in a list of port declarations cannot be redeclared within the module body" {  } { { "HEX.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica 1/Practica 1/Ejercicio7_HEX2_7SEG/HEX.v" 35 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1633453051329 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "seg_c HEX.v(36) " "Verilog HDL error at HEX.v(36): object seg_c declared in a list of port declarations cannot be redeclared within the module body" {  } { { "HEX.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica 1/Practica 1/Ejercicio7_HEX2_7SEG/HEX.v" 36 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1633453051329 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "seg_d HEX.v(37) " "Verilog HDL error at HEX.v(37): object seg_d declared in a list of port declarations cannot be redeclared within the module body" {  } { { "HEX.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica 1/Practica 1/Ejercicio7_HEX2_7SEG/HEX.v" 37 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1633453051329 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "seg_e HEX.v(38) " "Verilog HDL error at HEX.v(38): object seg_e declared in a list of port declarations cannot be redeclared within the module body" {  } { { "HEX.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica 1/Practica 1/Ejercicio7_HEX2_7SEG/HEX.v" 38 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1633453051329 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "seg_f HEX.v(39) " "Verilog HDL error at HEX.v(39): object seg_f declared in a list of port declarations cannot be redeclared within the module body" {  } { { "HEX.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica 1/Practica 1/Ejercicio7_HEX2_7SEG/HEX.v" 39 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1633453051329 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "seg_g HEX.v(40) " "Verilog HDL error at HEX.v(40): object seg_g declared in a list of port declarations cannot be redeclared within the module body" {  } { { "HEX.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica 1/Practica 1/Ejercicio7_HEX2_7SEG/HEX.v" 40 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1633453051329 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "HEX HEX.v(1) " "Ignored design unit \"HEX\" at HEX.v(1) due to previous errors" {  } { { "HEX.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica 1/Practica 1/Ejercicio7_HEX2_7SEG/HEX.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1633453051329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 0 0 " "Found 0 design units, including 0 entities, in source file hex.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633453051329 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633453051845 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 05 18:57:31 2021 " "Processing ended: Tue Oct 05 18:57:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633453051845 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633453051845 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633453051845 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633453051845 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633453052657 ""}
