// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pooling2d_cl_array_array_ap_fixed_32u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        data_V_data_4_V_dout,
        data_V_data_4_V_empty_n,
        data_V_data_4_V_read,
        data_V_data_5_V_dout,
        data_V_data_5_V_empty_n,
        data_V_data_5_V_read,
        data_V_data_6_V_dout,
        data_V_data_6_V_empty_n,
        data_V_data_6_V_read,
        data_V_data_7_V_dout,
        data_V_data_7_V_empty_n,
        data_V_data_7_V_read,
        data_V_data_8_V_dout,
        data_V_data_8_V_empty_n,
        data_V_data_8_V_read,
        data_V_data_9_V_dout,
        data_V_data_9_V_empty_n,
        data_V_data_9_V_read,
        data_V_data_10_V_dout,
        data_V_data_10_V_empty_n,
        data_V_data_10_V_read,
        data_V_data_11_V_dout,
        data_V_data_11_V_empty_n,
        data_V_data_11_V_read,
        data_V_data_12_V_dout,
        data_V_data_12_V_empty_n,
        data_V_data_12_V_read,
        data_V_data_13_V_dout,
        data_V_data_13_V_empty_n,
        data_V_data_13_V_read,
        data_V_data_14_V_dout,
        data_V_data_14_V_empty_n,
        data_V_data_14_V_read,
        data_V_data_15_V_dout,
        data_V_data_15_V_empty_n,
        data_V_data_15_V_read,
        data_V_data_16_V_dout,
        data_V_data_16_V_empty_n,
        data_V_data_16_V_read,
        data_V_data_17_V_dout,
        data_V_data_17_V_empty_n,
        data_V_data_17_V_read,
        data_V_data_18_V_dout,
        data_V_data_18_V_empty_n,
        data_V_data_18_V_read,
        data_V_data_19_V_dout,
        data_V_data_19_V_empty_n,
        data_V_data_19_V_read,
        data_V_data_20_V_dout,
        data_V_data_20_V_empty_n,
        data_V_data_20_V_read,
        data_V_data_21_V_dout,
        data_V_data_21_V_empty_n,
        data_V_data_21_V_read,
        data_V_data_22_V_dout,
        data_V_data_22_V_empty_n,
        data_V_data_22_V_read,
        data_V_data_23_V_dout,
        data_V_data_23_V_empty_n,
        data_V_data_23_V_read,
        data_V_data_24_V_dout,
        data_V_data_24_V_empty_n,
        data_V_data_24_V_read,
        data_V_data_25_V_dout,
        data_V_data_25_V_empty_n,
        data_V_data_25_V_read,
        data_V_data_26_V_dout,
        data_V_data_26_V_empty_n,
        data_V_data_26_V_read,
        data_V_data_27_V_dout,
        data_V_data_27_V_empty_n,
        data_V_data_27_V_read,
        data_V_data_28_V_dout,
        data_V_data_28_V_empty_n,
        data_V_data_28_V_read,
        data_V_data_29_V_dout,
        data_V_data_29_V_empty_n,
        data_V_data_29_V_read,
        data_V_data_30_V_dout,
        data_V_data_30_V_empty_n,
        data_V_data_30_V_read,
        data_V_data_31_V_dout,
        data_V_data_31_V_empty_n,
        data_V_data_31_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write,
        res_V_data_16_V_din,
        res_V_data_16_V_full_n,
        res_V_data_16_V_write,
        res_V_data_17_V_din,
        res_V_data_17_V_full_n,
        res_V_data_17_V_write,
        res_V_data_18_V_din,
        res_V_data_18_V_full_n,
        res_V_data_18_V_write,
        res_V_data_19_V_din,
        res_V_data_19_V_full_n,
        res_V_data_19_V_write,
        res_V_data_20_V_din,
        res_V_data_20_V_full_n,
        res_V_data_20_V_write,
        res_V_data_21_V_din,
        res_V_data_21_V_full_n,
        res_V_data_21_V_write,
        res_V_data_22_V_din,
        res_V_data_22_V_full_n,
        res_V_data_22_V_write,
        res_V_data_23_V_din,
        res_V_data_23_V_full_n,
        res_V_data_23_V_write,
        res_V_data_24_V_din,
        res_V_data_24_V_full_n,
        res_V_data_24_V_write,
        res_V_data_25_V_din,
        res_V_data_25_V_full_n,
        res_V_data_25_V_write,
        res_V_data_26_V_din,
        res_V_data_26_V_full_n,
        res_V_data_26_V_write,
        res_V_data_27_V_din,
        res_V_data_27_V_full_n,
        res_V_data_27_V_write,
        res_V_data_28_V_din,
        res_V_data_28_V_full_n,
        res_V_data_28_V_write,
        res_V_data_29_V_din,
        res_V_data_29_V_full_n,
        res_V_data_29_V_write,
        res_V_data_30_V_din,
        res_V_data_30_V_full_n,
        res_V_data_30_V_write,
        res_V_data_31_V_din,
        res_V_data_31_V_full_n,
        res_V_data_31_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state8 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [5:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [5:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [5:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [5:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
input  [5:0] data_V_data_4_V_dout;
input   data_V_data_4_V_empty_n;
output   data_V_data_4_V_read;
input  [5:0] data_V_data_5_V_dout;
input   data_V_data_5_V_empty_n;
output   data_V_data_5_V_read;
input  [5:0] data_V_data_6_V_dout;
input   data_V_data_6_V_empty_n;
output   data_V_data_6_V_read;
input  [5:0] data_V_data_7_V_dout;
input   data_V_data_7_V_empty_n;
output   data_V_data_7_V_read;
input  [5:0] data_V_data_8_V_dout;
input   data_V_data_8_V_empty_n;
output   data_V_data_8_V_read;
input  [5:0] data_V_data_9_V_dout;
input   data_V_data_9_V_empty_n;
output   data_V_data_9_V_read;
input  [5:0] data_V_data_10_V_dout;
input   data_V_data_10_V_empty_n;
output   data_V_data_10_V_read;
input  [5:0] data_V_data_11_V_dout;
input   data_V_data_11_V_empty_n;
output   data_V_data_11_V_read;
input  [5:0] data_V_data_12_V_dout;
input   data_V_data_12_V_empty_n;
output   data_V_data_12_V_read;
input  [5:0] data_V_data_13_V_dout;
input   data_V_data_13_V_empty_n;
output   data_V_data_13_V_read;
input  [5:0] data_V_data_14_V_dout;
input   data_V_data_14_V_empty_n;
output   data_V_data_14_V_read;
input  [5:0] data_V_data_15_V_dout;
input   data_V_data_15_V_empty_n;
output   data_V_data_15_V_read;
input  [5:0] data_V_data_16_V_dout;
input   data_V_data_16_V_empty_n;
output   data_V_data_16_V_read;
input  [5:0] data_V_data_17_V_dout;
input   data_V_data_17_V_empty_n;
output   data_V_data_17_V_read;
input  [5:0] data_V_data_18_V_dout;
input   data_V_data_18_V_empty_n;
output   data_V_data_18_V_read;
input  [5:0] data_V_data_19_V_dout;
input   data_V_data_19_V_empty_n;
output   data_V_data_19_V_read;
input  [5:0] data_V_data_20_V_dout;
input   data_V_data_20_V_empty_n;
output   data_V_data_20_V_read;
input  [5:0] data_V_data_21_V_dout;
input   data_V_data_21_V_empty_n;
output   data_V_data_21_V_read;
input  [5:0] data_V_data_22_V_dout;
input   data_V_data_22_V_empty_n;
output   data_V_data_22_V_read;
input  [5:0] data_V_data_23_V_dout;
input   data_V_data_23_V_empty_n;
output   data_V_data_23_V_read;
input  [5:0] data_V_data_24_V_dout;
input   data_V_data_24_V_empty_n;
output   data_V_data_24_V_read;
input  [5:0] data_V_data_25_V_dout;
input   data_V_data_25_V_empty_n;
output   data_V_data_25_V_read;
input  [5:0] data_V_data_26_V_dout;
input   data_V_data_26_V_empty_n;
output   data_V_data_26_V_read;
input  [5:0] data_V_data_27_V_dout;
input   data_V_data_27_V_empty_n;
output   data_V_data_27_V_read;
input  [5:0] data_V_data_28_V_dout;
input   data_V_data_28_V_empty_n;
output   data_V_data_28_V_read;
input  [5:0] data_V_data_29_V_dout;
input   data_V_data_29_V_empty_n;
output   data_V_data_29_V_read;
input  [5:0] data_V_data_30_V_dout;
input   data_V_data_30_V_empty_n;
output   data_V_data_30_V_read;
input  [5:0] data_V_data_31_V_dout;
input   data_V_data_31_V_empty_n;
output   data_V_data_31_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [15:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [15:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [15:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [15:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [15:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [15:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [15:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [15:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;
output  [15:0] res_V_data_16_V_din;
input   res_V_data_16_V_full_n;
output   res_V_data_16_V_write;
output  [15:0] res_V_data_17_V_din;
input   res_V_data_17_V_full_n;
output   res_V_data_17_V_write;
output  [15:0] res_V_data_18_V_din;
input   res_V_data_18_V_full_n;
output   res_V_data_18_V_write;
output  [15:0] res_V_data_19_V_din;
input   res_V_data_19_V_full_n;
output   res_V_data_19_V_write;
output  [15:0] res_V_data_20_V_din;
input   res_V_data_20_V_full_n;
output   res_V_data_20_V_write;
output  [15:0] res_V_data_21_V_din;
input   res_V_data_21_V_full_n;
output   res_V_data_21_V_write;
output  [15:0] res_V_data_22_V_din;
input   res_V_data_22_V_full_n;
output   res_V_data_22_V_write;
output  [15:0] res_V_data_23_V_din;
input   res_V_data_23_V_full_n;
output   res_V_data_23_V_write;
output  [15:0] res_V_data_24_V_din;
input   res_V_data_24_V_full_n;
output   res_V_data_24_V_write;
output  [15:0] res_V_data_25_V_din;
input   res_V_data_25_V_full_n;
output   res_V_data_25_V_write;
output  [15:0] res_V_data_26_V_din;
input   res_V_data_26_V_full_n;
output   res_V_data_26_V_write;
output  [15:0] res_V_data_27_V_din;
input   res_V_data_27_V_full_n;
output   res_V_data_27_V_write;
output  [15:0] res_V_data_28_V_din;
input   res_V_data_28_V_full_n;
output   res_V_data_28_V_write;
output  [15:0] res_V_data_29_V_din;
input   res_V_data_29_V_full_n;
output   res_V_data_29_V_write;
output  [15:0] res_V_data_30_V_din;
input   res_V_data_30_V_full_n;
output   res_V_data_30_V_write;
output  [15:0] res_V_data_31_V_din;
input   res_V_data_31_V_full_n;
output   res_V_data_31_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg data_V_data_4_V_read;
reg data_V_data_5_V_read;
reg data_V_data_6_V_read;
reg data_V_data_7_V_read;
reg data_V_data_8_V_read;
reg data_V_data_9_V_read;
reg data_V_data_10_V_read;
reg data_V_data_11_V_read;
reg data_V_data_12_V_read;
reg data_V_data_13_V_read;
reg data_V_data_14_V_read;
reg data_V_data_15_V_read;
reg data_V_data_16_V_read;
reg data_V_data_17_V_read;
reg data_V_data_18_V_read;
reg data_V_data_19_V_read;
reg data_V_data_20_V_read;
reg data_V_data_21_V_read;
reg data_V_data_22_V_read;
reg data_V_data_23_V_read;
reg data_V_data_24_V_read;
reg data_V_data_25_V_read;
reg data_V_data_26_V_read;
reg data_V_data_27_V_read;
reg data_V_data_28_V_read;
reg data_V_data_29_V_read;
reg data_V_data_30_V_read;
reg data_V_data_31_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;
reg res_V_data_16_V_write;
reg res_V_data_17_V_write;
reg res_V_data_18_V_write;
reg res_V_data_19_V_write;
reg res_V_data_20_V_write;
reg res_V_data_21_V_write;
reg res_V_data_22_V_write;
reg res_V_data_23_V_write;
reg res_V_data_24_V_write;
reg res_V_data_25_V_write;
reg res_V_data_26_V_write;
reg res_V_data_27_V_write;
reg res_V_data_28_V_write;
reg res_V_data_29_V_write;
reg res_V_data_30_V_write;
reg res_V_data_31_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] pX;
reg   [31:0] sX;
reg   [31:0] pY;
reg   [31:0] sY;
reg   [5:0] kernel_data_V_1_32;
reg   [5:0] kernel_data_V_1_33;
reg   [5:0] kernel_data_V_1_34;
reg   [5:0] kernel_data_V_1_35;
reg   [5:0] kernel_data_V_1_36;
reg   [5:0] kernel_data_V_1_37;
reg   [5:0] kernel_data_V_1_38;
reg   [5:0] kernel_data_V_1_39;
reg   [5:0] kernel_data_V_1_40;
reg   [5:0] kernel_data_V_1_41;
reg   [5:0] kernel_data_V_1_42;
reg   [5:0] kernel_data_V_1_43;
reg   [5:0] kernel_data_V_1_44;
reg   [5:0] kernel_data_V_1_45;
reg   [5:0] kernel_data_V_1_46;
reg   [5:0] kernel_data_V_1_47;
reg   [5:0] kernel_data_V_1_48;
reg   [5:0] kernel_data_V_1_49;
reg   [5:0] kernel_data_V_1_50;
reg   [5:0] kernel_data_V_1_51;
reg   [5:0] kernel_data_V_1_52;
reg   [5:0] kernel_data_V_1_53;
reg   [5:0] kernel_data_V_1_54;
reg   [5:0] kernel_data_V_1_55;
reg   [5:0] kernel_data_V_1_56;
reg   [5:0] kernel_data_V_1_57;
reg   [5:0] kernel_data_V_1_58;
reg   [5:0] kernel_data_V_1_59;
reg   [5:0] kernel_data_V_1_60;
reg   [5:0] kernel_data_V_1_61;
reg   [5:0] kernel_data_V_1_62;
reg   [5:0] kernel_data_V_1_63;
reg   [5:0] kernel_data_V_1_96;
reg   [5:0] kernel_data_V_1_97;
reg   [5:0] kernel_data_V_1_98;
reg   [5:0] kernel_data_V_1_99;
reg   [5:0] kernel_data_V_1_100;
reg   [5:0] kernel_data_V_1_101;
reg   [5:0] kernel_data_V_1_102;
reg   [5:0] kernel_data_V_1_103;
reg   [5:0] kernel_data_V_1_104;
reg   [5:0] kernel_data_V_1_105;
reg   [5:0] kernel_data_V_1_106;
reg   [5:0] kernel_data_V_1_107;
reg   [5:0] kernel_data_V_1_108;
reg   [5:0] kernel_data_V_1_109;
reg   [5:0] kernel_data_V_1_110;
reg   [5:0] kernel_data_V_1_111;
reg   [5:0] kernel_data_V_1_112;
reg   [5:0] kernel_data_V_1_113;
reg   [5:0] kernel_data_V_1_114;
reg   [5:0] kernel_data_V_1_115;
reg   [5:0] kernel_data_V_1_116;
reg   [5:0] kernel_data_V_1_117;
reg   [5:0] kernel_data_V_1_118;
reg   [5:0] kernel_data_V_1_119;
reg   [5:0] kernel_data_V_1_120;
reg   [5:0] kernel_data_V_1_121;
reg   [5:0] kernel_data_V_1_122;
reg   [5:0] kernel_data_V_1_123;
reg   [5:0] kernel_data_V_1_124;
reg   [5:0] kernel_data_V_1_125;
reg   [5:0] kernel_data_V_1_126;
reg   [5:0] kernel_data_V_1_127;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln233_reg_3585;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    data_V_data_4_V_blk_n;
reg    data_V_data_5_V_blk_n;
reg    data_V_data_6_V_blk_n;
reg    data_V_data_7_V_blk_n;
reg    data_V_data_8_V_blk_n;
reg    data_V_data_9_V_blk_n;
reg    data_V_data_10_V_blk_n;
reg    data_V_data_11_V_blk_n;
reg    data_V_data_12_V_blk_n;
reg    data_V_data_13_V_blk_n;
reg    data_V_data_14_V_blk_n;
reg    data_V_data_15_V_blk_n;
reg    data_V_data_16_V_blk_n;
reg    data_V_data_17_V_blk_n;
reg    data_V_data_18_V_blk_n;
reg    data_V_data_19_V_blk_n;
reg    data_V_data_20_V_blk_n;
reg    data_V_data_21_V_blk_n;
reg    data_V_data_22_V_blk_n;
reg    data_V_data_23_V_blk_n;
reg    data_V_data_24_V_blk_n;
reg    data_V_data_25_V_blk_n;
reg    data_V_data_26_V_blk_n;
reg    data_V_data_27_V_blk_n;
reg    data_V_data_28_V_blk_n;
reg    data_V_data_29_V_blk_n;
reg    data_V_data_30_V_blk_n;
reg    data_V_data_31_V_blk_n;
reg    res_V_data_0_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] and_ln185_2_reg_3594;
reg   [0:0] and_ln185_2_reg_3594_pp0_iter2_reg;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg    res_V_data_16_V_blk_n;
reg    res_V_data_17_V_blk_n;
reg    res_V_data_18_V_blk_n;
reg    res_V_data_19_V_blk_n;
reg    res_V_data_20_V_blk_n;
reg    res_V_data_21_V_blk_n;
reg    res_V_data_22_V_blk_n;
reg    res_V_data_23_V_blk_n;
reg    res_V_data_24_V_blk_n;
reg    res_V_data_25_V_blk_n;
reg    res_V_data_26_V_blk_n;
reg    res_V_data_27_V_blk_n;
reg    res_V_data_28_V_blk_n;
reg    res_V_data_29_V_blk_n;
reg    res_V_data_30_V_blk_n;
reg    res_V_data_31_V_blk_n;
reg   [4:0] indvar_flatten_reg_1316;
wire   [0:0] icmp_ln233_fu_1630_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] add_ln233_fu_1636_p2;
reg   [4:0] add_ln233_reg_3589;
wire   [0:0] and_ln185_2_fu_1694_p2;
reg   [0:0] and_ln185_2_reg_3594_pp0_iter1_reg;
wire   [0:0] icmp_ln203_fu_1700_p2;
reg   [0:0] icmp_ln203_reg_3598;
wire   [31:0] select_ln218_fu_1724_p3;
reg   [31:0] select_ln218_reg_3602;
wire   [0:0] icmp_ln207_fu_1744_p2;
reg   [0:0] icmp_ln207_reg_3607;
wire   [31:0] select_ln213_fu_1768_p3;
reg   [31:0] select_ln213_reg_3611;
reg   [5:0] tmp_data_0_V_reg_3616;
wire    io_acc_block_signal_op109;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    io_acc_block_signal_op537;
reg    ap_block_state7_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [5:0] tmp_data_1_V_reg_3621;
reg   [5:0] tmp_data_2_V_reg_3626;
reg   [5:0] tmp_data_3_V_reg_3631;
reg   [5:0] tmp_data_4_V_reg_3636;
reg   [5:0] tmp_data_5_V_reg_3641;
reg   [5:0] tmp_data_6_V_reg_3646;
reg   [5:0] tmp_data_7_V_reg_3651;
reg   [5:0] tmp_data_8_V_reg_3656;
reg   [5:0] tmp_data_9_V_reg_3661;
reg   [5:0] tmp_data_10_V_reg_3666;
reg   [5:0] tmp_data_11_V_reg_3671;
reg   [5:0] tmp_data_12_V_reg_3676;
reg   [5:0] tmp_data_13_V_reg_3681;
reg   [5:0] tmp_data_14_V_reg_3686;
reg   [5:0] tmp_data_15_V_reg_3691;
reg   [5:0] tmp_data_16_V_reg_3696;
reg   [5:0] tmp_data_17_V_reg_3701;
reg   [5:0] tmp_data_18_V_reg_3706;
reg   [5:0] tmp_data_19_V_reg_3711;
reg   [5:0] tmp_data_20_V_reg_3716;
reg   [5:0] tmp_data_21_V_reg_3721;
reg   [5:0] tmp_data_22_V_reg_3726;
reg   [5:0] tmp_data_23_V_reg_3731;
reg   [5:0] tmp_data_24_V_reg_3736;
reg   [5:0] tmp_data_25_V_reg_3741;
reg   [5:0] tmp_data_26_V_reg_3746;
reg   [5:0] tmp_data_27_V_reg_3751;
reg   [5:0] tmp_data_28_V_reg_3756;
reg   [5:0] tmp_data_29_V_reg_3761;
reg   [5:0] tmp_data_30_V_reg_3766;
reg   [5:0] tmp_data_31_V_reg_3771;
reg   [5:0] pool_window_2_V_31_reg_3776;
reg   [5:0] pool_window_2_V_30_reg_3781;
reg   [5:0] pool_window_2_V_29_reg_3786;
reg   [5:0] pool_window_2_V_28_reg_3791;
reg   [5:0] pool_window_2_V_27_reg_3796;
reg   [5:0] pool_window_2_V_26_reg_3801;
reg   [5:0] pool_window_2_V_25_reg_3806;
reg   [5:0] pool_window_2_V_24_reg_3811;
reg   [5:0] pool_window_2_V_23_reg_3816;
reg   [5:0] pool_window_2_V_22_reg_3821;
reg   [5:0] pool_window_2_V_21_reg_3826;
reg   [5:0] pool_window_2_V_20_reg_3831;
reg   [5:0] pool_window_2_V_19_reg_3836;
reg   [5:0] pool_window_2_V_18_reg_3841;
reg   [5:0] pool_window_2_V_17_reg_3846;
reg   [5:0] pool_window_2_V_16_reg_3851;
reg   [5:0] pool_window_0_V_31_reg_3856;
reg   [5:0] pool_window_0_V_30_reg_3861;
reg   [5:0] pool_window_0_V_29_reg_3866;
reg   [5:0] pool_window_0_V_28_reg_3871;
reg   [5:0] pool_window_0_V_27_reg_3876;
reg   [5:0] pool_window_0_V_26_reg_3881;
reg   [5:0] pool_window_0_V_25_reg_3886;
reg   [5:0] pool_window_0_V_24_reg_3891;
reg   [5:0] pool_window_0_V_23_reg_3896;
reg   [5:0] pool_window_0_V_22_reg_3901;
reg   [5:0] pool_window_0_V_21_reg_3906;
reg   [5:0] pool_window_0_V_20_reg_3911;
reg   [5:0] pool_window_0_V_19_reg_3916;
reg   [5:0] pool_window_0_V_18_reg_3921;
reg   [5:0] pool_window_0_V_17_reg_3926;
reg   [5:0] pool_window_0_V_16_reg_3931;
reg   [5:0] pool_window_1_V_15_reg_3936;
reg   [5:0] pool_window_1_V_16_reg_3941;
reg   [5:0] pool_window_1_V_17_reg_3946;
reg   [5:0] pool_window_1_V_18_reg_3951;
reg   [5:0] pool_window_1_V_19_reg_3956;
reg   [5:0] pool_window_1_V_20_reg_3961;
reg   [5:0] pool_window_1_V_21_reg_3966;
reg   [5:0] pool_window_1_V_22_reg_3971;
reg   [5:0] pool_window_1_V_23_reg_3976;
reg   [5:0] pool_window_1_V_24_reg_3981;
reg   [5:0] pool_window_1_V_25_reg_3986;
reg   [5:0] pool_window_1_V_26_reg_3991;
reg   [5:0] pool_window_1_V_27_reg_3996;
reg   [5:0] pool_window_1_V_28_reg_4001;
reg   [5:0] pool_window_1_V_29_reg_4006;
reg   [5:0] pool_window_1_V_30_reg_4011;
reg   [5:0] pool_window_3_V_15_reg_4016;
reg   [5:0] pool_window_3_V_16_reg_4021;
reg   [5:0] pool_window_3_V_17_reg_4026;
reg   [5:0] pool_window_3_V_18_reg_4031;
reg   [5:0] pool_window_3_V_19_reg_4036;
reg   [5:0] pool_window_3_V_20_reg_4041;
reg   [5:0] pool_window_3_V_21_reg_4046;
reg   [5:0] pool_window_3_V_22_reg_4051;
reg   [5:0] pool_window_3_V_23_reg_4056;
reg   [5:0] pool_window_3_V_24_reg_4061;
reg   [5:0] pool_window_3_V_25_reg_4066;
reg   [5:0] pool_window_3_V_26_reg_4071;
reg   [5:0] pool_window_3_V_27_reg_4076;
reg   [5:0] pool_window_3_V_28_reg_4081;
reg   [5:0] pool_window_3_V_29_reg_4086;
reg   [5:0] pool_window_3_V_30_reg_4091;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_ap_return;
reg   [5:0] p_0_s_reg_4096;
reg    ap_enable_reg_pp0_iter1;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_ap_return;
reg   [5:0] p_0_1_reg_4101;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_ap_return;
reg   [5:0] p_0_2_reg_4106;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_ap_return;
reg   [5:0] p_0_3_reg_4111;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_ap_return;
reg   [5:0] p_0_4_reg_4116;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_ap_return;
reg   [5:0] p_0_5_reg_4121;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_ap_return;
reg   [5:0] p_0_6_reg_4126;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_ap_return;
reg   [5:0] p_0_7_reg_4131;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_ap_return;
reg   [5:0] p_0_8_reg_4136;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_ap_return;
reg   [5:0] p_0_9_reg_4141;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_ap_return;
reg   [5:0] p_0_10_reg_4146;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_ap_return;
reg   [5:0] p_0_11_reg_4151;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_ap_return;
reg   [5:0] p_0_12_reg_4156;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_ap_return;
reg   [5:0] p_0_13_reg_4161;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_ap_return;
reg   [5:0] p_0_14_reg_4166;
wire   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_ap_return;
reg   [5:0] p_0_15_reg_4171;
reg   [5:0] p_0_16_reg_4176;
reg   [5:0] p_0_17_reg_4181;
reg   [5:0] p_0_18_reg_4186;
reg   [5:0] p_0_19_reg_4191;
reg   [5:0] p_0_20_reg_4196;
reg   [5:0] p_0_21_reg_4201;
reg   [5:0] p_0_22_reg_4206;
reg   [5:0] p_0_23_reg_4211;
reg   [5:0] p_0_24_reg_4216;
reg   [5:0] p_0_25_reg_4221;
reg   [5:0] p_0_26_reg_4226;
reg   [5:0] p_0_27_reg_4231;
reg   [5:0] p_0_28_reg_4236;
reg   [5:0] p_0_29_reg_4241;
reg   [5:0] p_0_30_reg_4246;
reg   [5:0] p_0_31_reg_4251;
reg    ap_block_state1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage1_subdone;
wire    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start;
wire    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_done;
wire    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_ready;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_0;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_1;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_2;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_3;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_4;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_5;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_6;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_7;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_8;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_9;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_10;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_11;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_12;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_13;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_14;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_15;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_16;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_17;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_18;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_19;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_20;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_21;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_22;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_23;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_24;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_25;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_26;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_27;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_28;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_29;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_30;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_31;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_32;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_33;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_34;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_35;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_36;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_37;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_38;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_39;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_40;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_41;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_42;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_43;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_44;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_45;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_46;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_47;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_48;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_49;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_50;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_51;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_52;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_53;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_54;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_55;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_56;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_57;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_58;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_59;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_60;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_61;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_62;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_63;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_64;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_65;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_66;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_67;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_68;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_69;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_70;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_71;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_72;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_73;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_74;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_75;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_76;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_77;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_78;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_79;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_80;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_81;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_82;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_83;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_84;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_85;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_86;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_87;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_88;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_89;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_90;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_91;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_92;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_93;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_94;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_95;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_96;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_97;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_98;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_99;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_100;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_101;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_102;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_103;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_104;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_105;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_106;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_107;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_108;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_109;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_110;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_111;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_112;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_113;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_114;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_115;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_116;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_117;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_118;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_119;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_120;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_121;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_122;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_123;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_124;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_125;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_126;
wire   [5:0] call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_127;
reg    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call102;
wire    ap_block_pp0_stage0_11001_ignoreCallOp213;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call0;
wire    ap_block_pp0_stage0_11001_ignoreCallOp406;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call0;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call0;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call0;
reg    ap_block_pp0_stage1_11001_ignoreCallOp425;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call3;
wire    ap_block_pp0_stage0_11001_ignoreCallOp407;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call3;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call3;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call3;
reg    ap_block_pp0_stage1_11001_ignoreCallOp426;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call6;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call6;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call6;
wire    ap_block_pp0_stage0_11001_ignoreCallOp408;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call6;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call6;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call6;
reg    ap_block_pp0_stage1_11001_ignoreCallOp427;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call9;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call9;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call9;
wire    ap_block_pp0_stage0_11001_ignoreCallOp409;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call9;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call9;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call9;
reg    ap_block_pp0_stage1_11001_ignoreCallOp428;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call12;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call12;
wire    ap_block_pp0_stage0_11001_ignoreCallOp410;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call12;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call12;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call12;
reg    ap_block_pp0_stage1_11001_ignoreCallOp429;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call15;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call15;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call15;
wire    ap_block_pp0_stage0_11001_ignoreCallOp411;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call15;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call15;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call15;
reg    ap_block_pp0_stage1_11001_ignoreCallOp430;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call18;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call18;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call18;
wire    ap_block_pp0_stage0_11001_ignoreCallOp412;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call18;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call18;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call18;
reg    ap_block_pp0_stage1_11001_ignoreCallOp431;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call21;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call21;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call21;
wire    ap_block_pp0_stage0_11001_ignoreCallOp413;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call21;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call21;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call21;
reg    ap_block_pp0_stage1_11001_ignoreCallOp432;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call24;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call24;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call24;
wire    ap_block_pp0_stage0_11001_ignoreCallOp414;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call24;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call24;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call24;
reg    ap_block_pp0_stage1_11001_ignoreCallOp433;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call27;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call27;
wire    ap_block_pp0_stage0_11001_ignoreCallOp415;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call27;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call27;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call27;
reg    ap_block_pp0_stage1_11001_ignoreCallOp434;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call30;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call30;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call30;
wire    ap_block_pp0_stage0_11001_ignoreCallOp416;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call30;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call30;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call30;
reg    ap_block_pp0_stage1_11001_ignoreCallOp435;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call33;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call33;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call33;
wire    ap_block_pp0_stage0_11001_ignoreCallOp417;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call33;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call33;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call33;
reg    ap_block_pp0_stage1_11001_ignoreCallOp436;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call36;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call36;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call36;
wire    ap_block_pp0_stage0_11001_ignoreCallOp418;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call36;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call36;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call36;
reg    ap_block_pp0_stage1_11001_ignoreCallOp437;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call39;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call39;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call39;
wire    ap_block_pp0_stage0_11001_ignoreCallOp419;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call39;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call39;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call39;
reg    ap_block_pp0_stage1_11001_ignoreCallOp438;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call42;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call42;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call42;
wire    ap_block_pp0_stage0_11001_ignoreCallOp420;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call42;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call42;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call42;
reg    ap_block_pp0_stage1_11001_ignoreCallOp439;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_0_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_1_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_2_V_read;
reg   [5:0] grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_3_V_read;
reg    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_ap_ce;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call45;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call45;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call45;
wire    ap_block_pp0_stage0_11001_ignoreCallOp421;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call45;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call45;
reg    ap_block_state7_pp0_stage1_iter2_ignore_call45;
reg    ap_block_pp0_stage1_11001_ignoreCallOp440;
reg   [4:0] ap_phi_mux_indvar_flatten_phi_fu_1320_p4;
wire    ap_block_pp0_stage0;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_i_reg_1327;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1327;
reg    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start_reg;
wire   [31:0] add_ln216_fu_1706_p2;
wire   [31:0] add_ln211_fu_1750_p2;
reg   [31:0] ap_sig_allocacmp_sY_load;
reg    ap_block_pp0_stage1_01001;
wire   [0:0] icmp_ln185_fu_1646_p2;
wire   [0:0] icmp_ln185_1_fu_1656_p2;
wire   [0:0] icmp_ln185_2_fu_1666_p2;
wire   [0:0] icmp_ln185_3_fu_1676_p2;
wire   [0:0] and_ln185_1_fu_1688_p2;
wire   [0:0] and_ln185_fu_1682_p2;
wire   [31:0] add_ln218_fu_1718_p2;
wire   [31:0] add_ln213_fu_1762_p2;
wire   [9:0] tmp_data_0_V_1_fu_3201_p3;
wire   [9:0] tmp_data_1_V_1_fu_3213_p3;
wire   [9:0] tmp_data_2_V_1_fu_3225_p3;
wire   [9:0] tmp_data_3_V_1_fu_3237_p3;
wire   [9:0] tmp_data_4_V_1_fu_3249_p3;
wire   [9:0] tmp_data_5_V_1_fu_3261_p3;
wire   [9:0] tmp_data_6_V_1_fu_3273_p3;
wire   [9:0] tmp_data_7_V_1_fu_3285_p3;
wire   [9:0] tmp_data_8_V_1_fu_3297_p3;
wire   [9:0] tmp_data_9_V_1_fu_3309_p3;
wire   [9:0] tmp_data_10_V_1_fu_3321_p3;
wire   [9:0] tmp_data_11_V_1_fu_3333_p3;
wire   [9:0] tmp_data_12_V_1_fu_3345_p3;
wire   [9:0] tmp_data_13_V_1_fu_3357_p3;
wire   [9:0] tmp_data_14_V_1_fu_3369_p3;
wire   [9:0] tmp_data_15_V_1_fu_3381_p3;
wire   [9:0] tmp_data_16_V_1_fu_3393_p3;
wire   [9:0] tmp_data_17_V_1_fu_3405_p3;
wire   [9:0] tmp_data_18_V_1_fu_3417_p3;
wire   [9:0] tmp_data_19_V_1_fu_3429_p3;
wire   [9:0] tmp_data_20_V_1_fu_3441_p3;
wire   [9:0] tmp_data_21_V_1_fu_3453_p3;
wire   [9:0] tmp_data_22_V_1_fu_3465_p3;
wire   [9:0] tmp_data_23_V_1_fu_3477_p3;
wire   [9:0] tmp_data_24_V_1_fu_3489_p3;
wire   [9:0] tmp_data_25_V_1_fu_3501_p3;
wire   [9:0] tmp_data_26_V_1_fu_3513_p3;
wire   [9:0] tmp_data_27_V_1_fu_3525_p3;
wire   [9:0] tmp_data_28_V_1_fu_3537_p3;
wire   [9:0] tmp_data_29_V_1_fu_3549_p3;
wire   [9:0] tmp_data_30_V_1_fu_3561_p3;
wire   [9:0] tmp_data_31_V_1_fu_3573_p3;
wire    ap_CS_fsm_state8;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1388;
reg    ap_condition_1384;
reg    ap_condition_19549;
reg    ap_condition_19553;
reg    ap_condition_19431;
reg    ap_condition_1529;
reg    ap_condition_498;
reg    ap_condition_19563;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 pY = 32'd0;
#0 sY = 32'd0;
#0 kernel_data_V_1_32 = 6'd0;
#0 kernel_data_V_1_33 = 6'd0;
#0 kernel_data_V_1_34 = 6'd0;
#0 kernel_data_V_1_35 = 6'd0;
#0 kernel_data_V_1_36 = 6'd0;
#0 kernel_data_V_1_37 = 6'd0;
#0 kernel_data_V_1_38 = 6'd0;
#0 kernel_data_V_1_39 = 6'd0;
#0 kernel_data_V_1_40 = 6'd0;
#0 kernel_data_V_1_41 = 6'd0;
#0 kernel_data_V_1_42 = 6'd0;
#0 kernel_data_V_1_43 = 6'd0;
#0 kernel_data_V_1_44 = 6'd0;
#0 kernel_data_V_1_45 = 6'd0;
#0 kernel_data_V_1_46 = 6'd0;
#0 kernel_data_V_1_47 = 6'd0;
#0 kernel_data_V_1_48 = 6'd0;
#0 kernel_data_V_1_49 = 6'd0;
#0 kernel_data_V_1_50 = 6'd0;
#0 kernel_data_V_1_51 = 6'd0;
#0 kernel_data_V_1_52 = 6'd0;
#0 kernel_data_V_1_53 = 6'd0;
#0 kernel_data_V_1_54 = 6'd0;
#0 kernel_data_V_1_55 = 6'd0;
#0 kernel_data_V_1_56 = 6'd0;
#0 kernel_data_V_1_57 = 6'd0;
#0 kernel_data_V_1_58 = 6'd0;
#0 kernel_data_V_1_59 = 6'd0;
#0 kernel_data_V_1_60 = 6'd0;
#0 kernel_data_V_1_61 = 6'd0;
#0 kernel_data_V_1_62 = 6'd0;
#0 kernel_data_V_1_63 = 6'd0;
#0 kernel_data_V_1_96 = 6'd0;
#0 kernel_data_V_1_97 = 6'd0;
#0 kernel_data_V_1_98 = 6'd0;
#0 kernel_data_V_1_99 = 6'd0;
#0 kernel_data_V_1_100 = 6'd0;
#0 kernel_data_V_1_101 = 6'd0;
#0 kernel_data_V_1_102 = 6'd0;
#0 kernel_data_V_1_103 = 6'd0;
#0 kernel_data_V_1_104 = 6'd0;
#0 kernel_data_V_1_105 = 6'd0;
#0 kernel_data_V_1_106 = 6'd0;
#0 kernel_data_V_1_107 = 6'd0;
#0 kernel_data_V_1_108 = 6'd0;
#0 kernel_data_V_1_109 = 6'd0;
#0 kernel_data_V_1_110 = 6'd0;
#0 kernel_data_V_1_111 = 6'd0;
#0 kernel_data_V_1_112 = 6'd0;
#0 kernel_data_V_1_113 = 6'd0;
#0 kernel_data_V_1_114 = 6'd0;
#0 kernel_data_V_1_115 = 6'd0;
#0 kernel_data_V_1_116 = 6'd0;
#0 kernel_data_V_1_117 = 6'd0;
#0 kernel_data_V_1_118 = 6'd0;
#0 kernel_data_V_1_119 = 6'd0;
#0 kernel_data_V_1_120 = 6'd0;
#0 kernel_data_V_1_121 = 6'd0;
#0 kernel_data_V_1_122 = 6'd0;
#0 kernel_data_V_1_123 = 6'd0;
#0 kernel_data_V_1_124 = 6'd0;
#0 kernel_data_V_1_125 = 6'd0;
#0 kernel_data_V_1_126 = 6'd0;
#0 kernel_data_V_1_127 = 6'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start_reg = 1'b0;
end

shift_line_buffer_array_ap_ufixed_32u_config5_s call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_ready),
    .in_elem_data_0_V_read(tmp_data_0_V_reg_3616),
    .in_elem_data_1_V_read(tmp_data_1_V_reg_3621),
    .in_elem_data_2_V_read(tmp_data_2_V_reg_3626),
    .in_elem_data_3_V_read(tmp_data_3_V_reg_3631),
    .in_elem_data_4_V_read(tmp_data_4_V_reg_3636),
    .in_elem_data_5_V_read(tmp_data_5_V_reg_3641),
    .in_elem_data_6_V_read(tmp_data_6_V_reg_3646),
    .in_elem_data_7_V_read(tmp_data_7_V_reg_3651),
    .in_elem_data_8_V_read(tmp_data_8_V_reg_3656),
    .in_elem_data_9_V_read(tmp_data_9_V_reg_3661),
    .in_elem_data_10_V_read(tmp_data_10_V_reg_3666),
    .in_elem_data_11_V_read(tmp_data_11_V_reg_3671),
    .in_elem_data_12_V_read(tmp_data_12_V_reg_3676),
    .in_elem_data_13_V_read(tmp_data_13_V_reg_3681),
    .in_elem_data_14_V_read(tmp_data_14_V_reg_3686),
    .in_elem_data_15_V_read(tmp_data_15_V_reg_3691),
    .in_elem_data_16_V_read(tmp_data_16_V_reg_3696),
    .in_elem_data_17_V_read(tmp_data_17_V_reg_3701),
    .in_elem_data_18_V_read(tmp_data_18_V_reg_3706),
    .in_elem_data_19_V_read(tmp_data_19_V_reg_3711),
    .in_elem_data_20_V_read(tmp_data_20_V_reg_3716),
    .in_elem_data_21_V_read(tmp_data_21_V_reg_3721),
    .in_elem_data_22_V_read(tmp_data_22_V_reg_3726),
    .in_elem_data_23_V_read(tmp_data_23_V_reg_3731),
    .in_elem_data_24_V_read(tmp_data_24_V_reg_3736),
    .in_elem_data_25_V_read(tmp_data_25_V_reg_3741),
    .in_elem_data_26_V_read(tmp_data_26_V_reg_3746),
    .in_elem_data_27_V_read(tmp_data_27_V_reg_3751),
    .in_elem_data_28_V_read(tmp_data_28_V_reg_3756),
    .in_elem_data_29_V_read(tmp_data_29_V_reg_3761),
    .in_elem_data_30_V_read(tmp_data_30_V_reg_3766),
    .in_elem_data_31_V_read(tmp_data_31_V_reg_3771),
    .kernel_window_32_V_read(kernel_data_V_1_32),
    .kernel_window_33_V_read(kernel_data_V_1_33),
    .kernel_window_34_V_read(kernel_data_V_1_34),
    .kernel_window_35_V_read(kernel_data_V_1_35),
    .kernel_window_36_V_read(kernel_data_V_1_36),
    .kernel_window_37_V_read(kernel_data_V_1_37),
    .kernel_window_38_V_read(kernel_data_V_1_38),
    .kernel_window_39_V_read(kernel_data_V_1_39),
    .kernel_window_40_V_read(kernel_data_V_1_40),
    .kernel_window_41_V_read(kernel_data_V_1_41),
    .kernel_window_42_V_read(kernel_data_V_1_42),
    .kernel_window_43_V_read(kernel_data_V_1_43),
    .kernel_window_44_V_read(kernel_data_V_1_44),
    .kernel_window_45_V_read(kernel_data_V_1_45),
    .kernel_window_46_V_read(kernel_data_V_1_46),
    .kernel_window_47_V_read(kernel_data_V_1_47),
    .kernel_window_48_V_read(kernel_data_V_1_48),
    .kernel_window_49_V_read(kernel_data_V_1_49),
    .kernel_window_50_V_read(kernel_data_V_1_50),
    .kernel_window_51_V_read(kernel_data_V_1_51),
    .kernel_window_52_V_read(kernel_data_V_1_52),
    .kernel_window_53_V_read(kernel_data_V_1_53),
    .kernel_window_54_V_read(kernel_data_V_1_54),
    .kernel_window_55_V_read(kernel_data_V_1_55),
    .kernel_window_56_V_read(kernel_data_V_1_56),
    .kernel_window_57_V_read(kernel_data_V_1_57),
    .kernel_window_58_V_read(kernel_data_V_1_58),
    .kernel_window_59_V_read(kernel_data_V_1_59),
    .kernel_window_60_V_read(kernel_data_V_1_60),
    .kernel_window_61_V_read(kernel_data_V_1_61),
    .kernel_window_62_V_read(kernel_data_V_1_62),
    .kernel_window_63_V_read(kernel_data_V_1_63),
    .kernel_window_96_V_read(kernel_data_V_1_96),
    .kernel_window_97_V_read(kernel_data_V_1_97),
    .kernel_window_98_V_read(kernel_data_V_1_98),
    .kernel_window_99_V_read(kernel_data_V_1_99),
    .kernel_window_100_V_read(kernel_data_V_1_100),
    .kernel_window_101_V_read(kernel_data_V_1_101),
    .kernel_window_102_V_read(kernel_data_V_1_102),
    .kernel_window_103_V_read(kernel_data_V_1_103),
    .kernel_window_104_V_read(kernel_data_V_1_104),
    .kernel_window_105_V_read(kernel_data_V_1_105),
    .kernel_window_106_V_read(kernel_data_V_1_106),
    .kernel_window_107_V_read(kernel_data_V_1_107),
    .kernel_window_108_V_read(kernel_data_V_1_108),
    .kernel_window_109_V_read(kernel_data_V_1_109),
    .kernel_window_110_V_read(kernel_data_V_1_110),
    .kernel_window_111_V_read(kernel_data_V_1_111),
    .kernel_window_112_V_read(kernel_data_V_1_112),
    .kernel_window_113_V_read(kernel_data_V_1_113),
    .kernel_window_114_V_read(kernel_data_V_1_114),
    .kernel_window_115_V_read(kernel_data_V_1_115),
    .kernel_window_116_V_read(kernel_data_V_1_116),
    .kernel_window_117_V_read(kernel_data_V_1_117),
    .kernel_window_118_V_read(kernel_data_V_1_118),
    .kernel_window_119_V_read(kernel_data_V_1_119),
    .kernel_window_120_V_read(kernel_data_V_1_120),
    .kernel_window_121_V_read(kernel_data_V_1_121),
    .kernel_window_122_V_read(kernel_data_V_1_122),
    .kernel_window_123_V_read(kernel_data_V_1_123),
    .kernel_window_124_V_read(kernel_data_V_1_124),
    .kernel_window_125_V_read(kernel_data_V_1_125),
    .kernel_window_126_V_read(kernel_data_V_1_126),
    .kernel_window_127_V_read(kernel_data_V_1_127),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_8),
    .ap_return_9(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_9),
    .ap_return_10(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_10),
    .ap_return_11(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_11),
    .ap_return_12(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_12),
    .ap_return_13(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_13),
    .ap_return_14(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_14),
    .ap_return_15(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_15),
    .ap_return_16(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_16),
    .ap_return_17(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_17),
    .ap_return_18(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_18),
    .ap_return_19(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_19),
    .ap_return_20(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_20),
    .ap_return_21(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_21),
    .ap_return_22(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_22),
    .ap_return_23(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_23),
    .ap_return_24(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_24),
    .ap_return_25(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_25),
    .ap_return_26(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_26),
    .ap_return_27(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_27),
    .ap_return_28(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_28),
    .ap_return_29(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_29),
    .ap_return_30(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_30),
    .ap_return_31(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_31),
    .ap_return_32(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_32),
    .ap_return_33(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_33),
    .ap_return_34(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_34),
    .ap_return_35(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_35),
    .ap_return_36(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_36),
    .ap_return_37(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_37),
    .ap_return_38(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_38),
    .ap_return_39(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_39),
    .ap_return_40(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_40),
    .ap_return_41(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_41),
    .ap_return_42(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_42),
    .ap_return_43(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_43),
    .ap_return_44(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_44),
    .ap_return_45(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_45),
    .ap_return_46(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_46),
    .ap_return_47(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_47),
    .ap_return_48(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_48),
    .ap_return_49(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_49),
    .ap_return_50(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_50),
    .ap_return_51(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_51),
    .ap_return_52(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_52),
    .ap_return_53(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_53),
    .ap_return_54(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_54),
    .ap_return_55(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_55),
    .ap_return_56(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_56),
    .ap_return_57(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_57),
    .ap_return_58(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_58),
    .ap_return_59(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_59),
    .ap_return_60(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_60),
    .ap_return_61(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_61),
    .ap_return_62(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_62),
    .ap_return_63(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_63),
    .ap_return_64(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_64),
    .ap_return_65(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_65),
    .ap_return_66(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_66),
    .ap_return_67(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_67),
    .ap_return_68(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_68),
    .ap_return_69(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_69),
    .ap_return_70(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_70),
    .ap_return_71(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_71),
    .ap_return_72(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_72),
    .ap_return_73(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_73),
    .ap_return_74(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_74),
    .ap_return_75(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_75),
    .ap_return_76(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_76),
    .ap_return_77(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_77),
    .ap_return_78(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_78),
    .ap_return_79(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_79),
    .ap_return_80(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_80),
    .ap_return_81(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_81),
    .ap_return_82(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_82),
    .ap_return_83(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_83),
    .ap_return_84(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_84),
    .ap_return_85(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_85),
    .ap_return_86(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_86),
    .ap_return_87(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_87),
    .ap_return_88(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_88),
    .ap_return_89(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_89),
    .ap_return_90(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_90),
    .ap_return_91(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_91),
    .ap_return_92(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_92),
    .ap_return_93(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_93),
    .ap_return_94(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_94),
    .ap_return_95(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_95),
    .ap_return_96(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_96),
    .ap_return_97(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_97),
    .ap_return_98(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_98),
    .ap_return_99(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_99),
    .ap_return_100(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_100),
    .ap_return_101(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_101),
    .ap_return_102(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_102),
    .ap_return_103(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_103),
    .ap_return_104(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_104),
    .ap_return_105(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_105),
    .ap_return_106(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_106),
    .ap_return_107(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_107),
    .ap_return_108(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_108),
    .ap_return_109(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_109),
    .ap_return_110(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_110),
    .ap_return_111(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_111),
    .ap_return_112(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_112),
    .ap_return_113(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_113),
    .ap_return_114(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_114),
    .ap_return_115(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_115),
    .ap_return_116(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_116),
    .ap_return_117(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_117),
    .ap_return_118(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_118),
    .ap_return_119(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_119),
    .ap_return_120(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_120),
    .ap_return_121(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_121),
    .ap_return_122(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_122),
    .ap_return_123(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_123),
    .ap_return_124(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_124),
    .ap_return_125(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_125),
    .ap_return_126(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_126),
    .ap_return_127(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_127),
    .ap_ce(call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_ap_ce)
);

reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_3_V_read),
    .ap_return(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_ap_return),
    .ap_ce(grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start_reg <= 1'b1;
        end else if ((call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_ready == 1'b1)) begin
            call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1384)) begin
        if ((1'b1 == ap_condition_1388)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1327 <= select_ln213_reg_3611;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1327 <= ap_phi_reg_pp0_iter0_storemerge_i_i_reg_1327;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1316 <= add_ln233_reg_3589;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_1316 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_19431)) begin
        if ((icmp_ln203_fu_1700_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln203_fu_1700_p2 == 1'd0)) begin
            pX <= add_ln216_fu_1706_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1529)) begin
        if ((icmp_ln207_fu_1744_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln207_fu_1744_p2 == 1'd0)) begin
            pY <= add_ln211_fu_1750_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_19563)) begin
            sX <= select_ln218_reg_3602;
        end else if ((1'b1 == ap_condition_498)) begin
            sX <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln233_reg_3589 <= add_ln233_fu_1636_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_fu_1630_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln185_2_reg_3594 <= and_ln185_2_fu_1694_p2;
        icmp_ln203_reg_3598 <= icmp_ln203_fu_1700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln185_2_reg_3594_pp0_iter1_reg <= and_ln185_2_reg_3594;
        and_ln185_2_reg_3594_pp0_iter2_reg <= and_ln185_2_reg_3594_pp0_iter1_reg;
        icmp_ln233_reg_3585 <= icmp_ln233_fu_1630_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_1700_p2 == 1'd1) & (icmp_ln233_fu_1630_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln207_reg_3607 <= icmp_ln207_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_data_V_1_100 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_100;
        kernel_data_V_1_101 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_101;
        kernel_data_V_1_102 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_102;
        kernel_data_V_1_103 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_103;
        kernel_data_V_1_104 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_104;
        kernel_data_V_1_105 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_105;
        kernel_data_V_1_106 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_106;
        kernel_data_V_1_107 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_107;
        kernel_data_V_1_108 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_108;
        kernel_data_V_1_109 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_109;
        kernel_data_V_1_110 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_110;
        kernel_data_V_1_111 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_111;
        kernel_data_V_1_112 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_112;
        kernel_data_V_1_113 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_113;
        kernel_data_V_1_114 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_114;
        kernel_data_V_1_115 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_115;
        kernel_data_V_1_116 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_116;
        kernel_data_V_1_117 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_117;
        kernel_data_V_1_118 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_118;
        kernel_data_V_1_119 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_119;
        kernel_data_V_1_120 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_120;
        kernel_data_V_1_121 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_121;
        kernel_data_V_1_122 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_122;
        kernel_data_V_1_123 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_123;
        kernel_data_V_1_124 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_124;
        kernel_data_V_1_125 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_125;
        kernel_data_V_1_126 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_126;
        kernel_data_V_1_127 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_127;
        kernel_data_V_1_32 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_64;
        kernel_data_V_1_33 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_65;
        kernel_data_V_1_34 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_66;
        kernel_data_V_1_35 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_67;
        kernel_data_V_1_36 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_68;
        kernel_data_V_1_37 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_69;
        kernel_data_V_1_38 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_70;
        kernel_data_V_1_39 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_71;
        kernel_data_V_1_40 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_72;
        kernel_data_V_1_41 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_73;
        kernel_data_V_1_42 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_74;
        kernel_data_V_1_43 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_75;
        kernel_data_V_1_44 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_76;
        kernel_data_V_1_45 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_77;
        kernel_data_V_1_46 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_78;
        kernel_data_V_1_47 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_79;
        kernel_data_V_1_48 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_80;
        kernel_data_V_1_49 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_81;
        kernel_data_V_1_50 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_82;
        kernel_data_V_1_51 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_83;
        kernel_data_V_1_52 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_84;
        kernel_data_V_1_53 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_85;
        kernel_data_V_1_54 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_86;
        kernel_data_V_1_55 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_87;
        kernel_data_V_1_56 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_88;
        kernel_data_V_1_57 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_89;
        kernel_data_V_1_58 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_90;
        kernel_data_V_1_59 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_91;
        kernel_data_V_1_60 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_92;
        kernel_data_V_1_61 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_93;
        kernel_data_V_1_62 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_94;
        kernel_data_V_1_63 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_95;
        kernel_data_V_1_96 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_96;
        kernel_data_V_1_97 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_97;
        kernel_data_V_1_98 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_98;
        kernel_data_V_1_99 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_99;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_0_10_reg_4146 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_ap_return;
        p_0_11_reg_4151 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_ap_return;
        p_0_12_reg_4156 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_ap_return;
        p_0_13_reg_4161 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_ap_return;
        p_0_14_reg_4166 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_ap_return;
        p_0_15_reg_4171 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_ap_return;
        p_0_1_reg_4101 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_ap_return;
        p_0_2_reg_4106 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_ap_return;
        p_0_3_reg_4111 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_ap_return;
        p_0_4_reg_4116 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_ap_return;
        p_0_5_reg_4121 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_ap_return;
        p_0_6_reg_4126 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_ap_return;
        p_0_7_reg_4131 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_ap_return;
        p_0_8_reg_4136 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_ap_return;
        p_0_9_reg_4141 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_ap_return;
        p_0_s_reg_4096 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_16_reg_4176 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_ap_return;
        p_0_17_reg_4181 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_ap_return;
        p_0_18_reg_4186 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_ap_return;
        p_0_19_reg_4191 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_ap_return;
        p_0_20_reg_4196 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_ap_return;
        p_0_21_reg_4201 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_ap_return;
        p_0_22_reg_4206 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_ap_return;
        p_0_23_reg_4211 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_ap_return;
        p_0_24_reg_4216 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_ap_return;
        p_0_25_reg_4221 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_ap_return;
        p_0_26_reg_4226 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_ap_return;
        p_0_27_reg_4231 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_ap_return;
        p_0_28_reg_4236 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_ap_return;
        p_0_29_reg_4241 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_ap_return;
        p_0_30_reg_4246 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_ap_return;
        p_0_31_reg_4251 <= grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_reg_3585 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_window_0_V_16_reg_3931 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_16;
        pool_window_0_V_17_reg_3926 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_17;
        pool_window_0_V_18_reg_3921 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_18;
        pool_window_0_V_19_reg_3916 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_19;
        pool_window_0_V_20_reg_3911 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_20;
        pool_window_0_V_21_reg_3906 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_21;
        pool_window_0_V_22_reg_3901 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_22;
        pool_window_0_V_23_reg_3896 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_23;
        pool_window_0_V_24_reg_3891 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_24;
        pool_window_0_V_25_reg_3886 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_25;
        pool_window_0_V_26_reg_3881 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_26;
        pool_window_0_V_27_reg_3876 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_27;
        pool_window_0_V_28_reg_3871 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_28;
        pool_window_0_V_29_reg_3866 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_29;
        pool_window_0_V_30_reg_3861 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_30;
        pool_window_0_V_31_reg_3856 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_31;
        pool_window_1_V_15_reg_3936 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_80;
        pool_window_1_V_16_reg_3941 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_81;
        pool_window_1_V_17_reg_3946 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_82;
        pool_window_1_V_18_reg_3951 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_83;
        pool_window_1_V_19_reg_3956 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_84;
        pool_window_1_V_20_reg_3961 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_85;
        pool_window_1_V_21_reg_3966 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_86;
        pool_window_1_V_22_reg_3971 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_87;
        pool_window_1_V_23_reg_3976 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_88;
        pool_window_1_V_24_reg_3981 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_89;
        pool_window_1_V_25_reg_3986 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_90;
        pool_window_1_V_26_reg_3991 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_91;
        pool_window_1_V_27_reg_3996 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_92;
        pool_window_1_V_28_reg_4001 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_93;
        pool_window_1_V_29_reg_4006 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_94;
        pool_window_1_V_30_reg_4011 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_95;
        pool_window_2_V_16_reg_3851 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_48;
        pool_window_2_V_17_reg_3846 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_49;
        pool_window_2_V_18_reg_3841 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_50;
        pool_window_2_V_19_reg_3836 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_51;
        pool_window_2_V_20_reg_3831 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_52;
        pool_window_2_V_21_reg_3826 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_53;
        pool_window_2_V_22_reg_3821 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_54;
        pool_window_2_V_23_reg_3816 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_55;
        pool_window_2_V_24_reg_3811 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_56;
        pool_window_2_V_25_reg_3806 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_57;
        pool_window_2_V_26_reg_3801 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_58;
        pool_window_2_V_27_reg_3796 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_59;
        pool_window_2_V_28_reg_3791 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_60;
        pool_window_2_V_29_reg_3786 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_61;
        pool_window_2_V_30_reg_3781 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_62;
        pool_window_2_V_31_reg_3776 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_63;
        pool_window_3_V_15_reg_4016 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_112;
        pool_window_3_V_16_reg_4021 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_113;
        pool_window_3_V_17_reg_4026 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_114;
        pool_window_3_V_18_reg_4031 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_115;
        pool_window_3_V_19_reg_4036 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_116;
        pool_window_3_V_20_reg_4041 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_117;
        pool_window_3_V_21_reg_4046 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_118;
        pool_window_3_V_22_reg_4051 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_119;
        pool_window_3_V_23_reg_4056 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_120;
        pool_window_3_V_24_reg_4061 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_121;
        pool_window_3_V_25_reg_4066 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_122;
        pool_window_3_V_26_reg_4071 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_123;
        pool_window_3_V_27_reg_4076 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_124;
        pool_window_3_V_28_reg_4081 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_125;
        pool_window_3_V_29_reg_4086 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_126;
        pool_window_3_V_30_reg_4091 <= call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_127;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_reg_3598 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY <= ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_1700_p2 == 1'd1) & (icmp_ln207_fu_1744_p2 == 1'd0) & (icmp_ln233_fu_1630_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln213_reg_3611 <= select_ln213_fu_1768_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_1700_p2 == 1'd0) & (icmp_ln233_fu_1630_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln218_reg_3602 <= select_ln218_fu_1724_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_data_0_V_reg_3616 <= data_V_data_0_V_dout;
        tmp_data_10_V_reg_3666 <= data_V_data_10_V_dout;
        tmp_data_11_V_reg_3671 <= data_V_data_11_V_dout;
        tmp_data_12_V_reg_3676 <= data_V_data_12_V_dout;
        tmp_data_13_V_reg_3681 <= data_V_data_13_V_dout;
        tmp_data_14_V_reg_3686 <= data_V_data_14_V_dout;
        tmp_data_15_V_reg_3691 <= data_V_data_15_V_dout;
        tmp_data_16_V_reg_3696 <= data_V_data_16_V_dout;
        tmp_data_17_V_reg_3701 <= data_V_data_17_V_dout;
        tmp_data_18_V_reg_3706 <= data_V_data_18_V_dout;
        tmp_data_19_V_reg_3711 <= data_V_data_19_V_dout;
        tmp_data_1_V_reg_3621 <= data_V_data_1_V_dout;
        tmp_data_20_V_reg_3716 <= data_V_data_20_V_dout;
        tmp_data_21_V_reg_3721 <= data_V_data_21_V_dout;
        tmp_data_22_V_reg_3726 <= data_V_data_22_V_dout;
        tmp_data_23_V_reg_3731 <= data_V_data_23_V_dout;
        tmp_data_24_V_reg_3736 <= data_V_data_24_V_dout;
        tmp_data_25_V_reg_3741 <= data_V_data_25_V_dout;
        tmp_data_26_V_reg_3746 <= data_V_data_26_V_dout;
        tmp_data_27_V_reg_3751 <= data_V_data_27_V_dout;
        tmp_data_28_V_reg_3756 <= data_V_data_28_V_dout;
        tmp_data_29_V_reg_3761 <= data_V_data_29_V_dout;
        tmp_data_2_V_reg_3626 <= data_V_data_2_V_dout;
        tmp_data_30_V_reg_3766 <= data_V_data_30_V_dout;
        tmp_data_31_V_reg_3771 <= data_V_data_31_V_dout;
        tmp_data_3_V_reg_3631 <= data_V_data_3_V_dout;
        tmp_data_4_V_reg_3636 <= data_V_data_4_V_dout;
        tmp_data_5_V_reg_3641 <= data_V_data_5_V_dout;
        tmp_data_6_V_reg_3646 <= data_V_data_6_V_dout;
        tmp_data_7_V_reg_3651 <= data_V_data_7_V_dout;
        tmp_data_8_V_reg_3656 <= data_V_data_8_V_dout;
        tmp_data_9_V_reg_3661 <= data_V_data_9_V_dout;
    end
end

always @ (*) begin
    if ((icmp_ln233_fu_1630_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1320_p4 = add_ln233_reg_3589;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1320_p4 = indvar_flatten_reg_1316;
    end
end

always @ (*) begin
    if (((icmp_ln203_reg_3598 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_sY_load = ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1327;
    end else begin
        ap_sig_allocacmp_sY_load = sY;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp213))) begin
        call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_ce = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_10_V_blk_n = data_V_data_10_V_empty_n;
    end else begin
        data_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_10_V_read = 1'b1;
    end else begin
        data_V_data_10_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_11_V_blk_n = data_V_data_11_V_empty_n;
    end else begin
        data_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_11_V_read = 1'b1;
    end else begin
        data_V_data_11_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_12_V_blk_n = data_V_data_12_V_empty_n;
    end else begin
        data_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_12_V_read = 1'b1;
    end else begin
        data_V_data_12_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_13_V_blk_n = data_V_data_13_V_empty_n;
    end else begin
        data_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_13_V_read = 1'b1;
    end else begin
        data_V_data_13_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_14_V_blk_n = data_V_data_14_V_empty_n;
    end else begin
        data_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_14_V_read = 1'b1;
    end else begin
        data_V_data_14_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_15_V_blk_n = data_V_data_15_V_empty_n;
    end else begin
        data_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_15_V_read = 1'b1;
    end else begin
        data_V_data_15_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_16_V_blk_n = data_V_data_16_V_empty_n;
    end else begin
        data_V_data_16_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_16_V_read = 1'b1;
    end else begin
        data_V_data_16_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_17_V_blk_n = data_V_data_17_V_empty_n;
    end else begin
        data_V_data_17_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_17_V_read = 1'b1;
    end else begin
        data_V_data_17_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_18_V_blk_n = data_V_data_18_V_empty_n;
    end else begin
        data_V_data_18_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_18_V_read = 1'b1;
    end else begin
        data_V_data_18_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_19_V_blk_n = data_V_data_19_V_empty_n;
    end else begin
        data_V_data_19_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_19_V_read = 1'b1;
    end else begin
        data_V_data_19_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_20_V_blk_n = data_V_data_20_V_empty_n;
    end else begin
        data_V_data_20_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_20_V_read = 1'b1;
    end else begin
        data_V_data_20_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_21_V_blk_n = data_V_data_21_V_empty_n;
    end else begin
        data_V_data_21_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_21_V_read = 1'b1;
    end else begin
        data_V_data_21_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_22_V_blk_n = data_V_data_22_V_empty_n;
    end else begin
        data_V_data_22_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_22_V_read = 1'b1;
    end else begin
        data_V_data_22_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_23_V_blk_n = data_V_data_23_V_empty_n;
    end else begin
        data_V_data_23_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_23_V_read = 1'b1;
    end else begin
        data_V_data_23_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_24_V_blk_n = data_V_data_24_V_empty_n;
    end else begin
        data_V_data_24_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_24_V_read = 1'b1;
    end else begin
        data_V_data_24_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_25_V_blk_n = data_V_data_25_V_empty_n;
    end else begin
        data_V_data_25_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_25_V_read = 1'b1;
    end else begin
        data_V_data_25_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_26_V_blk_n = data_V_data_26_V_empty_n;
    end else begin
        data_V_data_26_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_26_V_read = 1'b1;
    end else begin
        data_V_data_26_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_27_V_blk_n = data_V_data_27_V_empty_n;
    end else begin
        data_V_data_27_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_27_V_read = 1'b1;
    end else begin
        data_V_data_27_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_28_V_blk_n = data_V_data_28_V_empty_n;
    end else begin
        data_V_data_28_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_28_V_read = 1'b1;
    end else begin
        data_V_data_28_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_29_V_blk_n = data_V_data_29_V_empty_n;
    end else begin
        data_V_data_29_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_29_V_read = 1'b1;
    end else begin
        data_V_data_29_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_30_V_blk_n = data_V_data_30_V_empty_n;
    end else begin
        data_V_data_30_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_30_V_read = 1'b1;
    end else begin
        data_V_data_30_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_31_V_blk_n = data_V_data_31_V_empty_n;
    end else begin
        data_V_data_31_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_31_V_read = 1'b1;
    end else begin
        data_V_data_31_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_4_V_blk_n = data_V_data_4_V_empty_n;
    end else begin
        data_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_4_V_read = 1'b1;
    end else begin
        data_V_data_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_5_V_blk_n = data_V_data_5_V_empty_n;
    end else begin
        data_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_5_V_read = 1'b1;
    end else begin
        data_V_data_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_6_V_blk_n = data_V_data_6_V_empty_n;
    end else begin
        data_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_6_V_read = 1'b1;
    end else begin
        data_V_data_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_7_V_blk_n = data_V_data_7_V_empty_n;
    end else begin
        data_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_7_V_read = 1'b1;
    end else begin
        data_V_data_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_8_V_blk_n = data_V_data_8_V_empty_n;
    end else begin
        data_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_8_V_read = 1'b1;
    end else begin
        data_V_data_8_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3585 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_9_V_blk_n = data_V_data_9_V_empty_n;
    end else begin
        data_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln233_reg_3585 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_9_V_read = 1'b1;
    end else begin
        data_V_data_9_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp406)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp425)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_0_V_read = pool_window_0_V_16_reg_3931;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_0;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_1_V_read = pool_window_1_V_15_reg_3936;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_64;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_2_V_read = pool_window_2_V_16_reg_3851;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_32;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_3_V_read = pool_window_3_V_15_reg_4016;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_96;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp407)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp426)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_0_V_read = pool_window_0_V_17_reg_3926;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_1;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_1_V_read = pool_window_1_V_16_reg_3941;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_65;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_2_V_read = pool_window_2_V_17_reg_3846;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_33;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_3_V_read = pool_window_3_V_16_reg_4021;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_97;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp408)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp427)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_0_V_read = pool_window_0_V_18_reg_3921;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_2;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_1_V_read = pool_window_1_V_17_reg_3946;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_66;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_2_V_read = pool_window_2_V_18_reg_3841;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_34;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_3_V_read = pool_window_3_V_17_reg_4026;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_98;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp409)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp428)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_0_V_read = pool_window_0_V_19_reg_3916;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_3;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_1_V_read = pool_window_1_V_18_reg_3951;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_67;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_2_V_read = pool_window_2_V_19_reg_3836;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_35;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_3_V_read = pool_window_3_V_18_reg_4031;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_99;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp410)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp429)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_0_V_read = pool_window_0_V_20_reg_3911;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_4;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_1_V_read = pool_window_1_V_19_reg_3956;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_68;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_2_V_read = pool_window_2_V_20_reg_3831;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_36;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_3_V_read = pool_window_3_V_19_reg_4036;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_100;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp411)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp430)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_0_V_read = pool_window_0_V_21_reg_3906;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_5;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_1_V_read = pool_window_1_V_20_reg_3961;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_69;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_2_V_read = pool_window_2_V_21_reg_3826;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_37;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_3_V_read = pool_window_3_V_20_reg_4041;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_101;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp412)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp431)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_0_V_read = pool_window_0_V_22_reg_3901;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_6;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_1_V_read = pool_window_1_V_21_reg_3966;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_70;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_2_V_read = pool_window_2_V_22_reg_3821;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_38;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_3_V_read = pool_window_3_V_21_reg_4046;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_102;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp413)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp432)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_0_V_read = pool_window_0_V_23_reg_3896;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_7;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_1_V_read = pool_window_1_V_22_reg_3971;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_71;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_2_V_read = pool_window_2_V_23_reg_3816;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_39;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_3_V_read = pool_window_3_V_22_reg_4051;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_103;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp414)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp433)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_0_V_read = pool_window_0_V_24_reg_3891;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_8;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_1_V_read = pool_window_1_V_23_reg_3976;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_72;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_2_V_read = pool_window_2_V_24_reg_3811;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_40;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_3_V_read = pool_window_3_V_23_reg_4056;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_104;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp415)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp434)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_0_V_read = pool_window_0_V_25_reg_3886;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_9;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_1_V_read = pool_window_1_V_24_reg_3981;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_73;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_2_V_read = pool_window_2_V_25_reg_3806;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_41;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_3_V_read = pool_window_3_V_24_reg_4061;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_105;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp416)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp435)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_0_V_read = pool_window_0_V_26_reg_3881;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_10;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_1_V_read = pool_window_1_V_25_reg_3986;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_74;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_2_V_read = pool_window_2_V_26_reg_3801;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_42;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_3_V_read = pool_window_3_V_25_reg_4066;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_106;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp417)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp436)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_0_V_read = pool_window_0_V_27_reg_3876;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_11;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_1_V_read = pool_window_1_V_26_reg_3991;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_75;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_2_V_read = pool_window_2_V_27_reg_3796;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_43;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_3_V_read = pool_window_3_V_26_reg_4071;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_107;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp418)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp437)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_0_V_read = pool_window_0_V_28_reg_3871;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_12;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_1_V_read = pool_window_1_V_27_reg_3996;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_76;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_2_V_read = pool_window_2_V_28_reg_3791;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_44;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_3_V_read = pool_window_3_V_27_reg_4076;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_108;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp419)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp438)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_0_V_read = pool_window_0_V_29_reg_3866;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_13;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_1_V_read = pool_window_1_V_28_reg_4001;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_77;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_2_V_read = pool_window_2_V_29_reg_3786;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_45;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_3_V_read = pool_window_3_V_28_reg_4081;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_109;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp420)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp439)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_0_V_read = pool_window_0_V_30_reg_3861;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_14;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_1_V_read = pool_window_1_V_29_reg_4006;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_78;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_2_V_read = pool_window_2_V_30_reg_3781;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_46;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_3_V_read = pool_window_3_V_29_reg_4086;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_110;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp421)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp440)))) begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_0_V_read = pool_window_0_V_31_reg_3856;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_0_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_15;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_1_V_read = pool_window_1_V_30_reg_4011;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_1_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_79;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_2_V_read = pool_window_2_V_31_reg_3776;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_2_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_47;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_19553)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_3_V_read = pool_window_3_V_30_reg_4091;
        end else if ((1'b1 == ap_condition_19549)) begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_3_V_read = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_return_111;
        end else begin
            grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_16_V_blk_n = res_V_data_16_V_full_n;
    end else begin
        res_V_data_16_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_16_V_write = 1'b1;
    end else begin
        res_V_data_16_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_17_V_blk_n = res_V_data_17_V_full_n;
    end else begin
        res_V_data_17_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_17_V_write = 1'b1;
    end else begin
        res_V_data_17_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_18_V_blk_n = res_V_data_18_V_full_n;
    end else begin
        res_V_data_18_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_18_V_write = 1'b1;
    end else begin
        res_V_data_18_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_19_V_blk_n = res_V_data_19_V_full_n;
    end else begin
        res_V_data_19_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_19_V_write = 1'b1;
    end else begin
        res_V_data_19_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_20_V_blk_n = res_V_data_20_V_full_n;
    end else begin
        res_V_data_20_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_20_V_write = 1'b1;
    end else begin
        res_V_data_20_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_21_V_blk_n = res_V_data_21_V_full_n;
    end else begin
        res_V_data_21_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_21_V_write = 1'b1;
    end else begin
        res_V_data_21_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_22_V_blk_n = res_V_data_22_V_full_n;
    end else begin
        res_V_data_22_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_22_V_write = 1'b1;
    end else begin
        res_V_data_22_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_23_V_blk_n = res_V_data_23_V_full_n;
    end else begin
        res_V_data_23_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_23_V_write = 1'b1;
    end else begin
        res_V_data_23_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_24_V_blk_n = res_V_data_24_V_full_n;
    end else begin
        res_V_data_24_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_24_V_write = 1'b1;
    end else begin
        res_V_data_24_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_25_V_blk_n = res_V_data_25_V_full_n;
    end else begin
        res_V_data_25_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_25_V_write = 1'b1;
    end else begin
        res_V_data_25_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_26_V_blk_n = res_V_data_26_V_full_n;
    end else begin
        res_V_data_26_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_26_V_write = 1'b1;
    end else begin
        res_V_data_26_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_27_V_blk_n = res_V_data_27_V_full_n;
    end else begin
        res_V_data_27_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_27_V_write = 1'b1;
    end else begin
        res_V_data_27_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_28_V_blk_n = res_V_data_28_V_full_n;
    end else begin
        res_V_data_28_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_28_V_write = 1'b1;
    end else begin
        res_V_data_28_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_29_V_blk_n = res_V_data_29_V_full_n;
    end else begin
        res_V_data_29_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_29_V_write = 1'b1;
    end else begin
        res_V_data_29_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_30_V_blk_n = res_V_data_30_V_full_n;
    end else begin
        res_V_data_30_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_30_V_write = 1'b1;
    end else begin
        res_V_data_30_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_31_V_blk_n = res_V_data_31_V_full_n;
    end else begin
        res_V_data_31_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_31_V_write = 1'b1;
    end else begin
        res_V_data_31_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln233_fu_1630_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln233_fu_1630_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln211_fu_1750_p2 = (pY + 32'd1);

assign add_ln213_fu_1762_p2 = (ap_sig_allocacmp_sY_load + 32'd1);

assign add_ln216_fu_1706_p2 = (pX + 32'd1);

assign add_ln218_fu_1718_p2 = (sX + 32'd1);

assign add_ln233_fu_1636_p2 = (ap_phi_mux_indvar_flatten_phi_fu_1320_p4 + 5'd1);

assign and_ln185_1_fu_1688_p2 = (icmp_ln185_3_fu_1676_p2 & icmp_ln185_2_fu_1666_p2);

assign and_ln185_2_fu_1694_p2 = (and_ln185_fu_1682_p2 & and_ln185_1_fu_1688_p2);

assign and_ln185_fu_1682_p2 = (icmp_ln185_fu_1646_p2 & icmp_ln185_1_fu_1656_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp213 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp406 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp407 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp408 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp409 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp410 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp411 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp412 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp413 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp414 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp415 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp416 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp417 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp418 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp419 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp420 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp421 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp425 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp426 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp427 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp428 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp429 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp430 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp431 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp432 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp433 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp434 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp435 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp436 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp437 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp438 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp439 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp440 = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call0 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call12 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call15 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call18 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call21 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call24 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call27 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call3 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call30 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call33 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call36 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call39 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call42 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call45 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call6 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call9 = ((icmp_ln233_reg_3585 == 1'd0) & (io_acc_block_signal_op109 == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call0 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call12 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call15 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call18 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call21 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call24 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call27 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call3 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call30 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call33 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call36 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call39 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call42 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call45 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call6 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter2_ignore_call9 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter2_reg) & (io_acc_block_signal_op537 == 1'b0));
end

always @ (*) begin
    ap_condition_1384 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1388 = ((icmp_ln203_reg_3598 == 1'd1) & (icmp_ln207_reg_3607 == 1'd0) & (icmp_ln233_reg_3585 == 1'd0));
end

always @ (*) begin
    ap_condition_1529 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_1700_p2 == 1'd1) & (icmp_ln233_fu_1630_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_19431 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_fu_1630_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_19549 = ((1'd1 == and_ln185_2_reg_3594) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_19553 = ((1'd1 == and_ln185_2_reg_3594_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_19563 = ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln203_reg_3598 == 1'd0) & (icmp_ln233_reg_3585 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_498 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_1700_p2 == 1'd1) & (icmp_ln233_fu_1630_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_i_i_reg_1327 = 32'd0;

assign ap_ready = internal_ap_ready;

assign call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start = call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start_reg;

assign icmp_ln185_1_fu_1656_p2 = ((ap_sig_allocacmp_sY_load == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln185_2_fu_1666_p2 = (($signed(pY) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln185_3_fu_1676_p2 = (($signed(pX) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln185_fu_1646_p2 = ((sX == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_1700_p2 = ((pX == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln207_fu_1744_p2 = ((pY == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_1630_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1320_p4 == 5'd16) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op109 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_31_V_empty_n & data_V_data_30_V_empty_n & data_V_data_2_V_empty_n & data_V_data_29_V_empty_n & data_V_data_28_V_empty_n & data_V_data_27_V_empty_n & data_V_data_26_V_empty_n & data_V_data_25_V_empty_n & data_V_data_24_V_empty_n & data_V_data_23_V_empty_n & data_V_data_22_V_empty_n & data_V_data_21_V_empty_n & data_V_data_20_V_empty_n & data_V_data_1_V_empty_n & data_V_data_19_V_empty_n & data_V_data_18_V_empty_n & data_V_data_17_V_empty_n & data_V_data_16_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op537 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_31_V_full_n & res_V_data_30_V_full_n & res_V_data_2_V_full_n & res_V_data_29_V_full_n & res_V_data_28_V_full_n & res_V_data_27_V_full_n & res_V_data_26_V_full_n & res_V_data_25_V_full_n & res_V_data_24_V_full_n & res_V_data_23_V_full_n & res_V_data_22_V_full_n & res_V_data_21_V_full_n & res_V_data_20_V_full_n & res_V_data_1_V_full_n & res_V_data_19_V_full_n & res_V_data_18_V_full_n & res_V_data_17_V_full_n & res_V_data_16_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign res_V_data_0_V_din = tmp_data_0_V_1_fu_3201_p3;

assign res_V_data_10_V_din = tmp_data_10_V_1_fu_3321_p3;

assign res_V_data_11_V_din = tmp_data_11_V_1_fu_3333_p3;

assign res_V_data_12_V_din = tmp_data_12_V_1_fu_3345_p3;

assign res_V_data_13_V_din = tmp_data_13_V_1_fu_3357_p3;

assign res_V_data_14_V_din = tmp_data_14_V_1_fu_3369_p3;

assign res_V_data_15_V_din = tmp_data_15_V_1_fu_3381_p3;

assign res_V_data_16_V_din = tmp_data_16_V_1_fu_3393_p3;

assign res_V_data_17_V_din = tmp_data_17_V_1_fu_3405_p3;

assign res_V_data_18_V_din = tmp_data_18_V_1_fu_3417_p3;

assign res_V_data_19_V_din = tmp_data_19_V_1_fu_3429_p3;

assign res_V_data_1_V_din = tmp_data_1_V_1_fu_3213_p3;

assign res_V_data_20_V_din = tmp_data_20_V_1_fu_3441_p3;

assign res_V_data_21_V_din = tmp_data_21_V_1_fu_3453_p3;

assign res_V_data_22_V_din = tmp_data_22_V_1_fu_3465_p3;

assign res_V_data_23_V_din = tmp_data_23_V_1_fu_3477_p3;

assign res_V_data_24_V_din = tmp_data_24_V_1_fu_3489_p3;

assign res_V_data_25_V_din = tmp_data_25_V_1_fu_3501_p3;

assign res_V_data_26_V_din = tmp_data_26_V_1_fu_3513_p3;

assign res_V_data_27_V_din = tmp_data_27_V_1_fu_3525_p3;

assign res_V_data_28_V_din = tmp_data_28_V_1_fu_3537_p3;

assign res_V_data_29_V_din = tmp_data_29_V_1_fu_3549_p3;

assign res_V_data_2_V_din = tmp_data_2_V_1_fu_3225_p3;

assign res_V_data_30_V_din = tmp_data_30_V_1_fu_3561_p3;

assign res_V_data_31_V_din = tmp_data_31_V_1_fu_3573_p3;

assign res_V_data_3_V_din = tmp_data_3_V_1_fu_3237_p3;

assign res_V_data_4_V_din = tmp_data_4_V_1_fu_3249_p3;

assign res_V_data_5_V_din = tmp_data_5_V_1_fu_3261_p3;

assign res_V_data_6_V_din = tmp_data_6_V_1_fu_3273_p3;

assign res_V_data_7_V_din = tmp_data_7_V_1_fu_3285_p3;

assign res_V_data_8_V_din = tmp_data_8_V_1_fu_3297_p3;

assign res_V_data_9_V_din = tmp_data_9_V_1_fu_3309_p3;

assign select_ln213_fu_1768_p3 = ((icmp_ln185_1_fu_1656_p2[0:0] === 1'b1) ? 32'd0 : add_ln213_fu_1762_p2);

assign select_ln218_fu_1724_p3 = ((icmp_ln185_fu_1646_p2[0:0] === 1'b1) ? 32'd0 : add_ln218_fu_1718_p2);

assign start_out = real_start;

assign tmp_data_0_V_1_fu_3201_p3 = {{p_0_s_reg_4096}, {4'd0}};

assign tmp_data_10_V_1_fu_3321_p3 = {{p_0_10_reg_4146}, {4'd0}};

assign tmp_data_11_V_1_fu_3333_p3 = {{p_0_11_reg_4151}, {4'd0}};

assign tmp_data_12_V_1_fu_3345_p3 = {{p_0_12_reg_4156}, {4'd0}};

assign tmp_data_13_V_1_fu_3357_p3 = {{p_0_13_reg_4161}, {4'd0}};

assign tmp_data_14_V_1_fu_3369_p3 = {{p_0_14_reg_4166}, {4'd0}};

assign tmp_data_15_V_1_fu_3381_p3 = {{p_0_15_reg_4171}, {4'd0}};

assign tmp_data_16_V_1_fu_3393_p3 = {{p_0_16_reg_4176}, {4'd0}};

assign tmp_data_17_V_1_fu_3405_p3 = {{p_0_17_reg_4181}, {4'd0}};

assign tmp_data_18_V_1_fu_3417_p3 = {{p_0_18_reg_4186}, {4'd0}};

assign tmp_data_19_V_1_fu_3429_p3 = {{p_0_19_reg_4191}, {4'd0}};

assign tmp_data_1_V_1_fu_3213_p3 = {{p_0_1_reg_4101}, {4'd0}};

assign tmp_data_20_V_1_fu_3441_p3 = {{p_0_20_reg_4196}, {4'd0}};

assign tmp_data_21_V_1_fu_3453_p3 = {{p_0_21_reg_4201}, {4'd0}};

assign tmp_data_22_V_1_fu_3465_p3 = {{p_0_22_reg_4206}, {4'd0}};

assign tmp_data_23_V_1_fu_3477_p3 = {{p_0_23_reg_4211}, {4'd0}};

assign tmp_data_24_V_1_fu_3489_p3 = {{p_0_24_reg_4216}, {4'd0}};

assign tmp_data_25_V_1_fu_3501_p3 = {{p_0_25_reg_4221}, {4'd0}};

assign tmp_data_26_V_1_fu_3513_p3 = {{p_0_26_reg_4226}, {4'd0}};

assign tmp_data_27_V_1_fu_3525_p3 = {{p_0_27_reg_4231}, {4'd0}};

assign tmp_data_28_V_1_fu_3537_p3 = {{p_0_28_reg_4236}, {4'd0}};

assign tmp_data_29_V_1_fu_3549_p3 = {{p_0_29_reg_4241}, {4'd0}};

assign tmp_data_2_V_1_fu_3225_p3 = {{p_0_2_reg_4106}, {4'd0}};

assign tmp_data_30_V_1_fu_3561_p3 = {{p_0_30_reg_4246}, {4'd0}};

assign tmp_data_31_V_1_fu_3573_p3 = {{p_0_31_reg_4251}, {4'd0}};

assign tmp_data_3_V_1_fu_3237_p3 = {{p_0_3_reg_4111}, {4'd0}};

assign tmp_data_4_V_1_fu_3249_p3 = {{p_0_4_reg_4116}, {4'd0}};

assign tmp_data_5_V_1_fu_3261_p3 = {{p_0_5_reg_4121}, {4'd0}};

assign tmp_data_6_V_1_fu_3273_p3 = {{p_0_6_reg_4126}, {4'd0}};

assign tmp_data_7_V_1_fu_3285_p3 = {{p_0_7_reg_4131}, {4'd0}};

assign tmp_data_8_V_1_fu_3297_p3 = {{p_0_8_reg_4136}, {4'd0}};

assign tmp_data_9_V_1_fu_3309_p3 = {{p_0_9_reg_4141}, {4'd0}};

endmodule //pooling2d_cl_array_array_ap_fixed_32u_config5_s
