// Seed: 1033048744
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wor id_6,
    input wand id_7,
    input supply1 id_8,
    output tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    output tri id_12,
    input tri id_13
    , id_17,
    input uwire id_14,
    output uwire id_15
);
  wire id_18, id_19;
  logic [-1 'b0 : 1] id_20;
endmodule
module module_1 (
    output tri1 id_0
    , id_8,
    input wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    input supply1 id_6
);
  assign id_8 = id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_6,
      id_6,
      id_0,
      id_6,
      id_6,
      id_3,
      id_0,
      id_5,
      id_3,
      id_6,
      id_1,
      id_2
  );
endmodule
