Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: gestore_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gestore_display.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gestore_display"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : gestore_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_e.vhd" in Library work.
Architecture dataflow of Entity display_sette_segmenti_e is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_b.vhd" in Library work.
Architecture structural of Entity diplay_sette_segmenti_b is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_f.vhd" in Library work.
Architecture behavioral of Entity display_sette_segmenti_f is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_d.vhd" in Library work.
Architecture structural of Entity diplay_sette_segmenti_d is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_c.vhd" in Library work.
Architecture behavioral of Entity diplay_sette_segmenti_c is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_g.vhd" in Library work.
Architecture dataflow of Entity display_sette_segmenti_g is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_a.vhd" in Library work.
Architecture structural of Entity display_sette_segmenti_a is up to date.
Compiling vhdl file "/home/sav/ASE/gestore_display/clk_fil.vhd" in Library work.
Architecture behavioral of Entity clk_fil is up to date.
Compiling vhdl file "/home/sav/ASE/gestore_display/contatore_modulo_4.vhd" in Library work.
Entity <contatore_modulo_2n> compiled.
Entity <contatore_modulo_2n> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/sav/ASE/gestore_display/selettore_cifra.vhd" in Library work.
Architecture structural of Entity selettore_cifra is up to date.
Compiling vhdl file "/home/sav/ASE/gestore_display/diplay_7_segmenti.vhd" in Library work.
Architecture structural of Entity display_7_segmenti is up to date.
Compiling vhdl file "/home/sav/ASE/gestore_display/demux1_4.vhd" in Library work.
Architecture dataflow of Entity demux1_4 is up to date.
Compiling vhdl file "/home/sav/ASE/gestore_display/gestore_display.vhd" in Library work.
Architecture behavioral of Entity gestore_display is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <gestore_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_fil> in library <work> (architecture <behavioral>) with generics.
	freq_in = 2500000
	freq_out = 2500000

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <selettore_cifra> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_7_segmenti> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <demux1_4> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <diplay_sette_segmenti_b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <diplay_sette_segmenti_d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_f> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_sette_segmenti_g> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <display_sette_segmenti_a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <diplay_sette_segmenti_c> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_sette_segmenti_e> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <diplay_sette_segmenti_b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_f> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <diplay_sette_segmenti_d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_e> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <diplay_sette_segmenti_b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_e> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <display_sette_segmenti_f> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <diplay_sette_segmenti_b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_e> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <gestore_display> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/sav/ASE/gestore_display/gestore_display.vhd" line 88: Unconnected output port 'output' of component 'clk_fil'.
WARNING:Xst:753 - "/home/sav/ASE/gestore_display/gestore_display.vhd" line 89: Unconnected output port 'hit' of component 'contatore_modulo_2n'.
Entity <gestore_display> analyzed. Unit <gestore_display> generated.

Analyzing generic Entity <clk_fil> in library <work> (Architecture <behavioral>).
	freq_in = 2500000
	freq_out = 2500000
Entity <clk_fil> analyzed. Unit <clk_fil> generated.

Analyzing generic Entity <contatore_modulo_2n> in library <work> (Architecture <behavioral>).
	width = 2
Entity <contatore_modulo_2n> analyzed. Unit <contatore_modulo_2n> generated.

Analyzing Entity <selettore_cifra> in library <work> (Architecture <structural>).
Entity <selettore_cifra> analyzed. Unit <selettore_cifra> generated.

Analyzing Entity <display_7_segmenti> in library <work> (Architecture <structural>).
Entity <display_7_segmenti> analyzed. Unit <display_7_segmenti> generated.

Analyzing Entity <diplay_sette_segmenti_b> in library <work> (Architecture <structural>).
Entity <diplay_sette_segmenti_b> analyzed. Unit <diplay_sette_segmenti_b> generated.

Analyzing Entity <diplay_sette_segmenti_d> in library <work> (Architecture <structural>).
Entity <diplay_sette_segmenti_d> analyzed. Unit <diplay_sette_segmenti_d> generated.

Analyzing Entity <display_sette_segmenti_f> in library <work> (Architecture <behavioral>).
Entity <display_sette_segmenti_f> analyzed. Unit <display_sette_segmenti_f> generated.

Analyzing Entity <display_sette_segmenti_g> in library <work> (Architecture <dataflow>).
Entity <display_sette_segmenti_g> analyzed. Unit <display_sette_segmenti_g> generated.

Analyzing Entity <display_sette_segmenti_a> in library <work> (Architecture <structural>).
Entity <display_sette_segmenti_a> analyzed. Unit <display_sette_segmenti_a> generated.

Analyzing Entity <diplay_sette_segmenti_c> in library <work> (Architecture <behavioral>).
Entity <diplay_sette_segmenti_c> analyzed. Unit <diplay_sette_segmenti_c> generated.

Analyzing Entity <display_sette_segmenti_e> in library <work> (Architecture <dataflow>).
Entity <display_sette_segmenti_e> analyzed. Unit <display_sette_segmenti_e> generated.

Analyzing Entity <demux1_4> in library <work> (Architecture <dataflow>).
Entity <demux1_4> analyzed. Unit <demux1_4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_fil>.
    Related source file is "/home/sav/ASE/gestore_display/clk_fil.vhd".
    Found T flip-flop for signal <count<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <clk_fil> synthesized.


Synthesizing Unit <contatore_modulo_2n>.
    Related source file is "/home/sav/ASE/gestore_display/contatore_modulo_4.vhd".
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <contatore_modulo_2n> synthesized.


Synthesizing Unit <selettore_cifra>.
    Related source file is "/home/sav/ASE/gestore_display/selettore_cifra.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <valore_cifra>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <selettore_cifra> synthesized.


Synthesizing Unit <demux1_4>.
    Related source file is "/home/sav/ASE/gestore_display/demux1_4.vhd".
Unit <demux1_4> synthesized.


Synthesizing Unit <display_sette_segmenti_e>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_e.vhd".
Unit <display_sette_segmenti_e> synthesized.


Synthesizing Unit <diplay_sette_segmenti_b>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_b.vhd".
Unit <diplay_sette_segmenti_b> synthesized.


Synthesizing Unit <display_sette_segmenti_f>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_f.vhd".
Unit <display_sette_segmenti_f> synthesized.


Synthesizing Unit <diplay_sette_segmenti_d>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_d.vhd".
Unit <diplay_sette_segmenti_d> synthesized.


Synthesizing Unit <diplay_sette_segmenti_c>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_c.vhd".
Unit <diplay_sette_segmenti_c> synthesized.


Synthesizing Unit <display_sette_segmenti_g>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_g.vhd".
Unit <display_sette_segmenti_g> synthesized.


Synthesizing Unit <display_sette_segmenti_a>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_a.vhd".
Unit <display_sette_segmenti_a> synthesized.


Synthesizing Unit <display_7_segmenti>.
    Related source file is "/home/sav/ASE/gestore_display/diplay_7_segmenti.vhd".
WARNING:Xst:647 - Input <point> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <display_7_segmenti> synthesized.


Synthesizing Unit <gestore_display>.
    Related source file is "/home/sav/ASE/gestore_display/gestore_display.vhd".
Unit <gestore_display> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <gestore_display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block gestore_display, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : gestore_display.ngr
Top Level Output File Name         : gestore_display
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 27
#      INV                         : 3
#      LUT2                        : 5
#      LUT3                        : 8
#      LUT4                        : 7
#      MUXF5                       : 4
# FlipFlops/Latches                : 3
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 18
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                       11  out of    960     1%  
 Number of Slice Flip Flops:              3  out of   1920     0%  
 Number of 4 input LUTs:                 23  out of   1920     1%  
 Number of IOs:                          34
 Number of bonded IOBs:                  30  out of    108    27%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+-----------------------------+-------+
Control Signal                                                       | Buffer(FF name)             | Load  |
---------------------------------------------------------------------+-----------------------------+-------+
clock_filter/count_0_Aclr_inv(clock_filter/count_0_Aclr_inv1_INV_0:O)| NONE(clock_filter/count_0_0)| 3     |
---------------------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.601ns (Maximum Frequency: 384.467MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 7.298ns
   Maximum combinational path delay: 7.314ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.601ns (frequency: 384.467MHz)
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Delay:               2.601ns (Levels of Logic = 1)
  Source:            counter_mod_4/count_0 (FF)
  Destination:       counter_mod_4/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_mod_4/count_0 to counter_mod_4/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.514   0.850  counter_mod_4/count_0 (counter_mod_4/count_0)
     INV:I->O              1   0.612   0.357  counter_mod_4/Mcount_count_xor<0>11_INV_0 (Result<0>)
     FDCE:D                    0.268          counter_mod_4/count_0
    ----------------------------------------
    Total                      2.601ns (1.394ns logic, 1.207ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            enable (PAD)
  Destination:       clock_filter/count_0_0 (FF)
  Destination Clock: clk rising

  Data Path: enable to clock_filter/count_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  enable_IBUF (enable_IBUF)
     FDCE:CE                   0.483          clock_filter/count_0_0
    ----------------------------------------
    Total                      1.946ns (1.589ns logic, 0.357ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              7.298ns (Levels of Logic = 4)
  Source:            counter_mod_4/count_0 (FF)
  Destination:       cathode<6> (PAD)
  Source Clock:      clk rising

  Data Path: counter_mod_4/count_0 to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.514   1.002  counter_mod_4/count_0 (counter_mod_4/count_0)
     LUT3:I0->O            1   0.612   0.000  s_c/Mmux_valore_cifra_3 (s_c/Mmux_valore_cifra_3)
     MUXF5:I1->O           7   0.278   0.754  s_c/Mmux_valore_cifra_2_f5 (valore_cifra<0>)
     LUT4:I0->O            1   0.612   0.357  d_7_s/d/o1 (cathode_3_OBUF)
     OBUF:I->O                 3.169          cathode_3_OBUF (cathode<3>)
    ----------------------------------------
    Total                      7.298ns (5.185ns logic, 2.113ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Delay:               7.314ns (Levels of Logic = 5)
  Source:            number<1> (PAD)
  Destination:       cathode<6> (PAD)

  Data Path: number<1> to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  number_1_IBUF (number_1_IBUF)
     LUT3:I1->O            1   0.612   0.000  s_c/Mmux_valore_cifra_41 (s_c/Mmux_valore_cifra_41)
     MUXF5:I0->O           7   0.278   0.754  s_c/Mmux_valore_cifra_2_f5_0 (valore_cifra<1>)
     LUT4:I0->O            1   0.612   0.357  d_7_s/c/o1 (cathode_2_OBUF)
     OBUF:I->O                 3.169          cathode_2_OBUF (cathode<2>)
    ----------------------------------------
    Total                      7.314ns (5.777ns logic, 1.537ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.08 secs
 
--> 


Total memory usage is 513236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

