#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug  9 08:37:49 2020
# Process ID: 15416
# Current directory: /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1
# Command line: vivado -log axis_dma_96mhz_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source axis_dma_96mhz_wrapper.tcl -notrace
# Log file: /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1/axis_dma_96mhz_wrapper.vdi
# Journal file: /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source axis_dma_96mhz_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.680 ; gain = 312.152 ; free physical = 1229 ; free virtual = 7900
Command: link_design -top axis_dma_96mhz_wrapper -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_bram_ctrl_0_0/axis_dma_96mhz_axi_bram_ctrl_0_0.dcp' for cell 'axis_dma_96mhz_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_bram_ctrl_0_bram_0/axis_dma_96mhz_axi_bram_ctrl_0_bram_0.dcp' for cell 'axis_dma_96mhz_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1.dcp' for cell 'axis_dma_96mhz_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_gpio_0_0/axis_dma_96mhz_axi_gpio_0_0.dcp' for cell 'axis_dma_96mhz_i/axi_gpio_leds'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_1_0/axis_dma_96mhz_axi_timer_1_0.dcp' for cell 'axis_dma_96mhz_i/axi_pwm_decode_1_2'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_0_0/axis_dma_96mhz_axi_timer_0_0.dcp' for cell 'axis_dma_96mhz_i/axi_timer_freertos'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_2_0/axis_dma_96mhz_axi_timer_2_0.dcp' for cell 'axis_dma_96mhz_i/axi_timer_ping'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_uartlite_0_0/axis_dma_96mhz_axi_uartlite_0_0.dcp' for cell 'axis_dma_96mhz_i/axi_uartlite_freertos'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axis_data_fifo_0_0/axis_dma_96mhz_axis_data_fifo_0_0.dcp' for cell 'axis_dma_96mhz_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0.dcp' for cell 'axis_dma_96mhz_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0.dcp' for cell 'axis_dma_96mhz_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_0/axis_dma_96mhz_microblaze_0_0.dcp' for cell 'axis_dma_96mhz_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_axi_intc_0/axis_dma_96mhz_microblaze_0_axi_intc_0.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_output_1_0_0/axis_dma_96mhz_output_1_0_0.dcp' for cell 'axis_dma_96mhz_i/output_1_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_output_1_0_1/axis_dma_96mhz_output_1_0_1.dcp' for cell 'axis_dma_96mhz_i/output_1_1'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_output_4_0_0/axis_dma_96mhz_output_4_0_0.dcp' for cell 'axis_dma_96mhz_i/output_4_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_rst_clk_wiz_0_96M_0/axis_dma_96mhz_rst_clk_wiz_0_96M_0.dcp' for cell 'axis_dma_96mhz_i/rst_clk_wiz_0_96M'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_uart_axis_0_0/axis_dma_96mhz_uart_axis_0_0.dcp' for cell 'axis_dma_96mhz_i/uart_axis_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_xbar_0/axis_dma_96mhz_xbar_0.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_0/axis_dma_96mhz_auto_pc_0.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_1/axis_dma_96mhz_auto_pc_1.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_2/axis_dma_96mhz_auto_pc_2.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_3/axis_dma_96mhz_auto_pc_3.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_4/axis_dma_96mhz_auto_pc_4.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_5/axis_dma_96mhz_auto_pc_5.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_6/axis_dma_96mhz_auto_pc_6.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_7/axis_dma_96mhz_auto_pc_7.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_dlmb_bram_if_cntlr_0/axis_dma_96mhz_dlmb_bram_if_cntlr_0.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_dlmb_v10_0/axis_dma_96mhz_dlmb_v10_0.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_ilmb_bram_if_cntlr_0/axis_dma_96mhz_ilmb_bram_if_cntlr_0.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_ilmb_v10_0/axis_dma_96mhz_ilmb_v10_0.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_lmb_bram_0/axis_dma_96mhz_lmb_bram_0.dcp' for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2426.680 ; gain = 0.000 ; free physical = 904 ; free virtual = 7586
INFO: [Netlist 29-17] Analyzing 737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0_board.xdc] for cell 'axis_dma_96mhz_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0_board.xdc] for cell 'axis_dma_96mhz_i/clk_wiz_0/inst'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0.xdc] for cell 'axis_dma_96mhz_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2826.188 ; gain = 399.508 ; free physical = 387 ; free virtual = 7125
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0.xdc] for cell 'axis_dma_96mhz_i/clk_wiz_0/inst'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_0/axis_dma_96mhz_microblaze_0_0.xdc] for cell 'axis_dma_96mhz_i/microblaze_0/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_0/axis_dma_96mhz_microblaze_0_0.xdc] for cell 'axis_dma_96mhz_i/microblaze_0/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_axi_intc_0/axis_dma_96mhz_microblaze_0_axi_intc_0.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_axi_intc_0/axis_dma_96mhz_microblaze_0_axi_intc_0.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0.xdc] for cell 'axis_dma_96mhz_i/mdm_1/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0.xdc] for cell 'axis_dma_96mhz_i/mdm_1/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_rst_clk_wiz_0_96M_0/axis_dma_96mhz_rst_clk_wiz_0_96M_0_board.xdc] for cell 'axis_dma_96mhz_i/rst_clk_wiz_0_96M/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_rst_clk_wiz_0_96M_0/axis_dma_96mhz_rst_clk_wiz_0_96M_0_board.xdc] for cell 'axis_dma_96mhz_i/rst_clk_wiz_0_96M/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_rst_clk_wiz_0_96M_0/axis_dma_96mhz_rst_clk_wiz_0_96M_0.xdc] for cell 'axis_dma_96mhz_i/rst_clk_wiz_0_96M/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_rst_clk_wiz_0_96M_0/axis_dma_96mhz_rst_clk_wiz_0_96M_0.xdc] for cell 'axis_dma_96mhz_i/rst_clk_wiz_0_96M/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_gpio_0_0/axis_dma_96mhz_axi_gpio_0_0_board.xdc] for cell 'axis_dma_96mhz_i/axi_gpio_leds/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_gpio_0_0/axis_dma_96mhz_axi_gpio_0_0_board.xdc] for cell 'axis_dma_96mhz_i/axi_gpio_leds/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_gpio_0_0/axis_dma_96mhz_axi_gpio_0_0.xdc] for cell 'axis_dma_96mhz_i/axi_gpio_leds/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_gpio_0_0/axis_dma_96mhz_axi_gpio_0_0.xdc] for cell 'axis_dma_96mhz_i/axi_gpio_leds/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_uartlite_0_0/axis_dma_96mhz_axi_uartlite_0_0_board.xdc] for cell 'axis_dma_96mhz_i/axi_uartlite_freertos/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_uartlite_0_0/axis_dma_96mhz_axi_uartlite_0_0_board.xdc] for cell 'axis_dma_96mhz_i/axi_uartlite_freertos/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_uartlite_0_0/axis_dma_96mhz_axi_uartlite_0_0.xdc] for cell 'axis_dma_96mhz_i/axi_uartlite_freertos/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_uartlite_0_0/axis_dma_96mhz_axi_uartlite_0_0.xdc] for cell 'axis_dma_96mhz_i/axi_uartlite_freertos/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_0_0/axis_dma_96mhz_axi_timer_0_0.xdc] for cell 'axis_dma_96mhz_i/axi_timer_freertos/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_0_0/axis_dma_96mhz_axi_timer_0_0.xdc] for cell 'axis_dma_96mhz_i/axi_timer_freertos/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1.xdc] for cell 'axis_dma_96mhz_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1.xdc] for cell 'axis_dma_96mhz_i/axi_dma_0/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_1_0/axis_dma_96mhz_axi_timer_1_0.xdc] for cell 'axis_dma_96mhz_i/axi_pwm_decode_1_2/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_1_0/axis_dma_96mhz_axi_timer_1_0.xdc] for cell 'axis_dma_96mhz_i/axi_pwm_decode_1_2/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_2_0/axis_dma_96mhz_axi_timer_2_0.xdc] for cell 'axis_dma_96mhz_i/axi_timer_ping/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_2_0/axis_dma_96mhz_axi_timer_2_0.xdc] for cell 'axis_dma_96mhz_i/axi_timer_ping/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/constrs_1/imports/CMODS7-25/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/constrs_1/imports/CMODS7-25/Cmod-S7-25-Master.xdc]
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_axi_intc_0/axis_dma_96mhz_microblaze_0_axi_intc_0_clocks.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_axi_intc_0/axis_dma_96mhz_microblaze_0_axi_intc_0_clocks.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1_clocks.xdc] for cell 'axis_dma_96mhz_i/axi_dma_0/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1_clocks.xdc] for cell 'axis_dma_96mhz_i/axi_dma_0/U0'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'axis_dma_96mhz_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 407 ; free virtual = 7135
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 146 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3154.348 ; gain = 727.668 ; free physical = 407 ; free virtual = 7135
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 402 ; free virtual = 7129

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2228e390c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 391 ; free virtual = 7118

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 36 inverter(s) to 49 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 257a6a46b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 241 ; free virtual = 6969
INFO: [Opt 31-389] Phase Retarget created 127 cells and removed 224 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 254a3a6dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 239 ; free virtual = 6967
INFO: [Opt 31-389] Phase Constant propagation created 641 cells and removed 1544 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f1f6bdd3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 216 ; free virtual = 6943
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 3629 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 40 load(s) on clock net axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1ed82f581

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 216 ; free virtual = 6943
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ed82f581

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 216 ; free virtual = 6943
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b2f4cdcc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 216 ; free virtual = 6943
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             127  |             224  |                                              5  |
|  Constant propagation         |             641  |            1544  |                                              1  |
|  Sweep                        |              12  |            3629  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 218 ; free virtual = 6944
Ending Logic Optimization Task | Checksum: c4a1b50d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.348 ; gain = 0.000 ; free physical = 218 ; free virtual = 6944

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 17e17cfae

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 348 ; free virtual = 6963
Ending Power Optimization Task | Checksum: 17e17cfae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3378.949 ; gain = 224.602 ; free physical = 362 ; free virtual = 6977

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c21aedd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 386 ; free virtual = 6994
Ending Final Cleanup Task | Checksum: 1c21aedd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 386 ; free virtual = 6994

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 386 ; free virtual = 6994
Ending Netlist Obfuscation Task | Checksum: 1c21aedd0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 386 ; free virtual = 6994
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3378.949 ; gain = 224.602 ; free physical = 386 ; free virtual = 6994
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 377 ; free virtual = 6987
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1/axis_dma_96mhz_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file axis_dma_96mhz_wrapper_drc_opted.rpt -pb axis_dma_96mhz_wrapper_drc_opted.pb -rpx axis_dma_96mhz_wrapper_drc_opted.rpx
Command: report_drc -file axis_dma_96mhz_wrapper_drc_opted.rpt -pb axis_dma_96mhz_wrapper_drc_opted.pb -rpx axis_dma_96mhz_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1/axis_dma_96mhz_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 361 ; free virtual = 6977
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12d93c4b9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 361 ; free virtual = 6977
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 361 ; free virtual = 6977

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e3cce4d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 335 ; free virtual = 6962

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21dedbe61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 331 ; free virtual = 6953

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21dedbe61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 331 ; free virtual = 6953
Phase 1 Placer Initialization | Checksum: 21dedbe61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 330 ; free virtual = 6953

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2280b3e88

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 307 ; free virtual = 6934

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 473 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 0, total 3, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 197 nets or cells. Created 3 new cells, deleted 194 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net axis_dma_96mhz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2 could not be optimized because driver axis_dma_96mhz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 201 ; free virtual = 6927

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            194  |                   197  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |            194  |                   197  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16bade466

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 206 ; free virtual = 6925
Phase 2.2 Global Placement Core | Checksum: 1f48fb6c6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 205 ; free virtual = 6923
Phase 2 Global Placement | Checksum: 1f48fb6c6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 211 ; free virtual = 6929

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1614f26a6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 206 ; free virtual = 6924

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22a8cc74f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 254 ; free virtual = 6947

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23cf2297e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 254 ; free virtual = 6947

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f07df1e3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 254 ; free virtual = 6947

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16ca58073

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 275 ; free virtual = 6945

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1cfc73fe8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 269 ; free virtual = 6940

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14a9c5920

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 266 ; free virtual = 6937

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1984d1001

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 256 ; free virtual = 6934
Phase 3 Detail Placement | Checksum: 1984d1001

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 256 ; free virtual = 6934

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 218d0a6ed

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-0.285 |
Phase 1 Physical Synthesis Initialization | Checksum: 215707118

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 255 ; free virtual = 6932
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2083a2dbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 253 ; free virtual = 6930
Phase 4.1.1.1 BUFG Insertion | Checksum: 218d0a6ed

Time (s): cpu = 00:01:10 ; elapsed = 00:00:29 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 252 ; free virtual = 6930
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.523. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12deb98d4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 250 ; free virtual = 6928
Phase 4.1 Post Commit Optimization | Checksum: 12deb98d4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 250 ; free virtual = 6928

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12deb98d4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 250 ; free virtual = 6928

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12deb98d4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 250 ; free virtual = 6927

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 250 ; free virtual = 6927
Phase 4.4 Final Placement Cleanup | Checksum: adcc6e19

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 249 ; free virtual = 6927
Phase 4 Post Placement Optimization and Clean-Up | Checksum: adcc6e19

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 249 ; free virtual = 6927
Ending Placer Task | Checksum: 74f1a2f4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 249 ; free virtual = 6927
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 260 ; free virtual = 6938
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 223 ; free virtual = 6924
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1/axis_dma_96mhz_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file axis_dma_96mhz_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 243 ; free virtual = 6933
INFO: [runtcl-4] Executing : report_utilization -file axis_dma_96mhz_wrapper_utilization_placed.rpt -pb axis_dma_96mhz_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file axis_dma_96mhz_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 236 ; free virtual = 6934
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 171 ; free virtual = 6881
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1/axis_dma_96mhz_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 194527f5 ConstDB: 0 ShapeSum: 5bac7aff RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1fe740275

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 160 ; free virtual = 6835
Post Restoration Checksum: NetGraph: febc5f44 NumContArr: ffb7a331 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1fe740275

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 159 ; free virtual = 6835

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1fe740275

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 173 ; free virtual = 6819

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1fe740275

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 171 ; free virtual = 6820
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c8f389f1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 157 ; free virtual = 6804
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.792  | TNS=0.000  | WHS=-0.351 | THS=-183.449|

Phase 2 Router Initialization | Checksum: 7daa6219

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3378.949 ; gain = 0.000 ; free physical = 155 ; free virtual = 6803

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0056899 %
  Global Horizontal Routing Utilization  = 0.000257998 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13383
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13382
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d791aa7c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 390 ; free virtual = 6867

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1747
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.906  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 146c5409c

Time (s): cpu = 00:01:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 395 ; free virtual = 6881

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.906  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a5953222

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 381 ; free virtual = 6882
Phase 4 Rip-up And Reroute | Checksum: 1a5953222

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 381 ; free virtual = 6882

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21757af68

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 382 ; free virtual = 6882
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.906  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21757af68

Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 382 ; free virtual = 6882

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21757af68

Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 382 ; free virtual = 6883
Phase 5 Delay and Skew Optimization | Checksum: 21757af68

Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 382 ; free virtual = 6883

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae94ed47

Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 388 ; free virtual = 6882
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.906  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25fa7a257

Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 388 ; free virtual = 6882
Phase 6 Post Hold Fix | Checksum: 25fa7a257

Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 388 ; free virtual = 6882

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.776 %
  Global Horizontal Routing Utilization  = 13.1708 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 280c05fcb

Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 389 ; free virtual = 6883

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 280c05fcb

Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 388 ; free virtual = 6882

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 222336876

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 395 ; free virtual = 6882

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.906  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 222336876

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 396 ; free virtual = 6883
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 433 ; free virtual = 6920

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3490.922 ; gain = 111.973 ; free physical = 433 ; free virtual = 6920
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3498.926 ; gain = 0.000 ; free physical = 389 ; free virtual = 6905
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1/axis_dma_96mhz_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file axis_dma_96mhz_wrapper_drc_routed.rpt -pb axis_dma_96mhz_wrapper_drc_routed.pb -rpx axis_dma_96mhz_wrapper_drc_routed.rpx
Command: report_drc -file axis_dma_96mhz_wrapper_drc_routed.rpt -pb axis_dma_96mhz_wrapper_drc_routed.pb -rpx axis_dma_96mhz_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1/axis_dma_96mhz_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file axis_dma_96mhz_wrapper_methodology_drc_routed.rpt -pb axis_dma_96mhz_wrapper_methodology_drc_routed.pb -rpx axis_dma_96mhz_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file axis_dma_96mhz_wrapper_methodology_drc_routed.rpt -pb axis_dma_96mhz_wrapper_methodology_drc_routed.pb -rpx axis_dma_96mhz_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/impl_1/axis_dma_96mhz_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file axis_dma_96mhz_wrapper_power_routed.rpt -pb axis_dma_96mhz_wrapper_power_summary_routed.pb -rpx axis_dma_96mhz_wrapper_power_routed.rpx
Command: report_power -file axis_dma_96mhz_wrapper_power_routed.rpt -pb axis_dma_96mhz_wrapper_power_summary_routed.pb -rpx axis_dma_96mhz_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
157 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file axis_dma_96mhz_wrapper_route_status.rpt -pb axis_dma_96mhz_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file axis_dma_96mhz_wrapper_timing_summary_routed.rpt -pb axis_dma_96mhz_wrapper_timing_summary_routed.pb -rpx axis_dma_96mhz_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file axis_dma_96mhz_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file axis_dma_96mhz_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file axis_dma_96mhz_wrapper_bus_skew_routed.rpt -pb axis_dma_96mhz_wrapper_bus_skew_routed.pb -rpx axis_dma_96mhz_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axis_dma_96mhz_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axis_dma_96mhz_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axis_dma_96mhz_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force axis_dma_96mhz_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 3648064 bits.
Writing bitstream ./axis_dma_96mhz_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3623.891 ; gain = 44.926 ; free physical = 490 ; free virtual = 6874
INFO: [Common 17-206] Exiting Vivado at Sun Aug  9 08:41:00 2020...
