// Seed: 2593762512
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_4;
  assign id_3[1] = 1;
  uwire id_8;
  module_0();
  assign id_3[1] = id_4;
  logic [7:0] id_9;
  wire id_10;
  assign id_9[1+:1] = -id_8;
endmodule
