{
  "module_name": "pinctrl-starfive-jh7100.h",
  "hash_id": "8d9158179dd767633b865a3bea16a4ea9ea8b9996231627c7be6f748ebe9a205",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/pinctrl/pinctrl-starfive-jh7100.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_PINCTRL_STARFIVE_JH7100_H__\n#define __DT_BINDINGS_PINCTRL_STARFIVE_JH7100_H__\n\n#define PAD_GPIO_OFFSET\t\t0\n#define PAD_FUNC_SHARE_OFFSET\t64\n#define PAD_GPIO(x)\t\t(PAD_GPIO_OFFSET + (x))\n#define PAD_FUNC_SHARE(x)\t(PAD_FUNC_SHARE_OFFSET + (x))\n\n \n#define GPIOMUX(n, dout, doen, din) ( \\\n\t\t(((dout) & 0x80000000) >> (31 - 7)) | (((dout) & 0xff) << 24) | \\\n\t\t(((doen) & 0x80000000) >> (31 - 6)) | (((doen) & 0xff) << 16) | \\\n\t\t(((din) & 0xff) << 8) | \\\n\t\t((n) & 0x3f))\n\n#define GPO_REVERSE\t\t\t\t0x80000000\n\n#define GPO_LOW\t\t\t\t\t0\n#define GPO_HIGH\t\t\t\t1\n#define GPO_ENABLE\t\t\t\t0\n#define GPO_DISABLE\t\t\t\t1\n#define GPO_CLK_GMAC_PAPHYREF\t\t\t2\n#define GPO_JTAG_TDO\t\t\t\t3\n#define GPO_JTAG_TDO_OEN\t\t\t4\n#define GPO_DMIC_CLK_OUT\t\t\t5\n#define GPO_DSP_JTDOEN_PAD\t\t\t6\n#define GPO_DSP_JTDO_PAD\t\t\t7\n#define GPO_I2C0_PAD_SCK_OE\t\t\t8\n#define GPO_I2C0_PAD_SCK_OEN\t\t\t(GPO_I2C0_PAD_SCK_OE | GPO_REVERSE)\n#define GPO_I2C0_PAD_SDA_OE\t\t\t9\n#define GPO_I2C0_PAD_SDA_OEN\t\t\t(GPO_I2C0_PAD_SDA_OE | GPO_REVERSE)\n#define GPO_I2C1_PAD_SCK_OE\t\t\t10\n#define GPO_I2C1_PAD_SCK_OEN\t\t\t(GPO_I2C1_PAD_SCK_OE | GPO_REVERSE)\n#define GPO_I2C1_PAD_SDA_OE\t\t\t11\n#define GPO_I2C1_PAD_SDA_OEN\t\t\t(GPO_I2C1_PAD_SDA_OE | GPO_REVERSE)\n#define GPO_I2C2_PAD_SCK_OE\t\t\t12\n#define GPO_I2C2_PAD_SCK_OEN\t\t\t(GPO_I2C2_PAD_SCK_OE | GPO_REVERSE)\n#define GPO_I2C2_PAD_SDA_OE\t\t\t13\n#define GPO_I2C2_PAD_SDA_OEN\t\t\t(GPO_I2C2_PAD_SDA_OE | GPO_REVERSE)\n#define GPO_I2C3_PAD_SCK_OE\t\t\t14\n#define GPO_I2C3_PAD_SCK_OEN\t\t\t(GPO_I2C3_PAD_SCK_OE | GPO_REVERSE)\n#define GPO_I2C3_PAD_SDA_OE\t\t\t15\n#define GPO_I2C3_PAD_SDA_OEN\t\t\t(GPO_I2C3_PAD_SDA_OE | GPO_REVERSE)\n#define GPO_I2SRX_BCLK_OUT\t\t\t16\n#define GPO_I2SRX_BCLK_OUT_OEN\t\t\t17\n#define GPO_I2SRX_LRCK_OUT\t\t\t18\n#define GPO_I2SRX_LRCK_OUT_OEN\t\t\t19\n#define GPO_I2SRX_MCLK_OUT\t\t\t20\n#define GPO_I2STX_BCLK_OUT\t\t\t21\n#define GPO_I2STX_BCLK_OUT_OEN\t\t\t22\n#define GPO_I2STX_LRCK_OUT\t\t\t23\n#define GPO_I2STX_LRCK_OUT_OEN\t\t\t24\n#define GPO_I2STX_MCLK_OUT\t\t\t25\n#define GPO_I2STX_SDOUT0\t\t\t26\n#define GPO_I2STX_SDOUT1\t\t\t27\n#define GPO_LCD_PAD_CSM_N\t\t\t28\n#define GPO_PWM_PAD_OE_N_BIT0\t\t\t29\n#define GPO_PWM_PAD_OE_N_BIT1\t\t\t30\n#define GPO_PWM_PAD_OE_N_BIT2\t\t\t31\n#define GPO_PWM_PAD_OE_N_BIT3\t\t\t32\n#define GPO_PWM_PAD_OE_N_BIT4\t\t\t33\n#define GPO_PWM_PAD_OE_N_BIT5\t\t\t34\n#define GPO_PWM_PAD_OE_N_BIT6\t\t\t35\n#define GPO_PWM_PAD_OE_N_BIT7\t\t\t36\n#define GPO_PWM_PAD_OUT_BIT0\t\t\t37\n#define GPO_PWM_PAD_OUT_BIT1\t\t\t38\n#define GPO_PWM_PAD_OUT_BIT2\t\t\t39\n#define GPO_PWM_PAD_OUT_BIT3\t\t\t40\n#define GPO_PWM_PAD_OUT_BIT4\t\t\t41\n#define GPO_PWM_PAD_OUT_BIT5\t\t\t42\n#define GPO_PWM_PAD_OUT_BIT6\t\t\t43\n#define GPO_PWM_PAD_OUT_BIT7\t\t\t44\n#define GPO_PWMDAC_LEFT_OUT\t\t\t45\n#define GPO_PWMDAC_RIGHT_OUT\t\t\t46\n#define GPO_QSPI_CSN1_OUT\t\t\t47\n#define GPO_QSPI_CSN2_OUT\t\t\t48\n#define GPO_QSPI_CSN3_OUT\t\t\t49\n#define GPO_REGISTER23_SCFG_CMSENSOR_RST0\t50\n#define GPO_REGISTER23_SCFG_CMSENSOR_RST1\t51\n#define GPO_REGISTER32_SCFG_GMAC_PHY_RSTN\t52\n#define GPO_SDIO0_PAD_CARD_POWER_EN\t\t53\n#define GPO_SDIO0_PAD_CCLK_OUT\t\t\t54\n#define GPO_SDIO0_PAD_CCMD_OE\t\t\t55\n#define GPO_SDIO0_PAD_CCMD_OEN\t\t\t(GPO_SDIO0_PAD_CCMD_OE | GPO_REVERSE)\n#define GPO_SDIO0_PAD_CCMD_OUT\t\t\t56\n#define GPO_SDIO0_PAD_CDATA_OE_BIT0\t\t57\n#define GPO_SDIO0_PAD_CDATA_OEN_BIT0\t\t(GPO_SDIO0_PAD_CDATA_OE_BIT0 | GPO_REVERSE)\n#define GPO_SDIO0_PAD_CDATA_OE_BIT1\t\t58\n#define GPO_SDIO0_PAD_CDATA_OEN_BIT1\t\t(GPO_SDIO0_PAD_CDATA_OE_BIT1 | GPO_REVERSE)\n#define GPO_SDIO0_PAD_CDATA_OE_BIT2\t\t59\n#define GPO_SDIO0_PAD_CDATA_OEN_BIT2\t\t(GPO_SDIO0_PAD_CDATA_OE_BIT2 | GPO_REVERSE)\n#define GPO_SDIO0_PAD_CDATA_OE_BIT3\t\t60\n#define GPO_SDIO0_PAD_CDATA_OEN_BIT3\t\t(GPO_SDIO0_PAD_CDATA_OE_BIT3 | GPO_REVERSE)\n#define GPO_SDIO0_PAD_CDATA_OE_BIT4\t\t61\n#define GPO_SDIO0_PAD_CDATA_OEN_BIT4\t\t(GPO_SDIO0_PAD_CDATA_OE_BIT4 | GPO_REVERSE)\n#define GPO_SDIO0_PAD_CDATA_OE_BIT5\t\t62\n#define GPO_SDIO0_PAD_CDATA_OEN_BIT5\t\t(GPO_SDIO0_PAD_CDATA_OE_BIT5 | GPO_REVERSE)\n#define GPO_SDIO0_PAD_CDATA_OE_BIT6\t\t63\n#define GPO_SDIO0_PAD_CDATA_OEN_BIT6\t\t(GPO_SDIO0_PAD_CDATA_OE_BIT6 | GPO_REVERSE)\n#define GPO_SDIO0_PAD_CDATA_OE_BIT7\t\t64\n#define GPO_SDIO0_PAD_CDATA_OEN_BIT7\t\t(GPO_SDIO0_PAD_CDATA_OE_BIT7 | GPO_REVERSE)\n#define GPO_SDIO0_PAD_CDATA_OUT_BIT0\t\t65\n#define GPO_SDIO0_PAD_CDATA_OUT_BIT1\t\t66\n#define GPO_SDIO0_PAD_CDATA_OUT_BIT2\t\t67\n#define GPO_SDIO0_PAD_CDATA_OUT_BIT3\t\t68\n#define GPO_SDIO0_PAD_CDATA_OUT_BIT4\t\t69\n#define GPO_SDIO0_PAD_CDATA_OUT_BIT5\t\t70\n#define GPO_SDIO0_PAD_CDATA_OUT_BIT6\t\t71\n#define GPO_SDIO0_PAD_CDATA_OUT_BIT7\t\t72\n#define GPO_SDIO0_PAD_RST_N\t\t\t73\n#define GPO_SDIO1_PAD_CARD_POWER_EN\t\t74\n#define GPO_SDIO1_PAD_CCLK_OUT\t\t\t75\n#define GPO_SDIO1_PAD_CCMD_OE\t\t\t76\n#define GPO_SDIO1_PAD_CCMD_OEN\t\t\t(GPO_SDIO1_PAD_CCMD_OE | GPO_REVERSE)\n#define GPO_SDIO1_PAD_CCMD_OUT\t\t\t77\n#define GPO_SDIO1_PAD_CDATA_OE_BIT0\t\t78\n#define GPO_SDIO1_PAD_CDATA_OEN_BIT0\t\t(GPO_SDIO1_PAD_CDATA_OE_BIT0 | GPO_REVERSE)\n#define GPO_SDIO1_PAD_CDATA_OE_BIT1\t\t79\n#define GPO_SDIO1_PAD_CDATA_OEN_BIT1\t\t(GPO_SDIO1_PAD_CDATA_OE_BIT1 | GPO_REVERSE)\n#define GPO_SDIO1_PAD_CDATA_OE_BIT2\t\t80\n#define GPO_SDIO1_PAD_CDATA_OEN_BIT2\t\t(GPO_SDIO1_PAD_CDATA_OE_BIT2 | GPO_REVERSE)\n#define GPO_SDIO1_PAD_CDATA_OE_BIT3\t\t81\n#define GPO_SDIO1_PAD_CDATA_OEN_BIT3\t\t(GPO_SDIO1_PAD_CDATA_OE_BIT3 | GPO_REVERSE)\n#define GPO_SDIO1_PAD_CDATA_OE_BIT4\t\t82\n#define GPO_SDIO1_PAD_CDATA_OEN_BIT4\t\t(GPO_SDIO1_PAD_CDATA_OE_BIT4 | GPO_REVERSE)\n#define GPO_SDIO1_PAD_CDATA_OE_BIT5\t\t83\n#define GPO_SDIO1_PAD_CDATA_OEN_BIT5\t\t(GPO_SDIO1_PAD_CDATA_OE_BIT5 | GPO_REVERSE)\n#define GPO_SDIO1_PAD_CDATA_OE_BIT6\t\t84\n#define GPO_SDIO1_PAD_CDATA_OEN_BIT6\t\t(GPO_SDIO1_PAD_CDATA_OE_BIT6 | GPO_REVERSE)\n#define GPO_SDIO1_PAD_CDATA_OE_BIT7\t\t85\n#define GPO_SDIO1_PAD_CDATA_OEN_BIT7\t\t(GPO_SDIO1_PAD_CDATA_OE_BIT7 | GPO_REVERSE)\n#define GPO_SDIO1_PAD_CDATA_OUT_BIT0\t\t86\n#define GPO_SDIO1_PAD_CDATA_OUT_BIT1\t\t87\n#define GPO_SDIO1_PAD_CDATA_OUT_BIT2\t\t88\n#define GPO_SDIO1_PAD_CDATA_OUT_BIT3\t\t89\n#define GPO_SDIO1_PAD_CDATA_OUT_BIT4\t\t90\n#define GPO_SDIO1_PAD_CDATA_OUT_BIT5\t\t91\n#define GPO_SDIO1_PAD_CDATA_OUT_BIT6\t\t92\n#define GPO_SDIO1_PAD_CDATA_OUT_BIT7\t\t93\n#define GPO_SDIO1_PAD_RST_N\t\t\t94\n#define GPO_SPDIF_TX_SDOUT\t\t\t95\n#define GPO_SPDIF_TX_SDOUT_OEN\t\t\t96\n#define GPO_SPI0_PAD_OE_N\t\t\t97\n#define GPO_SPI0_PAD_SCK_OUT\t\t\t98\n#define GPO_SPI0_PAD_SS_0_N\t\t\t99\n#define GPO_SPI0_PAD_SS_1_N\t\t\t100\n#define GPO_SPI0_PAD_TXD\t\t\t101\n#define GPO_SPI1_PAD_OE_N\t\t\t102\n#define GPO_SPI1_PAD_SCK_OUT\t\t\t103\n#define GPO_SPI1_PAD_SS_0_N\t\t\t104\n#define GPO_SPI1_PAD_SS_1_N\t\t\t105\n#define GPO_SPI1_PAD_TXD\t\t\t106\n#define GPO_SPI2_PAD_OE_N\t\t\t107\n#define GPO_SPI2_PAD_SCK_OUT\t\t\t108\n#define GPO_SPI2_PAD_SS_0_N\t\t\t109\n#define GPO_SPI2_PAD_SS_1_N\t\t\t110\n#define GPO_SPI2_PAD_TXD\t\t\t111\n#define GPO_SPI2AHB_PAD_OE_N_BIT0\t\t112\n#define GPO_SPI2AHB_PAD_OE_N_BIT1\t\t113\n#define GPO_SPI2AHB_PAD_OE_N_BIT2\t\t114\n#define GPO_SPI2AHB_PAD_OE_N_BIT3\t\t115\n#define GPO_SPI2AHB_PAD_TXD_BIT0\t\t116\n#define GPO_SPI2AHB_PAD_TXD_BIT1\t\t117\n#define GPO_SPI2AHB_PAD_TXD_BIT2\t\t118\n#define GPO_SPI2AHB_PAD_TXD_BIT3\t\t119\n#define GPO_SPI3_PAD_OE_N\t\t\t120\n#define GPO_SPI3_PAD_SCK_OUT\t\t\t121\n#define GPO_SPI3_PAD_SS_0_N\t\t\t122\n#define GPO_SPI3_PAD_SS_1_N\t\t\t123\n#define GPO_SPI3_PAD_TXD\t\t\t124\n#define GPO_UART0_PAD_DTRN\t\t\t125\n#define GPO_UART0_PAD_RTSN\t\t\t126\n#define GPO_UART0_PAD_SOUT\t\t\t127\n#define GPO_UART1_PAD_SOUT\t\t\t128\n#define GPO_UART2_PAD_DTR_N\t\t\t129\n#define GPO_UART2_PAD_RTS_N\t\t\t130\n#define GPO_UART2_PAD_SOUT\t\t\t131\n#define GPO_UART3_PAD_SOUT\t\t\t132\n#define GPO_USB_DRV_BUS\t\t\t\t133\n\n#define GPI_CPU_JTAG_TCK\t\t\t0\n#define GPI_CPU_JTAG_TDI\t\t\t1\n#define GPI_CPU_JTAG_TMS\t\t\t2\n#define GPI_CPU_JTAG_TRST\t\t\t3\n#define GPI_DMIC_SDIN_BIT0\t\t\t4\n#define GPI_DMIC_SDIN_BIT1\t\t\t5\n#define GPI_DSP_JTCK_PAD\t\t\t6\n#define GPI_DSP_JTDI_PAD\t\t\t7\n#define GPI_DSP_JTMS_PAD\t\t\t8\n#define GPI_DSP_TRST_PAD\t\t\t9\n#define GPI_I2C0_PAD_SCK_IN\t\t\t10\n#define GPI_I2C0_PAD_SDA_IN\t\t\t11\n#define GPI_I2C1_PAD_SCK_IN\t\t\t12\n#define GPI_I2C1_PAD_SDA_IN\t\t\t13\n#define GPI_I2C2_PAD_SCK_IN\t\t\t14\n#define GPI_I2C2_PAD_SDA_IN\t\t\t15\n#define GPI_I2C3_PAD_SCK_IN\t\t\t16\n#define GPI_I2C3_PAD_SDA_IN\t\t\t17\n#define GPI_I2SRX_BCLK_IN\t\t\t18\n#define GPI_I2SRX_LRCK_IN\t\t\t19\n#define GPI_I2SRX_SDIN_BIT0\t\t\t20\n#define GPI_I2SRX_SDIN_BIT1\t\t\t21\n#define GPI_I2SRX_SDIN_BIT2\t\t\t22\n#define GPI_I2STX_BCLK_IN\t\t\t23\n#define GPI_I2STX_LRCK_IN\t\t\t24\n#define GPI_SDIO0_PAD_CARD_DETECT_N\t\t25\n#define GPI_SDIO0_PAD_CARD_WRITE_PRT\t\t26\n#define GPI_SDIO0_PAD_CCMD_IN\t\t\t27\n#define GPI_SDIO0_PAD_CDATA_IN_BIT0\t\t28\n#define GPI_SDIO0_PAD_CDATA_IN_BIT1\t\t29\n#define GPI_SDIO0_PAD_CDATA_IN_BIT2\t\t30\n#define GPI_SDIO0_PAD_CDATA_IN_BIT3\t\t31\n#define GPI_SDIO0_PAD_CDATA_IN_BIT4\t\t32\n#define GPI_SDIO0_PAD_CDATA_IN_BIT5\t\t33\n#define GPI_SDIO0_PAD_CDATA_IN_BIT6\t\t34\n#define GPI_SDIO0_PAD_CDATA_IN_BIT7\t\t35\n#define GPI_SDIO1_PAD_CARD_DETECT_N\t\t36\n#define GPI_SDIO1_PAD_CARD_WRITE_PRT\t\t37\n#define GPI_SDIO1_PAD_CCMD_IN\t\t\t38\n#define GPI_SDIO1_PAD_CDATA_IN_BIT0\t\t39\n#define GPI_SDIO1_PAD_CDATA_IN_BIT1\t\t40\n#define GPI_SDIO1_PAD_CDATA_IN_BIT2\t\t41\n#define GPI_SDIO1_PAD_CDATA_IN_BIT3\t\t42\n#define GPI_SDIO1_PAD_CDATA_IN_BIT4\t\t43\n#define GPI_SDIO1_PAD_CDATA_IN_BIT5\t\t44\n#define GPI_SDIO1_PAD_CDATA_IN_BIT6\t\t45\n#define GPI_SDIO1_PAD_CDATA_IN_BIT7\t\t46\n#define GPI_SPDIF_RX_SDIN\t\t\t47\n#define GPI_SPI0_PAD_RXD\t\t\t48\n#define GPI_SPI0_PAD_SS_IN_N\t\t\t49\n#define GPI_SPI1_PAD_RXD\t\t\t50\n#define GPI_SPI1_PAD_SS_IN_N\t\t\t51\n#define GPI_SPI2_PAD_RXD\t\t\t52\n#define GPI_SPI2_PAD_SS_IN_N\t\t\t53\n#define GPI_SPI2AHB_PAD_RXD_BIT0\t\t54\n#define GPI_SPI2AHB_PAD_RXD_BIT1\t\t55\n#define GPI_SPI2AHB_PAD_RXD_BIT2\t\t56\n#define GPI_SPI2AHB_PAD_RXD_BIT3\t\t57\n#define GPI_SPI2AHB_PAD_SS_N\t\t\t58\n#define GPI_SPI2AHB_SLV_SCLKIN\t\t\t59\n#define GPI_SPI3_PAD_RXD\t\t\t60\n#define GPI_SPI3_PAD_SS_IN_N\t\t\t61\n#define GPI_UART0_PAD_CTSN\t\t\t62\n#define GPI_UART0_PAD_DCDN\t\t\t63\n#define GPI_UART0_PAD_DSRN\t\t\t64\n#define GPI_UART0_PAD_RIN\t\t\t65\n#define GPI_UART0_PAD_SIN\t\t\t66\n#define GPI_UART1_PAD_SIN\t\t\t67\n#define GPI_UART2_PAD_CTS_N\t\t\t68\n#define GPI_UART2_PAD_DCD_N\t\t\t69\n#define GPI_UART2_PAD_DSR_N\t\t\t70\n#define GPI_UART2_PAD_RI_N\t\t\t71\n#define GPI_UART2_PAD_SIN\t\t\t72\n#define GPI_UART3_PAD_SIN\t\t\t73\n#define GPI_USB_OVER_CURRENT\t\t\t74\n\n#define GPI_NONE\t\t\t\t0xff\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}