Analysis & Synthesis report for system
Mon Apr 03 21:33:06 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated
 15. Parameter Settings for User Entity Instance: control_unit:cUnit
 16. Parameter Settings for User Entity Instance: ram:memory
 17. Parameter Settings for User Entity Instance: ALU:logic_unit
 18. Parameter Settings for Inferred Entity Instance: ram:memory|altsyncram:ram_rtl_0
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "ALU:logic_unit|sub:sub_instance"
 21. Port Connectivity Checks: "ALU:logic_unit|adder:add_instance"
 22. Port Connectivity Checks: "Register:INPORT"
 23. Port Connectivity Checks: "mar:mar_reg|Register:MAR"
 24. Port Connectivity Checks: "Register:R0"
 25. Port Connectivity Checks: "busEncoder:enc"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Mon Apr 03 21:33:06 2023           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; system                                          ;
; Top-level Entity Name               ; phase4datapath                                  ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 416                                             ;
; Total pins                          ; 94                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 0                                               ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; phase4datapath     ; system             ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; Register.v                       ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v                       ;         ;
; busMUX.v                         ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v                         ;         ;
; busEncoder.v                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v                     ;         ;
; adder.v                          ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v                          ;         ;
; log_and_32bit.v                  ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/log_and_32bit.v                  ;         ;
; log_or_32bit.v                   ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/log_or_32bit.v                   ;         ;
; shift_left.v                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/shift_left.v                     ;         ;
; shift_right.v                    ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right.v                    ;         ;
; rotate_right.v                   ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_right.v                   ;         ;
; rotate_left.v                    ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_left.v                    ;         ;
; negate.v                         ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/negate.v                         ;         ;
; not_32.v                         ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/not_32.v                         ;         ;
; multiplier.v                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v                     ;         ;
; division.v                       ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/division.v                       ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v                            ;         ;
; sub.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v                            ;         ;
; MDR.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v                            ;         ;
; shift_right_arithmetic.v         ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right_arithmetic.v         ;         ;
; selectAndEncode.v                ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v                ;         ;
; conff_logic.v                    ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v                    ;         ;
; ram.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v                            ;         ;
; mar.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/mar.v                            ;         ;
; incrementPC.v                    ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/incrementPC.v                    ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v                   ;         ;
; seven_seg_disp.v                 ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/seven_seg_disp.v                 ;         ;
; phase4.mif                       ; yes             ; User Memory Initialization File                       ; C:/altera/13.0sp1/elec374/system-design/System-Design/phase4.mif                       ;         ;
; phase4datapath.v                 ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                       ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_0le1.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf           ;         ;
; db/system.ram0_ram_1d0cf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/altera/13.0sp1/elec374/system-design/System-Design/db/system.ram0_ram_1d0cf.hdl.mif ;         ;
+----------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 323         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 332         ;
;     -- 7 input functions                    ; 32          ;
;     -- 6 input functions                    ; 135         ;
;     -- 5 input functions                    ; 37          ;
;     -- 4 input functions                    ; 59          ;
;     -- <=3 input functions                  ; 69          ;
;                                             ;             ;
; Dedicated logic registers                   ; 416         ;
;                                             ;             ;
; I/O pins                                    ; 94          ;
; Total DSP Blocks                            ; 0           ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 416         ;
; Total fan-out                               ; 3011        ;
; Average fan-out                             ; 3.22        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                         ;
+-------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Library Name ;
+-------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+--------------+
; |phase4datapath               ; 332 (0)           ; 416 (0)      ; 0                 ; 0          ; 94   ; 0            ; |phase4datapath                                                                    ; work         ;
;    |ALU:logic_unit|           ; 74 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit                                                     ; work         ;
;       |adder:add_instance|    ; 74 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance                                  ; work         ;
;          |cla_16:instance1|   ; 36 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance1                 ; work         ;
;             |cla_4:instance1| ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance1|cla_4:instance1 ; work         ;
;             |cla_4:instance2| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance1|cla_4:instance2 ; work         ;
;             |cla_4:instance3| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance1|cla_4:instance3 ; work         ;
;             |cla_4:instance4| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance1|cla_4:instance4 ; work         ;
;          |cla_16:instance2|   ; 38 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance2                 ; work         ;
;             |cla_4:instance1| ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance2|cla_4:instance1 ; work         ;
;             |cla_4:instance2| ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance2|cla_4:instance2 ; work         ;
;             |cla_4:instance3| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance2|cla_4:instance3 ; work         ;
;             |cla_4:instance4| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|ALU:logic_unit|adder:add_instance|cla_16:instance2|cla_4:instance4 ; work         ;
;    |Register:R0|              ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R0                                                        ; work         ;
;    |Register:R12|             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R12                                                       ; work         ;
;    |Register:R13|             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R13                                                       ; work         ;
;    |Register:R14|             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R14                                                       ; work         ;
;    |Register:R15|             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R15                                                       ; work         ;
;    |Register:R1|              ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R1                                                        ; work         ;
;    |Register:R2|              ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R2                                                        ; work         ;
;    |Register:R3|              ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R3                                                        ; work         ;
;    |Register:R4|              ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R4                                                        ; work         ;
;    |Register:R9|              ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:R9                                                        ; work         ;
;    |Register:Y|               ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:Y                                                         ; work         ;
;    |Register:ZLO|             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|Register:ZLO                                                       ; work         ;
;    |busEncoder:enc|           ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|busEncoder:enc                                                     ; work         ;
;    |busMUX:mux|               ; 136 (136)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|busMUX:mux                                                         ; work         ;
;    |control_unit:cUnit|       ; 117 (117)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|control_unit:cUnit                                                 ; work         ;
;    |incrementPC:incpc|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |phase4datapath|incrementPC:incpc                                                  ; work         ;
+-------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; control_unit:cUnit|Write                            ; control_unit:cUnit|WideOr56   ; yes                    ;
; control_unit:cUnit|Run                              ; control_unit:cUnit|WideOr43   ; yes                    ;
; control_unit:cUnit|BAout                            ; control_unit:cUnit|WideOr59   ; yes                    ;
; control_unit:cUnit|Cout                             ; control_unit:cUnit|WideOr49   ; yes                    ;
; control_unit:cUnit|PCout                            ; control_unit:cUnit|WideOr44   ; yes                    ;
; control_unit:cUnit|ZLOout                           ; control_unit:cUnit|WideOr25   ; yes                    ;
; control_unit:cUnit|Rout                             ; control_unit:cUnit|WideOr19   ; yes                    ;
; control_unit:cUnit|present_state[0]                 ; control_unit:cUnit|Selector47 ; yes                    ;
; control_unit:cUnit|present_state[1]                 ; control_unit:cUnit|Selector47 ; yes                    ;
; control_unit:cUnit|present_state[2]                 ; control_unit:cUnit|Selector47 ; yes                    ;
; control_unit:cUnit|present_state[3]                 ; control_unit:cUnit|Selector47 ; yes                    ;
; control_unit:cUnit|present_state[4]                 ; control_unit:cUnit|Selector47 ; yes                    ;
; control_unit:cUnit|present_state[5]                 ; control_unit:cUnit|Selector47 ; yes                    ;
; control_unit:cUnit|present_state[6]                 ; control_unit:cUnit|Selector47 ; yes                    ;
; control_unit:cUnit|regIn[1]                         ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|regIn[0]                         ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|regIn[3]                         ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|regIn[2]                         ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|regIn[4]                         ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|regIn[9]                         ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|regIn[13]                        ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|regIn[12]                        ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|regIn[15]                        ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|regIn[14]                        ; control_unit:cUnit|WideOr47   ; yes                    ;
; control_unit:cUnit|PCin                             ; control_unit:cUnit|WideOr40   ; yes                    ;
; control_unit:cUnit|Zin                              ; control_unit:cUnit|WideOr22   ; yes                    ;
; control_unit:cUnit|Yin                              ; control_unit:cUnit|WideOr35   ; yes                    ;
; Number of user-specified and inferred latches = 27  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; seven_seg_disp:d1|out[7]                ; Stuck at VCC due to stuck port data_in ;
; seven_seg_disp:d0|out[7]                ; Stuck at VCC due to stuck port data_in ;
; Register:HI|q[14,30]                    ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[14]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[6]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[6,22]                     ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[22]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[22]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[18]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[26]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[2]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[2,26]                     ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[10]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[18]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[18]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[10]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[26]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[10]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[16]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[24]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[20]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[12]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[24]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[28]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[0]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[0,28]                     ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[4]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[16]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[8]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[4]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[12]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[8]                   ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[16]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[8]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[20]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[20]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[24]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[12]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[28]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[4]                   ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[31]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[23]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[17]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[11]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[19]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[25]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[21]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[5]                   ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[23]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[27]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[25]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[13]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[27]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[29]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[29,31]                    ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[31]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[1]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[15]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[3]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[1]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[5]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[7]                   ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[7]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[3]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[9]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[17]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[11]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[5]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[13]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[3]                   ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[15]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[7]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[17]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[19]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[19]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[9]                        ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[21]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[9]                   ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[23]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[11]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[25]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[21]                  ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[27]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[13]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:HI|q[29]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[1]                   ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[15]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:OUTPORT|q[2,6,14,30]           ; Merged with Register:OUTPORT|q[0]      ;
; Register:IR|q[30]                       ; Merged with Register:OUTPORT|q[0]      ;
; Register:ZHI|q[0..31]                   ; Stuck at GND due to stuck port data_in ;
; seven_seg_disp:d1|out[0,4,5]            ; Stuck at GND due to stuck port data_in ;
; seven_seg_disp:d0|out[0,4,5]            ; Stuck at GND due to stuck port data_in ;
; Register:OUTPORT|q[0]                   ; Stuck at GND due to stuck port data_in ;
; seven_seg_disp:d1|out[6]                ; Stuck at VCC due to stuck port data_in ;
; seven_seg_disp:d1|out[1..3]             ; Stuck at GND due to stuck port data_in ;
; seven_seg_disp:d0|out[6]                ; Stuck at VCC due to stuck port data_in ;
; seven_seg_disp:d0|out[1..3]             ; Stuck at GND due to stuck port data_in ;
; Register:LO|q[0]                        ; Lost fanout                            ;
; Register:INPORT|q[0]                    ; Lost fanout                            ;
; Register:R5|q[0]                        ; Lost fanout                            ;
; Register:R7|q[0]                        ; Lost fanout                            ;
; Register:R6|q[0]                        ; Lost fanout                            ;
; Register:R8|q[0]                        ; Lost fanout                            ;
; Register:R11|q[0]                       ; Lost fanout                            ;
; Register:R10|q[0]                       ; Lost fanout                            ;
; Register:LO|q[1]                        ; Lost fanout                            ;
; Register:INPORT|q[1]                    ; Lost fanout                            ;
; Register:R5|q[1]                        ; Lost fanout                            ;
; Register:R7|q[1]                        ; Lost fanout                            ;
; Register:R6|q[1]                        ; Lost fanout                            ;
; Register:R8|q[1]                        ; Lost fanout                            ;
; Register:R11|q[1]                       ; Lost fanout                            ;
; Register:R10|q[1]                       ; Lost fanout                            ;
; Register:LO|q[2]                        ; Lost fanout                            ;
; Register:INPORT|q[2]                    ; Lost fanout                            ;
; Register:R5|q[2]                        ; Lost fanout                            ;
; Register:R7|q[2]                        ; Lost fanout                            ;
; Register:R6|q[2]                        ; Lost fanout                            ;
; Register:R8|q[2]                        ; Lost fanout                            ;
; Register:R11|q[2]                       ; Lost fanout                            ;
; Register:R10|q[2]                       ; Lost fanout                            ;
; Register:LO|q[3]                        ; Lost fanout                            ;
; Register:INPORT|q[3]                    ; Lost fanout                            ;
; Register:R5|q[3]                        ; Lost fanout                            ;
; Register:R7|q[3]                        ; Lost fanout                            ;
; Register:R6|q[3]                        ; Lost fanout                            ;
; Register:R8|q[3]                        ; Lost fanout                            ;
; Register:R11|q[3]                       ; Lost fanout                            ;
; Register:R10|q[3]                       ; Lost fanout                            ;
; Register:LO|q[4]                        ; Lost fanout                            ;
; Register:INPORT|q[4]                    ; Lost fanout                            ;
; Register:R5|q[4]                        ; Lost fanout                            ;
; Register:R7|q[4]                        ; Lost fanout                            ;
; Register:R6|q[4]                        ; Lost fanout                            ;
; Register:R8|q[4]                        ; Lost fanout                            ;
; Register:R11|q[4]                       ; Lost fanout                            ;
; Register:R10|q[4]                       ; Lost fanout                            ;
; Register:LO|q[5]                        ; Lost fanout                            ;
; Register:INPORT|q[5]                    ; Lost fanout                            ;
; Register:R5|q[5]                        ; Lost fanout                            ;
; Register:R7|q[5]                        ; Lost fanout                            ;
; Register:R6|q[5]                        ; Lost fanout                            ;
; Register:R8|q[5]                        ; Lost fanout                            ;
; Register:R11|q[5]                       ; Lost fanout                            ;
; Register:R10|q[5]                       ; Lost fanout                            ;
; Register:LO|q[6]                        ; Lost fanout                            ;
; Register:INPORT|q[6]                    ; Lost fanout                            ;
; Register:R5|q[6]                        ; Lost fanout                            ;
; Register:R7|q[6]                        ; Lost fanout                            ;
; Register:R6|q[6]                        ; Lost fanout                            ;
; Register:R8|q[6]                        ; Lost fanout                            ;
; Register:R11|q[6]                       ; Lost fanout                            ;
; Register:R10|q[6]                       ; Lost fanout                            ;
; Register:LO|q[7]                        ; Lost fanout                            ;
; Register:INPORT|q[7]                    ; Lost fanout                            ;
; Register:R5|q[7]                        ; Lost fanout                            ;
; Register:R7|q[7]                        ; Lost fanout                            ;
; Register:R6|q[7]                        ; Lost fanout                            ;
; Register:R8|q[7]                        ; Lost fanout                            ;
; Register:R11|q[7]                       ; Lost fanout                            ;
; Register:R10|q[7]                       ; Lost fanout                            ;
; Register:LO|q[8]                        ; Lost fanout                            ;
; Register:INPORT|q[8]                    ; Lost fanout                            ;
; Register:R5|q[8]                        ; Lost fanout                            ;
; Register:R7|q[8]                        ; Lost fanout                            ;
; Register:R6|q[8]                        ; Lost fanout                            ;
; Register:R8|q[8]                        ; Lost fanout                            ;
; Register:R11|q[8]                       ; Lost fanout                            ;
; Register:R10|q[8]                       ; Lost fanout                            ;
; Register:LO|q[9]                        ; Lost fanout                            ;
; Register:INPORT|q[9]                    ; Lost fanout                            ;
; Register:R5|q[9]                        ; Lost fanout                            ;
; Register:R7|q[9]                        ; Lost fanout                            ;
; Register:R6|q[9]                        ; Lost fanout                            ;
; Register:R8|q[9]                        ; Lost fanout                            ;
; Register:R11|q[9]                       ; Lost fanout                            ;
; Register:R10|q[9]                       ; Lost fanout                            ;
; Register:LO|q[10]                       ; Lost fanout                            ;
; Register:INPORT|q[10]                   ; Lost fanout                            ;
; Register:R5|q[10]                       ; Lost fanout                            ;
; Register:R7|q[10]                       ; Lost fanout                            ;
; Register:R6|q[10]                       ; Lost fanout                            ;
; Register:R8|q[10]                       ; Lost fanout                            ;
; Register:R11|q[10]                      ; Lost fanout                            ;
; Register:R10|q[10]                      ; Lost fanout                            ;
; Register:LO|q[11]                       ; Lost fanout                            ;
; Register:INPORT|q[11]                   ; Lost fanout                            ;
; Register:R5|q[11]                       ; Lost fanout                            ;
; Register:R7|q[11]                       ; Lost fanout                            ;
; Register:R6|q[11]                       ; Lost fanout                            ;
; Register:R8|q[11]                       ; Lost fanout                            ;
; Register:R11|q[11]                      ; Lost fanout                            ;
; Register:R10|q[11]                      ; Lost fanout                            ;
; Register:LO|q[12]                       ; Lost fanout                            ;
; Register:INPORT|q[12]                   ; Lost fanout                            ;
; Register:R5|q[12]                       ; Lost fanout                            ;
; Register:R7|q[12]                       ; Lost fanout                            ;
; Register:R6|q[12]                       ; Lost fanout                            ;
; Register:R8|q[12]                       ; Lost fanout                            ;
; Register:R11|q[12]                      ; Lost fanout                            ;
; Register:R10|q[12]                      ; Lost fanout                            ;
; Register:LO|q[13]                       ; Lost fanout                            ;
; Register:INPORT|q[13]                   ; Lost fanout                            ;
; Register:R5|q[13]                       ; Lost fanout                            ;
; Register:R7|q[13]                       ; Lost fanout                            ;
; Register:R6|q[13]                       ; Lost fanout                            ;
; Register:R8|q[13]                       ; Lost fanout                            ;
; Register:R11|q[13]                      ; Lost fanout                            ;
; Register:R10|q[13]                      ; Lost fanout                            ;
; Register:LO|q[14]                       ; Lost fanout                            ;
; Register:INPORT|q[14]                   ; Lost fanout                            ;
; Register:R5|q[14]                       ; Lost fanout                            ;
; Register:R7|q[14]                       ; Lost fanout                            ;
; Register:R6|q[14]                       ; Lost fanout                            ;
; Register:R8|q[14]                       ; Lost fanout                            ;
; Register:R11|q[14]                      ; Lost fanout                            ;
; Register:R10|q[14]                      ; Lost fanout                            ;
; Register:LO|q[15]                       ; Lost fanout                            ;
; Register:INPORT|q[15]                   ; Lost fanout                            ;
; Register:R5|q[15]                       ; Lost fanout                            ;
; Register:R7|q[15]                       ; Lost fanout                            ;
; Register:R6|q[15]                       ; Lost fanout                            ;
; Register:R8|q[15]                       ; Lost fanout                            ;
; Register:R11|q[15]                      ; Lost fanout                            ;
; Register:R10|q[15]                      ; Lost fanout                            ;
; Register:LO|q[16]                       ; Lost fanout                            ;
; Register:INPORT|q[16]                   ; Lost fanout                            ;
; Register:R5|q[16]                       ; Lost fanout                            ;
; Register:R7|q[16]                       ; Lost fanout                            ;
; Register:R6|q[16]                       ; Lost fanout                            ;
; Register:R8|q[16]                       ; Lost fanout                            ;
; Register:R11|q[16]                      ; Lost fanout                            ;
; Register:R10|q[16]                      ; Lost fanout                            ;
; Register:LO|q[17]                       ; Lost fanout                            ;
; Register:INPORT|q[17]                   ; Lost fanout                            ;
; Register:R5|q[17]                       ; Lost fanout                            ;
; Register:R7|q[17]                       ; Lost fanout                            ;
; Register:R6|q[17]                       ; Lost fanout                            ;
; Register:R8|q[17]                       ; Lost fanout                            ;
; Register:R11|q[17]                      ; Lost fanout                            ;
; Register:R10|q[17]                      ; Lost fanout                            ;
; Register:LO|q[18]                       ; Lost fanout                            ;
; Register:INPORT|q[18]                   ; Lost fanout                            ;
; Register:R5|q[18]                       ; Lost fanout                            ;
; Register:R7|q[18]                       ; Lost fanout                            ;
; Register:R6|q[18]                       ; Lost fanout                            ;
; Register:R8|q[18]                       ; Lost fanout                            ;
; Register:R11|q[18]                      ; Lost fanout                            ;
; Register:R10|q[18]                      ; Lost fanout                            ;
; Register:LO|q[19]                       ; Lost fanout                            ;
; Register:INPORT|q[19]                   ; Lost fanout                            ;
; Register:R5|q[19]                       ; Lost fanout                            ;
; Register:R7|q[19]                       ; Lost fanout                            ;
; Register:R6|q[19]                       ; Lost fanout                            ;
; Register:R8|q[19]                       ; Lost fanout                            ;
; Register:R11|q[19]                      ; Lost fanout                            ;
; Register:R10|q[19]                      ; Lost fanout                            ;
; Register:LO|q[20]                       ; Lost fanout                            ;
; Register:INPORT|q[20]                   ; Lost fanout                            ;
; Register:R5|q[20]                       ; Lost fanout                            ;
; Register:R7|q[20]                       ; Lost fanout                            ;
; Register:R6|q[20]                       ; Lost fanout                            ;
; Register:R8|q[20]                       ; Lost fanout                            ;
; Register:R11|q[20]                      ; Lost fanout                            ;
; Register:R10|q[20]                      ; Lost fanout                            ;
; Register:LO|q[21]                       ; Lost fanout                            ;
; Register:INPORT|q[21]                   ; Lost fanout                            ;
; Register:R5|q[21]                       ; Lost fanout                            ;
; Register:R7|q[21]                       ; Lost fanout                            ;
; Register:R6|q[21]                       ; Lost fanout                            ;
; Register:R8|q[21]                       ; Lost fanout                            ;
; Register:R11|q[21]                      ; Lost fanout                            ;
; Register:R10|q[21]                      ; Lost fanout                            ;
; Register:LO|q[22]                       ; Lost fanout                            ;
; Register:INPORT|q[22]                   ; Lost fanout                            ;
; Register:R5|q[22]                       ; Lost fanout                            ;
; Register:R7|q[22]                       ; Lost fanout                            ;
; Register:R6|q[22]                       ; Lost fanout                            ;
; Register:R8|q[22]                       ; Lost fanout                            ;
; Register:R11|q[22]                      ; Lost fanout                            ;
; Register:R10|q[22]                      ; Lost fanout                            ;
; Register:LO|q[23]                       ; Lost fanout                            ;
; Register:INPORT|q[23]                   ; Lost fanout                            ;
; Register:R5|q[23]                       ; Lost fanout                            ;
; Register:R7|q[23]                       ; Lost fanout                            ;
; Register:R6|q[23]                       ; Lost fanout                            ;
; Register:R8|q[23]                       ; Lost fanout                            ;
; Register:R11|q[23]                      ; Lost fanout                            ;
; Register:R10|q[23]                      ; Lost fanout                            ;
; Register:LO|q[24]                       ; Lost fanout                            ;
; Register:INPORT|q[24]                   ; Lost fanout                            ;
; Register:R5|q[24]                       ; Lost fanout                            ;
; Register:R7|q[24]                       ; Lost fanout                            ;
; Register:R6|q[24]                       ; Lost fanout                            ;
; Register:R8|q[24]                       ; Lost fanout                            ;
; Register:R11|q[24]                      ; Lost fanout                            ;
; Register:R10|q[24]                      ; Lost fanout                            ;
; Register:LO|q[25]                       ; Lost fanout                            ;
; Register:INPORT|q[25]                   ; Lost fanout                            ;
; Register:R5|q[25]                       ; Lost fanout                            ;
; Register:R7|q[25]                       ; Lost fanout                            ;
; Register:R6|q[25]                       ; Lost fanout                            ;
; Register:R8|q[25]                       ; Lost fanout                            ;
; Register:R11|q[25]                      ; Lost fanout                            ;
; Register:R10|q[25]                      ; Lost fanout                            ;
; Register:LO|q[26]                       ; Lost fanout                            ;
; Register:INPORT|q[26]                   ; Lost fanout                            ;
; Register:R5|q[26]                       ; Lost fanout                            ;
; Register:R7|q[26]                       ; Lost fanout                            ;
; Register:R6|q[26]                       ; Lost fanout                            ;
; Register:R8|q[26]                       ; Lost fanout                            ;
; Register:R11|q[26]                      ; Lost fanout                            ;
; Register:R10|q[26]                      ; Lost fanout                            ;
; Register:LO|q[27]                       ; Lost fanout                            ;
; Register:INPORT|q[27]                   ; Lost fanout                            ;
; Register:R5|q[27]                       ; Lost fanout                            ;
; Register:R7|q[27]                       ; Lost fanout                            ;
; Register:R6|q[27]                       ; Lost fanout                            ;
; Register:R8|q[27]                       ; Lost fanout                            ;
; Register:R11|q[27]                      ; Lost fanout                            ;
; Register:R10|q[27]                      ; Lost fanout                            ;
; Register:LO|q[28]                       ; Lost fanout                            ;
; Register:INPORT|q[28]                   ; Lost fanout                            ;
; Register:R5|q[28]                       ; Lost fanout                            ;
; Register:R7|q[28]                       ; Lost fanout                            ;
; Register:R6|q[28]                       ; Lost fanout                            ;
; Register:R8|q[28]                       ; Lost fanout                            ;
; Register:R11|q[28]                      ; Lost fanout                            ;
; Register:R10|q[28]                      ; Lost fanout                            ;
; Register:LO|q[29]                       ; Lost fanout                            ;
; Register:INPORT|q[29]                   ; Lost fanout                            ;
; Register:R5|q[29]                       ; Lost fanout                            ;
; Register:R7|q[29]                       ; Lost fanout                            ;
; Register:R6|q[29]                       ; Lost fanout                            ;
; Register:R8|q[29]                       ; Lost fanout                            ;
; Register:R11|q[29]                      ; Lost fanout                            ;
; Register:R10|q[29]                      ; Lost fanout                            ;
; Register:LO|q[30]                       ; Lost fanout                            ;
; Register:INPORT|q[30]                   ; Lost fanout                            ;
; Register:R5|q[30]                       ; Lost fanout                            ;
; Register:R7|q[30]                       ; Lost fanout                            ;
; Register:R6|q[30]                       ; Lost fanout                            ;
; Register:R8|q[30]                       ; Lost fanout                            ;
; Register:R11|q[30]                      ; Lost fanout                            ;
; Register:R10|q[30]                      ; Lost fanout                            ;
; Register:LO|q[31]                       ; Lost fanout                            ;
; Register:INPORT|q[31]                   ; Lost fanout                            ;
; Register:R5|q[31]                       ; Lost fanout                            ;
; Register:R7|q[31]                       ; Lost fanout                            ;
; Register:R6|q[31]                       ; Lost fanout                            ;
; Register:R8|q[31]                       ; Lost fanout                            ;
; Register:R11|q[31]                      ; Lost fanout                            ;
; Register:R10|q[31]                      ; Lost fanout                            ;
; MDR:mdr_reg|Register:MDR|q[0..31]       ; Lost fanout                            ;
; mar:mar_reg|Register:MAR|q[0..8]        ; Lost fanout                            ;
; Total Number of Removed Registers = 441 ;                                        ;
+-----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+-----------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+-----------------------+---------------------------+-------------------------------------------------------------------------------+
; Register:OUTPORT|q[0] ; Stuck at GND              ; seven_seg_disp:d1|out[6], seven_seg_disp:d1|out[3], seven_seg_disp:d1|out[2], ;
;                       ; due to stuck port data_in ; seven_seg_disp:d1|out[1], seven_seg_disp:d0|out[6], seven_seg_disp:d0|out[3], ;
;                       ;                           ; seven_seg_disp:d0|out[2], seven_seg_disp:d0|out[1]                            ;
; Register:ZHI|q[1]     ; Stuck at GND              ; MDR:mdr_reg|Register:MDR|q[0], mar:mar_reg|Register:MAR|q[0],                 ;
;                       ; due to stuck port data_in ; mar:mar_reg|Register:MAR|q[1], mar:mar_reg|Register:MAR|q[2],                 ;
;                       ;                           ; mar:mar_reg|Register:MAR|q[3], mar:mar_reg|Register:MAR|q[4]                  ;
; Register:ZHI|q[0]     ; Stuck at GND              ; MDR:mdr_reg|Register:MDR|q[1], MDR:mdr_reg|Register:MDR|q[2],                 ;
;                       ; due to stuck port data_in ; MDR:mdr_reg|Register:MDR|q[3], MDR:mdr_reg|Register:MDR|q[4],                 ;
;                       ;                           ; MDR:mdr_reg|Register:MDR|q[5]                                                 ;
+-----------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 416   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 416   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions            ;
+---------------------------+----------------------+------+
; Register Name             ; Megafunction         ; Type ;
+---------------------------+----------------------+------+
; ram:memory|addr_reg[0..8] ; ram:memory|ram_rtl_0 ; RAM  ;
+---------------------------+----------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 32:1               ; 32 bits   ; 672 LEs       ; 576 LEs              ; 96 LEs                 ; No         ; |phase4datapath|busMUX:mux|Mux25 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:cUnit ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; reset_state    ; 00000000 ; Unsigned Binary                     ;
; fetch0         ; 00000001 ; Unsigned Binary                     ;
; fetch1         ; 00000010 ; Unsigned Binary                     ;
; fetch2         ; 00000011 ; Unsigned Binary                     ;
; add3           ; 00000100 ; Unsigned Binary                     ;
; add4           ; 00000101 ; Unsigned Binary                     ;
; add5           ; 00000110 ; Unsigned Binary                     ;
; sub3           ; 00000111 ; Unsigned Binary                     ;
; sub4           ; 00001000 ; Unsigned Binary                     ;
; sub5           ; 00001001 ; Unsigned Binary                     ;
; mul3           ; 00001010 ; Unsigned Binary                     ;
; mul4           ; 00001011 ; Unsigned Binary                     ;
; mul5           ; 00001100 ; Unsigned Binary                     ;
; mul6           ; 00001101 ; Unsigned Binary                     ;
; div3           ; 00001110 ; Unsigned Binary                     ;
; div4           ; 00001111 ; Unsigned Binary                     ;
; div5           ; 00010000 ; Unsigned Binary                     ;
; div6           ; 00010001 ; Unsigned Binary                     ;
; or3            ; 00010010 ; Unsigned Binary                     ;
; or4            ; 00010011 ; Unsigned Binary                     ;
; or5            ; 00010100 ; Unsigned Binary                     ;
; and3           ; 00010101 ; Unsigned Binary                     ;
; and4           ; 00010110 ; Unsigned Binary                     ;
; and5           ; 00010111 ; Unsigned Binary                     ;
; shl3           ; 00011000 ; Unsigned Binary                     ;
; shl4           ; 00011001 ; Unsigned Binary                     ;
; shl5           ; 00011010 ; Unsigned Binary                     ;
; shr3           ; 00011011 ; Unsigned Binary                     ;
; shr4           ; 00011100 ; Unsigned Binary                     ;
; shr5           ; 00011101 ; Unsigned Binary                     ;
; rol3           ; 00011110 ; Unsigned Binary                     ;
; rol4           ; 00011111 ; Unsigned Binary                     ;
; rol5           ; 00100000 ; Unsigned Binary                     ;
; ror3           ; 00100001 ; Unsigned Binary                     ;
; ror4           ; 00100010 ; Unsigned Binary                     ;
; ror5           ; 00100011 ; Unsigned Binary                     ;
; neg3           ; 00100100 ; Unsigned Binary                     ;
; neg4           ; 00100101 ; Unsigned Binary                     ;
; neg5           ; 00100110 ; Unsigned Binary                     ;
; not3           ; 00100111 ; Unsigned Binary                     ;
; not4           ; 00101000 ; Unsigned Binary                     ;
; not5           ; 00101001 ; Unsigned Binary                     ;
; ld3            ; 00101010 ; Unsigned Binary                     ;
; ld4            ; 00101011 ; Unsigned Binary                     ;
; ld5            ; 00101100 ; Unsigned Binary                     ;
; ld6            ; 00101101 ; Unsigned Binary                     ;
; ld7            ; 00101110 ; Unsigned Binary                     ;
; ldi3           ; 00101111 ; Unsigned Binary                     ;
; ldi4           ; 00110000 ; Unsigned Binary                     ;
; ldi5           ; 00110001 ; Unsigned Binary                     ;
; st3            ; 00110010 ; Unsigned Binary                     ;
; st4            ; 00110011 ; Unsigned Binary                     ;
; st5            ; 00110100 ; Unsigned Binary                     ;
; st6            ; 00110101 ; Unsigned Binary                     ;
; st7            ; 00110110 ; Unsigned Binary                     ;
; addi3          ; 00110111 ; Unsigned Binary                     ;
; addi4          ; 00111000 ; Unsigned Binary                     ;
; addi5          ; 00111001 ; Unsigned Binary                     ;
; andi3          ; 00111010 ; Unsigned Binary                     ;
; andi4          ; 00111011 ; Unsigned Binary                     ;
; andi5          ; 00111100 ; Unsigned Binary                     ;
; ori3           ; 00111101 ; Unsigned Binary                     ;
; ori4           ; 00111110 ; Unsigned Binary                     ;
; ori5           ; 00111111 ; Unsigned Binary                     ;
; br3            ; 01000000 ; Unsigned Binary                     ;
; br4            ; 01000001 ; Unsigned Binary                     ;
; br5            ; 01000010 ; Unsigned Binary                     ;
; br6            ; 01000011 ; Unsigned Binary                     ;
; br7            ; 01000100 ; Unsigned Binary                     ;
; jr3            ; 01000101 ; Unsigned Binary                     ;
; jal3           ; 01000110 ; Unsigned Binary                     ;
; jal4           ; 01000111 ; Unsigned Binary                     ;
; mfhi3          ; 01001000 ; Unsigned Binary                     ;
; mflo3          ; 01001001 ; Unsigned Binary                     ;
; in3            ; 01001010 ; Unsigned Binary                     ;
; out3           ; 01001011 ; Unsigned Binary                     ;
; nop3           ; 01001100 ; Unsigned Binary                     ;
; halt3          ; 01001101 ; Unsigned Binary                     ;
; shra3          ; 01001110 ; Unsigned Binary                     ;
; shra4          ; 01001111 ; Unsigned Binary                     ;
; shra5          ; 01010000 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:memory ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                 ;
; ADDR_WIDTH     ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:logic_unit ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; load           ; 00000 ; Unsigned Binary                    ;
; loadi          ; 00001 ; Unsigned Binary                    ;
; store          ; 00010 ; Unsigned Binary                    ;
; add            ; 00011 ; Unsigned Binary                    ;
; sub            ; 00100 ; Unsigned Binary                    ;
; AND            ; 00101 ; Unsigned Binary                    ;
; OR             ; 00110 ; Unsigned Binary                    ;
; shr            ; 00111 ; Unsigned Binary                    ;
; shra           ; 01000 ; Unsigned Binary                    ;
; shl            ; 01001 ; Unsigned Binary                    ;
; ror            ; 01010 ; Unsigned Binary                    ;
; rol            ; 01011 ; Unsigned Binary                    ;
; addi           ; 01100 ; Unsigned Binary                    ;
; andi           ; 01101 ; Unsigned Binary                    ;
; ori            ; 01110 ; Unsigned Binary                    ;
; mul            ; 01111 ; Unsigned Binary                    ;
; div            ; 10000 ; Unsigned Binary                    ;
; neg            ; 10001 ; Unsigned Binary                    ;
; NOT            ; 10010 ; Unsigned Binary                    ;
; branch         ; 10011 ; Unsigned Binary                    ;
; jr             ; 10100 ; Unsigned Binary                    ;
; jal            ; 10101 ; Unsigned Binary                    ;
; in             ; 10110 ; Unsigned Binary                    ;
; out            ; 10111 ; Unsigned Binary                    ;
; mfhi           ; 11000 ; Unsigned Binary                    ;
; mflo           ; 11001 ; Unsigned Binary                    ;
; nop            ; 11010 ; Unsigned Binary                    ;
; halt           ; 11011 ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:memory|altsyncram:ram_rtl_0       ;
+------------------------------------+----------------------------------+----------------+
; Parameter Name                     ; Value                            ; Type           ;
+------------------------------------+----------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped        ;
; WIDTH_A                            ; 32                               ; Untyped        ;
; WIDTHAD_A                          ; 9                                ; Untyped        ;
; NUMWORDS_A                         ; 512                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped        ;
; WIDTH_B                            ; 1                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; INIT_FILE                          ; db/system.ram0_ram_1d0cf.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0le1                  ; Untyped        ;
+------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; ram:memory|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 32                              ;
;     -- NUMWORDS_A                         ; 512                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:logic_unit|sub:sub_instance"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:logic_unit|adder:add_instance"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "Register:INPORT" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; le   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mar:mar_reg|Register:MAR"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "Register:R0" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; clr  ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "busEncoder:enc"   ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in[31..26] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Apr 03 21:33:02 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file bidirectionalbus.v
    Info (12023): Found entity 1: bidirectionalBus
Info (12021): Found 1 design units, including 1 entities, in source file registertb.v
    Info (12023): Found entity 1: Registertb
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register
Warning (12090): Entity "busMUX" obtained from "busMUX.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file busmux.v
    Info (12023): Found entity 1: busMUX
Info (12021): Found 1 design units, including 1 entities, in source file busencoder.v
    Info (12023): Found entity 1: busEncoder
Info (12021): Found 1 design units, including 1 entities, in source file busencodertb.v
    Info (12023): Found entity 1: busEncodertb
Info (12021): Found 1 design units, including 1 entities, in source file busmuxtb.v
    Info (12023): Found entity 1: busMUXtb
Info (12021): Found 3 design units, including 3 entities, in source file adder.v
    Info (12023): Found entity 1: adder
    Info (12023): Found entity 2: cla_16
    Info (12023): Found entity 3: cla_4
Info (12021): Found 1 design units, including 1 entities, in source file log_and_32bit.v
    Info (12023): Found entity 1: log_and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file log_or_32bit.v
    Info (12023): Found entity 1: log_or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.v
    Info (12023): Found entity 1: shift_left
Info (12021): Found 1 design units, including 1 entities, in source file shift_right.v
    Info (12023): Found entity 1: shift_right
Info (12021): Found 1 design units, including 1 entities, in source file rotate_right.v
    Info (12023): Found entity 1: rotate_right
Info (12021): Found 1 design units, including 1 entities, in source file rotate_left.v
    Info (12023): Found entity 1: rotate_left
Info (12021): Found 1 design units, including 1 entities, in source file negate.v
    Info (12023): Found entity 1: negate
Info (12021): Found 1 design units, including 1 entities, in source file not_32.v
    Info (12023): Found entity 1: not_32
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier
Info (12021): Found 1 design units, including 1 entities, in source file bidirectionalbustb.v
    Info (12023): Found entity 1: bidirectionalBustb
Info (12021): Found 1 design units, including 1 entities, in source file multipliertb.v
    Info (12023): Found entity 1: multipliertb
Info (12021): Found 1 design units, including 1 entities, in source file division.v
    Info (12023): Found entity 1: division
Info (12021): Found 1 design units, including 1 entities, in source file divisiontb.v
    Info (12023): Found entity 1: divisiontb
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file sub.v
    Info (12023): Found entity 1: sub
Info (12021): Found 2 design units, including 2 entities, in source file mdr.v
    Info (12023): Found entity 1: MDR
    Info (12023): Found entity 2: mdrmux2to1
Info (12021): Found 1 design units, including 1 entities, in source file addertb.v
    Info (12023): Found entity 1: addertb
Info (12021): Found 1 design units, including 1 entities, in source file mdrtb.v
    Info (12023): Found entity 1: MDRtb
Info (12021): Found 1 design units, including 1 entities, in source file alutb.v
    Info (12023): Found entity 1: ALUtb
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb2.v
    Info (12023): Found entity 1: datapath_tb2
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb3.v
    Info (12023): Found entity 1: datapath_tb3
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb4.v
    Info (12023): Found entity 1: datapath_tb4
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb5.v
    Info (12023): Found entity 1: datapath_tb5
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb6.v
    Info (12023): Found entity 1: datapath_tb6
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb7.v
    Info (12023): Found entity 1: datapath_tb7
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb8.v
    Info (12023): Found entity 1: datapath_tb8
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb9.v
    Info (12023): Found entity 1: datapath_tb9
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb10.v
    Info (12023): Found entity 1: datapath_tb10
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb11.v
    Info (12023): Found entity 1: datapath_tb11
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb12.v
    Info (12023): Found entity 1: datapath_tb12
Info (12021): Found 1 design units, including 1 entities, in source file shift_right_arithmetic.v
    Info (12023): Found entity 1: shift_right_arithmetic
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb13.v
    Info (12023): Found entity 1: datapath_tb13
Info (12021): Found 2 design units, including 2 entities, in source file selectandencode.v
    Info (12023): Found entity 1: selectAndEncode
    Info (12023): Found entity 2: decoder4to16
Info (12021): Found 3 design units, including 3 entities, in source file conff_logic.v
    Info (12023): Found entity 1: conff_logic
    Info (12023): Found entity 2: decoder2to4
    Info (12023): Found entity 3: ff_register
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file mar.v
    Info (12023): Found entity 1: mar
Info (12021): Found 1 design units, including 1 entities, in source file loadinstructionstb.v
    Info (12023): Found entity 1: loadInstructionstb
Info (12021): Found 1 design units, including 1 entities, in source file ramtb.v
    Info (12023): Found entity 1: ramtb
Info (12021): Found 1 design units, including 1 entities, in source file select_encodetb.v
    Info (12023): Found entity 1: select_encodetb
Info (12021): Found 1 design units, including 1 entities, in source file loadinstruction2tb.v
    Info (12023): Found entity 1: loadInstruction2tb
Info (12021): Found 1 design units, including 1 entities, in source file incrementpc.v
    Info (12023): Found entity 1: incrementPC
Info (12021): Found 1 design units, including 1 entities, in source file storeinstructionstb.v
    Info (12023): Found entity 1: storeInstructionstb
Info (12021): Found 1 design units, including 1 entities, in source file immediateaddtb.v
    Info (12023): Found entity 1: immediateAddtb
Info (12021): Found 1 design units, including 1 entities, in source file immediateandtb.v
    Info (12023): Found entity 1: immediateAndtb
Info (12021): Found 1 design units, including 1 entities, in source file immediateortb.v
    Info (12023): Found entity 1: immediateOrtb
Info (12021): Found 1 design units, including 1 entities, in source file branchzrtb.v
    Info (12023): Found entity 1: branchzrtb
Info (12021): Found 1 design units, including 1 entities, in source file branchnztb.v
    Info (12023): Found entity 1: branchnztb
Info (12021): Found 1 design units, including 1 entities, in source file branchpltb.v
    Info (12023): Found entity 1: branchpltb
Info (12021): Found 1 design units, including 1 entities, in source file branchmitb.v
    Info (12023): Found entity 1: branchmitb
Info (12021): Found 1 design units, including 1 entities, in source file jrtb.v
    Info (12023): Found entity 1: jrtb
Info (12021): Found 1 design units, including 1 entities, in source file jaltb.v
    Info (12023): Found entity 1: jaltb
Info (12021): Found 1 design units, including 1 entities, in source file mfhitb.v
    Info (12023): Found entity 1: mfhitb
Info (12021): Found 1 design units, including 1 entities, in source file mflotb.v
    Info (12023): Found entity 1: mflotb
Info (12021): Found 1 design units, including 1 entities, in source file outporttb.v
    Info (12023): Found entity 1: outporttb
Info (12021): Found 1 design units, including 1 entities, in source file inporttb.v
    Info (12023): Found entity 1: inporttb
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file control_unittb.v
    Info (12023): Found entity 1: control_unittb
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_disp.v
    Info (12023): Found entity 1: seven_seg_disp
Info (12021): Found 1 design units, including 1 entities, in source file phase4tb.v
    Info (12023): Found entity 1: phase4tb
Info (12021): Found 1 design units, including 1 entities, in source file phase4datapath.v
    Info (12023): Found entity 1: phase4datapath
Warning (10236): Verilog HDL Implicit Net warning at ALUtb.v(9): created implicit net for "IncPC"
Info (12127): Elaborating entity "phase4datapath" for the top level hierarchy
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:cUnit"
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(56): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(50): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(47): inferring latch(es) for variable "present_state", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Grc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Rout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Zin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "ZLOout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Gra", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Rin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Grb", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Yin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "MDRout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "IRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "PCin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "IncPC", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Run", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "OUTPORTin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "INPORTout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "LOout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "HIout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "PCout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "regIn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Cout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "CONin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "MDRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "MARin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "BAout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Read", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "LOin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "ZHIout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "HIin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "OUTPORTout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(192): inferring latch(es) for variable "Yout", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Yout" at control_unit.v(192)
Info (10041): Inferred latch for "OUTPORTout" at control_unit.v(192)
Info (10041): Inferred latch for "HIin" at control_unit.v(192)
Info (10041): Inferred latch for "ZHIout" at control_unit.v(192)
Info (10041): Inferred latch for "LOin" at control_unit.v(192)
Info (10041): Inferred latch for "Read" at control_unit.v(192)
Info (10041): Inferred latch for "BAout" at control_unit.v(192)
Info (10041): Inferred latch for "MARin" at control_unit.v(192)
Info (10041): Inferred latch for "Write" at control_unit.v(192)
Info (10041): Inferred latch for "MDRin" at control_unit.v(192)
Info (10041): Inferred latch for "CONin" at control_unit.v(192)
Info (10041): Inferred latch for "Cout" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[0]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[1]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[2]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[3]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[4]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[5]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[6]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[7]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[8]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[9]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[10]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[11]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[12]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[13]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[14]" at control_unit.v(192)
Info (10041): Inferred latch for "regIn[15]" at control_unit.v(192)
Info (10041): Inferred latch for "PCout" at control_unit.v(192)
Info (10041): Inferred latch for "HIout" at control_unit.v(192)
Info (10041): Inferred latch for "LOout" at control_unit.v(192)
Info (10041): Inferred latch for "INPORTout" at control_unit.v(192)
Info (10041): Inferred latch for "OUTPORTin" at control_unit.v(192)
Info (10041): Inferred latch for "Run" at control_unit.v(192)
Info (10041): Inferred latch for "IncPC" at control_unit.v(192)
Info (10041): Inferred latch for "PCin" at control_unit.v(192)
Info (10041): Inferred latch for "IRin" at control_unit.v(192)
Info (10041): Inferred latch for "MDRout" at control_unit.v(192)
Info (10041): Inferred latch for "Yin" at control_unit.v(192)
Info (10041): Inferred latch for "Grb" at control_unit.v(192)
Info (10041): Inferred latch for "Rin" at control_unit.v(192)
Info (10041): Inferred latch for "Gra" at control_unit.v(192)
Info (10041): Inferred latch for "ZLOout" at control_unit.v(192)
Info (10041): Inferred latch for "Zin" at control_unit.v(192)
Info (10041): Inferred latch for "Rout" at control_unit.v(192)
Info (10041): Inferred latch for "Grc" at control_unit.v(192)
Info (10041): Inferred latch for "present_state[0]" at control_unit.v(50)
Info (10041): Inferred latch for "present_state[1]" at control_unit.v(50)
Info (10041): Inferred latch for "present_state[2]" at control_unit.v(50)
Info (10041): Inferred latch for "present_state[3]" at control_unit.v(50)
Info (10041): Inferred latch for "present_state[4]" at control_unit.v(50)
Info (10041): Inferred latch for "present_state[5]" at control_unit.v(50)
Info (10041): Inferred latch for "present_state[6]" at control_unit.v(50)
Info (10041): Inferred latch for "present_state[7]" at control_unit.v(50)
Info (12128): Elaborating entity "selectAndEncode" for hierarchy "selectAndEncode:selogic"
Info (12128): Elaborating entity "decoder4to16" for hierarchy "selectAndEncode:selogic|decoder4to16:decoder"
Info (12128): Elaborating entity "ram" for hierarchy "ram:memory"
Info (12128): Elaborating entity "busEncoder" for hierarchy "busEncoder:enc"
Warning (10762): Verilog HDL Case Statement warning at busEncoder.v(6): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at busEncoder.v(6): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "busMUX" for hierarchy "busMUX:mux"
Info (12128): Elaborating entity "Register" for hierarchy "Register:R0"
Info (12128): Elaborating entity "MDR" for hierarchy "MDR:mdr_reg"
Info (12128): Elaborating entity "mdrmux2to1" for hierarchy "MDR:mdr_reg|mdrmux2to1:MDMux"
Info (12128): Elaborating entity "mar" for hierarchy "mar:mar_reg"
Info (12128): Elaborating entity "incrementPC" for hierarchy "incrementPC:incpc"
Info (12128): Elaborating entity "conff_logic" for hierarchy "conff_logic:CONFF"
Warning (10230): Verilog HDL assignment warning at conff_logic.v(10): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at conff_logic.v(11): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at conff_logic.v(12): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at conff_logic.v(13): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "decoder2to4" for hierarchy "conff_logic:CONFF|decoder2to4:decoder"
Info (12128): Elaborating entity "ff_register" for hierarchy "conff_logic:CONFF|ff_register:CON"
Warning (10235): Verilog HDL Always Construct warning at conff_logic.v(37): variable "d" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "seven_seg_disp" for hierarchy "seven_seg_disp:d0"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:logic_unit"
Info (12128): Elaborating entity "adder" for hierarchy "ALU:logic_unit|adder:add_instance"
Info (12128): Elaborating entity "cla_16" for hierarchy "ALU:logic_unit|adder:add_instance|cla_16:instance1"
Info (12128): Elaborating entity "cla_4" for hierarchy "ALU:logic_unit|adder:add_instance|cla_16:instance1|cla_4:instance1"
Info (12128): Elaborating entity "sub" for hierarchy "ALU:logic_unit|sub:sub_instance"
Info (12128): Elaborating entity "negate" for hierarchy "ALU:logic_unit|sub:sub_instance|negate:negate_instance"
Info (12128): Elaborating entity "log_and_32bit" for hierarchy "ALU:logic_unit|log_and_32bit:land_instance"
Info (12128): Elaborating entity "log_or_32bit" for hierarchy "ALU:logic_unit|log_or_32bit:lor_instance"
Info (12128): Elaborating entity "shift_right" for hierarchy "ALU:logic_unit|shift_right:shr_instance"
Info (12128): Elaborating entity "shift_right_arithmetic" for hierarchy "ALU:logic_unit|shift_right_arithmetic:shra_instance"
Info (12128): Elaborating entity "shift_left" for hierarchy "ALU:logic_unit|shift_left:shl_instance"
Info (12128): Elaborating entity "rotate_right" for hierarchy "ALU:logic_unit|rotate_right:ror_instance"
Info (12128): Elaborating entity "rotate_left" for hierarchy "ALU:logic_unit|rotate_left:rol_instance"
Info (12128): Elaborating entity "multiplier" for hierarchy "ALU:logic_unit|multiplier:mul_instance"
Warning (10199): Verilog HDL Case Statement warning at multiplier.v(23): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at multiplier.v(24): truncated value with size 33 to match size of target (32)
Warning (10199): Verilog HDL Case Statement warning at multiplier.v(25): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at multiplier.v(26): truncated value with size 34 to match size of target (32)
Warning (10199): Verilog HDL Case Statement warning at multiplier.v(27): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at multiplier.v(28): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at multiplier.v(23): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at multiplier.v(25): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at multiplier.v(27): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at multiplier.v(34): truncated value with size 66 to match size of target (64)
Info (12128): Elaborating entity "division" for hierarchy "ALU:logic_unit|division:div_instance"
Info (12128): Elaborating entity "not_32" for hierarchy "ALU:logic_unit|not_32:not_instance"
Warning (276021): Created node "ram:memory|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:memory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/system.ram0_ram_1d0cf.hdl.mif
Info (12130): Elaborated megafunction instantiation "ram:memory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ram:memory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/system.ram0_ram_1d0cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0le1.tdf
    Info (12023): Found entity 1: altsyncram_0le1
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "ram:memory|altsyncram:ram_rtl_0|altsyncram_0le1:auto_generated|ram_block1a31"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "control_unit:cUnit|regIn[14]" merged with LATCH primitive "control_unit:cUnit|regIn[1]"
    Info (13026): Duplicate LATCH primitive "control_unit:cUnit|regIn[13]" merged with LATCH primitive "control_unit:cUnit|regIn[1]"
    Info (13026): Duplicate LATCH primitive "control_unit:cUnit|regIn[12]" merged with LATCH primitive "control_unit:cUnit|regIn[1]"
    Info (13026): Duplicate LATCH primitive "control_unit:cUnit|regIn[9]" merged with LATCH primitive "control_unit:cUnit|regIn[1]"
    Info (13026): Duplicate LATCH primitive "control_unit:cUnit|regIn[4]" merged with LATCH primitive "control_unit:cUnit|regIn[1]"
    Info (13026): Duplicate LATCH primitive "control_unit:cUnit|regIn[3]" merged with LATCH primitive "control_unit:cUnit|regIn[1]"
    Info (13026): Duplicate LATCH primitive "control_unit:cUnit|regIn[2]" merged with LATCH primitive "control_unit:cUnit|regIn[1]"
    Info (13026): Duplicate LATCH primitive "control_unit:cUnit|regIn[0]" merged with LATCH primitive "control_unit:cUnit|regIn[1]"
Warning (13012): Latch control_unit:cUnit|Write has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[6]
Warning (13012): Latch control_unit:cUnit|Run has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[6]
Warning (13012): Latch control_unit:cUnit|BAout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[6]
Warning (13012): Latch control_unit:cUnit|Cout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[6]
Warning (13012): Latch control_unit:cUnit|PCout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[3]
Warning (13012): Latch control_unit:cUnit|ZLOout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[6]
Warning (13012): Latch control_unit:cUnit|Rout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[6]
Warning (13012): Latch control_unit:cUnit|present_state[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[2]
Warning (13012): Latch control_unit:cUnit|present_state[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reset
Warning (13012): Latch control_unit:cUnit|present_state[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reset
Warning (13012): Latch control_unit:cUnit|present_state[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reset
Warning (13012): Latch control_unit:cUnit|present_state[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reset
Warning (13012): Latch control_unit:cUnit|present_state[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reset
Warning (13012): Latch control_unit:cUnit|present_state[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reset
Warning (13012): Latch control_unit:cUnit|regIn[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[6]
Warning (13012): Latch control_unit:cUnit|regIn[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[3]
Warning (13012): Latch control_unit:cUnit|PCin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[3]
Warning (13012): Latch control_unit:cUnit|Zin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[6]
Warning (13012): Latch control_unit:cUnit|Yin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:cUnit|present_state[1]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "IncPC" is stuck at GND
    Warning (13410): Pin "present_state[7]" is stuck at GND
    Warning (13410): Pin "seg0out[0]" is stuck at GND
    Warning (13410): Pin "seg0out[1]" is stuck at GND
    Warning (13410): Pin "seg0out[2]" is stuck at GND
    Warning (13410): Pin "seg0out[3]" is stuck at GND
    Warning (13410): Pin "seg0out[4]" is stuck at GND
    Warning (13410): Pin "seg0out[5]" is stuck at GND
    Warning (13410): Pin "seg0out[6]" is stuck at VCC
    Warning (13410): Pin "seg0out[7]" is stuck at VCC
    Warning (13410): Pin "seg1out[0]" is stuck at GND
    Warning (13410): Pin "seg1out[1]" is stuck at GND
    Warning (13410): Pin "seg1out[2]" is stuck at GND
    Warning (13410): Pin "seg1out[3]" is stuck at GND
    Warning (13410): Pin "seg1out[4]" is stuck at GND
    Warning (13410): Pin "seg1out[5]" is stuck at GND
    Warning (13410): Pin "seg1out[6]" is stuck at VCC
    Warning (13410): Pin "seg1out[7]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 297 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "inportInput[0]"
    Warning (15610): No output dependent on input pin "inportInput[1]"
    Warning (15610): No output dependent on input pin "inportInput[2]"
    Warning (15610): No output dependent on input pin "inportInput[3]"
    Warning (15610): No output dependent on input pin "inportInput[4]"
    Warning (15610): No output dependent on input pin "inportInput[5]"
    Warning (15610): No output dependent on input pin "inportInput[6]"
    Warning (15610): No output dependent on input pin "inportInput[7]"
    Warning (15610): No output dependent on input pin "inportInput[8]"
    Warning (15610): No output dependent on input pin "inportInput[9]"
    Warning (15610): No output dependent on input pin "inportInput[10]"
    Warning (15610): No output dependent on input pin "inportInput[11]"
    Warning (15610): No output dependent on input pin "inportInput[12]"
    Warning (15610): No output dependent on input pin "inportInput[13]"
    Warning (15610): No output dependent on input pin "inportInput[14]"
    Warning (15610): No output dependent on input pin "inportInput[15]"
    Warning (15610): No output dependent on input pin "inportInput[16]"
    Warning (15610): No output dependent on input pin "inportInput[17]"
    Warning (15610): No output dependent on input pin "inportInput[18]"
    Warning (15610): No output dependent on input pin "inportInput[19]"
    Warning (15610): No output dependent on input pin "inportInput[20]"
    Warning (15610): No output dependent on input pin "inportInput[21]"
    Warning (15610): No output dependent on input pin "inportInput[22]"
    Warning (15610): No output dependent on input pin "inportInput[23]"
    Warning (15610): No output dependent on input pin "inportInput[24]"
    Warning (15610): No output dependent on input pin "inportInput[25]"
    Warning (15610): No output dependent on input pin "inportInput[26]"
    Warning (15610): No output dependent on input pin "inportInput[27]"
    Warning (15610): No output dependent on input pin "inportInput[28]"
    Warning (15610): No output dependent on input pin "inportInput[29]"
    Warning (15610): No output dependent on input pin "inportInput[30]"
    Warning (15610): No output dependent on input pin "inportInput[31]"
Info (21057): Implemented 810 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 716 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 178 warnings
    Info: Peak virtual memory: 4669 megabytes
    Info: Processing ended: Mon Apr 03 21:33:06 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg.


