<reference anchor="IEEE.1364.2001" target="https://ieeexplore.ieee.org/document/954909">
  <front>
    <title>IEEE Standard Verilog Hardware Description Language</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2001.93352"/>
    <author>
      <organization abbrev="IEEE">IEEE</organization>
    </author>
    <date year="2019" month="April"/>
    <keyword>IEEE Standards</keyword>
    <keyword>Hardware design languages</keyword>
    <keyword>Hardware</keyword>
    <keyword>Patents</keyword>
    <keyword>Task analysis</keyword>
    <keyword>Force</keyword>
    <keyword>computer</keyword>
    <keyword>computer languages</keyword>
    <keyword>digital systems</keyword>
    <keyword>electronic systems</keyword>
    <keyword>hardware</keyword>
    <keyword>hard-ware description languages</keyword>
    <keyword>hardware design</keyword>
    <keyword>HDL</keyword>
    <keyword>PLI</keyword>
    <keyword>programming language interface</keyword>
    <keyword>VerilogHDL</keyword>
    <keyword>Verilog PLI</keyword>
    <keyword>Verilog &amp;#174;</keyword>
    <abstract>Supersedes 1364-1995. The Verilog(R) Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, synthesis,and testing of hardware designs; the communication of hardware design data; and the maintenance,modification,and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.</abstract>
  </front>
</reference>