package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for LLBtorque4JH kernel
var LLBtorque4JH_code cu.Function

// Stores the arguments for LLBtorque4JH kernel invocation
type LLBtorque4JH_args_t struct {
	arg_tx         unsafe.Pointer
	arg_ty         unsafe.Pointer
	arg_tz         unsafe.Pointer
	arg_mx         unsafe.Pointer
	arg_my         unsafe.Pointer
	arg_mz         unsafe.Pointer
	arg_hx         unsafe.Pointer
	arg_hy         unsafe.Pointer
	arg_hz         unsafe.Pointer
	arg_alpha_     unsafe.Pointer
	arg_alpha_mul  float32
	arg_TCurie_    unsafe.Pointer
	arg_TCurie_mul float32
	arg_Msat_      unsafe.Pointer
	arg_Msat_mul   float32
	arg_hth1x      unsafe.Pointer
	arg_hth1y      unsafe.Pointer
	arg_hth1z      unsafe.Pointer
	arg_hth2x      unsafe.Pointer
	arg_hth2y      unsafe.Pointer
	arg_hth2z      unsafe.Pointer
	arg_tempJH     unsafe.Pointer
	arg_a1_        unsafe.Pointer
	arg_a1_mul     float32
	arg_N          int
	argptr         [25]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for LLBtorque4JH kernel invocation
var LLBtorque4JH_args LLBtorque4JH_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	LLBtorque4JH_args.argptr[0] = unsafe.Pointer(&LLBtorque4JH_args.arg_tx)
	LLBtorque4JH_args.argptr[1] = unsafe.Pointer(&LLBtorque4JH_args.arg_ty)
	LLBtorque4JH_args.argptr[2] = unsafe.Pointer(&LLBtorque4JH_args.arg_tz)
	LLBtorque4JH_args.argptr[3] = unsafe.Pointer(&LLBtorque4JH_args.arg_mx)
	LLBtorque4JH_args.argptr[4] = unsafe.Pointer(&LLBtorque4JH_args.arg_my)
	LLBtorque4JH_args.argptr[5] = unsafe.Pointer(&LLBtorque4JH_args.arg_mz)
	LLBtorque4JH_args.argptr[6] = unsafe.Pointer(&LLBtorque4JH_args.arg_hx)
	LLBtorque4JH_args.argptr[7] = unsafe.Pointer(&LLBtorque4JH_args.arg_hy)
	LLBtorque4JH_args.argptr[8] = unsafe.Pointer(&LLBtorque4JH_args.arg_hz)
	LLBtorque4JH_args.argptr[9] = unsafe.Pointer(&LLBtorque4JH_args.arg_alpha_)
	LLBtorque4JH_args.argptr[10] = unsafe.Pointer(&LLBtorque4JH_args.arg_alpha_mul)
	LLBtorque4JH_args.argptr[11] = unsafe.Pointer(&LLBtorque4JH_args.arg_TCurie_)
	LLBtorque4JH_args.argptr[12] = unsafe.Pointer(&LLBtorque4JH_args.arg_TCurie_mul)
	LLBtorque4JH_args.argptr[13] = unsafe.Pointer(&LLBtorque4JH_args.arg_Msat_)
	LLBtorque4JH_args.argptr[14] = unsafe.Pointer(&LLBtorque4JH_args.arg_Msat_mul)
	LLBtorque4JH_args.argptr[15] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth1x)
	LLBtorque4JH_args.argptr[16] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth1y)
	LLBtorque4JH_args.argptr[17] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth1z)
	LLBtorque4JH_args.argptr[18] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth2x)
	LLBtorque4JH_args.argptr[19] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth2y)
	LLBtorque4JH_args.argptr[20] = unsafe.Pointer(&LLBtorque4JH_args.arg_hth2z)
	LLBtorque4JH_args.argptr[21] = unsafe.Pointer(&LLBtorque4JH_args.arg_tempJH)
	LLBtorque4JH_args.argptr[22] = unsafe.Pointer(&LLBtorque4JH_args.arg_a1_)
	LLBtorque4JH_args.argptr[23] = unsafe.Pointer(&LLBtorque4JH_args.arg_a1_mul)
	LLBtorque4JH_args.argptr[24] = unsafe.Pointer(&LLBtorque4JH_args.arg_N)
}

// Wrapper for LLBtorque4JH CUDA kernel, asynchronous.
func k_LLBtorque4JH_async(tx unsafe.Pointer, ty unsafe.Pointer, tz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, hx unsafe.Pointer, hy unsafe.Pointer, hz unsafe.Pointer, alpha_ unsafe.Pointer, alpha_mul float32, TCurie_ unsafe.Pointer, TCurie_mul float32, Msat_ unsafe.Pointer, Msat_mul float32, hth1x unsafe.Pointer, hth1y unsafe.Pointer, hth1z unsafe.Pointer, hth2x unsafe.Pointer, hth2y unsafe.Pointer, hth2z unsafe.Pointer, tempJH unsafe.Pointer, a1_ unsafe.Pointer, a1_mul float32, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("LLBtorque4JH")
	}

	LLBtorque4JH_args.Lock()
	defer LLBtorque4JH_args.Unlock()

	if LLBtorque4JH_code == 0 {
		LLBtorque4JH_code = fatbinLoad(LLBtorque4JH_map, "LLBtorque4JH")
	}

	LLBtorque4JH_args.arg_tx = tx
	LLBtorque4JH_args.arg_ty = ty
	LLBtorque4JH_args.arg_tz = tz
	LLBtorque4JH_args.arg_mx = mx
	LLBtorque4JH_args.arg_my = my
	LLBtorque4JH_args.arg_mz = mz
	LLBtorque4JH_args.arg_hx = hx
	LLBtorque4JH_args.arg_hy = hy
	LLBtorque4JH_args.arg_hz = hz
	LLBtorque4JH_args.arg_alpha_ = alpha_
	LLBtorque4JH_args.arg_alpha_mul = alpha_mul
	LLBtorque4JH_args.arg_TCurie_ = TCurie_
	LLBtorque4JH_args.arg_TCurie_mul = TCurie_mul
	LLBtorque4JH_args.arg_Msat_ = Msat_
	LLBtorque4JH_args.arg_Msat_mul = Msat_mul
	LLBtorque4JH_args.arg_hth1x = hth1x
	LLBtorque4JH_args.arg_hth1y = hth1y
	LLBtorque4JH_args.arg_hth1z = hth1z
	LLBtorque4JH_args.arg_hth2x = hth2x
	LLBtorque4JH_args.arg_hth2y = hth2y
	LLBtorque4JH_args.arg_hth2z = hth2z
	LLBtorque4JH_args.arg_tempJH = tempJH
	LLBtorque4JH_args.arg_a1_ = a1_
	LLBtorque4JH_args.arg_a1_mul = a1_mul
	LLBtorque4JH_args.arg_N = N

	args := LLBtorque4JH_args.argptr[:]
	cu.LaunchKernel(LLBtorque4JH_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("LLBtorque4JH")
	}
}

// maps compute capability on PTX code for LLBtorque4JH kernel.
var LLBtorque4JH_map = map[int]string{0: "",
	70: LLBtorque4JH_ptx_70}

// LLBtorque4JH PTX code for various compute capabilities.
const (
	LLBtorque4JH_ptx_70 = `
.version 7.1
.target sm_70
.address_size 64

	// .globl	LLBtorque4JH

.visible .entry LLBtorque4JH(
	.param .u64 LLBtorque4JH_param_0,
	.param .u64 LLBtorque4JH_param_1,
	.param .u64 LLBtorque4JH_param_2,
	.param .u64 LLBtorque4JH_param_3,
	.param .u64 LLBtorque4JH_param_4,
	.param .u64 LLBtorque4JH_param_5,
	.param .u64 LLBtorque4JH_param_6,
	.param .u64 LLBtorque4JH_param_7,
	.param .u64 LLBtorque4JH_param_8,
	.param .u64 LLBtorque4JH_param_9,
	.param .f32 LLBtorque4JH_param_10,
	.param .u64 LLBtorque4JH_param_11,
	.param .f32 LLBtorque4JH_param_12,
	.param .u64 LLBtorque4JH_param_13,
	.param .f32 LLBtorque4JH_param_14,
	.param .u64 LLBtorque4JH_param_15,
	.param .u64 LLBtorque4JH_param_16,
	.param .u64 LLBtorque4JH_param_17,
	.param .u64 LLBtorque4JH_param_18,
	.param .u64 LLBtorque4JH_param_19,
	.param .u64 LLBtorque4JH_param_20,
	.param .u64 LLBtorque4JH_param_21,
	.param .u64 LLBtorque4JH_param_22,
	.param .f32 LLBtorque4JH_param_23,
	.param .u32 LLBtorque4JH_param_24
)
{
	.reg .pred 	%p<78>;
	.reg .f32 	%f<537>;
	.reg .b32 	%r<78>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<69>;


	ld.param.u64 	%rd4, [LLBtorque4JH_param_3];
	ld.param.u64 	%rd5, [LLBtorque4JH_param_4];
	ld.param.u64 	%rd6, [LLBtorque4JH_param_5];
	ld.param.u64 	%rd7, [LLBtorque4JH_param_6];
	ld.param.u64 	%rd8, [LLBtorque4JH_param_7];
	ld.param.u64 	%rd9, [LLBtorque4JH_param_8];
	ld.param.u64 	%rd10, [LLBtorque4JH_param_9];
	ld.param.f32 	%f518, [LLBtorque4JH_param_10];
	ld.param.u64 	%rd11, [LLBtorque4JH_param_11];
	ld.param.f32 	%f519, [LLBtorque4JH_param_12];
	ld.param.u64 	%rd12, [LLBtorque4JH_param_15];
	ld.param.u64 	%rd13, [LLBtorque4JH_param_16];
	ld.param.u64 	%rd14, [LLBtorque4JH_param_17];
	ld.param.u64 	%rd15, [LLBtorque4JH_param_18];
	ld.param.u64 	%rd16, [LLBtorque4JH_param_19];
	ld.param.u64 	%rd17, [LLBtorque4JH_param_20];
	ld.param.u64 	%rd18, [LLBtorque4JH_param_21];
	ld.param.u64 	%rd19, [LLBtorque4JH_param_22];
	ld.param.f32 	%f520, [LLBtorque4JH_param_23];
	ld.param.u32 	%r2, [LLBtorque4JH_param_24];
	mov.u32 	%r3, %nctaid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32	%p4, %r1, %r2;
	@%p4 bra 	BB0_56;

	cvta.to.global.u64 	%rd20, %rd4;
	mul.wide.s32 	%rd21, %r1, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.nc.f32 	%f1, [%rd22];
	cvta.to.global.u64 	%rd23, %rd5;
	add.s64 	%rd24, %rd23, %rd21;
	ld.global.nc.f32 	%f2, [%rd24];
	cvta.to.global.u64 	%rd25, %rd6;
	add.s64 	%rd26, %rd25, %rd21;
	ld.global.nc.f32 	%f3, [%rd26];
	cvta.to.global.u64 	%rd27, %rd7;
	add.s64 	%rd28, %rd27, %rd21;
	ld.global.nc.f32 	%f4, [%rd28];
	cvta.to.global.u64 	%rd29, %rd8;
	add.s64 	%rd30, %rd29, %rd21;
	ld.global.nc.f32 	%f5, [%rd30];
	cvta.to.global.u64 	%rd31, %rd9;
	add.s64 	%rd32, %rd31, %rd21;
	ld.global.nc.f32 	%f6, [%rd32];
	setp.eq.s64	%p5, %rd10, 0;
	@%p5 bra 	BB0_3;

	cvta.to.global.u64 	%rd33, %rd10;
	add.s64 	%rd35, %rd33, %rd21;
	ld.global.nc.f32 	%f91, [%rd35];
	mul.f32 	%f518, %f91, %f518;

BB0_3:
	setp.eq.s64	%p6, %rd11, 0;
	@%p6 bra 	BB0_5;

	cvta.to.global.u64 	%rd36, %rd11;
	add.s64 	%rd38, %rd36, %rd21;
	ld.global.nc.f32 	%f92, [%rd38];
	mul.f32 	%f519, %f92, %f519;

BB0_5:
	setp.eq.s64	%p7, %rd19, 0;
	@%p7 bra 	BB0_7;

	cvta.to.global.u64 	%rd39, %rd19;
	add.s64 	%rd41, %rd39, %rd21;
	ld.global.nc.f32 	%f93, [%rd41];
	mul.f32 	%f520, %f93, %f520;

BB0_7:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd21;
	ld.global.nc.f32 	%f94, [%rd44];
	setp.eq.f32	%p8, %f94, 0f00000000;
	selp.f32	%f95, 0f38D1B717, %f94, %p8;
	cvt.f64.f32	%fd2, %f95;
	cvt.f64.f32	%fd1, %f519;
	add.f64 	%fd3, %fd1, %fd1;
	setp.gt.f64	%p9, %fd2, %fd3;
	add.f32 	%f96, %f519, %f519;
	selp.f32	%f521, %f96, %f95, %p9;
	setp.neu.f32	%p10, %f521, %f519;
	@%p10 bra 	BB0_9;

	add.f64 	%fd4, %fd1, 0dBFB999999999999A;
	cvt.rn.f32.f64	%f521, %fd4;

BB0_9:
	mul.f32 	%f97, %f2, %f2;
	fma.rn.f32 	%f98, %f1, %f1, %f97;
	fma.rn.f32 	%f16, %f3, %f3, %f98;
	mul.f32 	%f534, %f1, 0f00000000;
	mul.f32 	%f535, %f2, 0f00000000;
	mul.f32 	%f536, %f3, 0f00000000;
	setp.neu.f32	%p11, %f16, 0f00000000;
	setp.neu.f32	%p12, %f519, 0f00000000;
	and.pred  	%p13, %p11, %p12;
	@!%p13 bra 	BB0_55;
	bra.uni 	BB0_10;

BB0_10:
	cvta.to.global.u64 	%rd45, %rd12;
	add.s64 	%rd47, %rd45, %rd21;
	ld.global.nc.f32 	%f20, [%rd47];
	cvta.to.global.u64 	%rd48, %rd13;
	add.s64 	%rd49, %rd48, %rd21;
	ld.global.nc.f32 	%f21, [%rd49];
	cvta.to.global.u64 	%rd50, %rd14;
	add.s64 	%rd51, %rd50, %rd21;
	ld.global.nc.f32 	%f22, [%rd51];
	cvta.to.global.u64 	%rd52, %rd15;
	add.s64 	%rd53, %rd52, %rd21;
	ld.global.nc.f32 	%f23, [%rd53];
	cvta.to.global.u64 	%rd54, %rd16;
	add.s64 	%rd55, %rd54, %rd21;
	ld.global.nc.f32 	%f24, [%rd55];
	cvta.to.global.u64 	%rd56, %rd17;
	add.s64 	%rd57, %rd56, %rd21;
	ld.global.nc.f32 	%f25, [%rd57];
	add.f32 	%f99, %f518, %f518;
	mul.f32 	%f100, %f99, %f521;
	mul.f32 	%f101, %f519, 0f40400000;
	div.rn.f32 	%f26, %f100, %f101;
	setp.gtu.f32	%p14, %f521, %f519;
	@%p14 bra 	BB0_53;
	bra.uni 	BB0_11;

BB0_53:
	sub.f32 	%f408, %f521, %f519;
	mov.f32 	%f409, 0f347DE56D;
	div.rn.f32 	%f410, %f409, %f408;
	cvt.f64.f32	%fd8, %f410;
	setp.gt.f64	%p76, %fd8, 0d3EB0C6F7A0B5ED8D;
	selp.f32	%f411, 0f358637BD, %f410, %p76;
	div.rn.f32 	%f412, %f519, %f408;
	mul.f32 	%f413, %f16, 0f3F19999A;
	fma.rn.f32 	%f414, %f413, %f412, 0f3F800000;
	cvt.f64.f32	%fd9, %f411;
	mov.f32 	%f415, 0fBF800000;
	div.rn.f32 	%f416, %f415, %f411;
	setp.lt.f64	%p77, %fd9, 0d3DD5FD7FE1796495;
	selp.f32	%f417, 0fD03A43B7, %f416, %p77;
	mul.f32 	%f532, %f414, %f417;
	mov.f32 	%f533, %f26;
	bra.uni 	BB0_54;

BB0_11:
	setp.eq.f32	%p15, %f520, 0f00000000;
	selp.f32	%f27, 0f3F800000, %f520, %p15;
	mul.f32 	%f102, %f27, 0f3F000000;
	cvt.rzi.f32.f32	%f103, %f102;
	fma.rn.f32 	%f104, %f103, 0fC0000000, %f27;
	abs.f32 	%f28, %f104;
	div.rn.f32 	%f29, %f521, %f519;
	abs.f32 	%f30, %f29;
	setp.lt.f32	%p16, %f30, 0f00800000;
	mul.f32 	%f105, %f30, 0f4B800000;
	selp.f32	%f106, %f105, %f30, %p16;
	selp.f32	%f107, 0fC3170000, 0fC2FE0000, %p16;
	mov.b32 	 %r9, %f106;
	and.b32  	%r10, %r9, 8388607;
	or.b32  	%r11, %r10, 1065353216;
	mov.b32 	 %f108, %r11;
	shr.u32 	%r12, %r9, 23;
	cvt.rn.f32.u32	%f109, %r12;
	add.f32 	%f110, %f107, %f109;
	setp.gt.f32	%p17, %f108, 0f3FB504F3;
	mul.f32 	%f111, %f108, 0f3F000000;
	add.f32 	%f112, %f110, 0f3F800000;
	selp.f32	%f113, %f112, %f110, %p17;
	selp.f32	%f114, %f111, %f108, %p17;
	add.f32 	%f115, %f114, 0fBF800000;
	add.f32 	%f116, %f114, 0f3F800000;
	rcp.approx.ftz.f32 	%f117, %f116;
	add.f32 	%f118, %f115, %f115;
	mul.f32 	%f119, %f117, %f118;
	mul.f32 	%f120, %f119, %f119;
	mov.f32 	%f121, 0f3C4CAF63;
	mov.f32 	%f122, 0f3B18F0FE;
	fma.rn.f32 	%f123, %f122, %f120, %f121;
	mov.f32 	%f124, 0f3DAAAABD;
	fma.rn.f32 	%f125, %f123, %f120, %f124;
	mul.rn.f32 	%f126, %f125, %f120;
	mul.rn.f32 	%f127, %f126, %f119;
	sub.f32 	%f128, %f115, %f119;
	neg.f32 	%f129, %f119;
	add.f32 	%f130, %f128, %f128;
	fma.rn.f32 	%f131, %f129, %f115, %f130;
	mul.rn.f32 	%f132, %f117, %f131;
	add.f32 	%f133, %f127, %f119;
	sub.f32 	%f134, %f119, %f133;
	add.f32 	%f135, %f127, %f134;
	add.f32 	%f136, %f132, %f135;
	add.f32 	%f137, %f133, %f136;
	sub.f32 	%f138, %f133, %f137;
	add.f32 	%f139, %f136, %f138;
	mov.f32 	%f140, 0f3F317200;
	mul.rn.f32 	%f141, %f113, %f140;
	mov.f32 	%f142, 0f35BFBE8E;
	mul.rn.f32 	%f143, %f113, %f142;
	add.f32 	%f144, %f141, %f137;
	sub.f32 	%f145, %f141, %f144;
	add.f32 	%f146, %f137, %f145;
	add.f32 	%f147, %f139, %f146;
	add.f32 	%f148, %f143, %f147;
	add.f32 	%f149, %f144, %f148;
	sub.f32 	%f150, %f144, %f149;
	add.f32 	%f151, %f148, %f150;
	abs.f32 	%f31, %f27;
	setp.gt.f32	%p18, %f31, 0f77F684DF;
	mul.f32 	%f152, %f27, 0f39000000;
	selp.f32	%f153, %f152, %f27, %p18;
	mul.rn.f32 	%f154, %f153, %f149;
	neg.f32 	%f155, %f154;
	fma.rn.f32 	%f156, %f153, %f149, %f155;
	fma.rn.f32 	%f157, %f153, %f151, %f156;
	mov.f32 	%f158, 0f00000000;
	fma.rn.f32 	%f159, %f158, %f149, %f157;
	add.rn.f32 	%f160, %f154, %f159;
	neg.f32 	%f161, %f160;
	add.rn.f32 	%f162, %f154, %f161;
	add.rn.f32 	%f163, %f162, %f159;
	mov.b32 	 %r13, %f160;
	setp.eq.s32	%p19, %r13, 1118925336;
	add.s32 	%r14, %r13, -1;
	mov.b32 	 %f164, %r14;
	add.f32 	%f165, %f163, 0f37000000;
	selp.f32	%f32, %f165, %f163, %p19;
	selp.f32	%f166, %f164, %f160, %p19;
	mov.f32 	%f167, 0f3FB8AA3B;
	mul.rn.f32 	%f168, %f166, %f167;
	cvt.rzi.f32.f32	%f169, %f168;
	abs.f32 	%f170, %f169;
	setp.gt.f32	%p20, %f170, 0f42FC0000;
	mov.b32 	 %r15, %f169;
	and.b32  	%r16, %r15, -2147483648;
	or.b32  	%r17, %r16, 1123811328;
	mov.b32 	 %f171, %r17;
	selp.f32	%f172, %f171, %f169, %p20;
	mov.f32 	%f173, 0fBF317218;
	fma.rn.f32 	%f174, %f172, %f173, %f166;
	mov.f32 	%f175, 0f3102E308;
	fma.rn.f32 	%f176, %f172, %f175, %f174;
	mul.f32 	%f177, %f176, 0f3FB8AA3B;
	add.f32 	%f178, %f172, 0f4B40007F;
	mov.b32 	 %r18, %f178;
	shl.b32 	%r19, %r18, 23;
	mov.b32 	 %f179, %r19;
	ex2.approx.ftz.f32 	%f180, %f177;
	mul.f32 	%f522, %f180, %f179;
	setp.eq.f32	%p21, %f522, 0f7F800000;
	@%p21 bra 	BB0_13;

	fma.rn.f32 	%f522, %f522, %f32, %f522;

BB0_13:
	setp.neu.f32	%p22, %f28, 0f3F800000;
	setp.geu.f32	%p23, %f29, 0f00000000;
	or.pred  	%p1, %p23, %p22;
	setp.eq.f32	%p24, %f29, 0f00000000;
	@%p24 bra 	BB0_17;
	bra.uni 	BB0_14;

BB0_17:
	setp.eq.f32	%p27, %f28, 0f3F800000;
	add.f32 	%f184, %f29, %f29;
	mov.b32 	 %r22, %f184;
	selp.b32	%r23, %r22, 0, %p27;
	or.b32  	%r24, %r23, 2139095040;
	setp.lt.f32	%p28, %f27, 0f00000000;
	selp.b32	%r25, %r24, %r23, %p28;
	mov.b32 	 %f524, %r25;
	bra.uni 	BB0_18;

BB0_14:
	mov.b32 	 %r20, %f522;
	xor.b32  	%r21, %r20, -2147483648;
	mov.b32 	 %f181, %r21;
	selp.f32	%f524, %f522, %f181, %p1;
	@%p23 bra 	BB0_18;

	cvt.rzi.f32.f32	%f182, %f27;
	setp.eq.f32	%p26, %f182, %f27;
	@%p26 bra 	BB0_18;

	mov.f32 	%f524, 0f7FFFFFFF;

BB0_18:
	abs.f32 	%f512, %f29;
	abs.f32 	%f484, %f27;
	add.f32 	%f185, %f512, %f484;
	mov.b32 	 %r26, %f185;
	setp.lt.s32	%p29, %r26, 2139095040;
	@%p29 bra 	BB0_25;

	abs.f32 	%f515, %f29;
	abs.f32 	%f500, %f27;
	setp.gtu.f32	%p30, %f515, 0f7F800000;
	setp.gtu.f32	%p31, %f500, 0f7F800000;
	or.pred  	%p32, %p30, %p31;
	@%p32 bra 	BB0_24;
	bra.uni 	BB0_20;

BB0_24:
	add.f32 	%f524, %f27, %f29;
	bra.uni 	BB0_25;

BB0_20:
	abs.f32 	%f501, %f27;
	setp.eq.f32	%p33, %f501, 0f7F800000;
	@%p33 bra 	BB0_23;
	bra.uni 	BB0_21;

BB0_23:
	abs.f32 	%f517, %f29;
	setp.gt.f32	%p36, %f517, 0f3F800000;
	selp.b32	%r30, 2139095040, 0, %p36;
	xor.b32  	%r31, %r30, 2139095040;
	setp.lt.f32	%p37, %f27, 0f00000000;
	selp.b32	%r32, %r31, %r30, %p37;
	mov.b32 	 %f186, %r32;
	setp.eq.f32	%p38, %f29, 0fBF800000;
	selp.f32	%f524, 0f3F800000, %f186, %p38;
	bra.uni 	BB0_25;

BB0_21:
	abs.f32 	%f516, %f29;
	setp.neu.f32	%p34, %f516, 0f7F800000;
	@%p34 bra 	BB0_25;

	setp.ltu.f32	%p35, %f27, 0f00000000;
	selp.b32	%r27, 0, 2139095040, %p35;
	or.b32  	%r28, %r27, -2147483648;
	selp.b32	%r29, %r27, %r28, %p1;
	mov.b32 	 %f524, %r29;

BB0_25:
	mov.f32 	%f514, 0fBF317218;
	mov.f32 	%f513, 0f3FB8AA3B;
	mov.f32 	%f491, 0f3102E308;
	mov.f32 	%f490, 0f00000000;
	mov.f32 	%f489, 0f35BFBE8E;
	mov.f32 	%f488, 0f3F317200;
	mov.f32 	%f487, 0f3DAAAABD;
	mov.f32 	%f486, 0f3C4CAF63;
	mov.f32 	%f485, 0f3B18F0FE;
	setp.eq.f32	%p39, %f29, 0f3F800000;
	selp.f32	%f43, 0f3F800000, %f524, %p39;
	mov.f32 	%f187, 0f3F1DDC72;
	cvt.rzi.f32.f32	%f188, %f187;
	fma.rn.f32 	%f189, %f188, 0fC0000000, 0f3F9DDC72;
	abs.f32 	%f44, %f189;
	abs.f32 	%f45, %f43;
	setp.lt.f32	%p40, %f45, 0f00800000;
	mul.f32 	%f190, %f45, 0f4B800000;
	selp.f32	%f191, %f190, %f45, %p40;
	selp.f32	%f192, 0fC3170000, 0fC2FE0000, %p40;
	mov.b32 	 %r33, %f191;
	and.b32  	%r34, %r33, 8388607;
	or.b32  	%r35, %r34, 1065353216;
	mov.b32 	 %f193, %r35;
	shr.u32 	%r36, %r33, 23;
	cvt.rn.f32.u32	%f194, %r36;
	add.f32 	%f195, %f192, %f194;
	setp.gt.f32	%p41, %f193, 0f3FB504F3;
	mul.f32 	%f196, %f193, 0f3F000000;
	add.f32 	%f197, %f195, 0f3F800000;
	selp.f32	%f198, %f197, %f195, %p41;
	selp.f32	%f199, %f196, %f193, %p41;
	add.f32 	%f200, %f199, 0fBF800000;
	add.f32 	%f201, %f199, 0f3F800000;
	rcp.approx.ftz.f32 	%f202, %f201;
	add.f32 	%f203, %f200, %f200;
	mul.f32 	%f204, %f202, %f203;
	mul.f32 	%f205, %f204, %f204;
	fma.rn.f32 	%f208, %f485, %f205, %f486;
	fma.rn.f32 	%f210, %f208, %f205, %f487;
	mul.rn.f32 	%f211, %f210, %f205;
	mul.rn.f32 	%f212, %f211, %f204;
	sub.f32 	%f213, %f200, %f204;
	neg.f32 	%f214, %f204;
	add.f32 	%f215, %f213, %f213;
	fma.rn.f32 	%f216, %f214, %f200, %f215;
	mul.rn.f32 	%f217, %f202, %f216;
	add.f32 	%f218, %f212, %f204;
	sub.f32 	%f219, %f204, %f218;
	add.f32 	%f220, %f212, %f219;
	add.f32 	%f221, %f217, %f220;
	add.f32 	%f222, %f218, %f221;
	sub.f32 	%f223, %f218, %f222;
	add.f32 	%f224, %f221, %f223;
	mul.rn.f32 	%f226, %f198, %f488;
	mul.rn.f32 	%f228, %f198, %f489;
	add.f32 	%f229, %f226, %f222;
	sub.f32 	%f230, %f226, %f229;
	add.f32 	%f231, %f222, %f230;
	add.f32 	%f232, %f224, %f231;
	add.f32 	%f233, %f228, %f232;
	add.f32 	%f234, %f229, %f233;
	sub.f32 	%f235, %f229, %f234;
	add.f32 	%f236, %f233, %f235;
	mov.f32 	%f237, 0f3F9DDC72;
	mul.rn.f32 	%f238, %f237, %f234;
	neg.f32 	%f239, %f238;
	fma.rn.f32 	%f240, %f237, %f234, %f239;
	fma.rn.f32 	%f241, %f237, %f236, %f240;
	fma.rn.f32 	%f243, %f490, %f234, %f241;
	add.rn.f32 	%f244, %f238, %f243;
	neg.f32 	%f245, %f244;
	add.rn.f32 	%f246, %f238, %f245;
	add.rn.f32 	%f247, %f246, %f243;
	mov.b32 	 %r37, %f244;
	setp.eq.s32	%p42, %r37, 1118925336;
	add.s32 	%r38, %r37, -1;
	mov.b32 	 %f248, %r38;
	add.f32 	%f249, %f247, 0f37000000;
	selp.f32	%f46, %f249, %f247, %p42;
	selp.f32	%f250, %f248, %f244, %p42;
	mul.rn.f32 	%f252, %f250, %f513;
	cvt.rzi.f32.f32	%f253, %f252;
	abs.f32 	%f254, %f253;
	setp.gt.f32	%p43, %f254, 0f42FC0000;
	mov.b32 	 %r39, %f253;
	and.b32  	%r40, %r39, -2147483648;
	or.b32  	%r41, %r40, 1123811328;
	mov.b32 	 %f255, %r41;
	selp.f32	%f256, %f255, %f253, %p43;
	fma.rn.f32 	%f258, %f256, %f514, %f250;
	fma.rn.f32 	%f260, %f256, %f491, %f258;
	mul.f32 	%f261, %f260, 0f3FB8AA3B;
	add.f32 	%f262, %f256, 0f4B40007F;
	mov.b32 	 %r42, %f262;
	shl.b32 	%r43, %r42, 23;
	mov.b32 	 %f263, %r43;
	ex2.approx.ftz.f32 	%f264, %f261;
	mul.f32 	%f525, %f264, %f263;
	setp.eq.f32	%p44, %f525, 0f7F800000;
	@%p44 bra 	BB0_27;

	fma.rn.f32 	%f525, %f525, %f46, %f525;

BB0_27:
	setp.neu.f32	%p45, %f44, 0f3F800000;
	setp.geu.f32	%p46, %f43, 0f00000000;
	or.pred  	%p2, %p46, %p45;
	setp.eq.f32	%p47, %f43, 0f00000000;
	@%p47 bra 	BB0_31;
	bra.uni 	BB0_28;

BB0_31:
	setp.eq.f32	%p50, %f44, 0f3F800000;
	add.f32 	%f269, %f43, %f43;
	selp.f32	%f527, %f269, 0f00000000, %p50;
	bra.uni 	BB0_32;

BB0_28:
	mov.b32 	 %r44, %f525;
	xor.b32  	%r45, %r44, -2147483648;
	mov.b32 	 %f265, %r45;
	selp.f32	%f527, %f525, %f265, %p2;
	@%p46 bra 	BB0_32;

	mov.f32 	%f509, 0f3F9DDC72;
	cvt.rzi.f32.f32	%f267, %f509;
	setp.eq.f32	%p49, %f267, 0f3F9DDC72;
	@%p49 bra 	BB0_32;

	mov.f32 	%f527, 0f7FFFFFFF;

BB0_32:
	abs.f32 	%f502, %f43;
	add.f32 	%f270, %f502, 0f3F9DDC72;
	mov.b32 	 %r46, %f270;
	setp.lt.s32	%p51, %r46, 2139095040;
	@%p51 bra 	BB0_37;

	abs.f32 	%f507, %f43;
	setp.gtu.f32	%p52, %f507, 0f7F800000;
	@%p52 bra 	BB0_36;
	bra.uni 	BB0_34;

BB0_36:
	add.f32 	%f527, %f43, 0f3F9DDC72;
	bra.uni 	BB0_37;

BB0_34:
	abs.f32 	%f508, %f43;
	setp.neu.f32	%p53, %f508, 0f7F800000;
	@%p53 bra 	BB0_37;

	selp.f32	%f527, 0f7F800000, 0fFF800000, %p2;

BB0_37:
	mov.f32 	%f504, 0fBF317218;
	mov.f32 	%f503, 0f3FB8AA3B;
	mov.f32 	%f498, 0f3102E308;
	mov.f32 	%f497, 0f00000000;
	mov.f32 	%f496, 0f35BFBE8E;
	mov.f32 	%f495, 0f3F317200;
	mov.f32 	%f494, 0f3DAAAABD;
	mov.f32 	%f493, 0f3C4CAF63;
	mov.f32 	%f492, 0f3B18F0FE;
	mov.f32 	%f271, 0f3F800000;
	sub.f32 	%f272, %f271, %f527;
	setp.eq.f32	%p54, %f43, 0f3F800000;
	selp.f32	%f56, 0f00000000, %f272, %p54;
	mov.f32 	%f273, 0f3E5E2AC3;
	cvt.rzi.f32.f32	%f274, %f273;
	fma.rn.f32 	%f275, %f274, 0fC0000000, 0f3EDE2AC3;
	abs.f32 	%f57, %f275;
	abs.f32 	%f58, %f56;
	setp.lt.f32	%p55, %f58, 0f00800000;
	mul.f32 	%f276, %f58, 0f4B800000;
	selp.f32	%f277, %f276, %f58, %p55;
	selp.f32	%f278, 0fC3170000, 0fC2FE0000, %p55;
	mov.b32 	 %r47, %f277;
	and.b32  	%r48, %r47, 8388607;
	or.b32  	%r49, %r48, 1065353216;
	mov.b32 	 %f279, %r49;
	shr.u32 	%r50, %r47, 23;
	cvt.rn.f32.u32	%f280, %r50;
	add.f32 	%f281, %f278, %f280;
	setp.gt.f32	%p56, %f279, 0f3FB504F3;
	mul.f32 	%f282, %f279, 0f3F000000;
	add.f32 	%f283, %f281, 0f3F800000;
	selp.f32	%f284, %f283, %f281, %p56;
	selp.f32	%f285, %f282, %f279, %p56;
	add.f32 	%f286, %f285, 0fBF800000;
	add.f32 	%f287, %f285, 0f3F800000;
	rcp.approx.ftz.f32 	%f288, %f287;
	add.f32 	%f289, %f286, %f286;
	mul.f32 	%f290, %f288, %f289;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f294, %f492, %f291, %f493;
	fma.rn.f32 	%f296, %f294, %f291, %f494;
	mul.rn.f32 	%f297, %f296, %f291;
	mul.rn.f32 	%f298, %f297, %f290;
	sub.f32 	%f299, %f286, %f290;
	neg.f32 	%f300, %f290;
	add.f32 	%f301, %f299, %f299;
	fma.rn.f32 	%f302, %f300, %f286, %f301;
	mul.rn.f32 	%f303, %f288, %f302;
	add.f32 	%f304, %f298, %f290;
	sub.f32 	%f305, %f290, %f304;
	add.f32 	%f306, %f298, %f305;
	add.f32 	%f307, %f303, %f306;
	add.f32 	%f308, %f304, %f307;
	sub.f32 	%f309, %f304, %f308;
	add.f32 	%f310, %f307, %f309;
	mul.rn.f32 	%f312, %f284, %f495;
	mul.rn.f32 	%f314, %f284, %f496;
	add.f32 	%f315, %f312, %f308;
	sub.f32 	%f316, %f312, %f315;
	add.f32 	%f317, %f308, %f316;
	add.f32 	%f318, %f310, %f317;
	add.f32 	%f319, %f314, %f318;
	add.f32 	%f320, %f315, %f319;
	sub.f32 	%f321, %f315, %f320;
	add.f32 	%f322, %f319, %f321;
	mov.f32 	%f323, 0f3EDE2AC3;
	mul.rn.f32 	%f324, %f323, %f320;
	neg.f32 	%f325, %f324;
	fma.rn.f32 	%f326, %f323, %f320, %f325;
	fma.rn.f32 	%f327, %f323, %f322, %f326;
	fma.rn.f32 	%f329, %f497, %f320, %f327;
	add.rn.f32 	%f330, %f324, %f329;
	neg.f32 	%f331, %f330;
	add.rn.f32 	%f332, %f324, %f331;
	add.rn.f32 	%f333, %f332, %f329;
	mov.b32 	 %r51, %f330;
	setp.eq.s32	%p57, %r51, 1118925336;
	add.s32 	%r52, %r51, -1;
	mov.b32 	 %f334, %r52;
	add.f32 	%f335, %f333, 0f37000000;
	selp.f32	%f59, %f335, %f333, %p57;
	selp.f32	%f336, %f334, %f330, %p57;
	mul.rn.f32 	%f338, %f336, %f503;
	cvt.rzi.f32.f32	%f339, %f338;
	abs.f32 	%f340, %f339;
	setp.gt.f32	%p58, %f340, 0f42FC0000;
	mov.b32 	 %r53, %f339;
	and.b32  	%r54, %r53, -2147483648;
	or.b32  	%r55, %r54, 1123811328;
	mov.b32 	 %f341, %r55;
	selp.f32	%f342, %f341, %f339, %p58;
	fma.rn.f32 	%f344, %f342, %f504, %f336;
	fma.rn.f32 	%f346, %f342, %f498, %f344;
	mul.f32 	%f347, %f346, 0f3FB8AA3B;
	add.f32 	%f348, %f342, 0f4B40007F;
	mov.b32 	 %r56, %f348;
	shl.b32 	%r57, %r56, 23;
	mov.b32 	 %f349, %r57;
	ex2.approx.ftz.f32 	%f350, %f347;
	mul.f32 	%f528, %f350, %f349;
	setp.eq.f32	%p59, %f528, 0f7F800000;
	@%p59 bra 	BB0_39;

	fma.rn.f32 	%f528, %f528, %f59, %f528;

BB0_39:
	setp.neu.f32	%p60, %f57, 0f3F800000;
	setp.geu.f32	%p61, %f56, 0f00000000;
	or.pred  	%p3, %p61, %p60;
	setp.eq.f32	%p62, %f56, 0f00000000;
	@%p62 bra 	BB0_43;
	bra.uni 	BB0_40;

BB0_43:
	setp.eq.f32	%p65, %f57, 0f3F800000;
	add.f32 	%f355, %f56, %f56;
	selp.f32	%f530, %f355, 0f00000000, %p65;
	bra.uni 	BB0_44;

BB0_40:
	mov.b32 	 %r58, %f528;
	xor.b32  	%r59, %r58, -2147483648;
	mov.b32 	 %f351, %r59;
	selp.f32	%f530, %f528, %f351, %p3;
	@%p61 bra 	BB0_44;

	mov.f32 	%f511, 0f3EDE2AC3;
	cvt.rzi.f32.f32	%f353, %f511;
	setp.eq.f32	%p64, %f353, 0f3EDE2AC3;
	@%p64 bra 	BB0_44;

	mov.f32 	%f530, 0f7FFFFFFF;

BB0_44:
	add.f32 	%f356, %f58, 0f3EDE2AC3;
	mov.b32 	 %r60, %f356;
	setp.lt.s32	%p66, %r60, 2139095040;
	@%p66 bra 	BB0_49;

	setp.gtu.f32	%p67, %f58, 0f7F800000;
	@%p67 bra 	BB0_48;
	bra.uni 	BB0_46;

BB0_48:
	add.f32 	%f530, %f56, 0f3EDE2AC3;
	bra.uni 	BB0_49;

BB0_46:
	setp.neu.f32	%p68, %f58, 0f7F800000;
	@%p68 bra 	BB0_49;

	selp.f32	%f530, 0f7F800000, 0fFF800000, %p3;

BB0_49:
	setp.eq.f32	%p69, %f56, 0f3F800000;
	selp.f32	%f357, 0f3F800000, %f530, %p69;
	cvt.f64.f32	%fd5, %f357;
	setp.lt.f64	%p70, %fd5, 0d3F50624DD2F1A9FC;
	selp.f32	%f69, 0f3A83126F, %f357, %p70;
	mov.f32 	%f358, 0f40400000;
	div.rn.f32 	%f70, %f358, %f43;
	mul.f32 	%f71, %f70, %f69;
	mul.f32 	%f72, %f71, %f71;
	abs.f32 	%f73, %f71;
	setp.ltu.f32	%p71, %f73, 0f3F800000;
	@%p71 bra 	BB0_51;
	bra.uni 	BB0_50;

BB0_51:
	mov.f32 	%f379, 0f394FFF49;
	mov.f32 	%f380, 0f363D0ADA;
	fma.rn.f32 	%f381, %f380, %f72, %f379;
	mov.f32 	%f382, 0f3C08889A;
	fma.rn.f32 	%f383, %f381, %f72, %f382;
	mov.f32 	%f384, 0f3E2AAAAB;
	fma.rn.f32 	%f385, %f383, %f72, %f384;
	mul.f32 	%f386, %f72, %f385;
	fma.rn.f32 	%f531, %f386, %f71, %f71;
	bra.uni 	BB0_52;

BB0_50:
	mov.f32 	%f506, 0fBF317218;
	mov.f32 	%f505, 0f3FB8AA3B;
	mov.f32 	%f499, 0f3102E308;
	mul.rn.f32 	%f360, %f73, %f505;
	cvt.rzi.f32.f32	%f361, %f360;
	abs.f32 	%f362, %f361;
	setp.gt.f32	%p72, %f362, 0f42FC0000;
	mov.b32 	 %r61, %f361;
	and.b32  	%r62, %r61, -2147483648;
	or.b32  	%r63, %r62, 1123811328;
	mov.b32 	 %f363, %r63;
	selp.f32	%f364, %f363, %f361, %p72;
	fma.rn.f32 	%f366, %f364, %f506, %f73;
	fma.rn.f32 	%f368, %f364, %f499, %f366;
	mul.f32 	%f369, %f368, 0f3FB8AA3B;
	add.f32 	%f370, %f364, 0f4B40007D;
	mov.b32 	 %r64, %f370;
	shl.b32 	%r65, %r64, 23;
	mov.b32 	 %f371, %r65;
	ex2.approx.ftz.f32 	%f372, %f369;
	mul.f32 	%f373, %f372, %f371;
	mov.f32 	%f374, 0f3E000000;
	div.approx.f32 	%f375, %f374, %f373;
	neg.f32 	%f376, %f375;
	mov.f32 	%f377, 0f40000000;
	fma.rn.f32 	%f378, %f377, %f373, %f376;
	mov.b32 	 %r66, %f378;
	setp.ltu.f32	%p73, %f73, 0f42B40000;
	selp.b32	%r67, %r66, 2139095040, %p73;
	mov.b32 	 %r68, %f71;
	and.b32  	%r69, %r68, -2147483648;
	or.b32  	%r70, %r67, %r69;
	mov.b32 	 %f531, %r70;

BB0_52:
	mov.f32 	%f510, 0f3F800000;
	mul.f32 	%f387, %f531, %f531;
	rcp.rn.f32 	%f388, %f387;
	rcp.rn.f32 	%f389, %f72;
	sub.f32 	%f390, %f389, %f388;
	mul.f32 	%f391, %f70, %f390;
	sub.f32 	%f393, %f510, %f391;
	div.rn.f32 	%f394, %f390, %f393;
	mul.f32 	%f395, %f521, 0f19857725;
	rcp.rn.f32 	%f396, %f395;
	mul.f32 	%f397, %f396, 0f0FA575F3;
	mul.f32 	%f398, %f397, %f394;
	cvt.f64.f32	%fd6, %f398;
	setp.gt.f64	%p74, %fd6, 0d3EB0C6F7A0B5ED8D;
	selp.f32	%f399, 0f358637BD, %f398, %p74;
	div.rn.f32 	%f400, %f43, 0fC0400000;
	add.f32 	%f401, %f400, 0f3F800000;
	mul.f32 	%f533, %f518, %f401;
	add.f32 	%f402, %f399, %f399;
	mul.f32 	%f403, %f69, %f69;
	div.rn.f32 	%f404, %f16, %f403;
	sub.f32 	%f405, %f510, %f404;
	cvt.f64.f32	%fd7, %f399;
	rcp.rn.f32 	%f406, %f402;
	setp.lt.f64	%p75, %fd7, 0d3DD5FD7FE1796495;
	selp.f32	%f407, 0f4FBA43B7, %f406, %p75;
	mul.f32 	%f532, %f405, %f407;

BB0_54:
	mul.f32 	%f418, %f532, 0f35A8A9B8;
	mul.f32 	%f419, %f518, %f533;
	mul.f32 	%f420, %f533, %f419;
	sub.f32 	%f421, %f533, %f26;
	div.rn.f32 	%f422, %f421, %f420;
	sqrt.rn.f32 	%f423, %f422;
	div.rn.f32 	%f424, %f26, %f518;
	sqrt.rn.f32 	%f425, %f424;
	fma.rn.f32 	%f426, %f1, %f418, %f4;
	fma.rn.f32 	%f427, %f2, %f418, %f5;
	fma.rn.f32 	%f428, %f3, %f418, %f6;
	fma.rn.f32 	%f429, %f20, %f423, %f426;
	fma.rn.f32 	%f430, %f21, %f423, %f427;
	fma.rn.f32 	%f431, %f22, %f423, %f428;
	mul.f32 	%f432, %f2, %f428;
	mul.f32 	%f433, %f3, %f427;
	sub.f32 	%f434, %f432, %f433;
	mul.f32 	%f435, %f3, %f426;
	mul.f32 	%f436, %f1, %f428;
	sub.f32 	%f437, %f435, %f436;
	mul.f32 	%f438, %f1, %f427;
	mul.f32 	%f439, %f2, %f426;
	sub.f32 	%f440, %f438, %f439;
	mul.f32 	%f441, %f2, %f427;
	fma.rn.f32 	%f442, %f1, %f426, %f441;
	fma.rn.f32 	%f443, %f3, %f428, %f442;
	mul.f32 	%f444, %f2, %f431;
	mul.f32 	%f445, %f3, %f430;
	sub.f32 	%f446, %f444, %f445;
	mul.f32 	%f447, %f3, %f429;
	mul.f32 	%f448, %f1, %f431;
	sub.f32 	%f449, %f447, %f448;
	mul.f32 	%f450, %f1, %f430;
	mul.f32 	%f451, %f2, %f429;
	sub.f32 	%f452, %f450, %f451;
	mul.f32 	%f453, %f2, %f452;
	mul.f32 	%f454, %f3, %f449;
	sub.f32 	%f455, %f453, %f454;
	mul.f32 	%f456, %f3, %f446;
	mul.f32 	%f457, %f1, %f452;
	sub.f32 	%f458, %f456, %f457;
	mul.f32 	%f459, %f1, %f449;
	mul.f32 	%f460, %f2, %f446;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f518, %f518, 0f3F800000;
	rcp.rn.f32 	%f463, %f462;
	mul.f32 	%f464, %f434, %f463;
	mul.f32 	%f465, %f437, %f463;
	mul.f32 	%f466, %f440, %f463;
	mul.f32 	%f467, %f26, %f463;
	div.rn.f32 	%f468, %f467, %f16;
	mul.f32 	%f469, %f443, %f468;
	mul.f32 	%f470, %f1, %f469;
	mul.f32 	%f471, %f2, %f469;
	mul.f32 	%f472, %f3, %f469;
	sub.f32 	%f473, %f470, %f464;
	sub.f32 	%f474, %f471, %f465;
	sub.f32 	%f475, %f472, %f466;
	mul.f32 	%f476, %f533, %f463;
	div.rn.f32 	%f477, %f476, %f16;
	mul.f32 	%f478, %f477, %f455;
	mul.f32 	%f479, %f477, %f458;
	mul.f32 	%f480, %f477, %f461;
	sub.f32 	%f481, %f473, %f478;
	sub.f32 	%f482, %f474, %f479;
	sub.f32 	%f483, %f475, %f480;
	fma.rn.f32 	%f534, %f23, %f425, %f481;
	fma.rn.f32 	%f535, %f24, %f425, %f482;
	fma.rn.f32 	%f536, %f25, %f425, %f483;

BB0_55:
	ld.param.u64 	%rd68, [LLBtorque4JH_param_2];
	ld.param.u64 	%rd67, [LLBtorque4JH_param_1];
	ld.param.u64 	%rd66, [LLBtorque4JH_param_0];
	mov.u32 	%r77, %ctaid.x;
	mov.u32 	%r76, %ctaid.y;
	mov.u32 	%r75, %nctaid.x;
	mov.u32 	%r74, %tid.x;
	mov.u32 	%r73, %ntid.x;
	mad.lo.s32 	%r72, %r75, %r76, %r77;
	mad.lo.s32 	%r71, %r72, %r73, %r74;
	mul.wide.s32 	%rd65, %r71, 4;
	cvta.to.global.u64 	%rd58, %rd66;
	add.s64 	%rd60, %rd58, %rd65;
	st.global.f32 	[%rd60], %f534;
	cvta.to.global.u64 	%rd61, %rd67;
	add.s64 	%rd62, %rd61, %rd65;
	st.global.f32 	[%rd62], %f535;
	cvta.to.global.u64 	%rd63, %rd68;
	add.s64 	%rd64, %rd63, %rd65;
	st.global.f32 	[%rd64], %f536;

BB0_56:
	ret;
}


`
)
