// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module metaLoader (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        eventEng2txEng_event_1_dout,
        eventEng2txEng_event_1_empty_n,
        eventEng2txEng_event_1_read,
        txSar2txEng_upd_rsp_s_0_dout,
        txSar2txEng_upd_rsp_s_0_empty_n,
        txSar2txEng_upd_rsp_s_0_read,
        rxSar2txEng_rsp_V_dout,
        rxSar2txEng_rsp_V_empty_n,
        rxSar2txEng_rsp_V_read,
        txEngFifoReadCount_V_din,
        txEngFifoReadCount_V_full_n,
        txEngFifoReadCount_V_write,
        txEng2txSar_upd_req_s_10_din,
        txEng2txSar_upd_req_s_10_full_n,
        txEng2txSar_upd_req_s_10_write,
        txEng2rxSar_req_V_V_din,
        txEng2rxSar_req_V_V_full_n,
        txEng2rxSar_req_V_V_write,
        txEng_ipMetaFifo_V_V_din,
        txEng_ipMetaFifo_V_V_full_n,
        txEng_ipMetaFifo_V_V_write,
        txEng_isLookUpFifo_V_din,
        txEng_isLookUpFifo_V_full_n,
        txEng_isLookUpFifo_V_write,
        txEng2sLookup_rev_re_1_din,
        txEng2sLookup_rev_re_1_full_n,
        txEng2sLookup_rev_re_1_write,
        txEng_tcpMetaFifo_V_din,
        txEng_tcpMetaFifo_V_full_n,
        txEng_tcpMetaFifo_V_write,
        txEng_tupleShortCutF_1_din,
        txEng_tupleShortCutF_1_full_n,
        txEng_tupleShortCutF_1_write,
        txEng2timer_setRetra_1_din,
        txEng2timer_setRetra_1_full_n,
        txEng2timer_setRetra_1_write,
        txMetaloader2memAcce_1_din,
        txMetaloader2memAcce_1_full_n,
        txMetaloader2memAcce_1_write,
        txEng_isDDRbypass_V_din,
        txEng_isDDRbypass_V_full_n,
        txEng_isDDRbypass_V_write,
        txEng2timer_setProbe_1_din,
        txEng2timer_setProbe_1_full_n,
        txEng2timer_setProbe_1_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [149:0] eventEng2txEng_event_1_dout;
input   eventEng2txEng_event_1_empty_n;
output   eventEng2txEng_event_1_read;
input  [117:0] txSar2txEng_upd_rsp_s_0_dout;
input   txSar2txEng_upd_rsp_s_0_empty_n;
output   txSar2txEng_upd_rsp_s_0_read;
input  [63:0] rxSar2txEng_rsp_V_dout;
input   rxSar2txEng_rsp_V_empty_n;
output   rxSar2txEng_rsp_V_read;
output  [0:0] txEngFifoReadCount_V_din;
input   txEngFifoReadCount_V_full_n;
output   txEngFifoReadCount_V_write;
output  [52:0] txEng2txSar_upd_req_s_10_din;
input   txEng2txSar_upd_req_s_10_full_n;
output   txEng2txSar_upd_req_s_10_write;
output  [15:0] txEng2rxSar_req_V_V_din;
input   txEng2rxSar_req_V_V_full_n;
output   txEng2rxSar_req_V_V_write;
output  [15:0] txEng_ipMetaFifo_V_V_din;
input   txEng_ipMetaFifo_V_V_full_n;
output   txEng_ipMetaFifo_V_V_write;
output  [0:0] txEng_isLookUpFifo_V_din;
input   txEng_isLookUpFifo_V_full_n;
output   txEng_isLookUpFifo_V_write;
output  [15:0] txEng2sLookup_rev_re_1_din;
input   txEng2sLookup_rev_re_1_full_n;
output   txEng2sLookup_rev_re_1_write;
output  [99:0] txEng_tcpMetaFifo_V_din;
input   txEng_tcpMetaFifo_V_full_n;
output   txEng_tcpMetaFifo_V_write;
output  [95:0] txEng_tupleShortCutF_1_din;
input   txEng_tupleShortCutF_1_full_n;
output   txEng_tupleShortCutF_1_write;
output  [18:0] txEng2timer_setRetra_1_din;
input   txEng2timer_setRetra_1_full_n;
output   txEng2timer_setRetra_1_write;
output  [71:0] txMetaloader2memAcce_1_din;
input   txMetaloader2memAcce_1_full_n;
output   txMetaloader2memAcce_1_write;
output  [0:0] txEng_isDDRbypass_V_din;
input   txEng_isDDRbypass_V_full_n;
output   txEng_isDDRbypass_V_write;
output  [15:0] txEng2timer_setProbe_1_din;
input   txEng2timer_setProbe_1_full_n;
output   txEng2timer_setProbe_1_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg eventEng2txEng_event_1_read;
reg txSar2txEng_upd_rsp_s_0_read;
reg rxSar2txEng_rsp_V_read;
reg txEngFifoReadCount_V_write;
reg[52:0] txEng2txSar_upd_req_s_10_din;
reg txEng2txSar_upd_req_s_10_write;
reg txEng2rxSar_req_V_V_write;
reg[15:0] txEng_ipMetaFifo_V_V_din;
reg txEng_ipMetaFifo_V_V_write;
reg[0:0] txEng_isLookUpFifo_V_din;
reg txEng_isLookUpFifo_V_write;
reg txEng2sLookup_rev_re_1_write;
reg[99:0] txEng_tcpMetaFifo_V_din;
reg txEng_tcpMetaFifo_V_write;
reg txEng_tupleShortCutF_1_write;
reg[18:0] txEng2timer_setRetra_1_din;
reg txEng2timer_setRetra_1_write;
reg txMetaloader2memAcce_1_write;
reg[0:0] txEng_isDDRbypass_V_din;
reg txEng_isDDRbypass_V_write;
reg txEng2timer_setProbe_1_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_290_p3;
reg    ap_predicate_op13_read_state1;
wire   [0:0] icmp_ln883_fu_690_p2;
wire   [0:0] grp_nbreadreq_fu_304_p3;
reg    ap_predicate_op40_read_state1;
wire   [0:0] grp_nbreadreq_fu_318_p3;
wire   [0:0] ml_sarLoaded_load_load_fu_681_p1;
wire   [0:0] grp_fu_632_p2;
reg    ap_predicate_op50_read_state1;
reg    ap_predicate_op55_read_state1;
reg    ap_predicate_op63_read_state1;
reg    ap_predicate_op68_read_state1;
reg    ap_predicate_op74_read_state1;
reg    ap_predicate_op79_read_state1;
reg    ap_predicate_op84_read_state1;
reg    ap_predicate_op94_read_state1;
reg    ap_predicate_op99_read_state1;
reg    ap_predicate_op156_read_state1;
reg    ap_predicate_op161_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] ml_FsmState_V_load_reg_1568;
reg   [0:0] tmp_reg_1590;
reg    ap_predicate_op175_write_state2;
reg   [2:0] resetEvent_type_1_reg_1594;
reg   [0:0] icmp_ln883_3_reg_1636;
reg    ap_predicate_op177_write_state2;
reg    ap_predicate_op178_write_state2;
reg    ap_predicate_op180_write_state2;
reg   [0:0] icmp_ln883_2_reg_1640;
reg    ap_predicate_op182_write_state2;
reg    ap_predicate_op183_write_state2;
reg    ap_predicate_op185_write_state2;
reg    ap_predicate_op186_write_state2;
reg    ap_predicate_op188_write_state2;
reg    ap_predicate_op189_write_state2;
reg    ap_predicate_op191_write_state2;
reg    ap_predicate_op192_write_state2;
reg    ap_predicate_op194_write_state2;
reg   [2:0] resetEvent_type_reg_1644;
reg   [0:0] icmp_ln883_reg_1586;
reg   [0:0] tmp_210_reg_1669;
reg   [0:0] or_ln578_reg_1673;
reg   [0:0] ml_sarLoaded_load_reg_1582;
reg    ap_predicate_op208_write_state2;
reg   [0:0] tmp_209_reg_1682;
reg   [0:0] tmp_215_reg_1686;
reg    ap_predicate_op218_write_state2;
reg    ap_predicate_op228_write_state2;
reg   [0:0] tmp_207_reg_1722;
reg   [0:0] or_ln332_reg_1726;
reg   [0:0] or_ln363_reg_1740;
reg    ap_predicate_op242_write_state2;
reg   [0:0] tmp_206_reg_1752;
reg   [0:0] tmp_211_reg_1756;
reg    ap_predicate_op254_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] ml_FsmState_V_load_reg_1568_pp0_iter1_reg;
reg   [2:0] resetEvent_type_reg_1644_pp0_iter1_reg;
reg   [0:0] icmp_ln883_reg_1586_pp0_iter1_reg;
reg   [0:0] tmp_217_reg_1665;
reg   [0:0] tmp_217_reg_1665_pp0_iter1_reg;
reg    ap_predicate_op284_write_state3;
reg    ap_predicate_op285_write_state3;
reg    ap_predicate_op286_write_state3;
reg    ap_predicate_op288_write_state3;
reg    ap_predicate_op291_write_state3;
reg    ap_predicate_op293_write_state3;
reg    ap_predicate_op294_write_state3;
reg    ap_predicate_op300_write_state3;
reg   [0:0] tmp_210_reg_1669_pp0_iter1_reg;
reg   [0:0] or_ln578_reg_1673_pp0_iter1_reg;
reg   [0:0] ml_sarLoaded_load_reg_1582_pp0_iter1_reg;
reg    ap_predicate_op303_write_state3;
reg    ap_predicate_op305_write_state3;
reg    ap_predicate_op306_write_state3;
reg    ap_predicate_op307_write_state3;
reg    ap_predicate_op309_write_state3;
reg   [0:0] tmp_209_reg_1682_pp0_iter1_reg;
reg   [0:0] tmp_215_reg_1686_pp0_iter1_reg;
reg    ap_predicate_op312_write_state3;
reg    ap_predicate_op314_write_state3;
reg    ap_predicate_op315_write_state3;
reg    ap_predicate_op316_write_state3;
reg    ap_predicate_op318_write_state3;
reg   [0:0] tmp_214_reg_1700;
reg   [0:0] tmp_214_reg_1700_pp0_iter1_reg;
reg    ap_predicate_op321_write_state3;
reg    ap_predicate_op323_write_state3;
reg    ap_predicate_op324_write_state3;
reg    ap_predicate_op325_write_state3;
reg    ap_predicate_op327_write_state3;
reg   [0:0] tmp_208_reg_1709;
reg   [0:0] tmp_208_reg_1709_pp0_iter1_reg;
reg   [0:0] tmp_213_reg_1713;
reg   [0:0] tmp_213_reg_1713_pp0_iter1_reg;
reg    ap_predicate_op329_write_state3;
reg    ap_predicate_op331_write_state3;
reg    ap_predicate_op332_write_state3;
reg    ap_predicate_op333_write_state3;
reg   [0:0] tmp_207_reg_1722_pp0_iter1_reg;
reg   [0:0] or_ln332_reg_1726_pp0_iter1_reg;
reg   [0:0] icmp_ln883_5_reg_1792;
reg    ap_predicate_op342_write_state3;
reg    ap_predicate_op343_write_state3;
reg    ap_predicate_op345_write_state3;
reg    ap_predicate_op346_write_state3;
reg    ap_predicate_op347_write_state3;
reg    ap_predicate_op348_write_state3;
reg    ap_predicate_op350_write_state3;
reg   [0:0] tmp_206_reg_1752_pp0_iter1_reg;
reg   [0:0] tmp_211_reg_1756_pp0_iter1_reg;
reg   [0:0] tmp_218_reg_1796;
reg    ap_predicate_op353_write_state3;
reg   [0:0] icmp_ln883_4_reg_1760;
reg   [0:0] icmp_ln883_4_reg_1760_pp0_iter1_reg;
reg    ap_predicate_op355_write_state3;
reg    ap_predicate_op357_write_state3;
reg    ap_predicate_op358_write_state3;
reg    ap_predicate_op359_write_state3;
reg    ap_predicate_op360_write_state3;
reg    ap_predicate_op362_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ml_FsmState_V;
reg   [15:0] ml_curEvent_sessionI;
reg   [15:0] ml_curEvent_length_V;
reg   [2:0] ml_curEvent_rt_count;
reg   [0:0] ml_sarLoaded;
reg   [31:0] ml_randomValue_V;
reg   [1:0] ml_segmentCount_V;
reg   [2:0] ml_curEvent_type;
reg   [15:0] ml_curEvent_address_s;
reg   [31:0] ml_curEvent_tuple_sr_1;
reg   [31:0] ml_curEvent_tuple_ds_1;
reg   [15:0] ml_curEvent_tuple_sr;
reg   [15:0] ml_curEvent_tuple_ds;
reg   [31:0] rxSar_recvd_V;
reg   [15:0] rxSar_windowSize_V;
reg   [31:0] txSarReg_not_ackd_V;
reg   [31:0] txSarReg_ackd_V;
reg   [15:0] txSarReg_usableWindo;
reg   [15:0] txSarReg_app_V;
reg   [15:0] txSarReg_usedLength_s;
reg   [0:0] txSarReg_finReady;
reg   [0:0] txSarReg_finSent;
reg   [3:0] txSarReg_win_shift_V;
reg    eventEng2txEng_event_1_blk_n;
wire    ap_block_pp0_stage0;
reg    txEngFifoReadCount_V_blk_n;
reg    txEng2rxSar_req_V_V_blk_n;
reg    txEng2txSar_upd_req_s_10_blk_n;
reg    rxSar2txEng_rsp_V_blk_n;
reg    txSar2txEng_upd_rsp_s_0_blk_n;
reg    txEng2timer_setProbe_1_blk_n;
reg    txEng_ipMetaFifo_V_V_blk_n;
reg    txEng_tcpMetaFifo_V_blk_n;
reg    txEng_isLookUpFifo_V_blk_n;
reg    txEng_isDDRbypass_V_blk_n;
reg    txEng2sLookup_rev_re_1_blk_n;
reg    txEng2timer_setRetra_1_blk_n;
reg    txMetaloader2memAcce_1_blk_n;
reg    txEng_tupleShortCutF_1_blk_n;
reg   [15:0] currLength_V_reg_451;
reg   [31:0] p_Val2_s_reg_488;
reg   [31:0] p_Val2_s_reg_488_pp0_iter1_reg;
reg   [31:0] tmp_ackNumb_V_3_reg_518;
reg   [15:0] tmp_window_size_V_2_reg_528;
reg   [31:0] tmp_ackNumb_V_4_reg_548;
reg   [15:0] tmp_window_size_V_3_reg_558;
reg   [15:0] tmp_V_17_reg_568;
reg   [31:0] reg_658;
reg   [31:0] reg_658_pp0_iter1_reg;
reg   [15:0] tmp_V_16_reg_1572;
reg   [15:0] tmp_V_16_reg_1572_pp0_iter1_reg;
wire   [2:0] resetEvent_type_1_fu_696_p1;
reg   [15:0] tmp_V_reg_1598;
reg   [15:0] tmp_396_load_2_new_i_reg_1611;
reg   [31:0] tmp_tuple_srcIp_V_lo_reg_1616;
reg   [31:0] tmp_tuple_dstIp_V_lo_reg_1621;
reg   [15:0] tmp_tuple_srcPort_V_s_reg_1626;
reg   [15:0] tmp_tuple_dstPort_V_s_reg_1631;
wire   [0:0] grp_fu_610_p2;
wire   [31:0] trunc_ln321_16_fu_834_p1;
wire   [31:0] tmp_ackNumb_V_1_fu_844_p1;
reg   [31:0] tmp_ackNumb_V_1_reg_1690;
reg   [31:0] tmp_ackNumb_V_1_reg_1690_pp0_iter1_reg;
wire   [31:0] trunc_ln321_13_fu_854_p1;
wire   [31:0] trunc_ln321_11_fu_858_p1;
reg   [31:0] trunc_ln321_11_reg_1704;
wire   [47:0] trunc_ln162_fu_872_p1;
reg   [47:0] trunc_ln162_reg_1717;
reg   [47:0] trunc_ln162_reg_1717_pp0_iter1_reg;
wire   [31:0] trunc_ln321_14_fu_876_p1;
wire   [15:0] trunc_ln647_7_fu_988_p1;
reg   [15:0] trunc_ln647_7_reg_1735;
reg   [15:0] trunc_ln647_7_reg_1735_pp0_iter1_reg;
wire   [0:0] or_ln363_fu_998_p2;
wire   [0:0] icmp_ln895_4_fu_1004_p2;
wire   [0:0] icmp_ln879_15_fu_1030_p2;
wire   [0:0] icmp_ln883_4_fu_1112_p2;
wire   [47:0] trunc_ln162_2_fu_1118_p1;
reg   [47:0] trunc_ln162_2_reg_1764;
reg   [47:0] trunc_ln162_2_reg_1764_pp0_iter1_reg;
reg   [15:0] tmp_V_15_reg_1769;
wire   [31:0] add_ln214_fu_1229_p2;
wire   [0:0] icmp_ln883_5_fu_1349_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [3:0] ap_phi_mux_txSar_7_0_i_phi_fu_426_p4;
wire   [3:0] ap_phi_reg_pp0_iter0_txSar_7_0_i_reg_423;
reg   [0:0] ap_phi_mux_txSar_6_0_i_phi_fu_435_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_txSar_6_0_i_reg_432;
reg   [0:0] ap_phi_mux_txSar_5_0_i_phi_fu_445_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_txSar_5_0_i_reg_442;
reg   [15:0] ap_phi_mux_currLength_V_phi_fu_454_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_currLength_V_reg_451;
reg   [15:0] ap_phi_mux_txSar_3_0_i_phi_fu_464_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_txSar_3_0_i_reg_461;
reg   [15:0] ap_phi_mux_txSar_2_0_i_phi_fu_473_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_txSar_2_0_i_reg_470;
reg   [31:0] ap_phi_mux_txSar_1_0_i_phi_fu_482_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_txSar_1_0_i_reg_479;
reg   [31:0] ap_phi_mux_p_Val2_s_phi_fu_491_p4;
wire   [31:0] txSar_ackd_V_1_fu_886_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_488;
reg   [15:0] ap_phi_mux_txSar_4_1_i_phi_fu_501_p4;
wire   [15:0] txSar_usedLength_V_2_fu_1023_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_txSar_4_1_i_reg_498;
reg   [31:0] ap_phi_mux_txSar_0_1_i_phi_fu_511_p4;
wire   [31:0] txSar_ackd_V_2_fu_1016_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_txSar_0_1_i_reg_508;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_ackNumb_V_3_reg_518;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_ackNumb_V_3_reg_518;
wire   [15:0] ap_phi_reg_pp0_iter0_tmp_window_size_V_2_reg_528;
reg   [15:0] ap_phi_reg_pp0_iter1_tmp_window_size_V_2_reg_528;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_reg_538;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_reg_538;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_ackNumb_V_4_reg_548;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_ackNumb_V_4_reg_548;
wire   [15:0] ap_phi_reg_pp0_iter0_tmp_window_size_V_3_reg_558;
reg   [15:0] ap_phi_reg_pp0_iter1_tmp_window_size_V_3_reg_558;
wire   [15:0] ap_phi_reg_pp0_iter0_tmp_V_17_reg_568;
reg   [15:0] ap_phi_reg_pp0_iter1_tmp_V_17_reg_568;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_seqNumb_V_5_reg_582;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_seqNumb_V_5_reg_582;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_seqNumb_V_5_reg_582;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_seqNumb_V_3_reg_592;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_seqNumb_V_3_reg_592;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_seqNumb_V_3_reg_592;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_seqNumb_V_2_reg_601;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_seqNumb_V_2_reg_601;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_seqNumb_V_2_reg_601;
wire   [2:0] resetEvent_rt_count_1_fu_742_p4;
wire   [31:0] add_ln700_fu_1217_p2;
wire   [31:0] xor_ln214_1_fu_1258_p2;
wire   [31:0] xor_ln214_fu_1287_p2;
wire   [1:0] add_ln700_12_fu_1036_p2;
wire   [31:0] tmp_ackNumb_V_fu_862_p1;
wire   [31:0] tmp_ackNumb_V_2_fu_1102_p1;
reg    ap_block_pp0_stage0_01001;
wire   [52:0] tmp_71444_fu_1161_p3;
wire   [52:0] tmp_61465_fu_1169_p3;
wire   [52:0] tmp_51486_fu_1177_p3;
wire   [52:0] tmp_41507_fu_1185_p3;
wire   [52:0] tmp_31528_fu_1193_p3;
wire   [52:0] tmp_21549_fu_1201_p3;
wire   [52:0] tmp_11570_fu_1209_p3;
wire   [52:0] tmp_33_fu_1241_p4;
wire   [52:0] tmp_28_fu_1270_p4;
wire   [52:0] tmp_23_fu_1299_p4;
wire   [52:0] tmp_15_fu_1338_p4;
wire   [52:0] tmp_10_fu_1371_p4;
wire   [99:0] tmp_39_fu_1386_p5;
wire   [99:0] tmp_36_fu_1398_p5;
wire   [99:0] tmp_34_fu_1439_p5;
wire   [99:0] tmp_29_fu_1460_p4;
wire   [99:0] tmp_24_fu_1478_p3;
wire   [99:0] tmp_21_fu_1495_p4;
wire   [99:0] tmp_17_fu_1526_p6;
wire   [99:0] tmp_11_fu_1549_p5;
wire   [18:0] tmp_35_fu_1452_p3;
wire   [18:0] tmp_30_fu_1470_p3;
wire   [18:0] tmp_25_fu_1487_p3;
wire   [18:0] tmp_18_fu_1541_p3;
wire   [18:0] tmp_12_fu_1560_p3;
wire   [0:0] icmp_ln879_fu_992_p2;
wire   [31:0] tmp_not_ackd_V_4_fu_1235_p2;
wire   [31:0] shl_ln214_1_fu_1252_p2;
wire   [31:0] grp_fu_653_p2;
wire   [31:0] shl_ln214_fu_1281_p2;
wire   [0:0] icmp_ln895_fu_1310_p2;
wire   [14:0] trunc_ln_fu_1316_p4;
wire   [14:0] slowstart_threshold_s_fu_1326_p3;
wire   [31:0] tmp_not_ackd_V_3_fu_1334_p1;
wire   [31:0] zext_ln700_fu_1362_p1;
wire   [31:0] tmp_not_ackd_V_1_fu_1365_p2;
wire   [13:0] trunc_ln647_fu_1505_p1;
wire   [22:0] tmp_bbt_V_fu_1508_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_142;
reg    ap_condition_1058;
reg    ap_condition_683;
reg    ap_condition_1011;
reg    ap_condition_1095;
reg    ap_condition_87;
reg    ap_condition_1109;
reg    ap_condition_650;
reg    ap_condition_1141;
reg    ap_condition_302;
reg    ap_condition_1150;
reg    ap_condition_1104;
reg    ap_condition_295;
reg    ap_condition_282;
reg    ap_condition_1041;
reg    ap_condition_1203;
reg    ap_condition_995;
reg    ap_condition_100;
reg    ap_condition_128;
reg    ap_condition_155;
reg    ap_condition_1267;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ml_FsmState_V = 1'd0;
#0 ml_curEvent_sessionI = 16'd0;
#0 ml_curEvent_length_V = 16'd0;
#0 ml_curEvent_rt_count = 3'd0;
#0 ml_sarLoaded = 1'd0;
#0 ml_randomValue_V = 32'd1445134767;
#0 ml_segmentCount_V = 2'd0;
#0 ml_curEvent_type = 3'd0;
#0 ml_curEvent_address_s = 16'd0;
#0 ml_curEvent_tuple_sr_1 = 32'd0;
#0 ml_curEvent_tuple_ds_1 = 32'd0;
#0 ml_curEvent_tuple_sr = 16'd0;
#0 ml_curEvent_tuple_ds = 16'd0;
#0 rxSar_recvd_V = 32'd0;
#0 rxSar_windowSize_V = 16'd0;
#0 txSarReg_not_ackd_V = 32'd0;
#0 txSarReg_ackd_V = 32'd0;
#0 txSarReg_usableWindo = 16'd0;
#0 txSarReg_app_V = 16'd0;
#0 txSarReg_usedLength_s = 16'd0;
#0 txSarReg_finReady = 1'd0;
#0 txSarReg_finSent = 1'd0;
#0 txSarReg_win_shift_V = 4'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1109)) begin
            ap_phi_reg_pp0_iter1_empty_reg_538 <= txSarReg_not_ackd_V;
        end else if ((1'b1 == ap_condition_87)) begin
            ap_phi_reg_pp0_iter1_empty_reg_538 <= {{txSar2txEng_upd_rsp_s_0_dout[63:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_reg_538 <= ap_phi_reg_pp0_iter0_empty_reg_538;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1095)) begin
            ap_phi_reg_pp0_iter1_tmp_V_17_reg_568 <= ap_phi_mux_currLength_V_phi_fu_454_p4;
        end else if ((1'b1 == ap_condition_1011)) begin
            ap_phi_reg_pp0_iter1_tmp_V_17_reg_568 <= 16'd1460;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_V_17_reg_568 <= ap_phi_reg_pp0_iter0_tmp_V_17_reg_568;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1109)) begin
            ap_phi_reg_pp0_iter1_tmp_ackNumb_V_3_reg_518 <= rxSar_recvd_V;
        end else if ((1'b1 == ap_condition_87)) begin
            ap_phi_reg_pp0_iter1_tmp_ackNumb_V_3_reg_518 <= trunc_ln321_16_fu_834_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_ackNumb_V_3_reg_518 <= ap_phi_reg_pp0_iter0_tmp_ackNumb_V_3_reg_518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_reg_pp0_iter1_tmp_ackNumb_V_4_reg_548 <= rxSar_recvd_V;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_reg_pp0_iter1_tmp_ackNumb_V_4_reg_548 <= trunc_ln321_14_fu_876_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_ackNumb_V_4_reg_548 <= ap_phi_reg_pp0_iter0_tmp_ackNumb_V_4_reg_548;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1141)) begin
            ap_phi_reg_pp0_iter1_tmp_seqNumb_V_3_reg_592 <= trunc_ln321_13_fu_854_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_seqNumb_V_3_reg_592 <= ap_phi_reg_pp0_iter0_tmp_seqNumb_V_3_reg_592;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1109)) begin
            ap_phi_reg_pp0_iter1_tmp_window_size_V_2_reg_528 <= rxSar_windowSize_V;
        end else if ((1'b1 == ap_condition_87)) begin
            ap_phi_reg_pp0_iter1_tmp_window_size_V_2_reg_528 <= {{rxSar2txEng_rsp_V_dout[47:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_window_size_V_2_reg_528 <= ap_phi_reg_pp0_iter0_tmp_window_size_V_2_reg_528;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_reg_pp0_iter1_tmp_window_size_V_3_reg_558 <= rxSar_windowSize_V;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_reg_pp0_iter1_tmp_window_size_V_3_reg_558 <= {{rxSar2txEng_rsp_V_dout[47:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_window_size_V_3_reg_558 <= ap_phi_reg_pp0_iter0_tmp_window_size_V_3_reg_558;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1104)) begin
        if ((1'b1 == ap_condition_1150)) begin
            ap_phi_reg_pp0_iter2_tmp_seqNumb_V_2_reg_601 <= trunc_ln321_11_reg_1704;
        end else if ((1'b1 == ap_condition_302)) begin
            ap_phi_reg_pp0_iter2_tmp_seqNumb_V_2_reg_601 <= ml_randomValue_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_seqNumb_V_2_reg_601 <= ap_phi_reg_pp0_iter1_tmp_seqNumb_V_2_reg_601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1104)) begin
        if ((1'b1 == ap_condition_295)) begin
            ap_phi_reg_pp0_iter2_tmp_seqNumb_V_3_reg_592 <= ml_randomValue_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_seqNumb_V_3_reg_592 <= ap_phi_reg_pp0_iter1_tmp_seqNumb_V_3_reg_592;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1104)) begin
        if ((1'b1 == ap_condition_1041)) begin
            ap_phi_reg_pp0_iter2_tmp_seqNumb_V_5_reg_582 <= add_ln214_fu_1229_p2;
        end else if ((1'b1 == ap_condition_282)) begin
            ap_phi_reg_pp0_iter2_tmp_seqNumb_V_5_reg_582 <= ap_phi_reg_pp0_iter1_empty_reg_538;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_seqNumb_V_5_reg_582 <= ap_phi_reg_pp0_iter1_tmp_seqNumb_V_5_reg_582;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1058)) begin
            currLength_V_reg_451 <= txSarReg_usedLength_s;
        end else if ((1'b1 == ap_condition_142)) begin
            currLength_V_reg_451 <= {{txSar2txEng_upd_rsp_s_0_dout[111:96]}};
        end else if ((1'b1 == 1'b1)) begin
            currLength_V_reg_451 <= ap_phi_reg_pp0_iter0_currLength_V_reg_451;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (icmp_ln879_15_fu_1030_p2 == 1'd1) & (icmp_ln895_4_fu_1004_p2 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (icmp_ln879_15_fu_1030_p2 == 1'd1) & (icmp_ln895_4_fu_1004_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (ml_FsmState_V == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ap_phi_mux_txSar_6_0_i_phi_fu_435_p4 == 1'd0) & (icmp_ln895_4_fu_1004_p2 == 1'd0) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (ap_phi_mux_txSar_6_0_i_phi_fu_435_p4 == 1'd0) & (icmp_ln895_4_fu_1004_p2 == 1'd0) & (ml_FsmState_V == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd3) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd3) & (icmp_ln883_fu_690_p2 == 1'd1) & (ml_FsmState_V == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd5) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd5) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd4) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd0) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd6) & (icmp_ln883_fu_690_p2 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd6) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (icmp_ln883_fu_690_p2 == 1'd0) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd2) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd7) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)))))) begin
        ml_FsmState_V <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_290_p3 == 1'd1) & (ml_FsmState_V == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ml_FsmState_V <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1203)) begin
            ml_curEvent_type <= 3'd5;
        end else if (((tmp_nbreadreq_fu_290_p3 == 1'd1) & (ml_FsmState_V == 1'd0))) begin
            ml_curEvent_type <= resetEvent_type_1_fu_696_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1104)) begin
        if ((1'b1 == ap_condition_302)) begin
            ml_randomValue_V <= xor_ln214_fu_1287_p2;
        end else if ((1'b1 == ap_condition_295)) begin
            ml_randomValue_V <= xor_ln214_1_fu_1258_p2;
        end else if (((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0))) begin
            ml_randomValue_V <= add_ln700_fu_1217_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_995)) begin
            ml_sarLoaded <= 1'd1;
        end else if (((tmp_nbreadreq_fu_290_p3 == 1'd1) & (ml_FsmState_V == 1'd0))) begin
            ml_sarLoaded <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1011)) begin
            ml_segmentCount_V <= add_ln700_12_fu_1036_p2;
        end else if ((ml_FsmState_V == 1'd0)) begin
            ml_segmentCount_V <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_1058)) begin
            p_Val2_s_reg_488 <= txSarReg_ackd_V;
        end else if ((1'b1 == ap_condition_142)) begin
            p_Val2_s_reg_488 <= txSar_ackd_V_1_fu_886_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_s_reg_488 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_488;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_650)) begin
        if ((1'b1 == ap_condition_155)) begin
            rxSar_recvd_V <= tmp_ackNumb_V_2_fu_1102_p1;
        end else if ((1'b1 == ap_condition_142)) begin
            rxSar_recvd_V <= trunc_ln321_14_fu_876_p1;
        end else if ((1'b1 == ap_condition_128)) begin
            rxSar_recvd_V <= tmp_ackNumb_V_fu_862_p1;
        end else if ((1'b1 == ap_condition_100)) begin
            rxSar_recvd_V <= tmp_ackNumb_V_1_fu_844_p1;
        end else if ((1'b1 == ap_condition_87)) begin
            rxSar_recvd_V <= trunc_ln321_16_fu_834_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_tmp_seqNumb_V_2_reg_601 <= ap_phi_reg_pp0_iter0_tmp_seqNumb_V_2_reg_601;
        ap_phi_reg_pp0_iter1_tmp_seqNumb_V_5_reg_582 <= ap_phi_reg_pp0_iter0_tmp_seqNumb_V_5_reg_582;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (resetEvent_type_1_fu_696_p1 == 3'd6) & (tmp_nbreadreq_fu_290_p3 == 1'd1) & (ml_FsmState_V == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln883_2_reg_1640 <= grp_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_290_p3 == 1'd1) & (ml_FsmState_V == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (resetEvent_type_1_fu_696_p1 == 3'd3))) begin
        icmp_ln883_3_reg_1636 <= grp_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd0) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln883_4_reg_1760 <= icmp_ln883_4_fu_1112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln883_4_reg_1760_pp0_iter1_reg <= icmp_ln883_4_reg_1760;
        icmp_ln883_reg_1586 <= icmp_ln883_fu_690_p2;
        icmp_ln883_reg_1586_pp0_iter1_reg <= icmp_ln883_reg_1586;
        ml_FsmState_V_load_reg_1568 <= ml_FsmState_V;
        ml_FsmState_V_load_reg_1568_pp0_iter1_reg <= ml_FsmState_V_load_reg_1568;
        ml_sarLoaded_load_reg_1582 <= ml_sarLoaded;
        ml_sarLoaded_load_reg_1582_pp0_iter1_reg <= ml_sarLoaded_load_reg_1582;
        or_ln332_reg_1726_pp0_iter1_reg <= or_ln332_reg_1726;
        or_ln578_reg_1673_pp0_iter1_reg <= or_ln578_reg_1673;
        p_Val2_s_reg_488_pp0_iter1_reg <= p_Val2_s_reg_488;
        reg_658_pp0_iter1_reg <= reg_658;
        resetEvent_type_reg_1644_pp0_iter1_reg <= resetEvent_type_reg_1644;
        tmp_206_reg_1752_pp0_iter1_reg <= tmp_206_reg_1752;
        tmp_207_reg_1722_pp0_iter1_reg <= tmp_207_reg_1722;
        tmp_208_reg_1709_pp0_iter1_reg <= tmp_208_reg_1709;
        tmp_209_reg_1682_pp0_iter1_reg <= tmp_209_reg_1682;
        tmp_210_reg_1669_pp0_iter1_reg <= tmp_210_reg_1669;
        tmp_211_reg_1756_pp0_iter1_reg <= tmp_211_reg_1756;
        tmp_213_reg_1713_pp0_iter1_reg <= tmp_213_reg_1713;
        tmp_214_reg_1700_pp0_iter1_reg <= tmp_214_reg_1700;
        tmp_215_reg_1686_pp0_iter1_reg <= tmp_215_reg_1686;
        tmp_217_reg_1665_pp0_iter1_reg <= tmp_217_reg_1665;
        tmp_V_15_reg_1769 <= ml_curEvent_sessionI;
        tmp_V_16_reg_1572 <= ml_curEvent_length_V;
        tmp_V_16_reg_1572_pp0_iter1_reg <= tmp_V_16_reg_1572;
        tmp_ackNumb_V_1_reg_1690_pp0_iter1_reg <= tmp_ackNumb_V_1_reg_1690;
        trunc_ln162_2_reg_1764_pp0_iter1_reg <= trunc_ln162_2_reg_1764;
        trunc_ln162_reg_1717_pp0_iter1_reg <= trunc_ln162_reg_1717;
        trunc_ln647_7_reg_1735_pp0_iter1_reg <= trunc_ln647_7_reg_1735;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_ln332_reg_1726 == 1'd1) & (tmp_207_reg_1722 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (resetEvent_type_reg_1644 == 3'd1)) | ((ml_sarLoaded_load_reg_1582 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (tmp_207_reg_1722 == 1'd0) & (resetEvent_type_reg_1644 == 3'd1))))) begin
        icmp_ln883_5_reg_1792 <= icmp_ln883_5_fu_1349_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ml_curEvent_address_s <= tmp_396_load_2_new_i_reg_1611;
        ml_curEvent_sessionI <= tmp_V_reg_1598;
        ml_curEvent_tuple_ds <= tmp_tuple_dstPort_V_s_reg_1631;
        ml_curEvent_tuple_ds_1 <= tmp_tuple_dstIp_V_lo_reg_1621;
        ml_curEvent_tuple_sr <= tmp_tuple_srcPort_V_s_reg_1626;
        ml_curEvent_tuple_sr_1 <= tmp_tuple_srcIp_V_lo_reg_1616;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_290_p3 == 1'd1) & (ml_FsmState_V == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ml_curEvent_length_V <= {{eventEng2txEng_event_1_dout[50:35]}};
        ml_curEvent_rt_count <= {{eventEng2txEng_event_1_dout[53:51]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln332_reg_1726 <= grp_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (ml_FsmState_V == 1'd1))))) begin
        or_ln363_reg_1740 <= or_ln363_fu_998_p2;
        trunc_ln647_7_reg_1735 <= trunc_ln647_7_fu_988_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd5) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln578_reg_1673 <= grp_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd5) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_sarLoaded == 1'd0) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd0) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd6) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (icmp_ln883_fu_690_p2 == 1'd0) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd2) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd7) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)))))) begin
        reg_658 <= {{txSar2txEng_upd_rsp_s_0_dout[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_290_p3 == 1'd1) & (ml_FsmState_V == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resetEvent_type_1_reg_1594 <= resetEvent_type_1_fu_696_p1;
        tmp_396_load_2_new_i_reg_1611 <= {{eventEng2txEng_event_1_dout[34:19]}};
        tmp_V_reg_1598 <= {{eventEng2txEng_event_1_dout[18:3]}};
        tmp_tuple_dstIp_V_lo_reg_1621 <= {{eventEng2txEng_event_1_dout[117:86]}};
        tmp_tuple_dstPort_V_s_reg_1631 <= {{eventEng2txEng_event_1_dout[149:134]}};
        tmp_tuple_srcIp_V_lo_reg_1616 <= {{eventEng2txEng_event_1_dout[85:54]}};
        tmp_tuple_srcPort_V_s_reg_1626 <= {{eventEng2txEng_event_1_dout[133:118]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_FsmState_V == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resetEvent_type_reg_1644 <= ml_curEvent_type;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_sarLoaded == 1'd0) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd5) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_sarLoaded == 1'd0) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd4) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd0) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd2) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd7) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)))))) begin
        rxSar_windowSize_V <= {{rxSar2txEng_rsp_V_dout[47:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd0) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_206_reg_1752 <= grp_nbreadreq_fu_318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_207_reg_1722 <= grp_nbreadreq_fu_318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd2) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd7) & (ml_FsmState_V == 1'd1))))) begin
        tmp_208_reg_1709 <= grp_nbreadreq_fu_318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd4) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_209_reg_1682 <= grp_nbreadreq_fu_318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd5) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_210_reg_1669 <= grp_nbreadreq_fu_318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd0) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_211_reg_1756 <= grp_nbreadreq_fu_304_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd2) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd7) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1))))) begin
        tmp_213_reg_1713 <= grp_nbreadreq_fu_304_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd3) & (icmp_ln883_fu_690_p2 == 1'd0) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_214_reg_1700 <= grp_nbreadreq_fu_304_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd4) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_215_reg_1686 <= grp_nbreadreq_fu_304_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd6) & (icmp_ln883_fu_690_p2 == 1'd0) & (ml_FsmState_V == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_217_reg_1665 <= grp_nbreadreq_fu_304_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_211_reg_1756 == 1'd1) & (tmp_206_reg_1752 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (resetEvent_type_reg_1644 == 3'd0))) begin
        tmp_218_reg_1796 <= tmp_V_16_reg_1572[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_17_reg_568 <= ap_phi_reg_pp0_iter1_tmp_V_17_reg_568;
        tmp_ackNumb_V_3_reg_518 <= ap_phi_reg_pp0_iter1_tmp_ackNumb_V_3_reg_518;
        tmp_ackNumb_V_4_reg_548 <= ap_phi_reg_pp0_iter1_tmp_ackNumb_V_4_reg_548;
        tmp_window_size_V_2_reg_528 <= ap_phi_reg_pp0_iter1_tmp_window_size_V_2_reg_528;
        tmp_window_size_V_3_reg_558 <= ap_phi_reg_pp0_iter1_tmp_window_size_V_3_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd4) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_ackNumb_V_1_reg_1690 <= tmp_ackNumb_V_1_fu_844_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_FsmState_V == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_1590 <= tmp_nbreadreq_fu_290_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd0) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (icmp_ln883_4_fu_1112_p2 == 1'd0) & (ml_FsmState_V == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln162_2_reg_1764 <= trunc_ln162_2_fu_1118_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd2) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd7) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1))))) begin
        trunc_ln162_reg_1717 <= trunc_ln162_fu_872_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ml_curEvent_type == 3'd3) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (icmp_ln883_fu_690_p2 == 1'd0) & (ml_FsmState_V == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln321_11_reg_1704 <= trunc_ln321_11_fu_858_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (ml_FsmState_V == 1'd1))))) begin
        txSarReg_ackd_V <= ap_phi_mux_txSar_0_1_i_phi_fu_511_p4;
        txSarReg_app_V <= ap_phi_mux_txSar_3_0_i_phi_fu_464_p4;
        txSarReg_finReady <= ap_phi_mux_txSar_5_0_i_phi_fu_445_p4;
        txSarReg_finSent <= ap_phi_mux_txSar_6_0_i_phi_fu_435_p4;
        txSarReg_not_ackd_V <= ap_phi_mux_txSar_1_0_i_phi_fu_482_p4;
        txSarReg_usableWindo <= ap_phi_mux_txSar_2_0_i_phi_fu_473_p4;
        txSarReg_usedLength_s <= ap_phi_mux_txSar_4_1_i_phi_fu_501_p4;
        txSarReg_win_shift_V <= ap_phi_mux_txSar_7_0_i_phi_fu_426_p4;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_mux_currLength_V_phi_fu_454_p4 = txSarReg_usedLength_s;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_mux_currLength_V_phi_fu_454_p4 = {{txSar2txEng_upd_rsp_s_0_dout[111:96]}};
        end else begin
            ap_phi_mux_currLength_V_phi_fu_454_p4 = ap_phi_reg_pp0_iter0_currLength_V_reg_451;
        end
    end else begin
        ap_phi_mux_currLength_V_phi_fu_454_p4 = ap_phi_reg_pp0_iter0_currLength_V_reg_451;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_mux_p_Val2_s_phi_fu_491_p4 = txSarReg_ackd_V;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_mux_p_Val2_s_phi_fu_491_p4 = txSar_ackd_V_1_fu_886_p1;
        end else begin
            ap_phi_mux_p_Val2_s_phi_fu_491_p4 = ap_phi_reg_pp0_iter0_p_Val2_s_reg_488;
        end
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_491_p4 = ap_phi_reg_pp0_iter0_p_Val2_s_reg_488;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1095)) begin
            ap_phi_mux_txSar_0_1_i_phi_fu_511_p4 = ap_phi_mux_p_Val2_s_phi_fu_491_p4;
        end else if ((1'b1 == ap_condition_1011)) begin
            ap_phi_mux_txSar_0_1_i_phi_fu_511_p4 = txSar_ackd_V_2_fu_1016_p2;
        end else begin
            ap_phi_mux_txSar_0_1_i_phi_fu_511_p4 = ap_phi_reg_pp0_iter0_txSar_0_1_i_reg_508;
        end
    end else begin
        ap_phi_mux_txSar_0_1_i_phi_fu_511_p4 = ap_phi_reg_pp0_iter0_txSar_0_1_i_reg_508;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_mux_txSar_1_0_i_phi_fu_482_p4 = txSarReg_not_ackd_V;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_mux_txSar_1_0_i_phi_fu_482_p4 = {{txSar2txEng_upd_rsp_s_0_dout[63:32]}};
        end else begin
            ap_phi_mux_txSar_1_0_i_phi_fu_482_p4 = ap_phi_reg_pp0_iter0_txSar_1_0_i_reg_479;
        end
    end else begin
        ap_phi_mux_txSar_1_0_i_phi_fu_482_p4 = ap_phi_reg_pp0_iter0_txSar_1_0_i_reg_479;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_mux_txSar_2_0_i_phi_fu_473_p4 = txSarReg_usableWindo;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_mux_txSar_2_0_i_phi_fu_473_p4 = {{txSar2txEng_upd_rsp_s_0_dout[79:64]}};
        end else begin
            ap_phi_mux_txSar_2_0_i_phi_fu_473_p4 = ap_phi_reg_pp0_iter0_txSar_2_0_i_reg_470;
        end
    end else begin
        ap_phi_mux_txSar_2_0_i_phi_fu_473_p4 = ap_phi_reg_pp0_iter0_txSar_2_0_i_reg_470;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_mux_txSar_3_0_i_phi_fu_464_p4 = txSarReg_app_V;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_mux_txSar_3_0_i_phi_fu_464_p4 = {{txSar2txEng_upd_rsp_s_0_dout[95:80]}};
        end else begin
            ap_phi_mux_txSar_3_0_i_phi_fu_464_p4 = ap_phi_reg_pp0_iter0_txSar_3_0_i_reg_461;
        end
    end else begin
        ap_phi_mux_txSar_3_0_i_phi_fu_464_p4 = ap_phi_reg_pp0_iter0_txSar_3_0_i_reg_461;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1095)) begin
            ap_phi_mux_txSar_4_1_i_phi_fu_501_p4 = ap_phi_mux_currLength_V_phi_fu_454_p4;
        end else if ((1'b1 == ap_condition_1011)) begin
            ap_phi_mux_txSar_4_1_i_phi_fu_501_p4 = txSar_usedLength_V_2_fu_1023_p2;
        end else begin
            ap_phi_mux_txSar_4_1_i_phi_fu_501_p4 = ap_phi_reg_pp0_iter0_txSar_4_1_i_reg_498;
        end
    end else begin
        ap_phi_mux_txSar_4_1_i_phi_fu_501_p4 = ap_phi_reg_pp0_iter0_txSar_4_1_i_reg_498;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_mux_txSar_5_0_i_phi_fu_445_p4 = txSarReg_finReady;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_mux_txSar_5_0_i_phi_fu_445_p4 = txSar2txEng_upd_rsp_s_0_dout[32'd112];
        end else begin
            ap_phi_mux_txSar_5_0_i_phi_fu_445_p4 = ap_phi_reg_pp0_iter0_txSar_5_0_i_reg_442;
        end
    end else begin
        ap_phi_mux_txSar_5_0_i_phi_fu_445_p4 = ap_phi_reg_pp0_iter0_txSar_5_0_i_reg_442;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_mux_txSar_6_0_i_phi_fu_435_p4 = txSarReg_finSent;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_mux_txSar_6_0_i_phi_fu_435_p4 = txSar2txEng_upd_rsp_s_0_dout[32'd113];
        end else begin
            ap_phi_mux_txSar_6_0_i_phi_fu_435_p4 = ap_phi_reg_pp0_iter0_txSar_6_0_i_reg_432;
        end
    end else begin
        ap_phi_mux_txSar_6_0_i_phi_fu_435_p4 = ap_phi_reg_pp0_iter0_txSar_6_0_i_reg_432;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_683)) begin
        if ((1'b1 == ap_condition_1058)) begin
            ap_phi_mux_txSar_7_0_i_phi_fu_426_p4 = txSarReg_win_shift_V;
        end else if ((1'b1 == ap_condition_142)) begin
            ap_phi_mux_txSar_7_0_i_phi_fu_426_p4 = {{txSar2txEng_upd_rsp_s_0_dout[117:114]}};
        end else begin
            ap_phi_mux_txSar_7_0_i_phi_fu_426_p4 = ap_phi_reg_pp0_iter0_txSar_7_0_i_reg_423;
        end
    end else begin
        ap_phi_mux_txSar_7_0_i_phi_fu_426_p4 = ap_phi_reg_pp0_iter0_txSar_7_0_i_reg_423;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op13_read_state1 == 1'b1))) begin
        eventEng2txEng_event_1_blk_n = eventEng2txEng_event_1_empty_n;
    end else begin
        eventEng2txEng_event_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op13_read_state1 == 1'b1))) begin
        eventEng2txEng_event_1_read = 1'b1;
    end else begin
        eventEng2txEng_event_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op50_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op156_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op94_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op79_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op63_read_state1 == 1'b1)))) begin
        rxSar2txEng_rsp_V_blk_n = rxSar2txEng_rsp_V_empty_n;
    end else begin
        rxSar2txEng_rsp_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op50_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op156_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op94_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op79_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op63_read_state1 == 1'b1)))) begin
        rxSar2txEng_rsp_V_read = 1'b1;
    end else begin
        rxSar2txEng_rsp_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op192_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op189_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op186_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op183_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op178_write_state2 == 1'b1)))) begin
        txEng2rxSar_req_V_V_blk_n = txEng2rxSar_req_V_V_full_n;
    end else begin
        txEng2rxSar_req_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op192_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op189_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op186_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op183_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op178_write_state2 == 1'b1)))) begin
        txEng2rxSar_req_V_V_write = 1'b1;
    end else begin
        txEng2rxSar_req_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op360_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op348_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op333_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op325_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op316_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op307_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op286_write_state3 == 1'b1)))) begin
        txEng2sLookup_rev_re_1_blk_n = txEng2sLookup_rev_re_1_full_n;
    end else begin
        txEng2sLookup_rev_re_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op360_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op348_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op333_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op325_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op316_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op307_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op286_write_state3 == 1'b1)))) begin
        txEng2sLookup_rev_re_1_write = 1'b1;
    end else begin
        txEng2sLookup_rev_re_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op353_write_state3 == 1'b1))) begin
        txEng2timer_setProbe_1_blk_n = txEng2timer_setProbe_1_full_n;
    end else begin
        txEng2timer_setProbe_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op353_write_state3 == 1'b1))) begin
        txEng2timer_setProbe_1_write = 1'b1;
    end else begin
        txEng2timer_setProbe_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op362_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op350_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op327_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op318_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op309_write_state3 == 1'b1)))) begin
        txEng2timer_setRetra_1_blk_n = txEng2timer_setRetra_1_full_n;
    end else begin
        txEng2timer_setRetra_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op362_write_state3 == 1'b1)) begin
            txEng2timer_setRetra_1_din = tmp_12_fu_1560_p3;
        end else if ((ap_predicate_op350_write_state3 == 1'b1)) begin
            txEng2timer_setRetra_1_din = tmp_18_fu_1541_p3;
        end else if ((ap_predicate_op327_write_state3 == 1'b1)) begin
            txEng2timer_setRetra_1_din = tmp_25_fu_1487_p3;
        end else if ((ap_predicate_op318_write_state3 == 1'b1)) begin
            txEng2timer_setRetra_1_din = tmp_30_fu_1470_p3;
        end else if ((ap_predicate_op309_write_state3 == 1'b1)) begin
            txEng2timer_setRetra_1_din = tmp_35_fu_1452_p3;
        end else begin
            txEng2timer_setRetra_1_din = 'bx;
        end
    end else begin
        txEng2timer_setRetra_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op362_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op350_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op327_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op318_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op309_write_state3 == 1'b1)))) begin
        txEng2timer_setRetra_1_write = 1'b1;
    end else begin
        txEng2timer_setRetra_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op254_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op242_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op228_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op218_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op208_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op194_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op188_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op185_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op182_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op180_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op177_write_state2 == 1'b1)))) begin
        txEng2txSar_upd_req_s_10_blk_n = txEng2txSar_upd_req_s_10_full_n;
    end else begin
        txEng2txSar_upd_req_s_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if ((ap_predicate_op254_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_10_fu_1371_p4;
        end else if ((ap_predicate_op242_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_15_fu_1338_p4;
        end else if ((ap_predicate_op228_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_23_fu_1299_p4;
        end else if ((ap_predicate_op218_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_28_fu_1270_p4;
        end else if ((ap_predicate_op208_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_33_fu_1241_p4;
        end else if ((ap_predicate_op194_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_11570_fu_1209_p3;
        end else if ((ap_predicate_op191_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_21549_fu_1201_p3;
        end else if ((ap_predicate_op188_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_31528_fu_1193_p3;
        end else if ((ap_predicate_op185_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_41507_fu_1185_p3;
        end else if ((ap_predicate_op182_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_51486_fu_1177_p3;
        end else if ((ap_predicate_op180_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_61465_fu_1169_p3;
        end else if ((ap_predicate_op177_write_state2 == 1'b1)) begin
            txEng2txSar_upd_req_s_10_din = tmp_71444_fu_1161_p3;
        end else begin
            txEng2txSar_upd_req_s_10_din = 'bx;
        end
    end else begin
        txEng2txSar_upd_req_s_10_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op254_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op242_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op228_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op218_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op208_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op194_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op188_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op185_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op182_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op180_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op177_write_state2 == 1'b1)))) begin
        txEng2txSar_upd_req_s_10_write = 1'b1;
    end else begin
        txEng2txSar_upd_req_s_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op175_write_state2 == 1'b1))) begin
        txEngFifoReadCount_V_blk_n = txEngFifoReadCount_V_full_n;
    end else begin
        txEngFifoReadCount_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op175_write_state2 == 1'b1))) begin
        txEngFifoReadCount_V_write = 1'b1;
    end else begin
        txEngFifoReadCount_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op355_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op343_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op329_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op321_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op312_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op303_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op291_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op284_write_state3 == 1'b1)))) begin
        txEng_ipMetaFifo_V_V_blk_n = txEng_ipMetaFifo_V_V_full_n;
    end else begin
        txEng_ipMetaFifo_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op355_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        txEng_ipMetaFifo_V_V_din = tmp_V_16_reg_1572_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op343_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        txEng_ipMetaFifo_V_V_din = tmp_V_17_reg_568;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op321_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op312_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        txEng_ipMetaFifo_V_V_din = 16'd4;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op329_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op303_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op291_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op284_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        txEng_ipMetaFifo_V_V_din = 16'd0;
    end else begin
        txEng_ipMetaFifo_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op355_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op343_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op329_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op321_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op312_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op303_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op291_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op284_write_state3 == 1'b1)))) begin
        txEng_ipMetaFifo_V_V_write = 1'b1;
    end else begin
        txEng_ipMetaFifo_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op359_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op347_write_state3 == 1'b1)))) begin
        txEng_isDDRbypass_V_blk_n = txEng_isDDRbypass_V_full_n;
    end else begin
        txEng_isDDRbypass_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op359_write_state3 == 1'b1)) begin
            txEng_isDDRbypass_V_din = 1'd1;
        end else if ((ap_predicate_op347_write_state3 == 1'b1)) begin
            txEng_isDDRbypass_V_din = 1'd0;
        end else begin
            txEng_isDDRbypass_V_din = 'bx;
        end
    end else begin
        txEng_isDDRbypass_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op359_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op347_write_state3 == 1'b1)))) begin
        txEng_isDDRbypass_V_write = 1'b1;
    end else begin
        txEng_isDDRbypass_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op358_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op346_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op332_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op324_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op315_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op306_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op294_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op285_write_state3 == 1'b1)))) begin
        txEng_isLookUpFifo_V_blk_n = txEng_isLookUpFifo_V_full_n;
    end else begin
        txEng_isLookUpFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op294_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        txEng_isLookUpFifo_V_din = 1'd0;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op358_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op346_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op332_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op324_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op315_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op306_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op285_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        txEng_isLookUpFifo_V_din = 1'd1;
    end else begin
        txEng_isLookUpFifo_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op358_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op346_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op332_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op324_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op315_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op306_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op294_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op285_write_state3 == 1'b1)))) begin
        txEng_isLookUpFifo_V_write = 1'b1;
    end else begin
        txEng_isLookUpFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op357_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op345_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op331_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op323_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op314_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op305_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op293_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op288_write_state3 == 1'b1)))) begin
        txEng_tcpMetaFifo_V_blk_n = txEng_tcpMetaFifo_V_full_n;
    end else begin
        txEng_tcpMetaFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op357_write_state3 == 1'b1)) begin
            txEng_tcpMetaFifo_V_din = tmp_11_fu_1549_p5;
        end else if ((ap_predicate_op345_write_state3 == 1'b1)) begin
            txEng_tcpMetaFifo_V_din = tmp_17_fu_1526_p6;
        end else if ((ap_predicate_op331_write_state3 == 1'b1)) begin
            txEng_tcpMetaFifo_V_din = tmp_21_fu_1495_p4;
        end else if ((ap_predicate_op323_write_state3 == 1'b1)) begin
            txEng_tcpMetaFifo_V_din = tmp_24_fu_1478_p3;
        end else if ((ap_predicate_op314_write_state3 == 1'b1)) begin
            txEng_tcpMetaFifo_V_din = tmp_29_fu_1460_p4;
        end else if ((ap_predicate_op305_write_state3 == 1'b1)) begin
            txEng_tcpMetaFifo_V_din = tmp_34_fu_1439_p5;
        end else if ((ap_predicate_op293_write_state3 == 1'b1)) begin
            txEng_tcpMetaFifo_V_din = tmp_36_fu_1398_p5;
        end else if ((ap_predicate_op288_write_state3 == 1'b1)) begin
            txEng_tcpMetaFifo_V_din = tmp_39_fu_1386_p5;
        end else begin
            txEng_tcpMetaFifo_V_din = 'bx;
        end
    end else begin
        txEng_tcpMetaFifo_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op357_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op345_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op331_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op323_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op314_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op305_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op293_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op288_write_state3 == 1'b1)))) begin
        txEng_tcpMetaFifo_V_write = 1'b1;
    end else begin
        txEng_tcpMetaFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op300_write_state3 == 1'b1))) begin
        txEng_tupleShortCutF_1_blk_n = txEng_tupleShortCutF_1_full_n;
    end else begin
        txEng_tupleShortCutF_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op300_write_state3 == 1'b1))) begin
        txEng_tupleShortCutF_1_write = 1'b1;
    end else begin
        txEng_tupleShortCutF_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op342_write_state3 == 1'b1))) begin
        txMetaloader2memAcce_1_blk_n = txMetaloader2memAcce_1_full_n;
    end else begin
        txMetaloader2memAcce_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op342_write_state3 == 1'b1))) begin
        txMetaloader2memAcce_1_write = 1'b1;
    end else begin
        txMetaloader2memAcce_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op55_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op40_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op161_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op99_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op84_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op74_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_read_state1 == 1'b1)))) begin
        txSar2txEng_upd_rsp_s_0_blk_n = txSar2txEng_upd_rsp_s_0_empty_n;
    end else begin
        txSar2txEng_upd_rsp_s_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op40_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op161_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op99_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op84_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op74_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_read_state1 == 1'b1)))) begin
        txSar2txEng_upd_rsp_s_0_read = 1'b1;
    end else begin
        txSar2txEng_upd_rsp_s_0_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_fu_1229_p2 = ($signed(ap_phi_reg_pp0_iter1_empty_reg_538) + $signed(32'd4294967295));

assign add_ln700_12_fu_1036_p2 = (ml_segmentCount_V + 2'd1);

assign add_ln700_fu_1217_p2 = (ml_randomValue_V + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((txEng2timer_setProbe_1_full_n == 1'b0) & (ap_predicate_op353_write_state3 == 1'b1)) | ((txEng_isDDRbypass_V_full_n == 1'b0) & (ap_predicate_op359_write_state3 == 1'b1)) | ((txEng_isDDRbypass_V_full_n == 1'b0) & (ap_predicate_op347_write_state3 == 1'b1)) | ((txMetaloader2memAcce_1_full_n == 1'b0) & (ap_predicate_op342_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op362_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op350_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op327_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op318_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op309_write_state3 == 1'b1)) | ((txEng_tupleShortCutF_1_full_n == 1'b0) & (ap_predicate_op300_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op357_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op345_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op331_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op323_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op305_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op293_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op288_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op360_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op348_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op333_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op325_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op316_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op307_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op286_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op358_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op346_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op332_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op324_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op315_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op306_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op294_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op285_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op355_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op343_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op329_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op321_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op312_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op303_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op291_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op284_write_state3 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op50_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op156_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op94_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op79_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op63_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op40_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op161_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op99_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op84_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op74_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op68_read_state1 == 1'b1)) | ((eventEng2txEng_event_1_empty_n == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op192_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op189_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op186_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op183_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op178_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op254_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op242_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op228_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op218_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op208_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op194_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op188_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op185_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op182_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op180_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((txEngFifoReadCount_V_full_n == 1'b0) & (ap_predicate_op175_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((txEng2timer_setProbe_1_full_n == 1'b0) & (ap_predicate_op353_write_state3 == 1'b1)) | ((txEng_isDDRbypass_V_full_n == 1'b0) & (ap_predicate_op359_write_state3 == 1'b1)) | ((txEng_isDDRbypass_V_full_n == 1'b0) & (ap_predicate_op347_write_state3 == 1'b1)) | ((txMetaloader2memAcce_1_full_n == 1'b0) & (ap_predicate_op342_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op362_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op350_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op327_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op318_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op309_write_state3 == 1'b1)) | ((txEng_tupleShortCutF_1_full_n == 1'b0) & (ap_predicate_op300_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op357_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op345_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op331_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op323_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op305_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op293_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op288_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op360_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op348_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op333_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op325_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op316_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op307_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op286_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op358_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op346_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op332_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op324_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op315_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op306_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op294_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op285_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op355_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op343_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op329_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op321_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op312_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op303_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op291_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op284_write_state3 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op50_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op156_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op94_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op79_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op63_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op40_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op161_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op99_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op84_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op74_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op68_read_state1 == 1'b1)) | ((eventEng2txEng_event_1_empty_n == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op192_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op189_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op186_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op183_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op178_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op254_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op242_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op228_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op218_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op208_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op194_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op188_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op185_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op182_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op180_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((txEngFifoReadCount_V_full_n == 1'b0) & (ap_predicate_op175_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((txEng2timer_setProbe_1_full_n == 1'b0) & (ap_predicate_op353_write_state3 == 1'b1)) | ((txEng_isDDRbypass_V_full_n == 1'b0) & (ap_predicate_op359_write_state3 == 1'b1)) | ((txEng_isDDRbypass_V_full_n == 1'b0) & (ap_predicate_op347_write_state3 == 1'b1)) | ((txMetaloader2memAcce_1_full_n == 1'b0) & (ap_predicate_op342_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op362_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op350_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op327_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op318_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op309_write_state3 == 1'b1)) | ((txEng_tupleShortCutF_1_full_n == 1'b0) & (ap_predicate_op300_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op357_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op345_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op331_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op323_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op305_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op293_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op288_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op360_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op348_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op333_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op325_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op316_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op307_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op286_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op358_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op346_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op332_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op324_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op315_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op306_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op294_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op285_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op355_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op343_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op329_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op321_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op312_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op303_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op291_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op284_write_state3 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op50_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op156_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op94_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op79_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op63_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op40_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op161_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op99_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op84_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op74_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op68_read_state1 == 1'b1)) | ((eventEng2txEng_event_1_empty_n == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op192_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op189_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op186_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op183_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op178_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op254_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op242_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op228_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op218_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op208_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op194_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op188_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op185_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op182_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op180_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((txEngFifoReadCount_V_full_n == 1'b0) & (ap_predicate_op175_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op50_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op156_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op94_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op79_read_state1 == 1'b1)) | ((rxSar2txEng_rsp_V_empty_n == 1'b0) & (ap_predicate_op63_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op40_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op161_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op99_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op84_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op74_read_state1 == 1'b1)) | ((txSar2txEng_upd_rsp_s_0_empty_n == 1'b0) & (ap_predicate_op68_read_state1 == 1'b1)) | ((eventEng2txEng_event_1_empty_n == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op192_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op189_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op186_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op183_write_state2 == 1'b1)) | ((txEng2rxSar_req_V_V_full_n == 1'b0) & (ap_predicate_op178_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op254_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op242_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op228_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op218_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op208_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op194_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op188_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op185_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op182_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op180_write_state2 == 1'b1)) | ((txEng2txSar_upd_req_s_10_full_n == 1'b0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((txEngFifoReadCount_V_full_n == 1'b0) & (ap_predicate_op175_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((txEng2timer_setProbe_1_full_n == 1'b0) & (ap_predicate_op353_write_state3 == 1'b1)) | ((txEng_isDDRbypass_V_full_n == 1'b0) & (ap_predicate_op359_write_state3 == 1'b1)) | ((txEng_isDDRbypass_V_full_n == 1'b0) & (ap_predicate_op347_write_state3 == 1'b1)) | ((txMetaloader2memAcce_1_full_n == 1'b0) & (ap_predicate_op342_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op362_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op350_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op327_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op318_write_state3 == 1'b1)) | ((txEng2timer_setRetra_1_full_n == 1'b0) & (ap_predicate_op309_write_state3 == 1'b1)) | ((txEng_tupleShortCutF_1_full_n == 1'b0) & (ap_predicate_op300_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op357_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op345_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op331_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op323_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op305_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op293_write_state3 == 1'b1)) | ((txEng_tcpMetaFifo_V_full_n == 1'b0) & (ap_predicate_op288_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op360_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op348_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op333_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op325_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op316_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op307_write_state3 == 1'b1)) | ((txEng2sLookup_rev_re_1_full_n == 1'b0) & (ap_predicate_op286_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op358_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op346_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op332_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op324_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op315_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op306_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op294_write_state3 == 1'b1)) | ((txEng_isLookUpFifo_V_full_n == 1'b0) & (ap_predicate_op285_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op355_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op343_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op329_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op321_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op312_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op303_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op291_write_state3 == 1'b1)) | ((txEng_ipMetaFifo_V_V_full_n == 1'b0) & (ap_predicate_op284_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_100 = ((ml_curEvent_type == 3'd4) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_condition_1011 = (((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (icmp_ln895_4_fu_1004_p2 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (icmp_ln895_4_fu_1004_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (ml_FsmState_V == 1'd1)));
end

always @ (*) begin
    ap_condition_1041 = (((resetEvent_type_reg_1644 == 3'd5) & (ml_sarLoaded_load_reg_1582 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (tmp_210_reg_1669 == 1'd0) & (icmp_ln883_reg_1586 == 1'd0)) | ((resetEvent_type_reg_1644 == 3'd5) & (or_ln578_reg_1673 == 1'd1) & (tmp_210_reg_1669 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (icmp_ln883_reg_1586 == 1'd0)));
end

always @ (*) begin
    ap_condition_1058 = (((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (ml_FsmState_V == 1'd1)));
end

always @ (*) begin
    ap_condition_1095 = (((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (icmp_ln895_4_fu_1004_p2 == 1'd0) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (icmp_ln895_4_fu_1004_p2 == 1'd0) & (ml_FsmState_V == 1'd1)));
end

always @ (*) begin
    ap_condition_1104 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1109 = (((ml_curEvent_type == 3'd5) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd5) & (grp_fu_632_p2 == 1'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (ml_FsmState_V == 1'd1)));
end

always @ (*) begin
    ap_condition_1141 = ((ml_curEvent_type == 3'd4) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (icmp_ln883_fu_690_p2 == 1'd0) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_condition_1150 = ((tmp_214_reg_1700 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (icmp_ln883_reg_1586 == 1'd0) & (resetEvent_type_reg_1644 == 3'd3));
end

always @ (*) begin
    ap_condition_1203 = (((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ap_phi_mux_txSar_6_0_i_phi_fu_435_p4 == 1'd1) & (icmp_ln895_4_fu_1004_p2 == 1'd0) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (ap_phi_mux_txSar_6_0_i_phi_fu_435_p4 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (icmp_ln895_4_fu_1004_p2 == 1'd0) & (ml_FsmState_V == 1'd1)));
end

always @ (*) begin
    ap_condition_1267 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_128 = (((ml_curEvent_type == 3'd2) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd7) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)));
end

always @ (*) begin
    ap_condition_142 = ((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_sarLoaded == 1'd0) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_condition_155 = ((ml_curEvent_type == 3'd0) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_condition_282 = (((resetEvent_type_reg_1644 == 3'd5) & (ml_sarLoaded_load_reg_1582 == 1'd1) & (icmp_ln883_reg_1586 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (tmp_210_reg_1669 == 1'd0)) | ((resetEvent_type_reg_1644 == 3'd5) & (or_ln578_reg_1673 == 1'd1) & (tmp_210_reg_1669 == 1'd1) & (icmp_ln883_reg_1586 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1)));
end

always @ (*) begin
    ap_condition_295 = ((resetEvent_type_reg_1644 == 3'd4) & (tmp_215_reg_1686 == 1'd1) & (tmp_209_reg_1682 == 1'd1) & (icmp_ln883_reg_1586 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1));
end

always @ (*) begin
    ap_condition_302 = ((icmp_ln883_reg_1586 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (resetEvent_type_reg_1644 == 3'd3));
end

always @ (*) begin
    ap_condition_650 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_683 = ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_87 = ((ml_curEvent_type == 3'd5) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_sarLoaded == 1'd0) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_condition_995 = (((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd1) & (ml_sarLoaded_load_load_fu_681_p1 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd0) & (ml_FsmState_V == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_currLength_V_reg_451 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_reg_538 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_488 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_V_17_reg_568 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_ackNumb_V_3_reg_518 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_ackNumb_V_4_reg_548 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_seqNumb_V_2_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_seqNumb_V_3_reg_592 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_seqNumb_V_5_reg_582 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_window_size_V_2_reg_528 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_window_size_V_3_reg_558 = 'bx;

assign ap_phi_reg_pp0_iter0_txSar_0_1_i_reg_508 = 'bx;

assign ap_phi_reg_pp0_iter0_txSar_1_0_i_reg_479 = 'bx;

assign ap_phi_reg_pp0_iter0_txSar_2_0_i_reg_470 = 'bx;

assign ap_phi_reg_pp0_iter0_txSar_3_0_i_reg_461 = 'bx;

assign ap_phi_reg_pp0_iter0_txSar_4_1_i_reg_498 = 'bx;

assign ap_phi_reg_pp0_iter0_txSar_5_0_i_reg_442 = 'bx;

assign ap_phi_reg_pp0_iter0_txSar_6_0_i_reg_432 = 'bx;

assign ap_phi_reg_pp0_iter0_txSar_7_0_i_reg_423 = 'bx;

always @ (*) begin
    ap_predicate_op13_read_state1 = ((tmp_nbreadreq_fu_290_p3 == 1'd1) & (ml_FsmState_V == 1'd0));
end

always @ (*) begin
    ap_predicate_op156_read_state1 = ((ml_curEvent_type == 3'd0) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op161_read_state1 = ((ml_curEvent_type == 3'd0) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op175_write_state2 = ((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0));
end

always @ (*) begin
    ap_predicate_op177_write_state2 = ((tmp_reg_1590 == 1'd1) & (icmp_ln883_3_reg_1636 == 1'd0) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (resetEvent_type_1_reg_1594 == 3'd3));
end

always @ (*) begin
    ap_predicate_op178_write_state2 = (((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (resetEvent_type_1_reg_1594 == 3'd7)) | ((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (resetEvent_type_1_reg_1594 == 3'd2)));
end

always @ (*) begin
    ap_predicate_op180_write_state2 = (((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (resetEvent_type_1_reg_1594 == 3'd7)) | ((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (resetEvent_type_1_reg_1594 == 3'd2)));
end

always @ (*) begin
    ap_predicate_op182_write_state2 = ((resetEvent_type_1_reg_1594 == 3'd6) & (tmp_reg_1590 == 1'd1) & (icmp_ln883_2_reg_1640 == 1'd0) & (ml_FsmState_V_load_reg_1568 == 1'd0));
end

always @ (*) begin
    ap_predicate_op183_write_state2 = ((resetEvent_type_1_reg_1594 == 3'd5) & (tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0));
end

always @ (*) begin
    ap_predicate_op185_write_state2 = ((resetEvent_type_1_reg_1594 == 3'd5) & (tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0));
end

always @ (*) begin
    ap_predicate_op186_write_state2 = ((resetEvent_type_1_reg_1594 == 3'd4) & (tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0));
end

always @ (*) begin
    ap_predicate_op188_write_state2 = ((resetEvent_type_1_reg_1594 == 3'd4) & (tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0));
end

always @ (*) begin
    ap_predicate_op189_write_state2 = ((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (resetEvent_type_1_reg_1594 == 3'd0));
end

always @ (*) begin
    ap_predicate_op191_write_state2 = ((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (resetEvent_type_1_reg_1594 == 3'd0));
end

always @ (*) begin
    ap_predicate_op192_write_state2 = ((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (resetEvent_type_1_reg_1594 == 3'd1));
end

always @ (*) begin
    ap_predicate_op194_write_state2 = ((tmp_reg_1590 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd0) & (resetEvent_type_1_reg_1594 == 3'd1));
end

always @ (*) begin
    ap_predicate_op208_write_state2 = (((resetEvent_type_reg_1644 == 3'd5) & (ml_sarLoaded_load_reg_1582 == 1'd1) & (icmp_ln883_reg_1586 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (tmp_210_reg_1669 == 1'd0)) | ((resetEvent_type_reg_1644 == 3'd5) & (or_ln578_reg_1673 == 1'd1) & (tmp_210_reg_1669 == 1'd1) & (icmp_ln883_reg_1586 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op218_write_state2 = ((resetEvent_type_reg_1644 == 3'd4) & (tmp_215_reg_1686 == 1'd1) & (tmp_209_reg_1682 == 1'd1) & (icmp_ln883_reg_1586 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1));
end

always @ (*) begin
    ap_predicate_op228_write_state2 = ((icmp_ln883_reg_1586 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (resetEvent_type_reg_1644 == 3'd3));
end

always @ (*) begin
    ap_predicate_op242_write_state2 = (((or_ln332_reg_1726 == 1'd1) & (tmp_207_reg_1722 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (or_ln363_reg_1740 == 1'd0) & (resetEvent_type_reg_1644 == 3'd1)) | ((ml_sarLoaded_load_reg_1582 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (or_ln363_reg_1740 == 1'd0) & (tmp_207_reg_1722 == 1'd0) & (resetEvent_type_reg_1644 == 3'd1)));
end

always @ (*) begin
    ap_predicate_op254_write_state2 = ((tmp_211_reg_1756 == 1'd1) & (tmp_206_reg_1752 == 1'd1) & (ml_FsmState_V_load_reg_1568 == 1'd1) & (resetEvent_type_reg_1644 == 3'd0));
end

always @ (*) begin
    ap_predicate_op284_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd6) & (tmp_217_reg_1665_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_reg_1586_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op285_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd6) & (tmp_217_reg_1665_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_reg_1586_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op286_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd6) & (tmp_217_reg_1665_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_reg_1586_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op288_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd6) & (tmp_217_reg_1665_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_reg_1586_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op291_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd6) & (icmp_ln883_reg_1586_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op293_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd6) & (icmp_ln883_reg_1586_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op294_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd6) & (icmp_ln883_reg_1586_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op300_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd6) & (icmp_ln883_reg_1586_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op303_write_state3 = (((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd0)) | ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (or_ln578_reg_1673_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op305_write_state3 = (((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd0)) | ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (or_ln578_reg_1673_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op306_write_state3 = (((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd0)) | ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (or_ln578_reg_1673_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op307_write_state3 = (((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd0)) | ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (or_ln578_reg_1673_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op309_write_state3 = (((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd0)) | ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd5) & (or_ln578_reg_1673_pp0_iter1_reg == 1'd1) & (tmp_210_reg_1669_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op312_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd4) & (tmp_215_reg_1686_pp0_iter1_reg == 1'd1) & (tmp_209_reg_1682_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op314_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd4) & (tmp_215_reg_1686_pp0_iter1_reg == 1'd1) & (tmp_209_reg_1682_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op315_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd4) & (tmp_215_reg_1686_pp0_iter1_reg == 1'd1) & (tmp_209_reg_1682_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op316_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd4) & (tmp_215_reg_1686_pp0_iter1_reg == 1'd1) & (tmp_209_reg_1682_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op318_write_state3 = ((resetEvent_type_reg_1644_pp0_iter1_reg == 3'd4) & (tmp_215_reg_1686_pp0_iter1_reg == 1'd1) & (tmp_209_reg_1682_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op321_write_state3 = (((tmp_214_reg_1700_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)) | ((icmp_ln883_reg_1586_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)));
end

always @ (*) begin
    ap_predicate_op323_write_state3 = (((tmp_214_reg_1700_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)) | ((icmp_ln883_reg_1586_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)));
end

always @ (*) begin
    ap_predicate_op324_write_state3 = (((tmp_214_reg_1700_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)) | ((icmp_ln883_reg_1586_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)));
end

always @ (*) begin
    ap_predicate_op325_write_state3 = (((tmp_214_reg_1700_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)) | ((icmp_ln883_reg_1586_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)));
end

always @ (*) begin
    ap_predicate_op327_write_state3 = (((tmp_214_reg_1700_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)) | ((icmp_ln883_reg_1586_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd3)));
end

always @ (*) begin
    ap_predicate_op329_write_state3 = (((tmp_213_reg_1713_pp0_iter1_reg == 1'd1) & (tmp_208_reg_1709_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd2)) | ((tmp_213_reg_1713_pp0_iter1_reg == 1'd1) & (tmp_208_reg_1709_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd7)));
end

always @ (*) begin
    ap_predicate_op331_write_state3 = (((tmp_213_reg_1713_pp0_iter1_reg == 1'd1) & (tmp_208_reg_1709_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd2)) | ((tmp_213_reg_1713_pp0_iter1_reg == 1'd1) & (tmp_208_reg_1709_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd7)));
end

always @ (*) begin
    ap_predicate_op332_write_state3 = (((tmp_213_reg_1713_pp0_iter1_reg == 1'd1) & (tmp_208_reg_1709_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd2)) | ((tmp_213_reg_1713_pp0_iter1_reg == 1'd1) & (tmp_208_reg_1709_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd7)));
end

always @ (*) begin
    ap_predicate_op333_write_state3 = (((tmp_213_reg_1713_pp0_iter1_reg == 1'd1) & (tmp_208_reg_1709_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd2)) | ((tmp_213_reg_1713_pp0_iter1_reg == 1'd1) & (tmp_208_reg_1709_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd7)));
end

always @ (*) begin
    ap_predicate_op342_write_state3 = (((or_ln332_reg_1726_pp0_iter1_reg == 1'd1) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)) | ((ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)));
end

always @ (*) begin
    ap_predicate_op343_write_state3 = (((or_ln332_reg_1726_pp0_iter1_reg == 1'd1) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)) | ((ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)));
end

always @ (*) begin
    ap_predicate_op345_write_state3 = (((or_ln332_reg_1726_pp0_iter1_reg == 1'd1) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)) | ((ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)));
end

always @ (*) begin
    ap_predicate_op346_write_state3 = (((or_ln332_reg_1726_pp0_iter1_reg == 1'd1) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)) | ((ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)));
end

always @ (*) begin
    ap_predicate_op347_write_state3 = (((or_ln332_reg_1726_pp0_iter1_reg == 1'd1) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)) | ((ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)));
end

always @ (*) begin
    ap_predicate_op348_write_state3 = (((or_ln332_reg_1726_pp0_iter1_reg == 1'd1) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)) | ((ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)));
end

always @ (*) begin
    ap_predicate_op350_write_state3 = (((or_ln332_reg_1726_pp0_iter1_reg == 1'd1) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)) | ((ml_sarLoaded_load_reg_1582_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_5_reg_1792 == 1'd0) & (tmp_207_reg_1722_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd1)));
end

always @ (*) begin
    ap_predicate_op353_write_state3 = ((tmp_218_reg_1796 == 1'd1) & (tmp_211_reg_1756_pp0_iter1_reg == 1'd1) & (tmp_206_reg_1752_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd0));
end

always @ (*) begin
    ap_predicate_op355_write_state3 = ((tmp_211_reg_1756_pp0_iter1_reg == 1'd1) & (tmp_206_reg_1752_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_4_reg_1760_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd0));
end

always @ (*) begin
    ap_predicate_op357_write_state3 = ((tmp_211_reg_1756_pp0_iter1_reg == 1'd1) & (tmp_206_reg_1752_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_4_reg_1760_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd0));
end

always @ (*) begin
    ap_predicate_op358_write_state3 = ((tmp_211_reg_1756_pp0_iter1_reg == 1'd1) & (tmp_206_reg_1752_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_4_reg_1760_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd0));
end

always @ (*) begin
    ap_predicate_op359_write_state3 = ((tmp_211_reg_1756_pp0_iter1_reg == 1'd1) & (tmp_206_reg_1752_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_4_reg_1760_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd0));
end

always @ (*) begin
    ap_predicate_op360_write_state3 = ((tmp_211_reg_1756_pp0_iter1_reg == 1'd1) & (tmp_206_reg_1752_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_4_reg_1760_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd0));
end

always @ (*) begin
    ap_predicate_op362_write_state3 = ((tmp_211_reg_1756_pp0_iter1_reg == 1'd1) & (tmp_206_reg_1752_pp0_iter1_reg == 1'd1) & (ml_FsmState_V_load_reg_1568_pp0_iter1_reg == 1'd1) & (icmp_ln883_4_reg_1760_pp0_iter1_reg == 1'd0) & (resetEvent_type_reg_1644_pp0_iter1_reg == 3'd0));
end

always @ (*) begin
    ap_predicate_op40_read_state1 = ((ml_curEvent_type == 3'd6) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (icmp_ln883_fu_690_p2 == 1'd0) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op50_read_state1 = ((ml_curEvent_type == 3'd5) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_sarLoaded == 1'd0) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op55_read_state1 = ((ml_curEvent_type == 3'd5) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_sarLoaded == 1'd0) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op63_read_state1 = ((ml_curEvent_type == 3'd4) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op68_read_state1 = ((ml_curEvent_type == 3'd4) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op74_read_state1 = ((ml_curEvent_type == 3'd3) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (icmp_ln883_fu_690_p2 == 1'd0) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op79_read_state1 = (((ml_curEvent_type == 3'd2) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd7) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)));
end

always @ (*) begin
    ap_predicate_op84_read_state1 = (((ml_curEvent_type == 3'd2) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)) | ((ml_curEvent_type == 3'd7) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (grp_nbreadreq_fu_304_p3 == 1'd1) & (ml_FsmState_V == 1'd1)));
end

always @ (*) begin
    ap_predicate_op94_read_state1 = ((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_sarLoaded == 1'd0) & (ml_FsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op99_read_state1 = ((ml_curEvent_type == 3'd1) & (grp_fu_632_p2 == 1'd1) & (grp_nbreadreq_fu_318_p3 == 1'd1) & (ml_sarLoaded == 1'd0) & (ml_FsmState_V == 1'd1));
end

assign grp_fu_610_p2 = ((resetEvent_rt_count_1_fu_742_p4 == 3'd0) ? 1'b1 : 1'b0);

assign grp_fu_632_p2 = (ml_sarLoaded | grp_nbreadreq_fu_304_p3);

assign grp_fu_653_p2 = (32'd1 + ml_randomValue_V);

assign grp_nbreadreq_fu_304_p3 = txSar2txEng_upd_rsp_s_0_empty_n;

assign grp_nbreadreq_fu_318_p3 = rxSar2txEng_rsp_V_empty_n;

assign icmp_ln879_15_fu_1030_p2 = ((ml_segmentCount_V == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_992_p2 = ((ml_curEvent_rt_count != 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln883_4_fu_1112_p2 = ((ml_curEvent_length_V == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_5_fu_1349_p2 = ((ap_phi_reg_pp0_iter1_tmp_V_17_reg_568 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_690_p2 = ((ml_curEvent_rt_count == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_1004_p2 = ((ap_phi_mux_currLength_V_phi_fu_454_p4 > 16'd1460) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_1310_p2 = ((currLength_V_reg_451 > 16'd5840) ? 1'b1 : 1'b0);

assign ml_sarLoaded_load_load_fu_681_p1 = ml_sarLoaded;

assign or_ln363_fu_998_p2 = (ml_sarLoaded | icmp_ln879_fu_992_p2);

assign resetEvent_rt_count_1_fu_742_p4 = {{eventEng2txEng_event_1_dout[53:51]}};

assign resetEvent_type_1_fu_696_p1 = eventEng2txEng_event_1_dout[2:0];

assign shl_ln214_1_fu_1252_p2 = ml_randomValue_V << 32'd3;

assign shl_ln214_fu_1281_p2 = ml_randomValue_V << 32'd3;

assign slowstart_threshold_s_fu_1326_p3 = ((icmp_ln895_fu_1310_p2[0:0] === 1'b1) ? trunc_ln_fu_1316_p4 : 15'd2920);

assign tmp_10_fu_1371_p4 = {{{{5'd1}, {tmp_not_ackd_V_1_fu_1365_p2}}}, {ml_curEvent_sessionI}};

assign tmp_11570_fu_1209_p3 = {{37'd0}, {tmp_V_reg_1598}};

assign tmp_11_fu_1549_p5 = {{{{{{4'd1}, {tmp_V_16_reg_1572_pp0_iter1_reg}}}, {trunc_ln162_2_reg_1764_pp0_iter1_reg}}}, {reg_658_pp0_iter1_reg}};

assign tmp_12_fu_1560_p3 = {{3'd1}, {tmp_V_15_reg_1769}};

assign tmp_15_fu_1338_p4 = {{{{5'd17}, {tmp_not_ackd_V_3_fu_1334_p1}}}, {ml_curEvent_sessionI}};

assign tmp_17_fu_1526_p6 = {{{{{{{{4'd1}, {tmp_V_17_reg_568}}}, {tmp_window_size_V_3_reg_558}}}, {tmp_ackNumb_V_4_reg_548}}}, {p_Val2_s_reg_488_pp0_iter1_reg}};

assign tmp_18_fu_1541_p3 = {{3'd1}, {tmp_V_15_reg_1769}};

assign tmp_21549_fu_1201_p3 = {{37'd0}, {tmp_V_reg_1598}};

assign tmp_21_fu_1495_p4 = {{{{20'd65536}, {trunc_ln162_reg_1717_pp0_iter1_reg}}}, {reg_658_pp0_iter1_reg}};

assign tmp_23_fu_1299_p4 = {{{{5'd3}, {grp_fu_653_p2}}}, {ml_curEvent_sessionI}};

assign tmp_24_fu_1478_p3 = {{68'd73788383665426792448}, {ap_phi_reg_pp0_iter2_tmp_seqNumb_V_2_reg_601}};

assign tmp_25_fu_1487_p3 = {{3'd3}, {tmp_V_15_reg_1769}};

assign tmp_28_fu_1270_p4 = {{{{5'd3}, {grp_fu_653_p2}}}, {ml_curEvent_sessionI}};

assign tmp_29_fu_1460_p4 = {{{{36'd21475164159}, {tmp_ackNumb_V_1_reg_1690_pp0_iter1_reg}}}, {ap_phi_reg_pp0_iter2_tmp_seqNumb_V_3_reg_592}};

assign tmp_30_fu_1470_p3 = {{3'd4}, {tmp_V_15_reg_1769}};

assign tmp_31528_fu_1193_p3 = {{37'd0}, {tmp_V_reg_1598}};

assign tmp_33_fu_1241_p4 = {{{{5'd13}, {tmp_not_ackd_V_4_fu_1235_p2}}}, {ml_curEvent_sessionI}};

assign tmp_34_fu_1439_p5 = {{{{{{20'd589824}, {tmp_window_size_V_2_reg_528}}}, {tmp_ackNumb_V_3_reg_518}}}, {ap_phi_reg_pp0_iter2_tmp_seqNumb_V_5_reg_582}};

assign tmp_35_fu_1452_p3 = {{3'd1}, {tmp_V_15_reg_1769}};

assign tmp_36_fu_1398_p5 = {{{{{{36'd12884901888}, {ml_curEvent_address_s}}}, {tmp_V_16_reg_1572_pp0_iter1_reg}}}, {32'd0}};

assign tmp_39_fu_1386_p5 = {{{{{{36'd12884901888}, {ml_curEvent_address_s}}}, {tmp_V_16_reg_1572_pp0_iter1_reg}}}, {reg_658_pp0_iter1_reg}};

assign tmp_41507_fu_1185_p3 = {{37'd0}, {tmp_V_reg_1598}};

assign tmp_51486_fu_1177_p3 = {{37'd0}, {tmp_V_reg_1598}};

assign tmp_61465_fu_1169_p3 = {{37'd0}, {tmp_V_reg_1598}};

assign tmp_71444_fu_1161_p3 = {{37'd0}, {tmp_V_reg_1598}};

assign tmp_ackNumb_V_1_fu_844_p1 = rxSar2txEng_rsp_V_dout[31:0];

assign tmp_ackNumb_V_2_fu_1102_p1 = rxSar2txEng_rsp_V_dout[31:0];

assign tmp_ackNumb_V_fu_862_p1 = rxSar2txEng_rsp_V_dout[31:0];

assign tmp_bbt_V_fu_1508_p1 = tmp_V_17_reg_568;

assign tmp_nbreadreq_fu_290_p3 = eventEng2txEng_event_1_empty_n;

assign tmp_not_ackd_V_1_fu_1365_p2 = (reg_658 + zext_ln700_fu_1362_p1);

assign tmp_not_ackd_V_3_fu_1334_p1 = slowstart_threshold_s_fu_1326_p3;

assign tmp_not_ackd_V_4_fu_1235_p2 = (ap_phi_reg_pp0_iter1_empty_reg_538 + 32'd1);

assign trunc_ln162_2_fu_1118_p1 = rxSar2txEng_rsp_V_dout[47:0];

assign trunc_ln162_fu_872_p1 = rxSar2txEng_rsp_V_dout[47:0];

assign trunc_ln321_11_fu_858_p1 = txSar2txEng_upd_rsp_s_0_dout[31:0];

assign trunc_ln321_13_fu_854_p1 = txSar2txEng_upd_rsp_s_0_dout[31:0];

assign trunc_ln321_14_fu_876_p1 = rxSar2txEng_rsp_V_dout[31:0];

assign trunc_ln321_16_fu_834_p1 = rxSar2txEng_rsp_V_dout[31:0];

assign trunc_ln647_7_fu_988_p1 = ap_phi_mux_p_Val2_s_phi_fu_491_p4[15:0];

assign trunc_ln647_fu_1505_p1 = tmp_V_15_reg_1769[13:0];

assign trunc_ln_fu_1316_p4 = {{currLength_V_reg_451[15:1]}};

assign txEng2rxSar_req_V_V_din = tmp_V_reg_1598;

assign txEng2sLookup_rev_re_1_din = tmp_V_15_reg_1769;

assign txEng2timer_setProbe_1_din = tmp_V_15_reg_1769;

assign txEngFifoReadCount_V_din = 1'd1;

assign txEng_tupleShortCutF_1_din = {{{{ml_curEvent_tuple_ds}, {ml_curEvent_tuple_sr}}, {ml_curEvent_tuple_ds_1}}, {ml_curEvent_tuple_sr_1}};

assign txMetaloader2memAcce_1_din = {{{{{{{{10'd1}, {trunc_ln647_fu_1505_p1}}}, {trunc_ln647_7_reg_1735_pp0_iter1_reg}}}, {9'd385}}}, {tmp_bbt_V_fu_1508_p1}};

assign txSar_ackd_V_1_fu_886_p1 = txSar2txEng_upd_rsp_s_0_dout[31:0];

assign txSar_ackd_V_2_fu_1016_p2 = (ap_phi_mux_p_Val2_s_phi_fu_491_p4 + 32'd1460);

assign txSar_usedLength_V_2_fu_1023_p2 = ($signed(ap_phi_mux_currLength_V_phi_fu_454_p4) + $signed(16'd64076));

assign xor_ln214_1_fu_1258_p2 = (shl_ln214_1_fu_1252_p2 ^ ml_randomValue_V);

assign xor_ln214_fu_1287_p2 = (shl_ln214_fu_1281_p2 ^ ml_randomValue_V);

assign zext_ln700_fu_1362_p1 = tmp_V_16_reg_1572;

endmodule //metaLoader
