<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4400' type='bool llvm::TargetLowering::expandABS(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG, bool IsNegative = false) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4393'>/// Expand ABS nodes. Expands vector/scalar ABS nodes,
  /// vector nodes can only succeed if all operations are legal/custom.
  /// (ABS x) -&gt; (XOR (ADD x, (SRA x, type_size)), (SRA x, type_size))
  /// \param N Node to expand
  /// \param Result output after conversion
  /// \param IsNegative indicate negated abs
  /// \returns True, if the expansion was successful, false otherwise</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='3208' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitSUBEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2931' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='768' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer6ExpandEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='6982' ll='7036' type='bool llvm::TargetLowering::expandABS(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG, bool IsNegative = false) const'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12350' u='c' c='_ZL17PerformABSCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
