// Seed: 1855860347
`define pp_7 0
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6
);
  logic id_7;
  assign id_3 = 1;
  integer id_8 (
      .id_0(id_5),
      .id_1(id_3),
      .id_2(1)
  );
  logic id_9 = 1 - id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_7;
  logic id_8;
  type_12(
      1'h0, 1, 1
  );
  assign id_6[""] = id_2;
  logic id_9;
endmodule
