ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_it.c"
  18              		.section	.text.NMI_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	NMI_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	NMI_Handler:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_it.c ****   *
  16:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_it.c ****   */
  18:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_it.c **** 
  20:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_it.c **** #include "main.h"
  22:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  23:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_it.c **** 
  30:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_it.c **** 
  32:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f1xx_it.c **** 
  35:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f1xx_it.c **** 
  37:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f1xx_it.c **** 
  40:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f1xx_it.c **** 
  42:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_it.c **** 
  50:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_it.c **** 
  52:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f1xx_it.c **** 
  55:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f1xx_it.c **** 
  57:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f1xx_it.c **** extern CAN_HandleTypeDef hcan;
  59:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim1;
  60:Core/Src/stm32f1xx_it.c **** 
  61:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  62:Core/Src/stm32f1xx_it.c **** 
  63:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  64:Core/Src/stm32f1xx_it.c **** 
  65:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  67:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f1xx_it.c **** /**
  69:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Core/Src/stm32f1xx_it.c ****   */
  71:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  72:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 72 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  73:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32f1xx_it.c **** 
  75:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Core/Src/stm32f1xx_it.c ****    while (1)
  34              		.loc 1 77 4 discriminator 1 view .LVU1
  78:Core/Src/stm32f1xx_it.c ****   {
  79:Core/Src/stm32f1xx_it.c ****   }
  35              		.loc 1 79 3 discriminator 1 view .LVU2
  77:Core/Src/stm32f1xx_it.c ****   {
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 3


  36              		.loc 1 77 10 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE65:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  48              	HardFault_Handler:
  49              	.LFB66:
  80:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  81:Core/Src/stm32f1xx_it.c **** }
  82:Core/Src/stm32f1xx_it.c **** 
  83:Core/Src/stm32f1xx_it.c **** /**
  84:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  85:Core/Src/stm32f1xx_it.c ****   */
  86:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  87:Core/Src/stm32f1xx_it.c **** {
  50              		.loc 1 87 1 view -0
  51              		.cfi_startproc
  52              		@ Volatile: function does not return.
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56              	.L4:
  88:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  89:Core/Src/stm32f1xx_it.c **** 
  90:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  91:Core/Src/stm32f1xx_it.c ****   while (1)
  57              		.loc 1 91 3 discriminator 1 view .LVU5
  92:Core/Src/stm32f1xx_it.c ****   {
  93:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  95:Core/Src/stm32f1xx_it.c ****   }
  58              		.loc 1 95 3 discriminator 1 view .LVU6
  91:Core/Src/stm32f1xx_it.c ****   {
  59              		.loc 1 91 9 discriminator 1 view .LVU7
  60 0000 FEE7     		b	.L4
  61              		.cfi_endproc
  62              	.LFE66:
  64              		.section	.text.MemManage_Handler,"ax",%progbits
  65              		.align	1
  66              		.global	MemManage_Handler
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	MemManage_Handler:
  72              	.LFB67:
  96:Core/Src/stm32f1xx_it.c **** }
  97:Core/Src/stm32f1xx_it.c **** 
  98:Core/Src/stm32f1xx_it.c **** /**
  99:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 100:Core/Src/stm32f1xx_it.c ****   */
 101:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 102:Core/Src/stm32f1xx_it.c **** {
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 4


  73              		.loc 1 102 1 view -0
  74              		.cfi_startproc
  75              		@ Volatile: function does not return.
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	.L6:
 103:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 104:Core/Src/stm32f1xx_it.c **** 
 105:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c ****   while (1)
  80              		.loc 1 106 3 discriminator 1 view .LVU9
 107:Core/Src/stm32f1xx_it.c ****   {
 108:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f1xx_it.c ****   }
  81              		.loc 1 110 3 discriminator 1 view .LVU10
 106:Core/Src/stm32f1xx_it.c ****   {
  82              		.loc 1 106 9 discriminator 1 view .LVU11
  83 0000 FEE7     		b	.L6
  84              		.cfi_endproc
  85              	.LFE67:
  87              		.section	.text.BusFault_Handler,"ax",%progbits
  88              		.align	1
  89              		.global	BusFault_Handler
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	BusFault_Handler:
  95              	.LFB68:
 111:Core/Src/stm32f1xx_it.c **** }
 112:Core/Src/stm32f1xx_it.c **** 
 113:Core/Src/stm32f1xx_it.c **** /**
 114:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 115:Core/Src/stm32f1xx_it.c ****   */
 116:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 117:Core/Src/stm32f1xx_it.c **** {
  96              		.loc 1 117 1 view -0
  97              		.cfi_startproc
  98              		@ Volatile: function does not return.
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102              	.L8:
 118:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 119:Core/Src/stm32f1xx_it.c **** 
 120:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 121:Core/Src/stm32f1xx_it.c ****   while (1)
 103              		.loc 1 121 3 discriminator 1 view .LVU13
 122:Core/Src/stm32f1xx_it.c ****   {
 123:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 125:Core/Src/stm32f1xx_it.c ****   }
 104              		.loc 1 125 3 discriminator 1 view .LVU14
 121:Core/Src/stm32f1xx_it.c ****   {
 105              		.loc 1 121 9 discriminator 1 view .LVU15
 106 0000 FEE7     		b	.L8
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 5


 107              		.cfi_endproc
 108              	.LFE68:
 110              		.section	.text.UsageFault_Handler,"ax",%progbits
 111              		.align	1
 112              		.global	UsageFault_Handler
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	UsageFault_Handler:
 118              	.LFB69:
 126:Core/Src/stm32f1xx_it.c **** }
 127:Core/Src/stm32f1xx_it.c **** 
 128:Core/Src/stm32f1xx_it.c **** /**
 129:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 130:Core/Src/stm32f1xx_it.c ****   */
 131:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 132:Core/Src/stm32f1xx_it.c **** {
 119              		.loc 1 132 1 view -0
 120              		.cfi_startproc
 121              		@ Volatile: function does not return.
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125              	.L10:
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 134:Core/Src/stm32f1xx_it.c **** 
 135:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 136:Core/Src/stm32f1xx_it.c ****   while (1)
 126              		.loc 1 136 3 discriminator 1 view .LVU17
 137:Core/Src/stm32f1xx_it.c ****   {
 138:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32f1xx_it.c ****   }
 127              		.loc 1 140 3 discriminator 1 view .LVU18
 136:Core/Src/stm32f1xx_it.c ****   {
 128              		.loc 1 136 9 discriminator 1 view .LVU19
 129 0000 FEE7     		b	.L10
 130              		.cfi_endproc
 131              	.LFE69:
 133              		.section	.text.SVC_Handler,"ax",%progbits
 134              		.align	1
 135              		.global	SVC_Handler
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	SVC_Handler:
 141              	.LFB70:
 141:Core/Src/stm32f1xx_it.c **** }
 142:Core/Src/stm32f1xx_it.c **** 
 143:Core/Src/stm32f1xx_it.c **** /**
 144:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 145:Core/Src/stm32f1xx_it.c ****   */
 146:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 147:Core/Src/stm32f1xx_it.c **** {
 142              		.loc 1 147 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 6


 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 148:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 149:Core/Src/stm32f1xx_it.c **** 
 150:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 152:Core/Src/stm32f1xx_it.c **** 
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 154:Core/Src/stm32f1xx_it.c **** }
 147              		.loc 1 154 1 view .LVU21
 148 0000 7047     		bx	lr
 149              		.cfi_endproc
 150              	.LFE70:
 152              		.section	.text.DebugMon_Handler,"ax",%progbits
 153              		.align	1
 154              		.global	DebugMon_Handler
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	DebugMon_Handler:
 160              	.LFB71:
 155:Core/Src/stm32f1xx_it.c **** 
 156:Core/Src/stm32f1xx_it.c **** /**
 157:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 158:Core/Src/stm32f1xx_it.c ****   */
 159:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 160:Core/Src/stm32f1xx_it.c **** {
 161              		.loc 1 160 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 161:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 162:Core/Src/stm32f1xx_it.c **** 
 163:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 164:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 165:Core/Src/stm32f1xx_it.c **** 
 166:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 167:Core/Src/stm32f1xx_it.c **** }
 166              		.loc 1 167 1 view .LVU23
 167 0000 7047     		bx	lr
 168              		.cfi_endproc
 169              	.LFE71:
 171              		.section	.text.PendSV_Handler,"ax",%progbits
 172              		.align	1
 173              		.global	PendSV_Handler
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	PendSV_Handler:
 179              	.LFB72:
 168:Core/Src/stm32f1xx_it.c **** 
 169:Core/Src/stm32f1xx_it.c **** /**
 170:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 171:Core/Src/stm32f1xx_it.c ****   */
 172:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 173:Core/Src/stm32f1xx_it.c **** {
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 7


 180              		.loc 1 173 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 174:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 175:Core/Src/stm32f1xx_it.c **** 
 176:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 178:Core/Src/stm32f1xx_it.c **** 
 179:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 180:Core/Src/stm32f1xx_it.c **** }
 185              		.loc 1 180 1 view .LVU25
 186 0000 7047     		bx	lr
 187              		.cfi_endproc
 188              	.LFE72:
 190              		.section	.text.SysTick_Handler,"ax",%progbits
 191              		.align	1
 192              		.global	SysTick_Handler
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	SysTick_Handler:
 198              	.LFB73:
 181:Core/Src/stm32f1xx_it.c **** 
 182:Core/Src/stm32f1xx_it.c **** /**
 183:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 184:Core/Src/stm32f1xx_it.c ****   */
 185:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 186:Core/Src/stm32f1xx_it.c **** {
 199              		.loc 1 186 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		@ link register save eliminated.
 187:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 188:Core/Src/stm32f1xx_it.c **** 
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 190:Core/Src/stm32f1xx_it.c **** 
 191:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 192:Core/Src/stm32f1xx_it.c **** 
 193:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 194:Core/Src/stm32f1xx_it.c **** }
 204              		.loc 1 194 1 view .LVU27
 205 0000 7047     		bx	lr
 206              		.cfi_endproc
 207              	.LFE73:
 209              		.section	.text.USB_HP_CAN1_TX_IRQHandler,"ax",%progbits
 210              		.align	1
 211              		.global	USB_HP_CAN1_TX_IRQHandler
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	USB_HP_CAN1_TX_IRQHandler:
 217              	.LFB74:
 195:Core/Src/stm32f1xx_it.c **** 
 196:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 8


 197:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 198:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 199:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 200:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 201:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 202:Core/Src/stm32f1xx_it.c **** 
 203:Core/Src/stm32f1xx_it.c **** /**
 204:Core/Src/stm32f1xx_it.c ****   * @brief This function handles USB high priority or CAN TX interrupts.
 205:Core/Src/stm32f1xx_it.c ****   */
 206:Core/Src/stm32f1xx_it.c **** void USB_HP_CAN1_TX_IRQHandler(void)
 207:Core/Src/stm32f1xx_it.c **** {
 218              		.loc 1 207 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222 0000 08B5     		push	{r3, lr}
 223              	.LCFI0:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 3, -8
 226              		.cfi_offset 14, -4
 208:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */
 209:Core/Src/stm32f1xx_it.c **** 
 210:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
 211:Core/Src/stm32f1xx_it.c ****   HAL_CAN_IRQHandler(&hcan);
 227              		.loc 1 211 3 view .LVU29
 228 0002 0248     		ldr	r0, .L17
 229 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 230              	.LVL0:
 212:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */
 213:Core/Src/stm32f1xx_it.c **** 
 214:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
 215:Core/Src/stm32f1xx_it.c **** }
 231              		.loc 1 215 1 is_stmt 0 view .LVU30
 232 0008 08BD     		pop	{r3, pc}
 233              	.L18:
 234 000a 00BF     		.align	2
 235              	.L17:
 236 000c 00000000 		.word	hcan
 237              		.cfi_endproc
 238              	.LFE74:
 240              		.section	.text.USB_LP_CAN1_RX0_IRQHandler,"ax",%progbits
 241              		.align	1
 242              		.global	USB_LP_CAN1_RX0_IRQHandler
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	USB_LP_CAN1_RX0_IRQHandler:
 248              	.LFB75:
 216:Core/Src/stm32f1xx_it.c **** 
 217:Core/Src/stm32f1xx_it.c **** /**
 218:Core/Src/stm32f1xx_it.c ****   * @brief This function handles USB low priority or CAN RX0 interrupts.
 219:Core/Src/stm32f1xx_it.c ****   */
 220:Core/Src/stm32f1xx_it.c **** void USB_LP_CAN1_RX0_IRQHandler(void)
 221:Core/Src/stm32f1xx_it.c **** {
 249              		.loc 1 221 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 9


 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 08B5     		push	{r3, lr}
 254              	.LCFI1:
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 3, -8
 257              		.cfi_offset 14, -4
 222:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */
 223:Core/Src/stm32f1xx_it.c ****   //HAL_UART_Transmit(&huart2, (uint8_t*)"CAN RX0\r\n", 9, 1000);
 224:Core/Src/stm32f1xx_it.c ****   //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_14);
 225:Core/Src/stm32f1xx_it.c **** 
 226:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
 227:Core/Src/stm32f1xx_it.c ****   HAL_CAN_IRQHandler(&hcan);
 258              		.loc 1 227 3 view .LVU32
 259 0002 0248     		ldr	r0, .L21
 260 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 261              	.LVL1:
 228:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
 229:Core/Src/stm32f1xx_it.c **** 
 230:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
 231:Core/Src/stm32f1xx_it.c **** }
 262              		.loc 1 231 1 is_stmt 0 view .LVU33
 263 0008 08BD     		pop	{r3, pc}
 264              	.L22:
 265 000a 00BF     		.align	2
 266              	.L21:
 267 000c 00000000 		.word	hcan
 268              		.cfi_endproc
 269              	.LFE75:
 271              		.section	.text.CAN1_RX1_IRQHandler,"ax",%progbits
 272              		.align	1
 273              		.global	CAN1_RX1_IRQHandler
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	CAN1_RX1_IRQHandler:
 279              	.LFB76:
 232:Core/Src/stm32f1xx_it.c **** 
 233:Core/Src/stm32f1xx_it.c **** /**
 234:Core/Src/stm32f1xx_it.c ****   * @brief This function handles CAN RX1 interrupt.
 235:Core/Src/stm32f1xx_it.c ****   */
 236:Core/Src/stm32f1xx_it.c **** void CAN1_RX1_IRQHandler(void)
 237:Core/Src/stm32f1xx_it.c **** {
 280              		.loc 1 237 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 08B5     		push	{r3, lr}
 285              	.LCFI2:
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 3, -8
 288              		.cfi_offset 14, -4
 238:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN CAN1_RX1_IRQn 0 */
 239:Core/Src/stm32f1xx_it.c **** 
 240:Core/Src/stm32f1xx_it.c ****   /* USER CODE END CAN1_RX1_IRQn 0 */
 241:Core/Src/stm32f1xx_it.c ****   HAL_CAN_IRQHandler(&hcan);
 289              		.loc 1 241 3 view .LVU35
 290 0002 0248     		ldr	r0, .L25
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 10


 291 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 292              	.LVL2:
 242:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN CAN1_RX1_IRQn 1 */
 243:Core/Src/stm32f1xx_it.c **** 
 244:Core/Src/stm32f1xx_it.c ****   /* USER CODE END CAN1_RX1_IRQn 1 */
 245:Core/Src/stm32f1xx_it.c **** }
 293              		.loc 1 245 1 is_stmt 0 view .LVU36
 294 0008 08BD     		pop	{r3, pc}
 295              	.L26:
 296 000a 00BF     		.align	2
 297              	.L25:
 298 000c 00000000 		.word	hcan
 299              		.cfi_endproc
 300              	.LFE76:
 302              		.section	.text.CAN1_SCE_IRQHandler,"ax",%progbits
 303              		.align	1
 304              		.global	CAN1_SCE_IRQHandler
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 309              	CAN1_SCE_IRQHandler:
 310              	.LFB77:
 246:Core/Src/stm32f1xx_it.c **** 
 247:Core/Src/stm32f1xx_it.c **** /**
 248:Core/Src/stm32f1xx_it.c ****   * @brief This function handles CAN SCE interrupt.
 249:Core/Src/stm32f1xx_it.c ****   */
 250:Core/Src/stm32f1xx_it.c **** void CAN1_SCE_IRQHandler(void)
 251:Core/Src/stm32f1xx_it.c **** {
 311              		.loc 1 251 1 is_stmt 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315 0000 08B5     		push	{r3, lr}
 316              	.LCFI3:
 317              		.cfi_def_cfa_offset 8
 318              		.cfi_offset 3, -8
 319              		.cfi_offset 14, -4
 252:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN CAN1_SCE_IRQn 0 */
 253:Core/Src/stm32f1xx_it.c **** 
 254:Core/Src/stm32f1xx_it.c ****   /* USER CODE END CAN1_SCE_IRQn 0 */
 255:Core/Src/stm32f1xx_it.c ****   HAL_CAN_IRQHandler(&hcan);
 320              		.loc 1 255 3 view .LVU38
 321 0002 0248     		ldr	r0, .L29
 322 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 323              	.LVL3:
 256:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN CAN1_SCE_IRQn 1 */
 257:Core/Src/stm32f1xx_it.c **** 
 258:Core/Src/stm32f1xx_it.c ****   /* USER CODE END CAN1_SCE_IRQn 1 */
 259:Core/Src/stm32f1xx_it.c **** }
 324              		.loc 1 259 1 is_stmt 0 view .LVU39
 325 0008 08BD     		pop	{r3, pc}
 326              	.L30:
 327 000a 00BF     		.align	2
 328              	.L29:
 329 000c 00000000 		.word	hcan
 330              		.cfi_endproc
 331              	.LFE77:
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 11


 333              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 334              		.align	1
 335              		.global	TIM1_UP_IRQHandler
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 340              	TIM1_UP_IRQHandler:
 341              	.LFB78:
 260:Core/Src/stm32f1xx_it.c **** 
 261:Core/Src/stm32f1xx_it.c **** /**
 262:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM1 update interrupt.
 263:Core/Src/stm32f1xx_it.c ****   */
 264:Core/Src/stm32f1xx_it.c **** void TIM1_UP_IRQHandler(void)
 265:Core/Src/stm32f1xx_it.c **** {
 342              		.loc 1 265 1 is_stmt 1 view -0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 0
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346 0000 08B5     		push	{r3, lr}
 347              	.LCFI4:
 348              		.cfi_def_cfa_offset 8
 349              		.cfi_offset 3, -8
 350              		.cfi_offset 14, -4
 266:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 0 */
 267:Core/Src/stm32f1xx_it.c **** 
 268:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 0 */
 269:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 351              		.loc 1 269 3 view .LVU41
 352 0002 0248     		ldr	r0, .L33
 353 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 354              	.LVL4:
 270:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 1 */
 271:Core/Src/stm32f1xx_it.c **** 
 272:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 1 */
 273:Core/Src/stm32f1xx_it.c **** }
 355              		.loc 1 273 1 is_stmt 0 view .LVU42
 356 0008 08BD     		pop	{r3, pc}
 357              	.L34:
 358 000a 00BF     		.align	2
 359              	.L33:
 360 000c 00000000 		.word	htim1
 361              		.cfi_endproc
 362              	.LFE78:
 364              		.text
 365              	.Letext0:
 366              		.file 2 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 367              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 368              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 369              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 370              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 371              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 372              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 373              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:19     .text.NMI_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:25     .text.NMI_Handler:00000000 NMI_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:42     .text.HardFault_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:48     .text.HardFault_Handler:00000000 HardFault_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:65     .text.MemManage_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:71     .text.MemManage_Handler:00000000 MemManage_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:88     .text.BusFault_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:94     .text.BusFault_Handler:00000000 BusFault_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:111    .text.UsageFault_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:117    .text.UsageFault_Handler:00000000 UsageFault_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:134    .text.SVC_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:140    .text.SVC_Handler:00000000 SVC_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:153    .text.DebugMon_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:159    .text.DebugMon_Handler:00000000 DebugMon_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:172    .text.PendSV_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:178    .text.PendSV_Handler:00000000 PendSV_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:191    .text.SysTick_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:197    .text.SysTick_Handler:00000000 SysTick_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:210    .text.USB_HP_CAN1_TX_IRQHandler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:216    .text.USB_HP_CAN1_TX_IRQHandler:00000000 USB_HP_CAN1_TX_IRQHandler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:236    .text.USB_HP_CAN1_TX_IRQHandler:0000000c $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:241    .text.USB_LP_CAN1_RX0_IRQHandler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:247    .text.USB_LP_CAN1_RX0_IRQHandler:00000000 USB_LP_CAN1_RX0_IRQHandler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:267    .text.USB_LP_CAN1_RX0_IRQHandler:0000000c $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:272    .text.CAN1_RX1_IRQHandler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:278    .text.CAN1_RX1_IRQHandler:00000000 CAN1_RX1_IRQHandler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:298    .text.CAN1_RX1_IRQHandler:0000000c $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:303    .text.CAN1_SCE_IRQHandler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:309    .text.CAN1_SCE_IRQHandler:00000000 CAN1_SCE_IRQHandler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:329    .text.CAN1_SCE_IRQHandler:0000000c $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:334    .text.TIM1_UP_IRQHandler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:340    .text.TIM1_UP_IRQHandler:00000000 TIM1_UP_IRQHandler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccrqRbI0.s:360    .text.TIM1_UP_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_CAN_IRQHandler
hcan
HAL_TIM_IRQHandler
htim1
