# VerilogHDL-UniversalShiftRegister
This repository contains VerilogHDL based experiment on Universal Shift register with test bench.
