# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do booth_multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Repos/ECE-111/HW6/Lab6/booth_multiplier {C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/fulladder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:43 on Feb 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/HW6/Lab6/booth_multiplier" C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 17:55:43 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Repos/ECE-111/HW6/Lab6/booth_multiplier {C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/carry_lookahead_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:43 on Feb 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/HW6/Lab6/booth_multiplier" C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/carry_lookahead_adder.sv 
# -- Compiling module carry_lookahead_adder
# 
# Top level modules:
# 	carry_lookahead_adder
# End time: 17:55:43 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Repos/ECE-111/HW6/Lab6/booth_multiplier {C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/booth_multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:43 on Feb 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/HW6/Lab6/booth_multiplier" C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/booth_multiplier.sv 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 17:55:43 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/booth_multiplier.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:54 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/booth_multiplier.sv 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 17:55:54 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/booth_multiplier_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:54 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/booth_multiplier_testbench.sv 
# -- Compiling module booth_multiplier_testbench
# 
# Top level modules:
# 	booth_multiplier_testbench
# End time: 17:55:54 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/carry_lookahead_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:54 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/carry_lookahead_adder.sv 
# -- Compiling module carry_lookahead_adder
# 
# Top level modules:
# 	carry_lookahead_adder
# End time: 17:55:54 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/fulladder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:54 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 17:55:54 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.booth_multiplier_testbench
# vsim rtl_work.booth_multiplier_testbench 
# Start time: 17:55:57 on Feb 21,2022
# Loading sv_std.std
# Loading rtl_work.booth_multiplier_testbench
# Loading rtl_work.booth_multiplier
# Loading rtl_work.carry_lookahead_adder
# Loading rtl_work.fulladder
# ** Warning: (vsim-3015) C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/booth_multiplier.sv(46): [PCDPC] - Port size (6) does not match connection size (5) for port 'result'. The port definition is at: C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/carry_lookahead_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /booth_multiplier_testbench/design_instance/adder_inst File: C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/carry_lookahead_adder.sv
add wave -r sim:/booth_multiplier_testbench/design_instance/*
run -all
#  time=280000   Multiplicand= -5   Multiplier= -3   Product=  15   Done=1  Correct Result
# 
#  time=540000   Multiplicand= -8   Multiplier=  4   Product= -32   Done=1  Correct Result
# 
#  time=820000   Multiplicand=  7   Multiplier= -7   Product= -49   Done=1  Correct Result
# 
#  time=1060000   Multiplicand= -8   Multiplier= -8   Product=  64   Done=1  Correct Result
# 
#  time=1320000   Multiplicand= -8   Multiplier=  7   Product= -56   Done=1  Correct Result
# 
#  time=1560000   Multiplicand=  0   Multiplier= -8   Product=   0   Done=1  Correct Result
# 
#  time=1780000   Multiplicand= -8   Multiplier=  0   Product=   0   Done=1  Correct Result
# 
# ** Note: $finish    : C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/booth_multiplier_testbench.sv(190)
#    Time: 2020 ns  Iteration: 0  Instance: /booth_multiplier_testbench
# 1
# Break in Module booth_multiplier_testbench at C:/Repos/ECE-111/HW6/Lab6/booth_multiplier/booth_multiplier_testbench.sv line 190
# End time: 22:31:43 on Feb 21,2022, Elapsed time: 4:35:46
# Errors: 0, Warnings: 1
