                                                  
                      Bella                       
                                                  

Input file: ../../../../Benchmark/7_14_6_80_5325565444973703363261038057536360956.cnf
Statistics file: 7_14_6_80_5325565444973703363261038057536360956__c__1.stat

Timeout: 7200 s
Decision heuristic: variable state aware decaying sum (VSADS)
Hypergraph node weight type: clause length
Recomputing hypergraph cut type: a new hypergraph cut is computed when the current hypergraph cut is empty
Component caching scheme: Cara
Component cache cleaning strategy: Cara
Hypergraph cut caching scheme: none
Hypergraph cut cache cleaning strategy: none

Variable: 4 bytes
Literal: 4 bytes
Clause identifier: 4 bytes

Compilation time: 120.324724 s
Used memory: 1518.550781 MB

Circuit type: nwDNNF
Circuit size: 16794592

Number of edges: 16794592
Number of nodes: 3805907
Number of variables: 653352

literal leaf: 1306704
constant leaf: 2
AND inner node: 1566082
binary OR inner node: 279935
OR inner node: 653184

Statistics: saved


**********************************************************************************************************

The SCRATCHes have been SUCCESSFULLY cleaned...
