// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition"

// DATE "12/30/2010 12:37:49"

// 
// Device: Altera EP1S10F780C6 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Mask (
	data_out,
	out_valid,
	busy,
	data_in,
	clk,
	rst);
output 	[7:0] data_out;
output 	out_valid;
output 	busy;
input 	[7:0] data_in;
input 	clk;
input 	rst;

// Design Ports Information
// data_out[0]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[1]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[2]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[3]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[4]	=>  Location: PIN_J27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[5]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[6]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_valid	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// busy	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_in[0]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_J28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_K13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Mask_v.sdo");
// synopsys translate_on

wire \data[32][0]~regout ;
wire \data[31][0]~regout ;
wire \data[10][0]~regout ;
wire \data[6][0]~regout ;
wire \data[4][0]~regout ;
wire \data[12][0]~regout ;
wire \data[0][0]~regout ;
wire \data[5][0]~regout ;
wire \data[9][0]~regout ;
wire \data[3][0]~regout ;
wire \data[11][0]~regout ;
wire \data[32][1]~regout ;
wire \data[31][1]~regout ;
wire \data[10][1]~regout ;
wire \data[6][1]~regout ;
wire \data[8][1]~regout ;
wire \data[4][1]~regout ;
wire \data[15][1]~regout ;
wire \data[5][1]~regout ;
wire \data[9][1]~regout ;
wire \data[11][1]~regout ;
wire \data[7][1]~regout ;
wire \data[0][1]~regout ;
wire \data[32][2]~regout ;
wire \data[16][2]~regout ;
wire \data[45][2]~regout ;
wire \data[43][2]~regout ;
wire \data[38][2]~regout ;
wire \data[36][2]~regout ;
wire \data[37][2]~regout ;
wire \data[35][2]~regout ;
wire \data[44][2]~regout ;
wire \data[46][2]~regout ;
wire \data[29][2]~regout ;
wire \data[27][2]~regout ;
wire \data[22][2]~regout ;
wire \data[20][2]~regout ;
wire \data[21][2]~regout ;
wire \data[19][2]~regout ;
wire \data[30][2]~regout ;
wire \data[28][2]~regout ;
wire \rst~combout ;
wire \Selector2~0_combout ;
wire \addr[0]~5 ;
wire \addr[0]~5COUT1_20 ;
wire \addr[1]~7 ;
wire \addr[1]~7COUT1_22 ;
wire \addr[2]~11 ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \state.S8~regout ;
wire \state.S0~regout ;
wire \Selector0~0_combout ;
wire \state.S1~regout ;
wire \state.S2~regout ;
wire \addr[3]~13_combout ;
wire \addr[3]~9 ;
wire \addr[3]~9COUT1_24 ;
wire \addr[3]~12_combout ;
wire \addr[4]~1 ;
wire \addr[4]~1COUT1_26 ;
wire \Equal1~0_combout ;
wire \state.S3~regout ;
wire \count4[0]~1_combout ;
wire \Add25~0_combout ;
wire \Add25~1_combout ;
wire \Equal2~0_combout ;
wire \state.S4~regout ;
wire \state.S5~regout ;
wire \state.S6~regout ;
wire \count[0]~1_combout ;
wire \Add1~0_combout ;
wire \Add1~1_combout ;
wire \Equal3~0_combout ;
wire \final[1]~1_combout ;
wire \Add3~1_combout ;
wire \Add3~0_combout ;
wire \Equal5~0_combout ;
wire \state.S7~regout ;
wire \rcount~0_combout ;
wire \read15count~0_combout ;
wire \data_out~13_combout ;
wire \data_out~14_combout ;
wire \read1count[0]~1_combout ;
wire \data_out~15_combout ;
wire \data_out~16_combout ;
wire \data_out~17_combout ;
wire \data_out~18_combout ;
wire \data[31][7]~1_combout ;
wire \Decoder0~2_combout ;
wire \data[47][1]~5_combout ;
wire \data~0 ;
wire \Decoder0~6_combout ;
wire \data[15][5]~15_combout ;
wire \data[15][0]~regout ;
wire \data[32][3]~3_combout ;
wire \Decoder0~5_combout ;
wire \data[0][0]~14_combout ;
wire \data_out~19 ;
wire \data[7][6]~22_combout ;
wire \data[7][0]~regout ;
wire \data_out~20_combout ;
wire \Decoder0~7_combout ;
wire \data[1][6]~19_combout ;
wire \data[1][0]~regout ;
wire \data[5][3]~18_combout ;
wire \data_out~21 ;
wire \data[13][4]~20_combout ;
wire \data[13][0]~regout ;
wire \data[9][4]~17_combout ;
wire \data_out~22 ;
wire \data_out~23_combout ;
wire \data[3][1]~21_combout ;
wire \data_out~24 ;
wire \data[11][0]~16_combout ;
wire \data_out~25 ;
wire \data[0][3]~regout ;
wire \data~25 ;
wire \data_out~6_combout ;
wire \Decoder0~4_combout ;
wire \data[10][7]~8_combout ;
wire \data[10][3]~regout ;
wire \data[2][6]~9_combout ;
wire \data[2][3]~regout ;
wire \data_out~57 ;
wire \data[6][6]~7_combout ;
wire \data[6][3]~regout ;
wire \Mux51~2 ;
wire \data[14][5]~10_combout ;
wire \data[14][3]~regout ;
wire \data_out~58 ;
wire \data_out~7_combout ;
wire \data[8][4]~12_combout ;
wire \data[8][3]~regout ;
wire \data[12][2]~13_combout ;
wire \data[12][3]~regout ;
wire \data_out~59 ;
wire \data[4][4]~11_combout ;
wire \data[4][3]~regout ;
wire \Mux51~7_combout ;
wire \Mux51~8 ;
wire \data_out~3_combout ;
wire \data_out~0_combout ;
wire \Decoder0~1_combout ;
wire \data[32][3]~4_combout ;
wire \data[32][3]~regout ;
wire \Decoder0~8_combout ;
wire \data[33][7]~39_combout ;
wire \data[33][3]~regout ;
wire \Decoder0~9_combout ;
wire \data[34][2]~35_combout ;
wire \data[34][3]~regout ;
wire \data[35][2]~37_combout ;
wire \data[35][3]~regout ;
wire \data[36][7]~33_combout ;
wire \data[36][3]~regout ;
wire \data[37][2]~38_combout ;
wire \data[37][3]~regout ;
wire \data[38][4]~34_combout ;
wire \Mux46~4 ;
wire \Mux46~0 ;
wire \data[44][3]~41_combout ;
wire \Mux46~1 ;
wire \Mux43~0_combout ;
wire \data[38][3]~regout ;
wire \data[39][5]~40_combout ;
wire \data[39][3]~regout ;
wire \Mux43~1_combout ;
wire \Mux46~2_combout ;
wire \data[40][3]~36_combout ;
wire \data[40][3]~regout ;
wire \data[41][3]~32_combout ;
wire \data[41][3]~regout ;
wire \Mux46~6 ;
wire \data[42][6]~42_combout ;
wire \data[42][3]~regout ;
wire \data[43][2]~30_combout ;
wire \data[43][3]~regout ;
wire \data[44][3]~regout ;
wire \data[45][6]~31_combout ;
wire \data[45][3]~regout ;
wire \data[46][3]~43_combout ;
wire \data[46][3]~regout ;
wire \data[47][3]~regout ;
wire \data_out~55 ;
wire \Decoder0~10_combout ;
wire \data[17][4]~53_combout ;
wire \data[17][3]~regout ;
wire \Decoder0~3_combout ;
wire \data[16][3]~6_combout ;
wire \data[16][3]~regout ;
wire \Decoder0~0_combout ;
wire \data[31][7]~2_combout ;
wire \data_out~56 ;
wire \data_out~10_combout ;
wire \data~29 ;
wire \data[17][7]~regout ;
wire \data[16][7]~regout ;
wire \Mux42~4 ;
wire \Mux42~6 ;
wire \Mux42~0 ;
wire \Mux42~1 ;
wire \data[39][7]~regout ;
wire \Mux42~2_combout ;
wire \data[40][7]~regout ;
wire \data[41][7]~regout ;
wire \data[42][7]~regout ;
wire \data[43][7]~regout ;
wire \data[44][7]~regout ;
wire \data[45][7]~regout ;
wire \data[46][7]~regout ;
wire \data[47][7]~regout ;
wire \data_out~111 ;
wire \data[32][7]~regout ;
wire \data[33][7]~regout ;
wire \data[34][7]~regout ;
wire \data[35][7]~regout ;
wire \data[36][7]~regout ;
wire \data[37][7]~regout ;
wire \data[38][7]~regout ;
wire \Mux11~4 ;
wire \Mux11~5 ;
wire \Mux11~6 ;
wire \Mux11~8_combout ;
wire \Mux11~7 ;
wire \Mux11~9_combout ;
wire \Mux11~1 ;
wire \Mux11~3 ;
wire \Mux11~0 ;
wire \Mux11~2 ;
wire \Mux11~10_combout ;
wire \Mux11~11_combout ;
wire \Mux11~12_combout ;
wire \Add19~0_combout ;
wire \Add19~1_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux15~2_combout ;
wire \Mux15~3_combout ;
wire \Mux15~4_combout ;
wire \data~28 ;
wire \data[47][6]~regout ;
wire \data[32][6]~regout ;
wire \data[33][6]~regout ;
wire \data[34][6]~regout ;
wire \data[35][6]~regout ;
wire \Mux43~2 ;
wire \Mux43~8 ;
wire \data[36][6]~regout ;
wire \data[37][6]~regout ;
wire \data[38][6]~regout ;
wire \data[39][6]~regout ;
wire \data[40][6]~regout ;
wire \data[41][6]~regout ;
wire \data[42][6]~regout ;
wire \data[43][6]~regout ;
wire \data[44][6]~regout ;
wire \data[45][6]~regout ;
wire \Mux43~6 ;
wire \data[46][6]~regout ;
wire \Mux12~7 ;
wire \Mux12~4 ;
wire \Mux12~6 ;
wire \Mux12~5 ;
wire \Mux12~8_combout ;
wire \Mux12~9_combout ;
wire \Mux12~1 ;
wire \Mux12~2 ;
wire \Mux12~0 ;
wire \Mux12~10_combout ;
wire \Mux12~3 ;
wire \Mux12~11_combout ;
wire \Mux12~12_combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \Mux16~4_combout ;
wire \data~27 ;
wire \Mux44~4 ;
wire \Mux44~0 ;
wire \Mux44~1 ;
wire \data[39][5]~regout ;
wire \Mux44~2_combout ;
wire \data[40][5]~regout ;
wire \data[41][5]~regout ;
wire \Mux44~6 ;
wire \data[42][5]~regout ;
wire \data[43][5]~regout ;
wire \data[44][5]~regout ;
wire \data[45][5]~regout ;
wire \data[46][5]~regout ;
wire \data[47][5]~regout ;
wire \data_out~83 ;
wire \data[17][5]~regout ;
wire \data[16][5]~regout ;
wire \data[32][5]~regout ;
wire \data[33][5]~regout ;
wire \data[34][5]~regout ;
wire \data[35][5]~regout ;
wire \data[36][5]~regout ;
wire \data[37][5]~regout ;
wire \data[38][5]~regout ;
wire \Mux13~4 ;
wire \Mux13~7 ;
wire \Mux13~6 ;
wire \Mux13~5 ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \Mux13~1 ;
wire \Mux13~2 ;
wire \Mux17~0_combout ;
wire \Mux13~0 ;
wire \Mux13~3 ;
wire \Mux17~1_combout ;
wire \Mux17~4_combout ;
wire \Mux13~8_combout ;
wire \Mux13~9_combout ;
wire \Mux13~10_combout ;
wire \Mux13~11_combout ;
wire \Mux13~12_combout ;
wire \data~26 ;
wire \data[43][4]~regout ;
wire \Mux45~0 ;
wire \data[44][4]~regout ;
wire \data[45][4]~regout ;
wire \Mux45~4 ;
wire \data[46][4]~regout ;
wire \data[47][4]~regout ;
wire \data[32][4]~regout ;
wire \data[33][4]~regout ;
wire \data[34][4]~regout ;
wire \data[35][4]~regout ;
wire \data[36][4]~regout ;
wire \data[37][4]~regout ;
wire \data[38][4]~regout ;
wire \data[39][4]~regout ;
wire \data[40][4]~regout ;
wire \data[41][4]~regout ;
wire \Mux45~6 ;
wire \data[42][4]~regout ;
wire \Mux18~7 ;
wire \Mux18~8 ;
wire \Mux18~9_combout ;
wire \Mux18~10 ;
wire \Mux18~6 ;
wire \Mux18~11_combout ;
wire \Mux18~1 ;
wire \Mux18~2 ;
wire \Mux18~3_combout ;
wire \Mux18~4 ;
wire \Mux18~0 ;
wire \Mux18~5_combout ;
wire \Mux18~12_combout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Mux14~4_combout ;
wire \Add20~2 ;
wire \Add20~2COUT1_31 ;
wire \Add20~7 ;
wire \Add20~7COUT1_33 ;
wire \Add20~12 ;
wire \Add20~12COUT1_35 ;
wire \Add20~15_combout ;
wire \Add19~2_combout ;
wire \data[31][7]~regout ;
wire \data[29][2]~45_combout ;
wire \data[29][7]~regout ;
wire \data[28][2]~55_combout ;
wire \data[28][7]~regout ;
wire \data[25][3]~46_combout ;
wire \Mux3~4 ;
wire \Decoder0~11_combout ;
wire \data[26][5]~57_combout ;
wire \data[26][7]~regout ;
wire \data[27][5]~44_combout ;
wire \data[27][7]~regout ;
wire \data[19][5]~51_combout ;
wire \data[19][7]~regout ;
wire \data[18][4]~49_combout ;
wire \data[18][7]~regout ;
wire \Mux3~2 ;
wire \data[20][6]~47_combout ;
wire \data[20][7]~regout ;
wire \data[21][3]~52_combout ;
wire \data[21][7]~regout ;
wire \Mux3~0 ;
wire \data[23][7]~54_combout ;
wire \data[23][7]~regout ;
wire \data[22][6]~48_combout ;
wire \data[22][7]~regout ;
wire \data[30][7]~56_combout ;
wire \data[30][7]~regout ;
wire \Mux19~15_combout ;
wire \Mux19~13 ;
wire \Mux19~14 ;
wire \Mux23~7_combout ;
wire \Mux19~12 ;
wire \Mux23~8_combout ;
wire \data[25][7]~regout ;
wire \data[0][7]~regout ;
wire \Mux3~7 ;
wire \data[24][4]~50_combout ;
wire \data[24][7]~regout ;
wire \Mux19~8_combout ;
wire \Mux19~9 ;
wire \Mux19~10 ;
wire \Mux23~5_combout ;
wire \Mux19~11 ;
wire \Mux23~6_combout ;
wire \Mux23~9_combout ;
wire \data[1][7]~regout ;
wire \data[5][7]~regout ;
wire \data[13][7]~regout ;
wire \data_out~120 ;
wire \data[9][7]~regout ;
wire \Mux47~4 ;
wire \data[3][7]~regout ;
wire \data[11][7]~regout ;
wire \data[2][7]~regout ;
wire \data[10][7]~regout ;
wire \Mux19~5_combout ;
wire \Mux19~6_combout ;
wire \Mux23~2_combout ;
wire \data_out~113 ;
wire \data[6][7]~regout ;
wire \data[14][7]~regout ;
wire \data_out~112 ;
wire \data_out~114 ;
wire \data_out~115 ;
wire \data[4][7]~regout ;
wire \Mux47~0 ;
wire \data[12][7]~regout ;
wire \Mux19~3_combout ;
wire \Mux19~2_combout ;
wire \data[8][7]~regout ;
wire \Mux19~0_combout ;
wire \Mux27~2_combout ;
wire \Mux19~1_combout ;
wire \Mux27~3_combout ;
wire \Mux27~0_combout ;
wire \data_out~121 ;
wire \data_out~122 ;
wire \data[7][7]~regout ;
wire \Mux19~4_combout ;
wire \Mux27~1_combout ;
wire \Mux27~4_combout ;
wire \data[1][6]~regout ;
wire \data[5][6]~regout ;
wire \data_out~101 ;
wire \data[2][6]~regout ;
wire \data_out~99 ;
wire \data[6][6]~regout ;
wire \Mux48~2 ;
wire \data[10][6]~regout ;
wire \data[14][6]~regout ;
wire \data_out~100 ;
wire \data[12][6]~regout ;
wire \Mux48~7_combout ;
wire \data[7][6]~regout ;
wire \Mux48~4 ;
wire \data_out~106 ;
wire \data[9][6]~regout ;
wire \data[13][6]~regout ;
wire \data_out~107 ;
wire \data_out~108 ;
wire \data[11][6]~regout ;
wire \data[3][6]~regout ;
wire \Mux48~0_combout ;
wire \data[15][6]~regout ;
wire \data[0][6]~regout ;
wire \data[8][6]~regout ;
wire \data[4][6]~regout ;
wire \Mux20~1_combout ;
wire \Mux20~2_combout ;
wire \Mux20~0_combout ;
wire \Mux28~2_combout ;
wire \Mux20~3_combout ;
wire \Mux28~3_combout ;
wire \Mux20~6_combout ;
wire \Mux20~5_combout ;
wire \Mux28~0_combout ;
wire \Mux20~7_combout ;
wire \Mux20~4 ;
wire \Mux28~1_combout ;
wire \Mux28~4_combout ;
wire \Mux24~0_combout ;
wire \Mux24~1_combout ;
wire \Mux24~2_combout ;
wire \Mux24~3_combout ;
wire \Mux24~4_combout ;
wire \data[5][5]~regout ;
wire \data[1][5]~regout ;
wire \data_out~92 ;
wire \data[9][5]~regout ;
wire \data[13][5]~regout ;
wire \data[14][5]~regout ;
wire \data_out~85 ;
wire \data[6][5]~regout ;
wire \data[2][5]~regout ;
wire \data[10][5]~regout ;
wire \Mux49~7 ;
wire \data[0][5]~regout ;
wire \data[12][5]~regout ;
wire \Mux21~3_combout ;
wire \data_out~86 ;
wire \data[8][5]~regout ;
wire \Mux21~0_combout ;
wire \data_out~87 ;
wire \data[4][5]~regout ;
wire \Mux21~1_combout ;
wire \Mux21~2_combout ;
wire \Mux25~0_combout ;
wire \Mux25~1_combout ;
wire \data_out~84 ;
wire \Add20~10_combout ;
wire \data[31][6]~regout ;
wire \data_out~97 ;
wire \data[16][6]~regout ;
wire \data[17][6]~regout ;
wire \data[21][6]~regout ;
wire \Mux20~9 ;
wire \data[20][6]~regout ;
wire \Mux4~7 ;
wire \data[28][6]~regout ;
wire \Mux20~11 ;
wire \Mux20~10 ;
wire \data[24][6]~regout ;
wire \Mux4~4 ;
wire \data[29][6]~regout ;
wire \data[25][6]~regout ;
wire \Mux20~8_combout ;
wire \Mux20~18_combout ;
wire \Mux20~19_combout ;
wire \data[18][6]~regout ;
wire \Mux4~2 ;
wire \data[30][6]~regout ;
wire \data[26][6]~regout ;
wire \data[19][6]~regout ;
wire \Mux4~0 ;
wire \data[27][6]~regout ;
wire \Mux20~13_combout ;
wire \Mux20~14 ;
wire \Mux20~16_combout ;
wire \Mux20~15 ;
wire \data[22][6]~regout ;
wire \data[23][6]~regout ;
wire \Mux20~12_combout ;
wire \Mux20~17_combout ;
wire \Mux20~20_combout ;
wire \Mux24~7_combout ;
wire \Mux24~8_combout ;
wire \Mux24~5_combout ;
wire \Mux24~6_combout ;
wire \Mux24~9_combout ;
wire \Mux24~10_combout ;
wire \data[24][5]~regout ;
wire \data[25][5]~regout ;
wire \Mux5~0 ;
wire \data[31][5]~regout ;
wire \data[27][5]~regout ;
wire \Mux21~13 ;
wire \data[18][5]~regout ;
wire \data[22][5]~regout ;
wire \data[23][5]~regout ;
wire \Mux5~4 ;
wire \data[19][5]~regout ;
wire \Mux21~14 ;
wire \Mux25~7_combout ;
wire \data[26][5]~regout ;
wire \data[30][5]~regout ;
wire \Mux21~15_combout ;
wire \Mux21~12 ;
wire \Mux25~8_combout ;
wire \data[29][5]~regout ;
wire \Mux5~7 ;
wire \data[28][5]~regout ;
wire \Mux21~11_combout ;
wire \Mux21~8 ;
wire \Mux21~10 ;
wire \Mux5~2 ;
wire \data[20][5]~regout ;
wire \data[21][5]~regout ;
wire \Mux21~9_combout ;
wire \Mux25~5_combout ;
wire \Mux25~6_combout ;
wire \Mux25~9_combout ;
wire \Mux25~10_combout ;
wire \Mux21~18_combout ;
wire \Mux21~19_combout ;
wire \Mux21~16_combout ;
wire \Mux21~17_combout ;
wire \Mux21~20_combout ;
wire \data[26][4]~regout ;
wire \data[27][4]~regout ;
wire \data[31][4]~regout ;
wire \data_out~69 ;
wire \data[16][4]~regout ;
wire \data[17][4]~regout ;
wire \Mux6~4 ;
wire \data[19][4]~regout ;
wire \data[18][4]~regout ;
wire \Mux6~2 ;
wire \data[28][4]~regout ;
wire \data[20][4]~regout ;
wire \data[21][4]~regout ;
wire \data[29][4]~regout ;
wire \Mux22~11 ;
wire \data[25][4]~regout ;
wire \data[14][4]~regout ;
wire \data[10][4]~regout ;
wire \data[2][4]~regout ;
wire \data_out~71 ;
wire \data[6][4]~regout ;
wire \data[7][4]~regout ;
wire \data_out~78 ;
wire \data[13][4]~regout ;
wire \data[9][4]~regout ;
wire \data[1][4]~regout ;
wire \data[5][4]~regout ;
wire \Mux50~0 ;
wire \data[15][4]~regout ;
wire \data[0][4]~regout ;
wire \Mux6~0 ;
wire \data[23][4]~regout ;
wire \data[22][4]~regout ;
wire \Mux6~7 ;
wire \data[24][4]~regout ;
wire \Mux22~8_combout ;
wire \Mux22~10 ;
wire \Mux22~18_combout ;
wire \Mux22~9 ;
wire \Mux22~19_combout ;
wire \data[30][4]~regout ;
wire \Mux22~15_combout ;
wire \Mux22~14 ;
wire \Mux22~13 ;
wire \Mux22~16_combout ;
wire \Mux22~12 ;
wire \Mux22~17_combout ;
wire \Mux22~20_combout ;
wire \Mux26~5_combout ;
wire \Mux26~6_combout ;
wire \Mux26~7_combout ;
wire \Mux26~8_combout ;
wire \Mux26~9_combout ;
wire \Mux50~7 ;
wire \data[8][4]~regout ;
wire \data[4][4]~regout ;
wire \Mux22~1_combout ;
wire \Mux22~2_combout ;
wire \Mux26~0_combout ;
wire \Mux22~0_combout ;
wire \data_out~73 ;
wire \data_out~72 ;
wire \data[12][4]~regout ;
wire \Mux22~3_combout ;
wire \Mux26~1_combout ;
wire \data_out~79 ;
wire \data_out~80 ;
wire \data[11][4]~regout ;
wire \Mux22~5_combout ;
wire \data[3][4]~regout ;
wire \Mux22~6_combout ;
wire \Mux26~2_combout ;
wire \Mux22~7_combout ;
wire \Mux22~4 ;
wire \Mux26~3_combout ;
wire \Mux26~4_combout ;
wire \Mux26~10_combout ;
wire \Add21~2 ;
wire \Add21~2COUT1_31 ;
wire \Add21~7 ;
wire \Add21~7COUT1_33 ;
wire \Add21~10_combout ;
wire \Add20~5_combout ;
wire \Add21~5_combout ;
wire \Add20~0_combout ;
wire \Add21~0_combout ;
wire \Add22~2 ;
wire \Add22~2COUT1_36 ;
wire \Add22~7 ;
wire \Add22~7COUT1_38 ;
wire \Add22~12 ;
wire \Add22~12COUT1_40 ;
wire \Add22~17 ;
wire \Add20~17 ;
wire \Add20~17COUT1_37 ;
wire \Add20~20_combout ;
wire \Mux19~18_combout ;
wire \Mux19~19_combout ;
wire \Mux19~16_combout ;
wire \Mux19~17_combout ;
wire \Mux19~20_combout ;
wire \Add21~12 ;
wire \Add21~12COUT1_35 ;
wire \Add21~17 ;
wire \Add21~17COUT1_37 ;
wire \Add21~20_combout ;
wire \Add22~22 ;
wire \Add22~22COUT1_42 ;
wire \Add22~25_combout ;
wire \Mux49~4 ;
wire \data_out~93 ;
wire \data_out~94 ;
wire \data[7][5]~regout ;
wire \data[3][5]~regout ;
wire \data[11][5]~regout ;
wire \Mux21~5_combout ;
wire \Mux21~6_combout ;
wire \Mux29~0_combout ;
wire \Mux21~4_combout ;
wire \Mux29~1_combout ;
wire \Mux29~2_combout ;
wire \Mux29~3_combout ;
wire \Mux29~4_combout ;
wire \Mux30~2_combout ;
wire \Mux30~3_combout ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \Mux30~4_combout ;
wire \data_out~64 ;
wire \Mux51~4 ;
wire \data[13][3]~regout ;
wire \data[9][3]~regout ;
wire \data[1][3]~regout ;
wire \data[5][3]~regout ;
wire \Mux0~1_combout ;
wire \Mux0~2_combout ;
wire \Mux1~0_combout ;
wire \Mux0~0_combout ;
wire \Mux0~3_combout ;
wire \Mux1~1_combout ;
wire \data_out~65 ;
wire \data_out~66 ;
wire \data[7][3]~regout ;
wire \data[3][3]~regout ;
wire \Mux0~6_combout ;
wire \data[11][3]~regout ;
wire \Mux0~5_combout ;
wire \Mux1~2_combout ;
wire \Mux0~7_combout ;
wire \Mux0~4_combout ;
wire \Mux1~3_combout ;
wire \Mux1~4_combout ;
wire \Mux31~0_combout ;
wire \Mux31~1_combout ;
wire \Mux31~2_combout ;
wire \Mux31~3_combout ;
wire \Mux31~4_combout ;
wire \Add23~2 ;
wire \Add23~2COUT1_36 ;
wire \Add23~7 ;
wire \Add23~7COUT1_38 ;
wire \Add23~12 ;
wire \Add23~12COUT1_40 ;
wire \Add23~17 ;
wire \Add23~22 ;
wire \Add23~22COUT1_42 ;
wire \Add23~25_combout ;
wire \Add23~15_combout ;
wire \Add22~10_combout ;
wire \Add23~10_combout ;
wire \Add22~5_combout ;
wire \Add23~5_combout ;
wire \Add22~0_combout ;
wire \Add23~0_combout ;
wire \Add24~2 ;
wire \Add24~2COUT1_42 ;
wire \Add24~7 ;
wire \Add24~7COUT1_44 ;
wire \Add24~12 ;
wire \Add24~12COUT1_46 ;
wire \Add24~17 ;
wire \Add23~20_combout ;
wire \Add22~20_combout ;
wire \Add24~22 ;
wire \Add24~22COUT1_48 ;
wire \Add24~25_combout ;
wire \Add11~2 ;
wire \Add11~2COUT1_31 ;
wire \Add11~7COUT1_33 ;
wire \Add11~12COUT1_35 ;
wire \Add11~15_combout ;
wire \Add11~10_combout ;
wire \Add11~5_combout ;
wire \Add11~0_combout ;
wire \Add4~2 ;
wire \Add4~2COUT1_36 ;
wire \Add4~7 ;
wire \Add4~7COUT1_38 ;
wire \Add4~12 ;
wire \Add4~12COUT1_40 ;
wire \Add4~17 ;
wire \Add4~22 ;
wire \Add4~22COUT1_42 ;
wire \Add4~25_combout ;
wire \Add4~15_combout ;
wire \Add4~10_combout ;
wire \Add4~5_combout ;
wire \Add4~0_combout ;
wire \Add5~2 ;
wire \Add5~2COUT1_36 ;
wire \Add5~7 ;
wire \Add5~7COUT1_38 ;
wire \Add5~12 ;
wire \Add5~12COUT1_40 ;
wire \Add5~17 ;
wire \Add4~20_combout ;
wire \Add5~22 ;
wire \Add5~22COUT1_42 ;
wire \Add5~25_combout ;
wire \Mux48~1 ;
wire \Mux48~8 ;
wire \Mux48~5 ;
wire \Mux48~3 ;
wire \Mux48~6_combout ;
wire \Mux48~9_combout ;
wire \Mux49~0 ;
wire \Mux49~1_combout ;
wire \Mux49~5 ;
wire \Mux49~2 ;
wire \Mux49~3_combout ;
wire \Mux49~6_combout ;
wire \Mux49~8 ;
wire \Mux49~9_combout ;
wire \Mux50~1 ;
wire \Mux50~2 ;
wire \Mux50~3_combout ;
wire \Mux50~4 ;
wire \Mux50~5_combout ;
wire \Mux50~6_combout ;
wire \Mux50~8 ;
wire \Mux50~9_combout ;
wire \data[21][3]~regout ;
wire \data[24][3]~regout ;
wire \data[22][3]~regout ;
wire \data[23][3]~regout ;
wire \Mux7~4 ;
wire \data[19][3]~regout ;
wire \data[18][3]~regout ;
wire \Mux7~2 ;
wire \data[20][3]~regout ;
wire \Mux0~9_combout ;
wire \data[25][3]~regout ;
wire \data[29][3]~regout ;
wire \data[31][3]~regout ;
wire \Mux7~0 ;
wire \data[27][3]~regout ;
wire \data[26][3]~regout ;
wire \Mux7~7 ;
wire \data[28][3]~regout ;
wire \Mux0~11_combout ;
wire \Mux0~8 ;
wire \Mux0~10 ;
wire \Mux0~18_combout ;
wire \Mux0~19_combout ;
wire \Mux0~12 ;
wire \data[30][3]~regout ;
wire \Mux0~15_combout ;
wire \Mux0~13 ;
wire \Mux0~14 ;
wire \Mux0~16_combout ;
wire \Mux0~17_combout ;
wire \Mux0~20_combout ;
wire \Add6~2 ;
wire \Add6~2COUT1_36 ;
wire \Add6~7 ;
wire \Add6~7COUT1_38 ;
wire \Add6~12 ;
wire \Add6~12COUT1_40 ;
wire \Add6~17 ;
wire \Mux47~5 ;
wire \Mux47~2 ;
wire \Mux47~3_combout ;
wire \Mux47~6_combout ;
wire \Mux47~7 ;
wire \Mux47~8_combout ;
wire \Mux47~1 ;
wire \Mux47~9_combout ;
wire \Add6~22 ;
wire \Add6~22COUT1_42 ;
wire \Add6~25_combout ;
wire \Add6~15_combout ;
wire \Add5~15_combout ;
wire \Add6~10_combout ;
wire \Add5~10_combout ;
wire \Add5~5_combout ;
wire \Add6~5_combout ;
wire \Add6~0_combout ;
wire \Add5~0_combout ;
wire \Add7~2 ;
wire \Add7~2COUT1_42 ;
wire \Add7~7 ;
wire \Add7~7COUT1_44 ;
wire \Add7~12 ;
wire \Add7~12COUT1_46 ;
wire \Add7~17 ;
wire \Add6~20_combout ;
wire \Add5~20_combout ;
wire \Add7~22 ;
wire \Add7~22COUT1_48 ;
wire \Add7~25_combout ;
wire \Add16~40_combout ;
wire \Add12~2 ;
wire \Add12~2COUT1_36 ;
wire \Add12~7 ;
wire \Add12~7COUT1_38 ;
wire \Add12~12 ;
wire \Add12~12COUT1_40 ;
wire \Add12~17 ;
wire \Add12~22 ;
wire \Add12~22COUT1_42 ;
wire \Add12~25_combout ;
wire \Add12~15_combout ;
wire \Add12~10_combout ;
wire \Add12~5_combout ;
wire \Add12~0_combout ;
wire \Add13~2 ;
wire \Add13~2COUT1_36 ;
wire \Add13~7 ;
wire \Add13~7COUT1_38 ;
wire \Add13~12 ;
wire \Add13~12COUT1_40 ;
wire \Add13~17 ;
wire \Add13~22 ;
wire \Add13~22COUT1_42 ;
wire \Add13~25_combout ;
wire \Add13~15_combout ;
wire \Add13~10_combout ;
wire \Add13~5_combout ;
wire \Add13~0_combout ;
wire \Add14~2 ;
wire \Add14~2COUT1_42 ;
wire \Add14~7 ;
wire \Add14~7COUT1_44 ;
wire \Add14~12 ;
wire \Add14~12COUT1_46 ;
wire \Add14~17 ;
wire \Add14~22 ;
wire \Add14~22COUT1_48 ;
wire \Add14~25_combout ;
wire \Mux4~1 ;
wire \Mux4~3 ;
wire \Mux4~5 ;
wire \Mux4~6_combout ;
wire \Mux4~8 ;
wire \Mux4~9_combout ;
wire \Mux5~8 ;
wire \Mux5~5 ;
wire \Mux5~3 ;
wire \Mux5~6_combout ;
wire \Mux5~1 ;
wire \Mux5~9_combout ;
wire \Mux6~5 ;
wire \Mux6~3 ;
wire \Mux6~6_combout ;
wire \Mux6~8 ;
wire \Mux6~1 ;
wire \Mux6~9_combout ;
wire \Mux8~1 ;
wire \Mux8~2 ;
wire \Mux8~0 ;
wire \Mux8~10_combout ;
wire \Mux8~3 ;
wire \Mux8~11_combout ;
wire \Mux8~5 ;
wire \Mux8~6 ;
wire \Mux8~8_combout ;
wire \Mux8~4 ;
wire \Mux8~7 ;
wire \Mux8~9_combout ;
wire \Mux8~12_combout ;
wire \Mux7~8 ;
wire \Mux7~1 ;
wire \Mux7~5 ;
wire \Mux7~3 ;
wire \Mux7~6_combout ;
wire \Mux7~9_combout ;
wire \Add15~2 ;
wire \Add15~2COUT1_36 ;
wire \Add15~7 ;
wire \Add15~7COUT1_38 ;
wire \Add15~12 ;
wire \Add15~12COUT1_40 ;
wire \Add15~17 ;
wire \Mux3~8 ;
wire \Mux3~1 ;
wire \Mux3~5 ;
wire \Mux3~3 ;
wire \Mux3~6_combout ;
wire \Mux3~9_combout ;
wire \Add15~22 ;
wire \Add15~22COUT1_42 ;
wire \Add15~25_combout ;
wire \Add16~35_combout ;
wire \Add16~41_combout ;
wire \Mux42~3 ;
wire \Mux42~7 ;
wire \Mux42~5 ;
wire \Mux42~8_combout ;
wire \Mux42~9_combout ;
wire \Mux44~3 ;
wire \Mux44~5 ;
wire \Mux44~7 ;
wire \Mux44~8_combout ;
wire \Mux44~9_combout ;
wire \Mux45~2 ;
wire \Mux45~1 ;
wire \Mux45~3_combout ;
wire \Mux45~5 ;
wire \Mux45~7 ;
wire \Mux45~8_combout ;
wire \Mux45~9_combout ;
wire \Mux46~7 ;
wire \Mux46~5 ;
wire \Mux46~8_combout ;
wire \Mux46~3 ;
wire \Mux46~9_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux9~4_combout ;
wire \data~24 ;
wire \data[42][2]~regout ;
wire \Mux10~7 ;
wire \Mux10~8 ;
wire \data[41][2]~regout ;
wire \Mux10~0 ;
wire \data[47][2]~regout ;
wire \Mux10~1 ;
wire \data[33][2]~regout ;
wire \Mux10~4 ;
wire \data[39][2]~regout ;
wire \Mux10~5 ;
wire \data[34][2]~regout ;
wire \Mux10~2 ;
wire \data[40][2]~regout ;
wire \Mux10~3 ;
wire \Mux10~6_combout ;
wire \Mux10~9_combout ;
wire \Add17~2 ;
wire \Add17~2COUT1_56 ;
wire \Add17~9 ;
wire \Add17~9COUT1_58 ;
wire \Add17~16 ;
wire \Add17~16COUT1_60 ;
wire \Add17~23 ;
wire \Mux43~4 ;
wire \Mux43~3 ;
wire \Mux43~5_combout ;
wire \Mux43~7 ;
wire \Mux43~9 ;
wire \Mux43~10_combout ;
wire \Mux43~11_combout ;
wire \Add17~30 ;
wire \Add17~30COUT1_62 ;
wire \Add17~35_combout ;
wire \Add26~2 ;
wire \Add26~2COUT1_36 ;
wire \Add26~7 ;
wire \Add26~7COUT1_38 ;
wire \Add26~12 ;
wire \Add26~12COUT1_40 ;
wire \Add26~17 ;
wire \Add26~22 ;
wire \Add26~22COUT1_42 ;
wire \Add26~25_combout ;
wire \Add26~15_combout ;
wire \Add26~10_combout ;
wire \Add26~5_combout ;
wire \data[2][2]~regout ;
wire \data[10][2]~regout ;
wire \data[14][2]~regout ;
wire \data_out~43 ;
wire \data[6][2]~regout ;
wire \Mux52~2 ;
wire \data[8][2]~regout ;
wire \data[4][2]~regout ;
wire \Mux52~3 ;
wire \data[1][2]~regout ;
wire \data[5][2]~regout ;
wire \Mux52~4 ;
wire \data_out~50 ;
wire \data[9][2]~regout ;
wire \data[13][2]~regout ;
wire \data_out~51 ;
wire \data[3][2]~regout ;
wire \Mux52~5 ;
wire \Mux52~6_combout ;
wire \data_out~44 ;
wire \data_out~45 ;
wire \data[12][2]~regout ;
wire \Mux52~7 ;
wire \data[7][2]~regout ;
wire \data_out~52 ;
wire \data[11][2]~regout ;
wire \Mux52~0 ;
wire \data[15][2]~regout ;
wire \data[0][2]~regout ;
wire \Mux52~8_combout ;
wire \Mux52~1 ;
wire \Mux52~9_combout ;
wire \Add26~0_combout ;
wire \Add27~2 ;
wire \Add27~2COUT1_42 ;
wire \Add27~7 ;
wire \Add27~7COUT1_44 ;
wire \Add27~12 ;
wire \Add27~12COUT1_46 ;
wire \Add27~17 ;
wire \Add26~20_combout ;
wire \Add27~22 ;
wire \Add27~22COUT1_48 ;
wire \Add27~25_combout ;
wire \Mux1~7_combout ;
wire \Mux1~8_combout ;
wire \Mux1~5_combout ;
wire \Mux1~6_combout ;
wire \Mux1~9_combout ;
wire \Mux1~10_combout ;
wire \Add8~2 ;
wire \Add8~2COUT1_36 ;
wire \Add8~7 ;
wire \Add8~7COUT1_38 ;
wire \Add8~12 ;
wire \Add8~12COUT1_40 ;
wire \Add8~17 ;
wire \Add8~22 ;
wire \Add8~22COUT1_42 ;
wire \Add8~25_combout ;
wire \Add8~15_combout ;
wire \Add8~10_combout ;
wire \Add8~5_combout ;
wire \Add8~0_combout ;
wire \data[25][2]~regout ;
wire \Mux2~0 ;
wire \data[31][2]~regout ;
wire \Mux2~1 ;
wire \data[26][2]~regout ;
wire \Mux2~7 ;
wire \Mux2~8 ;
wire \data[17][2]~regout ;
wire \Mux2~4 ;
wire \data[23][2]~regout ;
wire \Mux2~5 ;
wire \data[24][2]~regout ;
wire \data[18][2]~regout ;
wire \Mux2~2 ;
wire \Mux2~3 ;
wire \Mux2~6_combout ;
wire \Mux2~9_combout ;
wire \Add9~2 ;
wire \Add9~2COUT1_42 ;
wire \Add9~7 ;
wire \Add9~7COUT1_44 ;
wire \Add9~12 ;
wire \Add9~12COUT1_46 ;
wire \Add9~17 ;
wire \Add8~20_combout ;
wire \Add9~22 ;
wire \Add9~22COUT1_48 ;
wire \Add9~25_combout ;
wire \Add17~40_combout ;
wire \Add17~41_combout ;
wire \Add24~20_combout ;
wire \Add7~20_combout ;
wire \Add16~33_combout ;
wire \Add15~20_combout ;
wire \Add14~15_combout ;
wire \Add15~15_combout ;
wire \Add14~10_combout ;
wire \Add15~10_combout ;
wire \Add14~5_combout ;
wire \Add15~5_combout ;
wire \Add15~0_combout ;
wire \Add16~2 ;
wire \Add16~2COUT1_63 ;
wire \Add16~9 ;
wire \Add16~9COUT1_65 ;
wire \Add16~16 ;
wire \Add16~16COUT1_67 ;
wire \Add16~23 ;
wire \Add16~23COUT1_69 ;
wire \Add16~28_combout ;
wire \Add16~34_combout ;
wire \Add17~28_combout ;
wire \Add27~20_combout ;
wire \Add9~20_combout ;
wire \Add17~33_combout ;
wire \Add17~34_combout ;
wire \Add17~21_combout ;
wire \Add9~15_combout ;
wire \Add27~15_combout ;
wire \Add17~26_combout ;
wire \Add17~27_combout ;
wire \Add16~14_combout ;
wire \Add24~10_combout ;
wire \Add7~10_combout ;
wire \Add16~19_combout ;
wire \Add16~20_combout ;
wire \Add17~14_combout ;
wire \Add9~10_combout ;
wire \Add27~10_combout ;
wire \Add17~19_combout ;
wire \Add17~20_combout ;
wire \Add7~5_combout ;
wire \Add24~5_combout ;
wire \Add16~12_combout ;
wire \Add16~7_combout ;
wire \Add16~13_combout ;
wire \Add17~7_combout ;
wire \Add9~5_combout ;
wire \Add27~5_combout ;
wire \Add17~12_combout ;
wire \Add17~13_combout ;
wire \Add27~0_combout ;
wire \Add9~0_combout ;
wire \Add17~5_combout ;
wire \Add17~0_combout ;
wire \Add17~6_combout ;
wire \Add10~3 ;
wire \Add10~3COUT1_57 ;
wire \Add10~9 ;
wire \Add10~9COUT1_59 ;
wire \Add10~15 ;
wire \Add10~15COUT1_61 ;
wire \Add10~21 ;
wire \Add10~21COUT1_63 ;
wire \Add10~27 ;
wire \Add10~31_combout ;
wire \Add10~36_combout ;
wire \data_out~88 ;
wire \data_out~89_combout ;
wire \data_out~90_combout ;
wire \data[15][5]~regout ;
wire \Mux21~7_combout ;
wire \Mux25~2_combout ;
wire \Mux25~3_combout ;
wire \Mux25~4_combout ;
wire \Add11~7 ;
wire \Add11~12 ;
wire \Add11~17 ;
wire \Add11~17COUT1_37 ;
wire \Add11~20_combout ;
wire \Add12~20_combout ;
wire \Add13~20_combout ;
wire \Add14~20_combout ;
wire \Add16~30 ;
wire \Add14~27 ;
wire \Add14~27COUT1_50 ;
wire \Add14~30_combout ;
wire \Add16~37 ;
wire \Add16~37COUT1_71 ;
wire \Add16~44 ;
wire \Add16~44COUT1_73 ;
wire \Add16~49_combout ;
wire \Add16~54_combout ;
wire \Add16~42_combout ;
wire \Add24~27 ;
wire \Add24~27COUT1_50 ;
wire \Add24~30_combout ;
wire \Add7~27 ;
wire \Add7~27COUT1_50 ;
wire \Add7~30_combout ;
wire \Add16~47_combout ;
wire \Add16~48_combout ;
wire \Add17~37 ;
wire \Add17~37COUT1_64 ;
wire \Add17~42_combout ;
wire \Add27~27 ;
wire \Add27~27COUT1_50 ;
wire \Add27~30_combout ;
wire \Add9~27 ;
wire \Add9~27COUT1_50 ;
wire \Add9~30_combout ;
wire \Add17~47_combout ;
wire \Add17~48_combout ;
wire \Add10~33 ;
wire \Add10~33COUT1_65 ;
wire \Add10~39 ;
wire \Add10~39COUT1_67 ;
wire \Add10~43_combout ;
wire \Add10~48_combout ;
wire \data_out~116 ;
wire \data_out~117_combout ;
wire \data_out~118_combout ;
wire \data[15][7]~regout ;
wire \Mux19~7_combout ;
wire \Mux23~3_combout ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \Mux23~4_combout ;
wire \Mux23~10_combout ;
wire \Add21~15_combout ;
wire \Add22~15_combout ;
wire \Add24~15_combout ;
wire \Add7~15_combout ;
wire \Add16~26_combout ;
wire \Add16~21_combout ;
wire \Add16~27_combout ;
wire \Add10~19_combout ;
wire \Add10~24_combout ;
wire \data_out~60 ;
wire \data_out~61_combout ;
wire \data_out~62_combout ;
wire \data[15][3]~regout ;
wire \Mux51~0 ;
wire \Mux51~1_combout ;
wire \Mux51~5 ;
wire \Mux51~3 ;
wire \Mux51~6_combout ;
wire \Mux51~9_combout ;
wire \Add14~0_combout ;
wire \Add16~0_combout ;
wire \Add7~0_combout ;
wire \Add24~0_combout ;
wire \Add16~5_combout ;
wire \Add16~6_combout ;
wire \Add10~1_combout ;
wire \Add10~6_combout ;
wire \data[2][0]~regout ;
wire \data_out~4 ;
wire \data[14][0]~regout ;
wire \data_out~5 ;
wire \data[8][0]~regout ;
wire \data_out~8 ;
wire \data_out~9 ;
wire \data_out~11_combout ;
wire \data[16][0]~regout ;
wire \data[47][0]~regout ;
wire \data_out~1 ;
wire \data_out~2 ;
wire \data_out~12_combout ;
wire \data_out~26_combout ;
wire \clk~combout ;
wire \data~23 ;
wire \Add10~7_combout ;
wire \Add10~12_combout ;
wire \data[12][1]~regout ;
wire \data[14][1]~regout ;
wire \data[2][1]~regout ;
wire \data_out~29 ;
wire \data_out~30 ;
wire \data_out~31 ;
wire \data_out~32 ;
wire \data_out~33_combout ;
wire \data[47][1]~regout ;
wire \data_out~27 ;
wire \data[16][1]~regout ;
wire \data_out~28 ;
wire \data_out~34_combout ;
wire \data_out~35 ;
wire \data[13][1]~regout ;
wire \data[1][1]~regout ;
wire \data_out~36 ;
wire \data_out~37 ;
wire \data[3][1]~regout ;
wire \data_out~38 ;
wire \data_out~39 ;
wire \data_out~40 ;
wire \data_out~41 ;
wire \data_out~42 ;
wire \Add10~13_combout ;
wire \Add10~18_combout ;
wire \data_out~46 ;
wire \data_out~47_combout ;
wire \data_out~48_combout ;
wire \data_out~53 ;
wire \data_out~49 ;
wire \data_out~54_combout ;
wire \data_out~67 ;
wire \data_out~63 ;
wire \data_out~68_combout ;
wire \data_out~70 ;
wire \Add10~25_combout ;
wire \Add10~30_combout ;
wire \data_out~74 ;
wire \data_out~75_combout ;
wire \data_out~76_combout ;
wire \data_out~77 ;
wire \data_out~81 ;
wire \data_out~82_combout ;
wire \data_out~91 ;
wire \data_out~95 ;
wire \data_out~96_combout ;
wire \data_out~109 ;
wire \data_out~98 ;
wire \data_out~102 ;
wire \Add10~37_combout ;
wire \Add10~42_combout ;
wire \data_out~103_combout ;
wire \data_out~104_combout ;
wire \data_out~105 ;
wire \data_out~110_combout ;
wire \data_out~119 ;
wire \data_out~123 ;
wire \data_out~124_combout ;
wire \WideOr7~0_combout ;
wire \WideOr6~combout ;
wire [5:0] addr;
wire [3:0] count;
wire [3:0] count4;
wire [3:0] \final ;
wire [1:0] rcount;
wire [1:0] read15count;
wire [1:0] read1count;
wire [7:0] \data_in~combout ;


// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \rst~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.ddioregout(),
	.padio(rst),
	.dqsundelayedout());
// synopsys translate_off
defparam \rst~I .ddio_mode = "none";
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X27_Y20_N1
stratix_lcell \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.S6~regout  & (((\Equal5~0_combout  & !\Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\state.S6~regout ),
	.datab(vcc),
	.datac(\Equal5~0_combout ),
	.datad(\Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = "00a0";
defparam \Selector2~0 .operation_mode = "normal";
defparam \Selector2~0 .output_mode = "comb_only";
defparam \Selector2~0 .register_cascade_mode = "off";
defparam \Selector2~0 .sum_lutc_input = "datac";
defparam \Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N2
stratix_lcell \addr[0] (
// Equation(s):
// addr[0] = DFFEAS((!addr[0]), GLOBAL(\clk~combout ), VCC, , \addr[3]~13_combout , , , \addr[3]~12_combout , )
// \addr[0]~5  = CARRY((addr[0]))
// \addr[0]~5COUT1_20  = CARRY((addr[0]))

	.clk(\clk~combout ),
	.dataa(addr[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\addr[3]~12_combout ),
	.sload(gnd),
	.ena(\addr[3]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr[0]),
	.cout(),
	.cout0(\addr[0]~5 ),
	.cout1(\addr[0]~5COUT1_20 ));
// synopsys translate_off
defparam \addr[0] .lut_mask = "55aa";
defparam \addr[0] .operation_mode = "arithmetic";
defparam \addr[0] .output_mode = "reg_only";
defparam \addr[0] .register_cascade_mode = "off";
defparam \addr[0] .sum_lutc_input = "datac";
defparam \addr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y25_N3
stratix_lcell \addr[1] (
// Equation(s):
// addr[1] = DFFEAS(addr[1] $ ((((\addr[0]~5 )))), GLOBAL(\clk~combout ), VCC, , \addr[3]~13_combout , , , \addr[3]~12_combout , )
// \addr[1]~7  = CARRY(((!\addr[0]~5 )) # (!addr[1]))
// \addr[1]~7COUT1_22  = CARRY(((!\addr[0]~5COUT1_20 )) # (!addr[1]))

	.clk(\clk~combout ),
	.dataa(addr[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\addr[3]~12_combout ),
	.sload(gnd),
	.ena(\addr[3]~13_combout ),
	.cin(gnd),
	.cin0(\addr[0]~5 ),
	.cin1(\addr[0]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr[1]),
	.cout(),
	.cout0(\addr[1]~7 ),
	.cout1(\addr[1]~7COUT1_22 ));
// synopsys translate_off
defparam \addr[1] .cin0_used = "true";
defparam \addr[1] .cin1_used = "true";
defparam \addr[1] .lut_mask = "5a5f";
defparam \addr[1] .operation_mode = "arithmetic";
defparam \addr[1] .output_mode = "reg_only";
defparam \addr[1] .register_cascade_mode = "off";
defparam \addr[1] .sum_lutc_input = "cin";
defparam \addr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y25_N4
stratix_lcell \addr[2] (
// Equation(s):
// addr[2] = DFFEAS((addr[2] $ ((!\addr[1]~7 ))), GLOBAL(\clk~combout ), VCC, , \addr[3]~13_combout , , , \addr[3]~12_combout , )
// \addr[2]~11  = CARRY(((addr[2] & !\addr[1]~7COUT1_22 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(addr[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\addr[3]~12_combout ),
	.sload(gnd),
	.ena(\addr[3]~13_combout ),
	.cin(gnd),
	.cin0(\addr[1]~7 ),
	.cin1(\addr[1]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr[2]),
	.cout(\addr[2]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr[2] .cin0_used = "true";
defparam \addr[2] .cin1_used = "true";
defparam \addr[2] .lut_mask = "c30c";
defparam \addr[2] .operation_mode = "arithmetic";
defparam \addr[2] .output_mode = "reg_only";
defparam \addr[2] .register_cascade_mode = "off";
defparam \addr[2] .sum_lutc_input = "cin";
defparam \addr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y25_N5
stratix_lcell \addr[3] (
// Equation(s):
// addr[3] = DFFEAS(addr[3] $ ((((\addr[2]~11 )))), GLOBAL(\clk~combout ), VCC, , \addr[3]~13_combout , , , \addr[3]~12_combout , )
// \addr[3]~9  = CARRY(((!\addr[2]~11 )) # (!addr[3]))
// \addr[3]~9COUT1_24  = CARRY(((!\addr[2]~11 )) # (!addr[3]))

	.clk(\clk~combout ),
	.dataa(addr[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\addr[3]~12_combout ),
	.sload(gnd),
	.ena(\addr[3]~13_combout ),
	.cin(\addr[2]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr[3]),
	.cout(),
	.cout0(\addr[3]~9 ),
	.cout1(\addr[3]~9COUT1_24 ));
// synopsys translate_off
defparam \addr[3] .cin_used = "true";
defparam \addr[3] .lut_mask = "5a5f";
defparam \addr[3] .operation_mode = "arithmetic";
defparam \addr[3] .output_mode = "reg_only";
defparam \addr[3] .register_cascade_mode = "off";
defparam \addr[3] .sum_lutc_input = "cin";
defparam \addr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N6
stratix_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (addr[3] & (addr[0] & (addr[1] & addr[2])))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(addr[0]),
	.datac(addr[1]),
	.datad(addr[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "8000";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y25_N1
stratix_lcell \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!addr[5] & (!addr[4] & ((\Equal0~0_combout ))))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[4]),
	.datac(vcc),
	.datad(\Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = "1100";
defparam \Equal0~1 .operation_mode = "normal";
defparam \Equal0~1 .output_mode = "comb_only";
defparam \Equal0~1 .register_cascade_mode = "off";
defparam \Equal0~1 .sum_lutc_input = "datac";
defparam \Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N2
stratix_lcell \state.S8 (
// Equation(s):
// \state.S8~regout  = DFFEAS((((!\rst~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S8 .lut_mask = "00ff";
defparam \state.S8 .operation_mode = "normal";
defparam \state.S8 .output_mode = "reg_only";
defparam \state.S8 .register_cascade_mode = "off";
defparam \state.S8 .sum_lutc_input = "datac";
defparam \state.S8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y25_N3
stratix_lcell \state.S0 (
// Equation(s):
// \state.S0~regout  = DFFEAS(((!\rst~combout  & (!\state.S8~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\state.S8~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S0 .lut_mask = "0303";
defparam \state.S0 .operation_mode = "normal";
defparam \state.S0 .output_mode = "reg_only";
defparam \state.S0 .register_cascade_mode = "off";
defparam \state.S0 .sum_lutc_input = "datac";
defparam \state.S0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y25_N5
stratix_lcell \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (((\state.S7~regout  & !\Equal3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.S7~regout ),
	.datad(\Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = "00f0";
defparam \Selector0~0 .operation_mode = "normal";
defparam \Selector0~0 .output_mode = "comb_only";
defparam \Selector0~0 .register_cascade_mode = "off";
defparam \Selector0~0 .sum_lutc_input = "datac";
defparam \Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y25_N2
stratix_lcell \state.S1 (
// Equation(s):
// \state.S1~regout  = DFFEAS((\state.S0~regout ) # ((\Selector0~0_combout ) # ((\state.S1~regout  & !\Equal0~1_combout ))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\state.S0~regout ),
	.datab(\state.S1~regout ),
	.datac(\Selector0~0_combout ),
	.datad(\Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S1 .lut_mask = "fafe";
defparam \state.S1 .operation_mode = "normal";
defparam \state.S1 .output_mode = "reg_only";
defparam \state.S1 .register_cascade_mode = "off";
defparam \state.S1 .sum_lutc_input = "datac";
defparam \state.S1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N4
stratix_lcell \state.S2 (
// Equation(s):
// \state.S2~regout  = DFFEAS((\Equal0~1_combout  & ((\state.S1~regout ) # ((\state.S2~regout  & \Equal1~0_combout )))) # (!\Equal0~1_combout  & (((\state.S2~regout  & \Equal1~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\Equal0~1_combout ),
	.datab(\state.S1~regout ),
	.datac(\state.S2~regout ),
	.datad(\Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S2 .lut_mask = "f888";
defparam \state.S2 .operation_mode = "normal";
defparam \state.S2 .output_mode = "reg_only";
defparam \state.S2 .register_cascade_mode = "off";
defparam \state.S2 .sum_lutc_input = "datac";
defparam \state.S2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N0
stratix_lcell \addr[3]~13 (
// Equation(s):
// \addr[3]~13_combout  = (\state.S2~regout ) # ((\state.S1~regout ) # ((\rst~combout ) # (\state.S6~regout )))

	.clk(gnd),
	.dataa(\state.S2~regout ),
	.datab(\state.S1~regout ),
	.datac(\rst~combout ),
	.datad(\state.S6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr[3]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr[3]~13 .lut_mask = "fffe";
defparam \addr[3]~13 .operation_mode = "normal";
defparam \addr[3]~13 .output_mode = "comb_only";
defparam \addr[3]~13 .register_cascade_mode = "off";
defparam \addr[3]~13 .sum_lutc_input = "datac";
defparam \addr[3]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N6
stratix_lcell \addr[4] (
// Equation(s):
// addr[4] = DFFEAS((addr[4] $ ((!(!\addr[2]~11  & \addr[3]~9 ) # (\addr[2]~11  & \addr[3]~9COUT1_24 )))), GLOBAL(\clk~combout ), VCC, , \addr[3]~13_combout , , , \addr[3]~12_combout , )
// \addr[4]~1  = CARRY(((addr[4] & !\addr[3]~9 )))
// \addr[4]~1COUT1_26  = CARRY(((addr[4] & !\addr[3]~9COUT1_24 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(addr[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\addr[3]~12_combout ),
	.sload(gnd),
	.ena(\addr[3]~13_combout ),
	.cin(\addr[2]~11 ),
	.cin0(\addr[3]~9 ),
	.cin1(\addr[3]~9COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr[4]),
	.cout(),
	.cout0(\addr[4]~1 ),
	.cout1(\addr[4]~1COUT1_26 ));
// synopsys translate_off
defparam \addr[4] .cin0_used = "true";
defparam \addr[4] .cin1_used = "true";
defparam \addr[4] .cin_used = "true";
defparam \addr[4] .lut_mask = "c30c";
defparam \addr[4] .operation_mode = "arithmetic";
defparam \addr[4] .output_mode = "reg_only";
defparam \addr[4] .register_cascade_mode = "off";
defparam \addr[4] .sum_lutc_input = "cin";
defparam \addr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N8
stratix_lcell \addr[3]~12 (
// Equation(s):
// \addr[3]~12_combout  = (\rst~combout ) # ((addr[5] & (!addr[4] & \Equal0~0_combout )))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[4]),
	.datac(\rst~combout ),
	.datad(\Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr[3]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr[3]~12 .lut_mask = "f2f0";
defparam \addr[3]~12 .operation_mode = "normal";
defparam \addr[3]~12 .output_mode = "comb_only";
defparam \addr[3]~12 .register_cascade_mode = "off";
defparam \addr[3]~12 .sum_lutc_input = "datac";
defparam \addr[3]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N7
stratix_lcell \addr[5] (
// Equation(s):
// addr[5] = DFFEAS(addr[5] $ (((((!\addr[2]~11  & \addr[4]~1 ) # (\addr[2]~11  & \addr[4]~1COUT1_26 ))))), GLOBAL(\clk~combout ), VCC, , \addr[3]~13_combout , , , \addr[3]~12_combout , )

	.clk(\clk~combout ),
	.dataa(addr[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\addr[3]~12_combout ),
	.sload(gnd),
	.ena(\addr[3]~13_combout ),
	.cin(\addr[2]~11 ),
	.cin0(\addr[4]~1 ),
	.cin1(\addr[4]~1COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr[5] .cin0_used = "true";
defparam \addr[5] .cin1_used = "true";
defparam \addr[5] .cin_used = "true";
defparam \addr[5] .lut_mask = "5a5a";
defparam \addr[5] .operation_mode = "normal";
defparam \addr[5] .output_mode = "reg_only";
defparam \addr[5] .register_cascade_mode = "off";
defparam \addr[5] .sum_lutc_input = "cin";
defparam \addr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N7
stratix_lcell \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ((addr[4]) # ((!\Equal0~0_combout ))) # (!addr[5])

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[4]),
	.datac(vcc),
	.datad(\Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = "ddff";
defparam \Equal1~0 .operation_mode = "normal";
defparam \Equal1~0 .output_mode = "comb_only";
defparam \Equal1~0 .register_cascade_mode = "off";
defparam \Equal1~0 .sum_lutc_input = "datac";
defparam \Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N2
stratix_lcell \state.S3 (
// Equation(s):
// \state.S3~regout  = DFFEAS(((\Selector2~0_combout ) # ((!\Equal1~0_combout  & \state.S2~regout ))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Selector2~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\state.S2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S3 .lut_mask = "cfcc";
defparam \state.S3 .operation_mode = "normal";
defparam \state.S3 .output_mode = "reg_only";
defparam \state.S3 .register_cascade_mode = "off";
defparam \state.S3 .sum_lutc_input = "datac";
defparam \state.S3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y24_N5
stratix_lcell \count4[0]~1 (
// Equation(s):
// \count4[0]~1_combout  = (((\rst~combout ) # (\state.S4~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\state.S4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\count4[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count4[0]~1 .lut_mask = "fff0";
defparam \count4[0]~1 .operation_mode = "normal";
defparam \count4[0]~1 .output_mode = "comb_only";
defparam \count4[0]~1 .register_cascade_mode = "off";
defparam \count4[0]~1 .sum_lutc_input = "datac";
defparam \count4[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N9
stratix_lcell \count4[0] (
// Equation(s):
// count4[0] = DFFEAS((((!\rst~combout  & !count4[0]))), GLOBAL(\clk~combout ), VCC, , \count4[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count4[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count4[0] .lut_mask = "000f";
defparam \count4[0] .operation_mode = "normal";
defparam \count4[0] .output_mode = "reg_only";
defparam \count4[0] .register_cascade_mode = "off";
defparam \count4[0] .sum_lutc_input = "datac";
defparam \count4[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N2
stratix_lcell \count4[1] (
// Equation(s):
// count4[1] = DFFEAS((\Equal2~0_combout  & (!\rst~combout  & (count4[1] $ (count4[0])))), GLOBAL(\clk~combout ), VCC, , \count4[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(\Equal2~0_combout ),
	.datac(\rst~combout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count4[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count4[1] .lut_mask = "0408";
defparam \count4[1] .operation_mode = "normal";
defparam \count4[1] .output_mode = "reg_only";
defparam \count4[1] .register_cascade_mode = "off";
defparam \count4[1] .sum_lutc_input = "datac";
defparam \count4[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N6
stratix_lcell \Add25~0 (
// Equation(s):
// \Add25~0_combout  = (count4[0] & (((count4[1]))))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add25~0 .lut_mask = "aa00";
defparam \Add25~0 .operation_mode = "normal";
defparam \Add25~0 .output_mode = "comb_only";
defparam \Add25~0 .register_cascade_mode = "off";
defparam \Add25~0 .sum_lutc_input = "datac";
defparam \Add25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N7
stratix_lcell \count4[2] (
// Equation(s):
// count4[2] = DFFEAS((\Equal2~0_combout  & (!\rst~combout  & (count4[2] $ (\Add25~0_combout )))), GLOBAL(\clk~combout ), VCC, , \count4[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\Equal2~0_combout ),
	.datac(\rst~combout ),
	.datad(\Add25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count4[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count4[2] .lut_mask = "0408";
defparam \count4[2] .operation_mode = "normal";
defparam \count4[2] .output_mode = "reg_only";
defparam \count4[2] .register_cascade_mode = "off";
defparam \count4[2] .sum_lutc_input = "datac";
defparam \count4[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N9
stratix_lcell \Add25~1 (
// Equation(s):
// \Add25~1_combout  = ((count4[1] & (count4[2] & count4[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[1]),
	.datac(count4[2]),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add25~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add25~1 .lut_mask = "c000";
defparam \Add25~1 .operation_mode = "normal";
defparam \Add25~1 .output_mode = "comb_only";
defparam \Add25~1 .register_cascade_mode = "off";
defparam \Add25~1 .sum_lutc_input = "datac";
defparam \Add25~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N8
stratix_lcell \count4[3] (
// Equation(s):
// count4[3] = DFFEAS((\Equal2~0_combout  & (!\rst~combout  & (count4[3] $ (\Add25~1_combout )))), GLOBAL(\clk~combout ), VCC, , \count4[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\Equal2~0_combout ),
	.datac(\rst~combout ),
	.datad(\Add25~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count4[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count4[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count4[3] .lut_mask = "0408";
defparam \count4[3] .operation_mode = "normal";
defparam \count4[3] .output_mode = "reg_only";
defparam \count4[3] .register_cascade_mode = "off";
defparam \count4[3] .sum_lutc_input = "datac";
defparam \count4[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y27_N5
stratix_lcell \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ((count4[1]) # ((!count4[2]) # (!count4[3]))) # (!count4[0])

	.clk(gnd),
	.dataa(count4[0]),
	.datab(count4[1]),
	.datac(count4[3]),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = "dfff";
defparam \Equal2~0 .operation_mode = "normal";
defparam \Equal2~0 .output_mode = "comb_only";
defparam \Equal2~0 .register_cascade_mode = "off";
defparam \Equal2~0 .sum_lutc_input = "datac";
defparam \Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N6
stratix_lcell \state.S4 (
// Equation(s):
// \state.S4~regout  = DFFEAS(((\state.S3~regout ) # ((\Equal2~0_combout  & \state.S4~regout ))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.S3~regout ),
	.datac(\Equal2~0_combout ),
	.datad(\state.S4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S4 .lut_mask = "fccc";
defparam \state.S4 .operation_mode = "normal";
defparam \state.S4 .output_mode = "reg_only";
defparam \state.S4 .register_cascade_mode = "off";
defparam \state.S4 .sum_lutc_input = "datac";
defparam \state.S4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y20_N9
stratix_lcell \state.S5 (
// Equation(s):
// \state.S5~regout  = DFFEAS(((\state.S4~regout  & (!\Equal2~0_combout  & !\rst~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.S4~regout ),
	.datac(\Equal2~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S5 .lut_mask = "000c";
defparam \state.S5 .operation_mode = "normal";
defparam \state.S5 .output_mode = "reg_only";
defparam \state.S5 .register_cascade_mode = "off";
defparam \state.S5 .sum_lutc_input = "datac";
defparam \state.S5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N9
stratix_lcell \state.S6 (
// Equation(s):
// \state.S6~regout  = DFFEAS((!\rst~combout  & ((\state.S5~regout ) # ((\state.S6~regout  & \Equal3~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\state.S5~regout ),
	.datab(\state.S6~regout ),
	.datac(\Equal3~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S6 .lut_mask = "00ea";
defparam \state.S6 .operation_mode = "normal";
defparam \state.S6 .output_mode = "reg_only";
defparam \state.S6 .register_cascade_mode = "off";
defparam \state.S6 .sum_lutc_input = "datac";
defparam \state.S6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N7
stratix_lcell \count[0]~1 (
// Equation(s):
// \count[0]~1_combout  = (\rst~combout ) # ((\state.S7~regout ) # ((\state.S6~regout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\state.S7~regout ),
	.datac(vcc),
	.datad(\state.S6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\count[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count[0]~1 .lut_mask = "ffee";
defparam \count[0]~1 .operation_mode = "normal";
defparam \count[0]~1 .output_mode = "comb_only";
defparam \count[0]~1 .register_cascade_mode = "off";
defparam \count[0]~1 .sum_lutc_input = "datac";
defparam \count[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N3
stratix_lcell \count[0] (
// Equation(s):
// count[0] = DFFEAS((((!count[0] & !\rst~combout ))), GLOBAL(\clk~combout ), VCC, , \count[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(count[0]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count[0] .lut_mask = "000f";
defparam \count[0] .operation_mode = "normal";
defparam \count[0] .output_mode = "reg_only";
defparam \count[0] .register_cascade_mode = "off";
defparam \count[0] .sum_lutc_input = "datac";
defparam \count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N5
stratix_lcell \count[1] (
// Equation(s):
// count[1] = DFFEAS((\Equal3~0_combout  & (!\rst~combout  & (count[1] $ (count[0])))), GLOBAL(\clk~combout ), VCC, , \count[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal3~0_combout ),
	.datab(count[1]),
	.datac(count[0]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count[1] .lut_mask = "0028";
defparam \count[1] .operation_mode = "normal";
defparam \count[1] .output_mode = "reg_only";
defparam \count[1] .register_cascade_mode = "off";
defparam \count[1] .sum_lutc_input = "datac";
defparam \count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N8
stratix_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (((count[0] & count[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(count[0]),
	.datad(count[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~0 .lut_mask = "f000";
defparam \Add1~0 .operation_mode = "normal";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "datac";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N0
stratix_lcell \count[2] (
// Equation(s):
// count[2] = DFFEAS((\Equal3~0_combout  & (!\rst~combout  & (count[2] $ (\Add1~0_combout )))), GLOBAL(\clk~combout ), VCC, , \count[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal3~0_combout ),
	.datab(count[2]),
	.datac(\Add1~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count[2] .lut_mask = "0028";
defparam \count[2] .operation_mode = "normal";
defparam \count[2] .output_mode = "reg_only";
defparam \count[2] .register_cascade_mode = "off";
defparam \count[2] .sum_lutc_input = "datac";
defparam \count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N6
stratix_lcell \Add1~1 (
// Equation(s):
// \Add1~1_combout  = ((count[1] & (count[0] & count[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count[1]),
	.datac(count[0]),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~1 .lut_mask = "c000";
defparam \Add1~1 .operation_mode = "normal";
defparam \Add1~1 .output_mode = "comb_only";
defparam \Add1~1 .register_cascade_mode = "off";
defparam \Add1~1 .sum_lutc_input = "datac";
defparam \Add1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N7
stratix_lcell \count[3] (
// Equation(s):
// count[3] = DFFEAS((\Equal3~0_combout  & (!\rst~combout  & (\Add1~1_combout  $ (count[3])))), GLOBAL(\clk~combout ), VCC, , \count[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal3~0_combout ),
	.datab(\Add1~1_combout ),
	.datac(count[3]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count[3] .lut_mask = "0028";
defparam \count[3] .operation_mode = "normal";
defparam \count[3] .output_mode = "reg_only";
defparam \count[3] .register_cascade_mode = "off";
defparam \count[3] .sum_lutc_input = "datac";
defparam \count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N9
stratix_lcell \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (((!count[2]) # (!count[0])) # (!count[1])) # (!count[3])

	.clk(gnd),
	.dataa(count[3]),
	.datab(count[1]),
	.datac(count[0]),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = "7fff";
defparam \Equal3~0 .operation_mode = "normal";
defparam \Equal3~0 .output_mode = "comb_only";
defparam \Equal3~0 .register_cascade_mode = "off";
defparam \Equal3~0 .sum_lutc_input = "datac";
defparam \Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N7
stratix_lcell \final[1]~1 (
// Equation(s):
// \final[1]~1_combout  = (\rst~combout ) # ((\state.S5~regout ) # ((\Equal3~0_combout  & \state.S6~regout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\Equal3~0_combout ),
	.datac(\state.S5~regout ),
	.datad(\state.S6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\final[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \final[1]~1 .lut_mask = "fefa";
defparam \final[1]~1 .operation_mode = "normal";
defparam \final[1]~1 .output_mode = "comb_only";
defparam \final[1]~1 .register_cascade_mode = "off";
defparam \final[1]~1 .sum_lutc_input = "datac";
defparam \final[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N9
stratix_lcell \final[0] (
// Equation(s):
// \final [0] = DFFEAS((!\final [0] & (((\Equal5~0_combout  & !\rst~combout )))), GLOBAL(\clk~combout ), VCC, , \final[1]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\final [0]),
	.datab(vcc),
	.datac(\Equal5~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\final [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \final[0] .lut_mask = "0050";
defparam \final[0] .operation_mode = "normal";
defparam \final[0] .output_mode = "reg_only";
defparam \final[0] .register_cascade_mode = "off";
defparam \final[0] .sum_lutc_input = "datac";
defparam \final[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N7
stratix_lcell \final[1] (
// Equation(s):
// \final [1] = DFFEAS((\Equal5~0_combout  & (!\rst~combout  & (\final [0] $ (\final [1])))), GLOBAL(\clk~combout ), VCC, , \final[1]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\final [0]),
	.datab(\final [1]),
	.datac(\Equal5~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\final [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \final[1] .lut_mask = "0060";
defparam \final[1] .operation_mode = "normal";
defparam \final[1] .output_mode = "reg_only";
defparam \final[1] .register_cascade_mode = "off";
defparam \final[1] .sum_lutc_input = "datac";
defparam \final[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N4
stratix_lcell \Add3~1 (
// Equation(s):
// \Add3~1_combout  = (\final [0] & (((\final [1]))))

	.clk(gnd),
	.dataa(\final [0]),
	.datab(vcc),
	.datac(\final [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~1 .lut_mask = "a0a0";
defparam \Add3~1 .operation_mode = "normal";
defparam \Add3~1 .output_mode = "comb_only";
defparam \Add3~1 .register_cascade_mode = "off";
defparam \Add3~1 .sum_lutc_input = "datac";
defparam \Add3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N6
stratix_lcell \final[2] (
// Equation(s):
// \final [2] = DFFEAS((\Equal5~0_combout  & (!\rst~combout  & (\Add3~1_combout  $ (\final [2])))), GLOBAL(\clk~combout ), VCC, , \final[1]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add3~1_combout ),
	.datab(\final [2]),
	.datac(\Equal5~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\final [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \final[2] .lut_mask = "0060";
defparam \final[2] .operation_mode = "normal";
defparam \final[2] .output_mode = "reg_only";
defparam \final[2] .register_cascade_mode = "off";
defparam \final[2] .sum_lutc_input = "datac";
defparam \final[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N5
stratix_lcell \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (\final [0] & (\final [2] & (\final [1])))

	.clk(gnd),
	.dataa(\final [0]),
	.datab(\final [2]),
	.datac(\final [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~0 .lut_mask = "8080";
defparam \Add3~0 .operation_mode = "normal";
defparam \Add3~0 .output_mode = "comb_only";
defparam \Add3~0 .register_cascade_mode = "off";
defparam \Add3~0 .sum_lutc_input = "datac";
defparam \Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N0
stratix_lcell \final[3] (
// Equation(s):
// \final [3] = DFFEAS((\Equal5~0_combout  & (!\rst~combout  & (\final [3] $ (\Add3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \final[1]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal5~0_combout ),
	.datab(\final [3]),
	.datac(\Add3~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\final [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \final[3] .lut_mask = "0028";
defparam \final[3] .operation_mode = "normal";
defparam \final[3] .output_mode = "reg_only";
defparam \final[3] .register_cascade_mode = "off";
defparam \final[3] .sum_lutc_input = "datac";
defparam \final[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N3
stratix_lcell \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (\final [0]) # (((!\final [3]) # (!\final [1])) # (!\final [2]))

	.clk(gnd),
	.dataa(\final [0]),
	.datab(\final [2]),
	.datac(\final [1]),
	.datad(\final [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = "bfff";
defparam \Equal5~0 .operation_mode = "normal";
defparam \Equal5~0 .output_mode = "comb_only";
defparam \Equal5~0 .register_cascade_mode = "off";
defparam \Equal5~0 .sum_lutc_input = "datac";
defparam \Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N8
stratix_lcell \state.S7 (
// Equation(s):
// \state.S7~regout  = DFFEAS((\Equal3~0_combout  & (((\state.S7~regout )))) # (!\Equal3~0_combout  & (!\Equal5~0_combout  & ((\state.S6~regout )))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\Equal5~0_combout ),
	.datab(\state.S7~regout ),
	.datac(\state.S6~regout ),
	.datad(\Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S7 .lut_mask = "cc50";
defparam \state.S7 .operation_mode = "normal";
defparam \state.S7 .output_mode = "reg_only";
defparam \state.S7 .register_cascade_mode = "off";
defparam \state.S7 .sum_lutc_input = "datac";
defparam \state.S7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N7
stratix_lcell \rcount~0 (
// Equation(s):
// \rcount~0_combout  = ((\state.S5~regout ) # ((\rst~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\state.S5~regout ),
	.datac(\rst~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rcount~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcount~0 .lut_mask = "fcfc";
defparam \rcount~0 .operation_mode = "normal";
defparam \rcount~0 .output_mode = "comb_only";
defparam \rcount~0 .register_cascade_mode = "off";
defparam \rcount~0 .sum_lutc_input = "datac";
defparam \rcount~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N6
stratix_lcell \read15count[0] (
// Equation(s):
// read15count[0] = DFFEAS(((\rst~combout ) # ((!read15count[0] & !read15count[1]))), GLOBAL(\clk~combout ), VCC, , \rcount~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(read15count[0]),
	.datac(read15count[1]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcount~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(read15count[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \read15count[0] .lut_mask = "ff03";
defparam \read15count[0] .operation_mode = "normal";
defparam \read15count[0] .output_mode = "reg_only";
defparam \read15count[0] .register_cascade_mode = "off";
defparam \read15count[0] .sum_lutc_input = "datac";
defparam \read15count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N3
stratix_lcell \read15count[1] (
// Equation(s):
// read15count[1] = DFFEAS(((read15count[0] & (!read15count[1] & !\rst~combout ))), GLOBAL(\clk~combout ), VCC, , \rcount~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(read15count[0]),
	.datac(read15count[1]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcount~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(read15count[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \read15count[1] .lut_mask = "000c";
defparam \read15count[1] .operation_mode = "normal";
defparam \read15count[1] .output_mode = "reg_only";
defparam \read15count[1] .register_cascade_mode = "off";
defparam \read15count[1] .sum_lutc_input = "datac";
defparam \read15count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N9
stratix_lcell \read15count~0 (
// Equation(s):
// \read15count~0_combout  = (((!read15count[1] & !read15count[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(read15count[1]),
	.datad(read15count[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\read15count~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \read15count~0 .lut_mask = "000f";
defparam \read15count~0 .operation_mode = "normal";
defparam \read15count~0 .output_mode = "comb_only";
defparam \read15count~0 .register_cascade_mode = "off";
defparam \read15count~0 .sum_lutc_input = "datac";
defparam \read15count~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N9
stratix_lcell \data_out~13 (
// Equation(s):
// \data_out~13_combout  = (\state.S7~regout  & (\Equal3~0_combout )) # (!\state.S7~regout  & (((!\read15count~0_combout ) # (!\state.S5~regout ))))

	.clk(gnd),
	.dataa(\Equal3~0_combout ),
	.datab(\state.S5~regout ),
	.datac(\read15count~0_combout ),
	.datad(\state.S7~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~13 .lut_mask = "aa3f";
defparam \data_out~13 .operation_mode = "normal";
defparam \data_out~13 .output_mode = "comb_only";
defparam \data_out~13 .register_cascade_mode = "off";
defparam \data_out~13 .sum_lutc_input = "datac";
defparam \data_out~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N1
stratix_lcell \data_out~14 (
// Equation(s):
// \data_out~14_combout  = (!count[3] & (!count[1] & (!count[0] & !count[2])))

	.clk(gnd),
	.dataa(count[3]),
	.datab(count[1]),
	.datac(count[0]),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~14 .lut_mask = "0001";
defparam \data_out~14 .operation_mode = "normal";
defparam \data_out~14 .output_mode = "comb_only";
defparam \data_out~14 .register_cascade_mode = "off";
defparam \data_out~14 .sum_lutc_input = "datac";
defparam \data_out~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N4
stratix_lcell \read1count[0]~1 (
// Equation(s):
// \read1count[0]~1_combout  = ((\rst~combout ) # ((\state.S3~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\state.S3~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\read1count[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \read1count[0]~1 .lut_mask = "fcfc";
defparam \read1count[0]~1 .operation_mode = "normal";
defparam \read1count[0]~1 .output_mode = "comb_only";
defparam \read1count[0]~1 .register_cascade_mode = "off";
defparam \read1count[0]~1 .sum_lutc_input = "datac";
defparam \read1count[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N8
stratix_lcell \read1count[0] (
// Equation(s):
// read1count[0] = DFFEAS(((\rst~combout ) # ((!read1count[0] & !read1count[1]))), GLOBAL(\clk~combout ), VCC, , \read1count[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(read1count[0]),
	.datab(vcc),
	.datac(read1count[1]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read1count[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(read1count[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \read1count[0] .lut_mask = "ff05";
defparam \read1count[0] .operation_mode = "normal";
defparam \read1count[0] .output_mode = "reg_only";
defparam \read1count[0] .register_cascade_mode = "off";
defparam \read1count[0] .sum_lutc_input = "datac";
defparam \read1count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N5
stratix_lcell \read1count[1] (
// Equation(s):
// read1count[1] = DFFEAS((read1count[0] & (((!read1count[1] & !\rst~combout )))), GLOBAL(\clk~combout ), VCC, , \read1count[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(read1count[0]),
	.datab(vcc),
	.datac(read1count[1]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read1count[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(read1count[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \read1count[1] .lut_mask = "000a";
defparam \read1count[1] .operation_mode = "normal";
defparam \read1count[1] .output_mode = "reg_only";
defparam \read1count[1] .register_cascade_mode = "off";
defparam \read1count[1] .sum_lutc_input = "datac";
defparam \read1count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N1
stratix_lcell \data_out~15 (
// Equation(s):
// \data_out~15_combout  = (!\state.S7~regout  & (!read1count[1] & (\state.S3~regout  & !read1count[0])))

	.clk(gnd),
	.dataa(\state.S7~regout ),
	.datab(read1count[1]),
	.datac(\state.S3~regout ),
	.datad(read1count[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~15 .lut_mask = "0010";
defparam \data_out~15 .operation_mode = "normal";
defparam \data_out~15 .output_mode = "comb_only";
defparam \data_out~15 .register_cascade_mode = "off";
defparam \data_out~15 .sum_lutc_input = "datac";
defparam \data_out~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N3
stratix_lcell \data_out~16 (
// Equation(s):
// \data_out~16_combout  = (\data_out~13_combout  & (!\data_out~15_combout  & ((!\data_out~14_combout ) # (!\state.S7~regout ))))

	.clk(gnd),
	.dataa(\state.S7~regout ),
	.datab(\data_out~13_combout ),
	.datac(\data_out~14_combout ),
	.datad(\data_out~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~16 .lut_mask = "004c";
defparam \data_out~16 .operation_mode = "normal";
defparam \data_out~16 .output_mode = "comb_only";
defparam \data_out~16 .register_cascade_mode = "off";
defparam \data_out~16 .sum_lutc_input = "datac";
defparam \data_out~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N3
stratix_lcell \data_out~17 (
// Equation(s):
// \data_out~17_combout  = (count[3] & (count[0] & ((!count[2]) # (!count[1])))) # (!count[3] & ((count[0]) # ((!count[1] & !count[2]))))

	.clk(gnd),
	.dataa(count[3]),
	.datab(count[1]),
	.datac(count[0]),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~17 .lut_mask = "70f1";
defparam \data_out~17 .operation_mode = "normal";
defparam \data_out~17 .output_mode = "comb_only";
defparam \data_out~17 .register_cascade_mode = "off";
defparam \data_out~17 .sum_lutc_input = "datac";
defparam \data_out~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N6
stratix_lcell \data_out~18 (
// Equation(s):
// \data_out~18_combout  = ((\data_out~15_combout ) # ((\state.S7~regout  & \data_out~17_combout )))

	.clk(gnd),
	.dataa(\state.S7~regout ),
	.datab(vcc),
	.datac(\data_out~15_combout ),
	.datad(\data_out~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~18 .lut_mask = "faf0";
defparam \data_out~18 .operation_mode = "normal";
defparam \data_out~18 .output_mode = "comb_only";
defparam \data_out~18 .register_cascade_mode = "off";
defparam \data_out~18 .sum_lutc_input = "datac";
defparam \data_out~18 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \data_in[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [0]),
	.regout(),
	.ddioregout(),
	.padio(data_in[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[0]~I .ddio_mode = "none";
defparam \data_in[0]~I .input_async_reset = "none";
defparam \data_in[0]~I .input_power_up = "low";
defparam \data_in[0]~I .input_register_mode = "none";
defparam \data_in[0]~I .input_sync_reset = "none";
defparam \data_in[0]~I .oe_async_reset = "none";
defparam \data_in[0]~I .oe_power_up = "low";
defparam \data_in[0]~I .oe_register_mode = "none";
defparam \data_in[0]~I .oe_sync_reset = "none";
defparam \data_in[0]~I .operation_mode = "input";
defparam \data_in[0]~I .output_async_reset = "none";
defparam \data_in[0]~I .output_power_up = "low";
defparam \data_in[0]~I .output_register_mode = "none";
defparam \data_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X30_Y25_N8
stratix_lcell \data[31][7]~1 (
// Equation(s):
// \data[31][7]~1_combout  = (addr[2] & ((\state.S6~regout ) # ((\state.S1~regout ) # (\state.S2~regout ))))

	.clk(gnd),
	.dataa(addr[2]),
	.datab(\state.S6~regout ),
	.datac(\state.S1~regout ),
	.datad(\state.S2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[31][7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][7]~1 .lut_mask = "aaa8";
defparam \data[31][7]~1 .operation_mode = "normal";
defparam \data[31][7]~1 .output_mode = "comb_only";
defparam \data[31][7]~1 .register_cascade_mode = "off";
defparam \data[31][7]~1 .sum_lutc_input = "datac";
defparam \data[31][7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N2
stratix_lcell \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (addr[1] & (addr[5] & (addr[0] & !addr[4])))

	.clk(gnd),
	.dataa(addr[1]),
	.datab(addr[5]),
	.datac(addr[0]),
	.datad(addr[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = "0080";
defparam \Decoder0~2 .operation_mode = "normal";
defparam \Decoder0~2 .output_mode = "comb_only";
defparam \Decoder0~2 .register_cascade_mode = "off";
defparam \Decoder0~2 .sum_lutc_input = "datac";
defparam \Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N5
stratix_lcell \data[47][1]~5 (
// Equation(s):
// \data[47][1]~5_combout  = (\rst~combout ) # ((\data[31][7]~1_combout  & (addr[3] & \Decoder0~2_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[31][7]~1_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[47][1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[47][1]~5 .lut_mask = "eaaa";
defparam \data[47][1]~5 .operation_mode = "normal";
defparam \data[47][1]~5 .output_mode = "comb_only";
defparam \data[47][1]~5 .register_cascade_mode = "off";
defparam \data[47][1]~5 .sum_lutc_input = "datac";
defparam \data[47][1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y24_N0
stratix_lcell \data[47][0] (
// Equation(s):
// \data~0  = (((\data_in~combout [0] & !\rst~combout )))
// \data[47][0]~regout  = DFFEAS(\data~0 , GLOBAL(\clk~combout ), VCC, , \data[47][1]~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data_in~combout [0]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[47][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~0 ),
	.regout(\data[47][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[47][0] .lut_mask = "00f0";
defparam \data[47][0] .operation_mode = "normal";
defparam \data[47][0] .output_mode = "reg_and_comb";
defparam \data[47][0] .register_cascade_mode = "off";
defparam \data[47][0] .sum_lutc_input = "datac";
defparam \data[47][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y25_N9
stratix_lcell \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = (!addr[5] & (addr[1] & (!addr[4] & addr[0])))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[1]),
	.datac(addr[4]),
	.datad(addr[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~6 .lut_mask = "0400";
defparam \Decoder0~6 .operation_mode = "normal";
defparam \Decoder0~6 .output_mode = "comb_only";
defparam \Decoder0~6 .register_cascade_mode = "off";
defparam \Decoder0~6 .sum_lutc_input = "datac";
defparam \Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y25_N0
stratix_lcell \data[15][5]~15 (
// Equation(s):
// \data[15][5]~15_combout  = (\rst~combout ) # ((\data[31][7]~1_combout  & (addr[3] & \Decoder0~6_combout )))

	.clk(gnd),
	.dataa(\data[31][7]~1_combout ),
	.datab(addr[3]),
	.datac(\rst~combout ),
	.datad(\Decoder0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[15][5]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][5]~15 .lut_mask = "f8f0";
defparam \data[15][5]~15 .operation_mode = "normal";
defparam \data[15][5]~15 .output_mode = "comb_only";
defparam \data[15][5]~15 .register_cascade_mode = "off";
defparam \data[15][5]~15 .sum_lutc_input = "datac";
defparam \data[15][5]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N0
stratix_lcell \data[15][0] (
// Equation(s):
// \data[15][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[15][5]~15_combout , \data~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[15][5]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[15][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][0] .lut_mask = "0000";
defparam \data[15][0] .operation_mode = "normal";
defparam \data[15][0] .output_mode = "reg_only";
defparam \data[15][0] .register_cascade_mode = "off";
defparam \data[15][0] .sum_lutc_input = "datac";
defparam \data[15][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y25_N1
stratix_lcell \data[32][3]~3 (
// Equation(s):
// \data[32][3]~3_combout  = (!addr[2] & ((\state.S6~regout ) # ((\state.S2~regout ) # (\state.S1~regout ))))

	.clk(gnd),
	.dataa(addr[2]),
	.datab(\state.S6~regout ),
	.datac(\state.S2~regout ),
	.datad(\state.S1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[32][3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][3]~3 .lut_mask = "5554";
defparam \data[32][3]~3 .operation_mode = "normal";
defparam \data[32][3]~3 .output_mode = "comb_only";
defparam \data[32][3]~3 .register_cascade_mode = "off";
defparam \data[32][3]~3 .sum_lutc_input = "datac";
defparam \data[32][3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N2
stratix_lcell \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = (!addr[1] & (!addr[5] & (!addr[0] & !addr[4])))

	.clk(gnd),
	.dataa(addr[1]),
	.datab(addr[5]),
	.datac(addr[0]),
	.datad(addr[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~5 .lut_mask = "0001";
defparam \Decoder0~5 .operation_mode = "normal";
defparam \Decoder0~5 .output_mode = "comb_only";
defparam \Decoder0~5 .register_cascade_mode = "off";
defparam \Decoder0~5 .sum_lutc_input = "datac";
defparam \Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N3
stratix_lcell \data[0][0]~14 (
// Equation(s):
// \data[0][0]~14_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (!addr[3] & \Decoder0~5_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[32][3]~3_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[0][0]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][0]~14 .lut_mask = "aeaa";
defparam \data[0][0]~14 .operation_mode = "normal";
defparam \data[0][0]~14 .output_mode = "comb_only";
defparam \data[0][0]~14 .register_cascade_mode = "off";
defparam \data[0][0]~14 .sum_lutc_input = "datac";
defparam \data[0][0]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y24_N0
stratix_lcell \data[0][0] (
// Equation(s):
// \data_out~19  = (\data_out~16_combout  & (\data_out~18_combout )) # (!\data_out~16_combout  & ((\data_out~18_combout  & (data[0][0])) # (!\data_out~18_combout  & ((\data[15][0]~regout )))))

	.clk(\clk~combout ),
	.dataa(\data_out~16_combout ),
	.datab(\data_out~18_combout ),
	.datac(\data~0 ),
	.datad(\data[15][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[0][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~19 ),
	.regout(\data[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][0] .lut_mask = "d9c8";
defparam \data[0][0] .operation_mode = "normal";
defparam \data[0][0] .output_mode = "comb_only";
defparam \data[0][0] .register_cascade_mode = "off";
defparam \data[0][0] .sum_lutc_input = "qfbk";
defparam \data[0][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N7
stratix_lcell \data[7][6]~22 (
// Equation(s):
// \data[7][6]~22_combout  = (\rst~combout ) # ((\data[31][7]~1_combout  & (!addr[3] & \Decoder0~6_combout )))

	.clk(gnd),
	.dataa(\data[31][7]~1_combout ),
	.datab(addr[3]),
	.datac(\rst~combout ),
	.datad(\Decoder0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[7][6]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][6]~22 .lut_mask = "f2f0";
defparam \data[7][6]~22 .operation_mode = "normal";
defparam \data[7][6]~22 .output_mode = "comb_only";
defparam \data[7][6]~22 .register_cascade_mode = "off";
defparam \data[7][6]~22 .sum_lutc_input = "datac";
defparam \data[7][6]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y22_N8
stratix_lcell \data[7][0] (
// Equation(s):
// \data[7][0]~regout  = DFFEAS((((\data~0 ))), GLOBAL(\clk~combout ), VCC, , \data[7][6]~22_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7][6]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[7][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][0] .lut_mask = "ff00";
defparam \data[7][0] .operation_mode = "normal";
defparam \data[7][0] .output_mode = "reg_only";
defparam \data[7][0] .register_cascade_mode = "off";
defparam \data[7][0] .sum_lutc_input = "datac";
defparam \data[7][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N6
stratix_lcell \data_out~20 (
// Equation(s):
// \data_out~20_combout  = ((count[1] & ((count[3]) # (count[2]))))

	.clk(gnd),
	.dataa(count[3]),
	.datab(vcc),
	.datac(count[1]),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~20 .lut_mask = "f0a0";
defparam \data_out~20 .operation_mode = "normal";
defparam \data_out~20 .output_mode = "comb_only";
defparam \data_out~20 .register_cascade_mode = "off";
defparam \data_out~20 .sum_lutc_input = "datac";
defparam \data_out~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N1
stratix_lcell \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = (!addr[5] & (!addr[1] & (addr[0] & !addr[4])))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[1]),
	.datac(addr[0]),
	.datad(addr[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~7 .lut_mask = "0010";
defparam \Decoder0~7 .operation_mode = "normal";
defparam \Decoder0~7 .output_mode = "comb_only";
defparam \Decoder0~7 .register_cascade_mode = "off";
defparam \Decoder0~7 .sum_lutc_input = "datac";
defparam \Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N3
stratix_lcell \data[1][6]~19 (
// Equation(s):
// \data[1][6]~19_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (!addr[3] & \Decoder0~7_combout )))

	.clk(gnd),
	.dataa(\data[32][3]~3_combout ),
	.datab(\rst~combout ),
	.datac(addr[3]),
	.datad(\Decoder0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[1][6]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][6]~19 .lut_mask = "cecc";
defparam \data[1][6]~19 .operation_mode = "normal";
defparam \data[1][6]~19 .output_mode = "comb_only";
defparam \data[1][6]~19 .register_cascade_mode = "off";
defparam \data[1][6]~19 .sum_lutc_input = "datac";
defparam \data[1][6]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N3
stratix_lcell \data[1][0] (
// Equation(s):
// \data[1][0]~regout  = DFFEAS((((\data~0 ))), GLOBAL(\clk~combout ), VCC, , \data[1][6]~19_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[1][6]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][0] .lut_mask = "ff00";
defparam \data[1][0] .operation_mode = "normal";
defparam \data[1][0] .output_mode = "reg_only";
defparam \data[1][0] .register_cascade_mode = "off";
defparam \data[1][0] .sum_lutc_input = "datac";
defparam \data[1][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N5
stratix_lcell \data[5][3]~18 (
// Equation(s):
// \data[5][3]~18_combout  = (\rst~combout ) # ((\Decoder0~7_combout  & (!addr[3] & \data[31][7]~1_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\Decoder0~7_combout ),
	.datac(addr[3]),
	.datad(\data[31][7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[5][3]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][3]~18 .lut_mask = "aeaa";
defparam \data[5][3]~18 .operation_mode = "normal";
defparam \data[5][3]~18 .output_mode = "comb_only";
defparam \data[5][3]~18 .register_cascade_mode = "off";
defparam \data[5][3]~18 .sum_lutc_input = "datac";
defparam \data[5][3]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N7
stratix_lcell \data[5][0] (
// Equation(s):
// \data_out~21  = (count[2] & (((data[5][0]) # (count[3])))) # (!count[2] & (\data[1][0]~regout  & ((!count[3]))))

	.clk(\clk~combout ),
	.dataa(\data[1][0]~regout ),
	.datab(count[2]),
	.datac(\data~0 ),
	.datad(count[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[5][3]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~21 ),
	.regout(\data[5][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][0] .lut_mask = "cce2";
defparam \data[5][0] .operation_mode = "normal";
defparam \data[5][0] .output_mode = "comb_only";
defparam \data[5][0] .register_cascade_mode = "off";
defparam \data[5][0] .sum_lutc_input = "qfbk";
defparam \data[5][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y22_N4
stratix_lcell \data[13][4]~20 (
// Equation(s):
// \data[13][4]~20_combout  = (\rst~combout ) # ((\Decoder0~7_combout  & (addr[3] & \data[31][7]~1_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\Decoder0~7_combout ),
	.datac(addr[3]),
	.datad(\data[31][7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[13][4]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][4]~20 .lut_mask = "eaaa";
defparam \data[13][4]~20 .operation_mode = "normal";
defparam \data[13][4]~20 .output_mode = "comb_only";
defparam \data[13][4]~20 .register_cascade_mode = "off";
defparam \data[13][4]~20 .sum_lutc_input = "datac";
defparam \data[13][4]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y22_N2
stratix_lcell \data[13][0] (
// Equation(s):
// \data[13][0]~regout  = DFFEAS((((\data~0 ))), GLOBAL(\clk~combout ), VCC, , \data[13][4]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[13][4]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[13][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][0] .lut_mask = "ff00";
defparam \data[13][0] .operation_mode = "normal";
defparam \data[13][0] .output_mode = "reg_only";
defparam \data[13][0] .register_cascade_mode = "off";
defparam \data[13][0] .sum_lutc_input = "datac";
defparam \data[13][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N8
stratix_lcell \data[9][4]~17 (
// Equation(s):
// \data[9][4]~17_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (addr[3] & \Decoder0~7_combout )))

	.clk(gnd),
	.dataa(\data[32][3]~3_combout ),
	.datab(\rst~combout ),
	.datac(addr[3]),
	.datad(\Decoder0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[9][4]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][4]~17 .lut_mask = "eccc";
defparam \data[9][4]~17 .operation_mode = "normal";
defparam \data[9][4]~17 .output_mode = "comb_only";
defparam \data[9][4]~17 .register_cascade_mode = "off";
defparam \data[9][4]~17 .sum_lutc_input = "datac";
defparam \data[9][4]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N5
stratix_lcell \data[9][0] (
// Equation(s):
// \data_out~22  = (\data_out~21  & ((\data[13][0]~regout ) # ((!count[3])))) # (!\data_out~21  & (((data[9][0] & count[3]))))

	.clk(\clk~combout ),
	.dataa(\data_out~21 ),
	.datab(\data[13][0]~regout ),
	.datac(\data~0 ),
	.datad(count[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[9][4]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~22 ),
	.regout(\data[9][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][0] .lut_mask = "d8aa";
defparam \data[9][0] .operation_mode = "normal";
defparam \data[9][0] .output_mode = "comb_only";
defparam \data[9][0] .register_cascade_mode = "off";
defparam \data[9][0] .sum_lutc_input = "qfbk";
defparam \data[9][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N4
stratix_lcell \data_out~23 (
// Equation(s):
// \data_out~23_combout  = (((count[2]) # (!count[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(count[1]),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~23 .lut_mask = "ff0f";
defparam \data_out~23 .operation_mode = "normal";
defparam \data_out~23 .output_mode = "comb_only";
defparam \data_out~23 .register_cascade_mode = "off";
defparam \data_out~23 .sum_lutc_input = "datac";
defparam \data_out~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y25_N8
stratix_lcell \data[3][1]~21 (
// Equation(s):
// \data[3][1]~21_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (!addr[3] & \Decoder0~6_combout )))

	.clk(gnd),
	.dataa(\data[32][3]~3_combout ),
	.datab(addr[3]),
	.datac(\rst~combout ),
	.datad(\Decoder0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[3][1]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][1]~21 .lut_mask = "f2f0";
defparam \data[3][1]~21 .operation_mode = "normal";
defparam \data[3][1]~21 .output_mode = "comb_only";
defparam \data[3][1]~21 .register_cascade_mode = "off";
defparam \data[3][1]~21 .sum_lutc_input = "datac";
defparam \data[3][1]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y25_N4
stratix_lcell \data[3][0] (
// Equation(s):
// \data_out~24  = (\data_out~20_combout  & (((\data_out~23_combout )))) # (!\data_out~20_combout  & ((\data_out~23_combout  & (\data_out~22 )) # (!\data_out~23_combout  & ((data[3][0])))))

	.clk(\clk~combout ),
	.dataa(\data_out~20_combout ),
	.datab(\data_out~22 ),
	.datac(\data~0 ),
	.datad(\data_out~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[3][1]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~24 ),
	.regout(\data[3][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][0] .lut_mask = "ee50";
defparam \data[3][0] .operation_mode = "normal";
defparam \data[3][0] .output_mode = "comb_only";
defparam \data[3][0] .register_cascade_mode = "off";
defparam \data[3][0] .sum_lutc_input = "qfbk";
defparam \data[3][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N3
stratix_lcell \data[11][0]~16 (
// Equation(s):
// \data[11][0]~16_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (addr[3] & \Decoder0~6_combout )))

	.clk(gnd),
	.dataa(\data[32][3]~3_combout ),
	.datab(addr[3]),
	.datac(\rst~combout ),
	.datad(\Decoder0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[11][0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][0]~16 .lut_mask = "f8f0";
defparam \data[11][0]~16 .operation_mode = "normal";
defparam \data[11][0]~16 .output_mode = "comb_only";
defparam \data[11][0]~16 .register_cascade_mode = "off";
defparam \data[11][0]~16 .sum_lutc_input = "datac";
defparam \data[11][0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y24_N4
stratix_lcell \data[11][0] (
// Equation(s):
// \data_out~25  = (\data_out~24  & ((\data[7][0]~regout ) # ((!\data_out~20_combout )))) # (!\data_out~24  & (((data[11][0] & \data_out~20_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[7][0]~regout ),
	.datab(\data_out~24 ),
	.datac(\data~0 ),
	.datad(\data_out~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[11][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~25 ),
	.regout(\data[11][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][0] .lut_mask = "b8cc";
defparam \data[11][0] .operation_mode = "normal";
defparam \data[11][0] .output_mode = "comb_only";
defparam \data[11][0] .register_cascade_mode = "off";
defparam \data[11][0] .sum_lutc_input = "qfbk";
defparam \data[11][0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_J28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \data_in[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [3]),
	.regout(),
	.ddioregout(),
	.padio(data_in[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[3]~I .ddio_mode = "none";
defparam \data_in[3]~I .input_async_reset = "none";
defparam \data_in[3]~I .input_power_up = "low";
defparam \data_in[3]~I .input_register_mode = "none";
defparam \data_in[3]~I .input_sync_reset = "none";
defparam \data_in[3]~I .oe_async_reset = "none";
defparam \data_in[3]~I .oe_power_up = "low";
defparam \data_in[3]~I .oe_register_mode = "none";
defparam \data_in[3]~I .oe_sync_reset = "none";
defparam \data_in[3]~I .operation_mode = "input";
defparam \data_in[3]~I .output_async_reset = "none";
defparam \data_in[3]~I .output_power_up = "low";
defparam \data_in[3]~I .output_register_mode = "none";
defparam \data_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X29_Y26_N7
stratix_lcell \data[0][3] (
// Equation(s):
// \data~25  = ((!\rst~combout  & ((\data_in~combout [3]))))
// \data[0][3]~regout  = DFFEAS(\data~25 , GLOBAL(\clk~combout ), VCC, , \data[0][0]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~25 ),
	.regout(\data[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][3] .lut_mask = "3300";
defparam \data[0][3] .operation_mode = "normal";
defparam \data[0][3] .output_mode = "reg_and_comb";
defparam \data[0][3] .register_cascade_mode = "off";
defparam \data[0][3] .sum_lutc_input = "datac";
defparam \data[0][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N5
stratix_lcell \data_out~6 (
// Equation(s):
// \data_out~6_combout  = (count[1]) # ((count[3] & ((count[2]))))

	.clk(gnd),
	.dataa(count[3]),
	.datab(count[1]),
	.datac(vcc),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~6 .lut_mask = "eecc";
defparam \data_out~6 .operation_mode = "normal";
defparam \data_out~6 .output_mode = "comb_only";
defparam \data_out~6 .register_cascade_mode = "off";
defparam \data_out~6 .sum_lutc_input = "datac";
defparam \data_out~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N0
stratix_lcell \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (!addr[5] & (!addr[4] & (addr[1] & !addr[0])))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[4]),
	.datac(addr[1]),
	.datad(addr[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = "0010";
defparam \Decoder0~4 .operation_mode = "normal";
defparam \Decoder0~4 .output_mode = "comb_only";
defparam \Decoder0~4 .register_cascade_mode = "off";
defparam \Decoder0~4 .sum_lutc_input = "datac";
defparam \Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y25_N4
stratix_lcell \data[10][7]~8 (
// Equation(s):
// \data[10][7]~8_combout  = (\rst~combout ) # ((\Decoder0~4_combout  & (addr[3] & \data[32][3]~3_combout )))

	.clk(gnd),
	.dataa(\Decoder0~4_combout ),
	.datab(addr[3]),
	.datac(\data[32][3]~3_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[10][7]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][7]~8 .lut_mask = "ff80";
defparam \data[10][7]~8 .operation_mode = "normal";
defparam \data[10][7]~8 .output_mode = "comb_only";
defparam \data[10][7]~8 .register_cascade_mode = "off";
defparam \data[10][7]~8 .sum_lutc_input = "datac";
defparam \data[10][7]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y25_N5
stratix_lcell \data[10][3] (
// Equation(s):
// \data_out~57  = (count[3] & (((data[10][3]) # (count[2])))) # (!count[3] & (\data[2][3]~regout  & ((!count[2]))))
// \data[10][3]~regout  = DFFEAS(\data_out~57 , GLOBAL(\clk~combout ), VCC, , \data[10][7]~8_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[2][3]~regout ),
	.datab(count[3]),
	.datac(\data~25 ),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[10][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~57 ),
	.regout(\data[10][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][3] .lut_mask = "cce2";
defparam \data[10][3] .operation_mode = "normal";
defparam \data[10][3] .output_mode = "reg_and_comb";
defparam \data[10][3] .register_cascade_mode = "off";
defparam \data[10][3] .sum_lutc_input = "qfbk";
defparam \data[10][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N2
stratix_lcell \data[2][6]~9 (
// Equation(s):
// \data[2][6]~9_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (!addr[3] & \Decoder0~4_combout )))

	.clk(gnd),
	.dataa(\data[32][3]~3_combout ),
	.datab(addr[3]),
	.datac(\rst~combout ),
	.datad(\Decoder0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[2][6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][6]~9 .lut_mask = "f2f0";
defparam \data[2][6]~9 .operation_mode = "normal";
defparam \data[2][6]~9 .output_mode = "comb_only";
defparam \data[2][6]~9 .register_cascade_mode = "off";
defparam \data[2][6]~9 .sum_lutc_input = "datac";
defparam \data[2][6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y25_N0
stratix_lcell \data[2][3] (
// Equation(s):
// \Mux51~2  = (count4[3] & ((count4[2]) # ((\data[10][3]~regout )))) # (!count4[3] & (!count4[2] & (data[2][3])))
// \data[2][3]~regout  = DFFEAS(\Mux51~2 , GLOBAL(\clk~combout ), VCC, , \data[2][6]~9_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(count4[2]),
	.datac(\data~25 ),
	.datad(\data[10][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~2 ),
	.regout(\data[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][3] .lut_mask = "ba98";
defparam \data[2][3] .operation_mode = "normal";
defparam \data[2][3] .output_mode = "reg_and_comb";
defparam \data[2][3] .register_cascade_mode = "off";
defparam \data[2][3] .sum_lutc_input = "qfbk";
defparam \data[2][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N3
stratix_lcell \data[6][6]~7 (
// Equation(s):
// \data[6][6]~7_combout  = (\rst~combout ) # ((\Decoder0~4_combout  & (!addr[3] & \data[31][7]~1_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\Decoder0~4_combout ),
	.datac(addr[3]),
	.datad(\data[31][7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[6][6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][6]~7 .lut_mask = "aeaa";
defparam \data[6][6]~7 .operation_mode = "normal";
defparam \data[6][6]~7 .output_mode = "comb_only";
defparam \data[6][6]~7 .register_cascade_mode = "off";
defparam \data[6][6]~7 .sum_lutc_input = "datac";
defparam \data[6][6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y23_N6
stratix_lcell \data[6][3] (
// Equation(s):
// \data_out~58  = (count[2] & ((\data_out~57  & (\data[14][3]~regout )) # (!\data_out~57  & ((data[6][3]))))) # (!count[2] & (((\data_out~57 ))))
// \data[6][3]~regout  = DFFEAS(\data_out~58 , GLOBAL(\clk~combout ), VCC, , \data[6][6]~7_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[14][3]~regout ),
	.datab(count[2]),
	.datac(\data~25 ),
	.datad(\data_out~57 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[6][6]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~58 ),
	.regout(\data[6][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][3] .lut_mask = "bbc0";
defparam \data[6][3] .operation_mode = "normal";
defparam \data[6][3] .output_mode = "reg_and_comb";
defparam \data[6][3] .register_cascade_mode = "off";
defparam \data[6][3] .sum_lutc_input = "qfbk";
defparam \data[6][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N2
stratix_lcell \data[14][5]~10 (
// Equation(s):
// \data[14][5]~10_combout  = (\rst~combout ) # ((\Decoder0~4_combout  & (addr[3] & \data[31][7]~1_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\Decoder0~4_combout ),
	.datac(addr[3]),
	.datad(\data[31][7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[14][5]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][5]~10 .lut_mask = "eaaa";
defparam \data[14][5]~10 .operation_mode = "normal";
defparam \data[14][5]~10 .output_mode = "comb_only";
defparam \data[14][5]~10 .register_cascade_mode = "off";
defparam \data[14][5]~10 .sum_lutc_input = "datac";
defparam \data[14][5]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N9
stratix_lcell \data[14][3] (
// Equation(s):
// \Mux51~3  = (count4[2] & ((\Mux51~2  & ((data[14][3]))) # (!\Mux51~2  & (\data[6][3]~regout )))) # (!count4[2] & (((\Mux51~2 ))))
// \data[14][3]~regout  = DFFEAS(\Mux51~3 , GLOBAL(\clk~combout ), VCC, , \data[14][5]~10_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[6][3]~regout ),
	.datac(\data~25 ),
	.datad(\Mux51~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[14][5]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~3 ),
	.regout(\data[14][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][3] .lut_mask = "f588";
defparam \data[14][3] .operation_mode = "normal";
defparam \data[14][3] .output_mode = "reg_and_comb";
defparam \data[14][3] .register_cascade_mode = "off";
defparam \data[14][3] .sum_lutc_input = "qfbk";
defparam \data[14][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N2
stratix_lcell \data_out~7 (
// Equation(s):
// \data_out~7_combout  = ((!count[1] & ((count[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count[1]),
	.datac(vcc),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~7 .lut_mask = "3300";
defparam \data_out~7 .operation_mode = "normal";
defparam \data_out~7 .output_mode = "comb_only";
defparam \data_out~7 .register_cascade_mode = "off";
defparam \data_out~7 .sum_lutc_input = "datac";
defparam \data_out~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N7
stratix_lcell \data[8][4]~12 (
// Equation(s):
// \data[8][4]~12_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (addr[3] & \Decoder0~5_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[32][3]~3_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[8][4]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][4]~12 .lut_mask = "eaaa";
defparam \data[8][4]~12 .operation_mode = "normal";
defparam \data[8][4]~12 .output_mode = "comb_only";
defparam \data[8][4]~12 .register_cascade_mode = "off";
defparam \data[8][4]~12 .sum_lutc_input = "datac";
defparam \data[8][4]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N4
stratix_lcell \data[8][3] (
// Equation(s):
// \data_out~59  = (\data_out~6_combout  & ((\data_out~58 ) # ((\data_out~7_combout )))) # (!\data_out~6_combout  & (((data[8][3] & !\data_out~7_combout ))))
// \data[8][3]~regout  = DFFEAS(\data_out~59 , GLOBAL(\clk~combout ), VCC, , \data[8][4]~12_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~6_combout ),
	.datab(\data_out~58 ),
	.datac(\data~25 ),
	.datad(\data_out~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[8][4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~59 ),
	.regout(\data[8][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][3] .lut_mask = "aad8";
defparam \data[8][3] .operation_mode = "normal";
defparam \data[8][3] .output_mode = "reg_and_comb";
defparam \data[8][3] .register_cascade_mode = "off";
defparam \data[8][3] .sum_lutc_input = "qfbk";
defparam \data[8][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N8
stratix_lcell \data[12][2]~13 (
// Equation(s):
// \data[12][2]~13_combout  = (\rst~combout ) # ((addr[3] & (\data[31][7]~1_combout  & \Decoder0~5_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[31][7]~1_combout ),
	.datad(\Decoder0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[12][2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][2]~13 .lut_mask = "eaaa";
defparam \data[12][2]~13 .operation_mode = "normal";
defparam \data[12][2]~13 .output_mode = "comb_only";
defparam \data[12][2]~13 .register_cascade_mode = "off";
defparam \data[12][2]~13 .sum_lutc_input = "datac";
defparam \data[12][2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N2
stratix_lcell \data[12][3] (
// Equation(s):
// \Mux51~8  = (count4[3] & ((\Mux51~7_combout  & (\data[0][3]~regout )) # (!\Mux51~7_combout  & ((data[12][3]))))) # (!count4[3] & (((\Mux51~7_combout ))))
// \data[12][3]~regout  = DFFEAS(\Mux51~8 , GLOBAL(\clk~combout ), VCC, , \data[12][2]~13_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[0][3]~regout ),
	.datab(count4[3]),
	.datac(\data~25 ),
	.datad(\Mux51~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[12][2]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~8 ),
	.regout(\data[12][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][3] .lut_mask = "bbc0";
defparam \data[12][3] .operation_mode = "normal";
defparam \data[12][3] .output_mode = "reg_and_comb";
defparam \data[12][3] .register_cascade_mode = "off";
defparam \data[12][3] .sum_lutc_input = "qfbk";
defparam \data[12][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N4
stratix_lcell \data[4][4]~11 (
// Equation(s):
// \data[4][4]~11_combout  = (\rst~combout ) # ((!addr[3] & (\data[31][7]~1_combout  & \Decoder0~5_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[31][7]~1_combout ),
	.datad(\Decoder0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[4][4]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][4]~11 .lut_mask = "baaa";
defparam \data[4][4]~11 .operation_mode = "normal";
defparam \data[4][4]~11 .output_mode = "comb_only";
defparam \data[4][4]~11 .register_cascade_mode = "off";
defparam \data[4][4]~11 .sum_lutc_input = "datac";
defparam \data[4][4]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N1
stratix_lcell \data[4][3] (
// Equation(s):
// \data_out~60  = (\data_out~7_combout  & ((\data_out~59  & (\data[12][3]~regout )) # (!\data_out~59  & ((data[4][3]))))) # (!\data_out~7_combout  & (((\data_out~59 ))))
// \data[4][3]~regout  = DFFEAS(\data_out~60 , GLOBAL(\clk~combout ), VCC, , \data[4][4]~11_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[12][3]~regout ),
	.datab(\data_out~7_combout ),
	.datac(\data~25 ),
	.datad(\data_out~59 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4][4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~60 ),
	.regout(\data[4][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][3] .lut_mask = "bbc0";
defparam \data[4][3] .operation_mode = "normal";
defparam \data[4][3] .output_mode = "reg_and_comb";
defparam \data[4][3] .register_cascade_mode = "off";
defparam \data[4][3] .sum_lutc_input = "qfbk";
defparam \data[4][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y21_N3
stratix_lcell \Mux51~7 (
// Equation(s):
// \Mux51~7_combout  = (count4[2] & ((\data[8][3]~regout ) # ((count4[3])))) # (!count4[2] & (((!count4[3] & \data[4][3]~regout ))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(\data[8][3]~regout ),
	.datac(count4[3]),
	.datad(\data[4][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux51~7 .lut_mask = "ada8";
defparam \Mux51~7 .operation_mode = "normal";
defparam \Mux51~7 .output_mode = "comb_only";
defparam \Mux51~7 .register_cascade_mode = "off";
defparam \Mux51~7 .sum_lutc_input = "datac";
defparam \Mux51~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N4
stratix_lcell \data_out~3 (
// Equation(s):
// \data_out~3_combout  = ((\state.S7~regout ) # ((\state.S4~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\state.S7~regout ),
	.datac(\state.S4~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~3 .lut_mask = "fcfc";
defparam \data_out~3 .operation_mode = "normal";
defparam \data_out~3 .output_mode = "comb_only";
defparam \data_out~3 .register_cascade_mode = "off";
defparam \data_out~3 .sum_lutc_input = "datac";
defparam \data_out~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N9
stratix_lcell \data_out~0 (
// Equation(s):
// \data_out~0_combout  = (\state.S3~regout  & (((read1count[0])))) # (!\state.S3~regout  & (((read15count[0]))))

	.clk(gnd),
	.dataa(\state.S3~regout ),
	.datab(vcc),
	.datac(read15count[0]),
	.datad(read1count[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~0 .lut_mask = "fa50";
defparam \data_out~0 .operation_mode = "normal";
defparam \data_out~0 .output_mode = "comb_only";
defparam \data_out~0 .register_cascade_mode = "off";
defparam \data_out~0 .sum_lutc_input = "datac";
defparam \data_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N5
stratix_lcell \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!addr[1] & (!addr[4] & (addr[5] & !addr[0])))

	.clk(gnd),
	.dataa(addr[1]),
	.datab(addr[4]),
	.datac(addr[5]),
	.datad(addr[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = "0010";
defparam \Decoder0~1 .operation_mode = "normal";
defparam \Decoder0~1 .output_mode = "comb_only";
defparam \Decoder0~1 .register_cascade_mode = "off";
defparam \Decoder0~1 .sum_lutc_input = "datac";
defparam \Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N3
stratix_lcell \data[32][3]~4 (
// Equation(s):
// \data[32][3]~4_combout  = (\rst~combout ) # ((!addr[3] & (\Decoder0~1_combout  & \data[32][3]~3_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\Decoder0~1_combout ),
	.datad(\data[32][3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[32][3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][3]~4 .lut_mask = "dccc";
defparam \data[32][3]~4 .operation_mode = "normal";
defparam \data[32][3]~4 .output_mode = "comb_only";
defparam \data[32][3]~4 .register_cascade_mode = "off";
defparam \data[32][3]~4 .sum_lutc_input = "datac";
defparam \data[32][3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y22_N3
stratix_lcell \data[32][3] (
// Equation(s):
// \data_out~55  = (\data_out~0_combout  & (\state.S3~regout )) # (!\data_out~0_combout  & ((\state.S3~regout  & (data[32][3])) # (!\state.S3~regout  & ((\data[47][3]~regout )))))
// \data[32][3]~regout  = DFFEAS(\data_out~55 , GLOBAL(\clk~combout ), VCC, , \data[32][3]~4_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~0_combout ),
	.datab(\state.S3~regout ),
	.datac(\data~25 ),
	.datad(\data[47][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[32][3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~55 ),
	.regout(\data[32][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][3] .lut_mask = "d9c8";
defparam \data[32][3] .operation_mode = "normal";
defparam \data[32][3] .output_mode = "reg_and_comb";
defparam \data[32][3] .register_cascade_mode = "off";
defparam \data[32][3] .sum_lutc_input = "qfbk";
defparam \data[32][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y24_N0
stratix_lcell \Decoder0~8 (
// Equation(s):
// \Decoder0~8_combout  = (addr[5] & (!addr[4] & (!addr[1] & addr[0])))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[4]),
	.datac(addr[1]),
	.datad(addr[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~8 .lut_mask = "0200";
defparam \Decoder0~8 .operation_mode = "normal";
defparam \Decoder0~8 .output_mode = "comb_only";
defparam \Decoder0~8 .register_cascade_mode = "off";
defparam \Decoder0~8 .sum_lutc_input = "datac";
defparam \Decoder0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N1
stratix_lcell \data[33][7]~39 (
// Equation(s):
// \data[33][7]~39_combout  = (\rst~combout ) # ((\Decoder0~8_combout  & (!addr[3] & \data[32][3]~3_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\Decoder0~8_combout ),
	.datac(addr[3]),
	.datad(\data[32][3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[33][7]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][7]~39 .lut_mask = "aeaa";
defparam \data[33][7]~39 .operation_mode = "normal";
defparam \data[33][7]~39 .output_mode = "comb_only";
defparam \data[33][7]~39 .register_cascade_mode = "off";
defparam \data[33][7]~39 .sum_lutc_input = "datac";
defparam \data[33][7]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y22_N7
stratix_lcell \data[33][3] (
// Equation(s):
// \Mux8~2  = ((count4[0] & ((data[33][3]))) # (!count4[0] & (\data[32][3]~regout )))
// \data[33][3]~regout  = DFFEAS(\Mux8~2 , GLOBAL(\clk~combout ), VCC, , \data[33][7]~39_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[32][3]~regout ),
	.datab(vcc),
	.datac(\data~25 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[33][7]~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~2 ),
	.regout(\data[33][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][3] .lut_mask = "f0aa";
defparam \data[33][3] .operation_mode = "normal";
defparam \data[33][3] .output_mode = "reg_and_comb";
defparam \data[33][3] .register_cascade_mode = "off";
defparam \data[33][3] .sum_lutc_input = "qfbk";
defparam \data[33][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y25_N4
stratix_lcell \Decoder0~9 (
// Equation(s):
// \Decoder0~9_combout  = (!addr[4] & (addr[5] & (addr[1] & !addr[0])))

	.clk(gnd),
	.dataa(addr[4]),
	.datab(addr[5]),
	.datac(addr[1]),
	.datad(addr[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~9 .lut_mask = "0040";
defparam \Decoder0~9 .operation_mode = "normal";
defparam \Decoder0~9 .output_mode = "comb_only";
defparam \Decoder0~9 .register_cascade_mode = "off";
defparam \Decoder0~9 .sum_lutc_input = "datac";
defparam \Decoder0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N1
stratix_lcell \data[34][2]~35 (
// Equation(s):
// \data[34][2]~35_combout  = (\rst~combout ) # ((!addr[3] & (\data[32][3]~3_combout  & \Decoder0~9_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[32][3]~3_combout ),
	.datad(\Decoder0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[34][2]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][2]~35 .lut_mask = "baaa";
defparam \data[34][2]~35 .operation_mode = "normal";
defparam \data[34][2]~35 .output_mode = "comb_only";
defparam \data[34][2]~35 .register_cascade_mode = "off";
defparam \data[34][2]~35 .sum_lutc_input = "datac";
defparam \data[34][2]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N2
stratix_lcell \data[34][3] (
// Equation(s):
// \Mux46~6  = (count4[0] & ((count4[3]) # ((data[34][3])))) # (!count4[0] & (!count4[3] & ((\data[33][3]~regout ))))
// \data[34][3]~regout  = DFFEAS(\Mux46~6 , GLOBAL(\clk~combout ), VCC, , \data[34][2]~35_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(count4[3]),
	.datac(\data~25 ),
	.datad(\data[33][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[34][2]~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~6 ),
	.regout(\data[34][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][3] .lut_mask = "b9a8";
defparam \data[34][3] .operation_mode = "normal";
defparam \data[34][3] .output_mode = "reg_and_comb";
defparam \data[34][3] .register_cascade_mode = "off";
defparam \data[34][3] .sum_lutc_input = "qfbk";
defparam \data[34][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y25_N3
stratix_lcell \data[35][2]~37 (
// Equation(s):
// \data[35][2]~37_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (!addr[3] & \Decoder0~2_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[32][3]~3_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[35][2]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][2]~37 .lut_mask = "aeaa";
defparam \data[35][2]~37 .operation_mode = "normal";
defparam \data[35][2]~37 .output_mode = "comb_only";
defparam \data[35][2]~37 .register_cascade_mode = "off";
defparam \data[35][2]~37 .sum_lutc_input = "datac";
defparam \data[35][2]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N0
stratix_lcell \data[35][3] (
// Equation(s):
// \Mux8~6  = ((count4[0] & (data[35][3])) # (!count4[0] & ((\data[34][3]~regout ))))
// \data[35][3]~regout  = DFFEAS(\Mux8~6 , GLOBAL(\clk~combout ), VCC, , \data[35][2]~37_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data~25 ),
	.datad(\data[34][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[35][2]~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~6 ),
	.regout(\data[35][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][3] .lut_mask = "f3c0";
defparam \data[35][3] .operation_mode = "normal";
defparam \data[35][3] .output_mode = "reg_and_comb";
defparam \data[35][3] .register_cascade_mode = "off";
defparam \data[35][3] .sum_lutc_input = "qfbk";
defparam \data[35][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y25_N2
stratix_lcell \data[36][7]~33 (
// Equation(s):
// \data[36][7]~33_combout  = (\rst~combout ) # ((!addr[3] & (\Decoder0~1_combout  & \data[31][7]~1_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\Decoder0~1_combout ),
	.datad(\data[31][7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[36][7]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[36][7]~33 .lut_mask = "dccc";
defparam \data[36][7]~33 .operation_mode = "normal";
defparam \data[36][7]~33 .output_mode = "comb_only";
defparam \data[36][7]~33 .register_cascade_mode = "off";
defparam \data[36][7]~33 .sum_lutc_input = "datac";
defparam \data[36][7]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y26_N0
stratix_lcell \data[36][3] (
// Equation(s):
// \Mux46~0  = (count4[3] & (count4[0])) # (!count4[3] & ((count4[0] & (data[36][3])) # (!count4[0] & ((\data[35][3]~regout )))))
// \data[36][3]~regout  = DFFEAS(\Mux46~0 , GLOBAL(\clk~combout ), VCC, , \data[36][7]~33_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(count4[0]),
	.datac(\data~25 ),
	.datad(\data[35][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[36][7]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~0 ),
	.regout(\data[36][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[36][3] .lut_mask = "d9c8";
defparam \data[36][3] .operation_mode = "normal";
defparam \data[36][3] .output_mode = "reg_and_comb";
defparam \data[36][3] .register_cascade_mode = "off";
defparam \data[36][3] .sum_lutc_input = "qfbk";
defparam \data[36][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y24_N3
stratix_lcell \data[37][2]~38 (
// Equation(s):
// \data[37][2]~38_combout  = (\rst~combout ) # ((\Decoder0~8_combout  & (!addr[3] & \data[31][7]~1_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\Decoder0~8_combout ),
	.datac(addr[3]),
	.datad(\data[31][7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[37][2]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[37][2]~38 .lut_mask = "aeaa";
defparam \data[37][2]~38 .operation_mode = "normal";
defparam \data[37][2]~38 .output_mode = "comb_only";
defparam \data[37][2]~38 .register_cascade_mode = "off";
defparam \data[37][2]~38 .sum_lutc_input = "datac";
defparam \data[37][2]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y26_N7
stratix_lcell \data[37][3] (
// Equation(s):
// \Mux8~1  = ((count4[0] & ((data[37][3]))) # (!count4[0] & (\data[36][3]~regout )))
// \data[37][3]~regout  = DFFEAS(\Mux8~1 , GLOBAL(\clk~combout ), VCC, , \data[37][2]~38_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[36][3]~regout ),
	.datac(\data~25 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[37][2]~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~1 ),
	.regout(\data[37][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[37][3] .lut_mask = "f0cc";
defparam \data[37][3] .operation_mode = "normal";
defparam \data[37][3] .output_mode = "reg_and_comb";
defparam \data[37][3] .register_cascade_mode = "off";
defparam \data[37][3] .sum_lutc_input = "qfbk";
defparam \data[37][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y25_N3
stratix_lcell \data[38][4]~34 (
// Equation(s):
// \data[38][4]~34_combout  = (\rst~combout ) # ((!addr[3] & (\data[31][7]~1_combout  & \Decoder0~9_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[31][7]~1_combout ),
	.datad(\Decoder0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[38][4]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[38][4]~34 .lut_mask = "baaa";
defparam \data[38][4]~34 .operation_mode = "normal";
defparam \data[38][4]~34 .output_mode = "comb_only";
defparam \data[38][4]~34 .register_cascade_mode = "off";
defparam \data[38][4]~34 .sum_lutc_input = "datac";
defparam \data[38][4]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y26_N5
stratix_lcell \data[38][3] (
// Equation(s):
// \Mux46~4  = (count4[0] & ((count4[3]) # ((data[38][3])))) # (!count4[0] & (!count4[3] & ((\data[37][3]~regout ))))
// \data[38][3]~regout  = DFFEAS(\Mux46~4 , GLOBAL(\clk~combout ), VCC, , \data[38][4]~34_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(count4[3]),
	.datac(\data~25 ),
	.datad(\data[37][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[38][4]~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~4 ),
	.regout(\data[38][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[38][3] .lut_mask = "b9a8";
defparam \data[38][3] .operation_mode = "normal";
defparam \data[38][3] .output_mode = "reg_and_comb";
defparam \data[38][3] .register_cascade_mode = "off";
defparam \data[38][3] .sum_lutc_input = "qfbk";
defparam \data[38][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y25_N1
stratix_lcell \data[44][3]~41 (
// Equation(s):
// \data[44][3]~41_combout  = (\rst~combout ) # ((addr[3] & (\Decoder0~1_combout  & \data[31][7]~1_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\Decoder0~1_combout ),
	.datad(\data[31][7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[44][3]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[44][3]~41 .lut_mask = "eccc";
defparam \data[44][3]~41 .operation_mode = "normal";
defparam \data[44][3]~41 .output_mode = "comb_only";
defparam \data[44][3]~41 .register_cascade_mode = "off";
defparam \data[44][3]~41 .sum_lutc_input = "datac";
defparam \data[44][3]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N4
stratix_lcell \data[44][3] (
// Equation(s):
// \Mux46~1  = (\Mux46~0  & (((data[44][3])) # (!count4[3]))) # (!\Mux46~0  & (count4[3] & ((\data[43][3]~regout ))))
// \data[44][3]~regout  = DFFEAS(\Mux46~1 , GLOBAL(\clk~combout ), VCC, , \data[44][3]~41_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux46~0 ),
	.datab(count4[3]),
	.datac(\data~25 ),
	.datad(\data[43][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[44][3]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~1 ),
	.regout(\data[44][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[44][3] .lut_mask = "e6a2";
defparam \data[44][3] .operation_mode = "normal";
defparam \data[44][3] .output_mode = "reg_and_comb";
defparam \data[44][3] .register_cascade_mode = "off";
defparam \data[44][3] .sum_lutc_input = "qfbk";
defparam \data[44][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y26_N7
stratix_lcell \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ((count4[2] & ((count4[3]) # (count4[0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[2]),
	.datac(count4[3]),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = "ccc0";
defparam \Mux43~0 .operation_mode = "normal";
defparam \Mux43~0 .output_mode = "comb_only";
defparam \Mux43~0 .register_cascade_mode = "off";
defparam \Mux43~0 .sum_lutc_input = "datac";
defparam \Mux43~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N1
stratix_lcell \data[39][5]~40 (
// Equation(s):
// \data[39][5]~40_combout  = (\rst~combout ) # ((\data[31][7]~1_combout  & (!addr[3] & \Decoder0~2_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[31][7]~1_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[39][5]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[39][5]~40 .lut_mask = "aeaa";
defparam \data[39][5]~40 .operation_mode = "normal";
defparam \data[39][5]~40 .output_mode = "comb_only";
defparam \data[39][5]~40 .register_cascade_mode = "off";
defparam \data[39][5]~40 .sum_lutc_input = "datac";
defparam \data[39][5]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N8
stratix_lcell \data[39][3] (
// Equation(s):
// \Mux8~4  = (count4[0] & (((data[39][3])))) # (!count4[0] & (((\data[38][3]~regout ))))
// \data[39][3]~regout  = DFFEAS(\Mux8~4 , GLOBAL(\clk~combout ), VCC, , \data[39][5]~40_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~25 ),
	.datad(\data[38][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[39][5]~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~4 ),
	.regout(\data[39][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[39][3] .lut_mask = "f5a0";
defparam \data[39][3] .operation_mode = "normal";
defparam \data[39][3] .output_mode = "reg_and_comb";
defparam \data[39][3] .register_cascade_mode = "off";
defparam \data[39][3] .sum_lutc_input = "qfbk";
defparam \data[39][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y24_N0
stratix_lcell \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ((count4[3]) # ((!count4[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[3]),
	.datac(count4[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux43~1 .lut_mask = "cfcf";
defparam \Mux43~1 .operation_mode = "normal";
defparam \Mux43~1 .output_mode = "comb_only";
defparam \Mux43~1 .register_cascade_mode = "off";
defparam \Mux43~1 .sum_lutc_input = "datac";
defparam \Mux43~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y24_N7
stratix_lcell \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = (\Mux43~0_combout  & (((\Mux43~1_combout )))) # (!\Mux43~0_combout  & ((\Mux43~1_combout  & (\Mux46~1 )) # (!\Mux43~1_combout  & ((\data[39][3]~regout )))))

	.clk(gnd),
	.dataa(\Mux46~1 ),
	.datab(\Mux43~0_combout ),
	.datac(\data[39][3]~regout ),
	.datad(\Mux43~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux46~2 .lut_mask = "ee30";
defparam \Mux46~2 .operation_mode = "normal";
defparam \Mux46~2 .output_mode = "comb_only";
defparam \Mux46~2 .register_cascade_mode = "off";
defparam \Mux46~2 .sum_lutc_input = "datac";
defparam \Mux46~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N0
stratix_lcell \data[40][3]~36 (
// Equation(s):
// \data[40][3]~36_combout  = (\rst~combout ) # ((addr[3] & (\Decoder0~1_combout  & \data[32][3]~3_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\Decoder0~1_combout ),
	.datad(\data[32][3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[40][3]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[40][3]~36 .lut_mask = "eccc";
defparam \data[40][3]~36 .operation_mode = "normal";
defparam \data[40][3]~36 .output_mode = "comb_only";
defparam \data[40][3]~36 .register_cascade_mode = "off";
defparam \data[40][3]~36 .sum_lutc_input = "datac";
defparam \data[40][3]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y24_N6
stratix_lcell \data[40][3] (
// Equation(s):
// \Mux46~3  = (\Mux46~2_combout  & (((\data[47][3]~regout )) # (!\Mux43~0_combout ))) # (!\Mux46~2_combout  & (\Mux43~0_combout  & (data[40][3])))
// \data[40][3]~regout  = DFFEAS(\Mux46~3 , GLOBAL(\clk~combout ), VCC, , \data[40][3]~36_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux46~2_combout ),
	.datab(\Mux43~0_combout ),
	.datac(\data~25 ),
	.datad(\data[47][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[40][3]~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~3 ),
	.regout(\data[40][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[40][3] .lut_mask = "ea62";
defparam \data[40][3] .operation_mode = "normal";
defparam \data[40][3] .output_mode = "reg_and_comb";
defparam \data[40][3] .register_cascade_mode = "off";
defparam \data[40][3] .sum_lutc_input = "qfbk";
defparam \data[40][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y24_N6
stratix_lcell \data[41][3]~32 (
// Equation(s):
// \data[41][3]~32_combout  = (\rst~combout ) # ((\Decoder0~8_combout  & (addr[3] & \data[32][3]~3_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\Decoder0~8_combout ),
	.datac(addr[3]),
	.datad(\data[32][3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[41][3]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[41][3]~32 .lut_mask = "eaaa";
defparam \data[41][3]~32 .operation_mode = "normal";
defparam \data[41][3]~32 .output_mode = "comb_only";
defparam \data[41][3]~32 .register_cascade_mode = "off";
defparam \data[41][3]~32 .sum_lutc_input = "datac";
defparam \data[41][3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N5
stratix_lcell \data[41][3] (
// Equation(s):
// \Mux8~0  = ((count4[0] & ((data[41][3]))) # (!count4[0] & (\data[40][3]~regout )))
// \data[41][3]~regout  = DFFEAS(\Mux8~0 , GLOBAL(\clk~combout ), VCC, , \data[41][3]~32_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[40][3]~regout ),
	.datac(\data~25 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[41][3]~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~0 ),
	.regout(\data[41][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[41][3] .lut_mask = "f0cc";
defparam \data[41][3] .operation_mode = "normal";
defparam \data[41][3] .output_mode = "reg_and_comb";
defparam \data[41][3] .register_cascade_mode = "off";
defparam \data[41][3] .sum_lutc_input = "qfbk";
defparam \data[41][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y25_N5
stratix_lcell \data[42][6]~42 (
// Equation(s):
// \data[42][6]~42_combout  = (\rst~combout ) # ((addr[3] & (\data[32][3]~3_combout  & \Decoder0~9_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[32][3]~3_combout ),
	.datad(\Decoder0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[42][6]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[42][6]~42 .lut_mask = "eaaa";
defparam \data[42][6]~42 .operation_mode = "normal";
defparam \data[42][6]~42 .output_mode = "comb_only";
defparam \data[42][6]~42 .register_cascade_mode = "off";
defparam \data[42][6]~42 .sum_lutc_input = "datac";
defparam \data[42][6]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N6
stratix_lcell \data[42][3] (
// Equation(s):
// \Mux46~7  = (count4[3] & ((\Mux46~6  & ((data[42][3]))) # (!\Mux46~6  & (\data[41][3]~regout )))) # (!count4[3] & (((\Mux46~6 ))))
// \data[42][3]~regout  = DFFEAS(\Mux46~7 , GLOBAL(\clk~combout ), VCC, , \data[42][6]~42_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[41][3]~regout ),
	.datab(count4[3]),
	.datac(\data~25 ),
	.datad(\Mux46~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[42][6]~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~7 ),
	.regout(\data[42][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[42][3] .lut_mask = "f388";
defparam \data[42][3] .operation_mode = "normal";
defparam \data[42][3] .output_mode = "reg_and_comb";
defparam \data[42][3] .register_cascade_mode = "off";
defparam \data[42][3] .sum_lutc_input = "qfbk";
defparam \data[42][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y25_N7
stratix_lcell \data[43][2]~30 (
// Equation(s):
// \data[43][2]~30_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (addr[3] & \Decoder0~2_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[32][3]~3_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[43][2]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[43][2]~30 .lut_mask = "eaaa";
defparam \data[43][2]~30 .operation_mode = "normal";
defparam \data[43][2]~30 .output_mode = "comb_only";
defparam \data[43][2]~30 .register_cascade_mode = "off";
defparam \data[43][2]~30 .sum_lutc_input = "datac";
defparam \data[43][2]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N6
stratix_lcell \data[43][3] (
// Equation(s):
// \Mux8~5  = ((count4[0] & (data[43][3])) # (!count4[0] & ((\data[42][3]~regout ))))
// \data[43][3]~regout  = DFFEAS(\Mux8~5 , GLOBAL(\clk~combout ), VCC, , \data[43][2]~30_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data~25 ),
	.datad(\data[42][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[43][2]~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~5 ),
	.regout(\data[43][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[43][3] .lut_mask = "f3c0";
defparam \data[43][3] .operation_mode = "normal";
defparam \data[43][3] .output_mode = "reg_and_comb";
defparam \data[43][3] .register_cascade_mode = "off";
defparam \data[43][3] .sum_lutc_input = "qfbk";
defparam \data[43][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y24_N4
stratix_lcell \data[45][6]~31 (
// Equation(s):
// \data[45][6]~31_combout  = (\rst~combout ) # ((addr[3] & (\Decoder0~8_combout  & \data[31][7]~1_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\Decoder0~8_combout ),
	.datad(\data[31][7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[45][6]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[45][6]~31 .lut_mask = "eccc";
defparam \data[45][6]~31 .operation_mode = "normal";
defparam \data[45][6]~31 .output_mode = "comb_only";
defparam \data[45][6]~31 .register_cascade_mode = "off";
defparam \data[45][6]~31 .sum_lutc_input = "datac";
defparam \data[45][6]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y27_N5
stratix_lcell \data[45][3] (
// Equation(s):
// \Mux8~3  = (count4[0] & (((data[45][3])))) # (!count4[0] & (((\data[44][3]~regout ))))
// \data[45][3]~regout  = DFFEAS(\Mux8~3 , GLOBAL(\clk~combout ), VCC, , \data[45][6]~31_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~25 ),
	.datad(\data[44][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[45][6]~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~3 ),
	.regout(\data[45][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[45][3] .lut_mask = "f5a0";
defparam \data[45][3] .operation_mode = "normal";
defparam \data[45][3] .output_mode = "reg_and_comb";
defparam \data[45][3] .register_cascade_mode = "off";
defparam \data[45][3] .sum_lutc_input = "qfbk";
defparam \data[45][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y25_N7
stratix_lcell \data[46][3]~43 (
// Equation(s):
// \data[46][3]~43_combout  = (\rst~combout ) # ((addr[3] & (\data[31][7]~1_combout  & \Decoder0~9_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[31][7]~1_combout ),
	.datad(\Decoder0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[46][3]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[46][3]~43 .lut_mask = "eaaa";
defparam \data[46][3]~43 .operation_mode = "normal";
defparam \data[46][3]~43 .output_mode = "comb_only";
defparam \data[46][3]~43 .register_cascade_mode = "off";
defparam \data[46][3]~43 .sum_lutc_input = "datac";
defparam \data[46][3]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y27_N7
stratix_lcell \data[46][3] (
// Equation(s):
// \Mux46~5  = (\Mux46~4  & (((data[46][3]) # (!count4[3])))) # (!\Mux46~4  & (\data[45][3]~regout  & ((count4[3]))))
// \data[46][3]~regout  = DFFEAS(\Mux46~5 , GLOBAL(\clk~combout ), VCC, , \data[46][3]~43_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux46~4 ),
	.datab(\data[45][3]~regout ),
	.datac(\data~25 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[46][3]~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~5 ),
	.regout(\data[46][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[46][3] .lut_mask = "e4aa";
defparam \data[46][3] .operation_mode = "normal";
defparam \data[46][3] .output_mode = "reg_and_comb";
defparam \data[46][3] .register_cascade_mode = "off";
defparam \data[46][3] .sum_lutc_input = "qfbk";
defparam \data[46][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N5
stratix_lcell \data[47][3] (
// Equation(s):
// \Mux8~7  = (count4[0] & (((data[47][3])))) # (!count4[0] & (\data[46][3]~regout ))
// \data[47][3]~regout  = DFFEAS(\Mux8~7 , GLOBAL(\clk~combout ), VCC, , \data[47][1]~5_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(\data[46][3]~regout ),
	.datac(\data~25 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[47][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~7 ),
	.regout(\data[47][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[47][3] .lut_mask = "e4e4";
defparam \data[47][3] .operation_mode = "normal";
defparam \data[47][3] .output_mode = "reg_and_comb";
defparam \data[47][3] .register_cascade_mode = "off";
defparam \data[47][3] .sum_lutc_input = "qfbk";
defparam \data[47][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y25_N9
stratix_lcell \Decoder0~10 (
// Equation(s):
// \Decoder0~10_combout  = (!addr[5] & (!addr[1] & (addr[4] & addr[0])))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[1]),
	.datac(addr[4]),
	.datad(addr[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~10 .lut_mask = "1000";
defparam \Decoder0~10 .operation_mode = "normal";
defparam \Decoder0~10 .output_mode = "comb_only";
defparam \Decoder0~10 .register_cascade_mode = "off";
defparam \Decoder0~10 .sum_lutc_input = "datac";
defparam \Decoder0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y25_N5
stratix_lcell \data[17][4]~53 (
// Equation(s):
// \data[17][4]~53_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (!addr[3] & \Decoder0~10_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[32][3]~3_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[17][4]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][4]~53 .lut_mask = "aeaa";
defparam \data[17][4]~53 .operation_mode = "normal";
defparam \data[17][4]~53 .output_mode = "comb_only";
defparam \data[17][4]~53 .register_cascade_mode = "off";
defparam \data[17][4]~53 .sum_lutc_input = "datac";
defparam \data[17][4]~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N0
stratix_lcell \data[17][3] (
// Equation(s):
// \data[17][3]~regout  = DFFEAS((((\data~25 ))), GLOBAL(\clk~combout ), VCC, , \data[17][4]~53_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[17][4]~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[17][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][3] .lut_mask = "ff00";
defparam \data[17][3] .operation_mode = "normal";
defparam \data[17][3] .output_mode = "reg_only";
defparam \data[17][3] .register_cascade_mode = "off";
defparam \data[17][3] .sum_lutc_input = "datac";
defparam \data[17][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y25_N6
stratix_lcell \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (!addr[5] & (!addr[1] & (addr[4] & !addr[0])))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[1]),
	.datac(addr[4]),
	.datad(addr[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = "0010";
defparam \Decoder0~3 .operation_mode = "normal";
defparam \Decoder0~3 .output_mode = "comb_only";
defparam \Decoder0~3 .register_cascade_mode = "off";
defparam \Decoder0~3 .sum_lutc_input = "datac";
defparam \Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y25_N8
stratix_lcell \data[16][3]~6 (
// Equation(s):
// \data[16][3]~6_combout  = (\rst~combout ) # ((!addr[3] & (\data[32][3]~3_combout  & \Decoder0~3_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\data[32][3]~3_combout ),
	.datad(\Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[16][3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][3]~6 .lut_mask = "dccc";
defparam \data[16][3]~6 .operation_mode = "normal";
defparam \data[16][3]~6 .output_mode = "comb_only";
defparam \data[16][3]~6 .register_cascade_mode = "off";
defparam \data[16][3]~6 .sum_lutc_input = "datac";
defparam \data[16][3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y25_N4
stratix_lcell \data[16][3] (
// Equation(s):
// \Mux0~10  = ((count4[0] & (\data[17][3]~regout )) # (!count4[0] & ((data[16][3]))))
// \data[16][3]~regout  = DFFEAS(\Mux0~10 , GLOBAL(\clk~combout ), VCC, , \data[16][3]~6_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[17][3]~regout ),
	.datac(\data~25 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[16][3]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~10 ),
	.regout(\data[16][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][3] .lut_mask = "ccf0";
defparam \data[16][3] .operation_mode = "normal";
defparam \data[16][3] .output_mode = "reg_and_comb";
defparam \data[16][3] .register_cascade_mode = "off";
defparam \data[16][3] .sum_lutc_input = "qfbk";
defparam \data[16][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y23_N0
stratix_lcell \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!addr[5] & (addr[4] & (addr[1] & addr[0])))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[4]),
	.datac(addr[1]),
	.datad(addr[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = "4000";
defparam \Decoder0~0 .operation_mode = "normal";
defparam \Decoder0~0 .output_mode = "comb_only";
defparam \Decoder0~0 .register_cascade_mode = "off";
defparam \Decoder0~0 .sum_lutc_input = "datac";
defparam \Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N5
stratix_lcell \data[31][7]~2 (
// Equation(s):
// \data[31][7]~2_combout  = (\rst~combout ) # ((addr[3] & (\data[31][7]~1_combout  & \Decoder0~0_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\data[31][7]~1_combout ),
	.datad(\Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[31][7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][7]~2 .lut_mask = "eccc";
defparam \data[31][7]~2 .operation_mode = "normal";
defparam \data[31][7]~2 .output_mode = "comb_only";
defparam \data[31][7]~2 .register_cascade_mode = "off";
defparam \data[31][7]~2 .sum_lutc_input = "datac";
defparam \data[31][7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N7
stratix_lcell \data[31][3] (
// Equation(s):
// \data_out~56  = (\data_out~0_combout  & ((\data_out~55  & ((\data[16][3]~regout ))) # (!\data_out~55  & (data[31][3])))) # (!\data_out~0_combout  & (\data_out~55 ))
// \data[31][3]~regout  = DFFEAS(\data_out~56 , GLOBAL(\clk~combout ), VCC, , \data[31][7]~2_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~0_combout ),
	.datab(\data_out~55 ),
	.datac(\data~25 ),
	.datad(\data[16][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~56 ),
	.regout(\data[31][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][3] .lut_mask = "ec64";
defparam \data[31][3] .operation_mode = "normal";
defparam \data[31][3] .output_mode = "reg_and_comb";
defparam \data[31][3] .register_cascade_mode = "off";
defparam \data[31][3] .sum_lutc_input = "qfbk";
defparam \data[31][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y26_N4
stratix_lcell \data_out~10 (
// Equation(s):
// \data_out~10_combout  = (\state.S7~regout ) # ((!\state.S3~regout  & (!\state.S4~regout  & !\state.S5~regout )))

	.clk(gnd),
	.dataa(\state.S7~regout ),
	.datab(\state.S3~regout ),
	.datac(\state.S4~regout ),
	.datad(\state.S5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~10 .lut_mask = "aaab";
defparam \data_out~10 .operation_mode = "normal";
defparam \data_out~10 .output_mode = "comb_only";
defparam \data_out~10 .register_cascade_mode = "off";
defparam \data_out~10 .sum_lutc_input = "datac";
defparam \data_out~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N2
stratix_lcell \rcount[0] (
// Equation(s):
// rcount[0] = DFFEAS((\state.S5~regout  & ((\rst~combout ) # ((!rcount[1] & !rcount[0])))) # (!\state.S5~regout  & (((rcount[0] & !\rst~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(rcount[1]),
	.datab(\state.S5~regout ),
	.datac(rcount[0]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(rcount[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcount[0] .lut_mask = "cc34";
defparam \rcount[0] .operation_mode = "normal";
defparam \rcount[0] .output_mode = "reg_only";
defparam \rcount[0] .register_cascade_mode = "off";
defparam \rcount[0] .sum_lutc_input = "datac";
defparam \rcount[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N4
stratix_lcell \rcount[1] (
// Equation(s):
// rcount[1] = DFFEAS((\state.S5~regout  & (rcount[0] & ((!rcount[1])))) # (!\state.S5~regout  & (((rcount[1])))), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(rcount[0]),
	.datab(\state.S5~regout ),
	.datac(vcc),
	.datad(rcount[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(rcount[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rcount[1] .lut_mask = "3388";
defparam \rcount[1] .operation_mode = "normal";
defparam \rcount[1] .output_mode = "reg_only";
defparam \rcount[1] .register_cascade_mode = "off";
defparam \rcount[1] .sum_lutc_input = "datac";
defparam \rcount[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_K13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \data_in[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [7]),
	.regout(),
	.ddioregout(),
	.padio(data_in[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[7]~I .ddio_mode = "none";
defparam \data_in[7]~I .input_async_reset = "none";
defparam \data_in[7]~I .input_power_up = "low";
defparam \data_in[7]~I .input_register_mode = "none";
defparam \data_in[7]~I .input_sync_reset = "none";
defparam \data_in[7]~I .oe_async_reset = "none";
defparam \data_in[7]~I .oe_power_up = "low";
defparam \data_in[7]~I .oe_register_mode = "none";
defparam \data_in[7]~I .oe_sync_reset = "none";
defparam \data_in[7]~I .operation_mode = "input";
defparam \data_in[7]~I .output_async_reset = "none";
defparam \data_in[7]~I .output_power_up = "low";
defparam \data_in[7]~I .output_register_mode = "none";
defparam \data_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X29_Y26_N5
stratix_lcell \data[0][7] (
// Equation(s):
// \data~29  = ((!\rst~combout  & ((\data_in~combout [7]))))
// \data[0][7]~regout  = DFFEAS(\data~29 , GLOBAL(\clk~combout ), VCC, , \data[0][0]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\data_in~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~29 ),
	.regout(\data[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][7] .lut_mask = "3300";
defparam \data[0][7] .operation_mode = "normal";
defparam \data[0][7] .output_mode = "reg_and_comb";
defparam \data[0][7] .register_cascade_mode = "off";
defparam \data[0][7] .sum_lutc_input = "datac";
defparam \data[0][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N5
stratix_lcell \data[17][7] (
// Equation(s):
// \data[17][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[17][4]~53_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[17][4]~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[17][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][7] .lut_mask = "0000";
defparam \data[17][7] .operation_mode = "normal";
defparam \data[17][7] .output_mode = "reg_only";
defparam \data[17][7] .register_cascade_mode = "off";
defparam \data[17][7] .sum_lutc_input = "datac";
defparam \data[17][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y25_N5
stratix_lcell \data[16][7] (
// Equation(s):
// \Mux19~10  = ((count4[0] & (\data[17][7]~regout )) # (!count4[0] & ((data[16][7]))))
// \data[16][7]~regout  = DFFEAS(\Mux19~10 , GLOBAL(\clk~combout ), VCC, , \data[16][3]~6_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[17][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[16][3]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~10 ),
	.regout(\data[16][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][7] .lut_mask = "ccf0";
defparam \data[16][7] .operation_mode = "normal";
defparam \data[16][7] .output_mode = "reg_and_comb";
defparam \data[16][7] .register_cascade_mode = "off";
defparam \data[16][7] .sum_lutc_input = "qfbk";
defparam \data[16][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y26_N3
stratix_lcell \data[38][7] (
// Equation(s):
// \Mux42~4  = (count4[3] & (((count4[0])))) # (!count4[3] & ((count4[0] & ((data[38][7]))) # (!count4[0] & (\data[37][7]~regout ))))
// \data[38][7]~regout  = DFFEAS(\Mux42~4 , GLOBAL(\clk~combout ), VCC, , \data[38][4]~34_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[37][7]~regout ),
	.datab(count4[3]),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[38][4]~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~4 ),
	.regout(\data[38][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[38][7] .lut_mask = "fc22";
defparam \data[38][7] .operation_mode = "normal";
defparam \data[38][7] .output_mode = "reg_and_comb";
defparam \data[38][7] .register_cascade_mode = "off";
defparam \data[38][7] .sum_lutc_input = "qfbk";
defparam \data[38][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y25_N1
stratix_lcell \data[34][7] (
// Equation(s):
// \Mux42~6  = (count4[0] & (((data[34][7]) # (count4[3])))) # (!count4[0] & (\data[33][7]~regout  & ((!count4[3]))))
// \data[34][7]~regout  = DFFEAS(\Mux42~6 , GLOBAL(\clk~combout ), VCC, , \data[34][2]~35_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[33][7]~regout ),
	.datab(count4[0]),
	.datac(\data~29 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[34][2]~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~6 ),
	.regout(\data[34][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][7] .lut_mask = "cce2";
defparam \data[34][7] .operation_mode = "normal";
defparam \data[34][7] .output_mode = "reg_and_comb";
defparam \data[34][7] .register_cascade_mode = "off";
defparam \data[34][7] .sum_lutc_input = "qfbk";
defparam \data[34][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y26_N4
stratix_lcell \data[36][7] (
// Equation(s):
// \Mux42~0  = (count4[0] & (((data[36][7]) # (count4[3])))) # (!count4[0] & (\data[35][7]~regout  & ((!count4[3]))))
// \data[36][7]~regout  = DFFEAS(\Mux42~0 , GLOBAL(\clk~combout ), VCC, , \data[36][7]~33_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[35][7]~regout ),
	.datab(count4[0]),
	.datac(\data~29 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[36][7]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~0 ),
	.regout(\data[36][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[36][7] .lut_mask = "cce2";
defparam \data[36][7] .operation_mode = "normal";
defparam \data[36][7] .output_mode = "reg_and_comb";
defparam \data[36][7] .register_cascade_mode = "off";
defparam \data[36][7] .sum_lutc_input = "qfbk";
defparam \data[36][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y26_N1
stratix_lcell \data[44][7] (
// Equation(s):
// \Mux42~1  = (\Mux42~0  & (((data[44][7]) # (!count4[3])))) # (!\Mux42~0  & (\data[43][7]~regout  & ((count4[3]))))
// \data[44][7]~regout  = DFFEAS(\Mux42~1 , GLOBAL(\clk~combout ), VCC, , \data[44][3]~41_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[43][7]~regout ),
	.datab(\Mux42~0 ),
	.datac(\data~29 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[44][3]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~1 ),
	.regout(\data[44][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[44][7] .lut_mask = "e2cc";
defparam \data[44][7] .operation_mode = "normal";
defparam \data[44][7] .output_mode = "reg_and_comb";
defparam \data[44][7] .register_cascade_mode = "off";
defparam \data[44][7] .sum_lutc_input = "qfbk";
defparam \data[44][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y26_N0
stratix_lcell \data[39][7] (
// Equation(s):
// \Mux11~4  = ((count4[0] & ((data[39][7]))) # (!count4[0] & (\data[38][7]~regout )))
// \data[39][7]~regout  = DFFEAS(\Mux11~4 , GLOBAL(\clk~combout ), VCC, , \data[39][5]~40_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[38][7]~regout ),
	.datab(vcc),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[39][5]~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~4 ),
	.regout(\data[39][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[39][7] .lut_mask = "f0aa";
defparam \data[39][7] .operation_mode = "normal";
defparam \data[39][7] .output_mode = "reg_and_comb";
defparam \data[39][7] .register_cascade_mode = "off";
defparam \data[39][7] .sum_lutc_input = "qfbk";
defparam \data[39][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y26_N6
stratix_lcell \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = (\Mux43~0_combout  & (((\Mux43~1_combout )))) # (!\Mux43~0_combout  & ((\Mux43~1_combout  & (\Mux42~1 )) # (!\Mux43~1_combout  & ((\data[39][7]~regout )))))

	.clk(gnd),
	.dataa(\Mux42~1 ),
	.datab(\data[39][7]~regout ),
	.datac(\Mux43~0_combout ),
	.datad(\Mux43~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux42~2 .lut_mask = "fa0c";
defparam \Mux42~2 .operation_mode = "normal";
defparam \Mux42~2 .output_mode = "comb_only";
defparam \Mux42~2 .register_cascade_mode = "off";
defparam \Mux42~2 .sum_lutc_input = "datac";
defparam \Mux42~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y27_N6
stratix_lcell \data[40][7] (
// Equation(s):
// \Mux42~3  = (\Mux42~2_combout  & ((\data[47][7]~regout ) # ((!\Mux43~0_combout )))) # (!\Mux42~2_combout  & (((data[40][7] & \Mux43~0_combout ))))
// \data[40][7]~regout  = DFFEAS(\Mux42~3 , GLOBAL(\clk~combout ), VCC, , \data[40][3]~36_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux42~2_combout ),
	.datab(\data[47][7]~regout ),
	.datac(\data~29 ),
	.datad(\Mux43~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[40][3]~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~3 ),
	.regout(\data[40][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[40][7] .lut_mask = "d8aa";
defparam \data[40][7] .operation_mode = "normal";
defparam \data[40][7] .output_mode = "reg_and_comb";
defparam \data[40][7] .register_cascade_mode = "off";
defparam \data[40][7] .sum_lutc_input = "qfbk";
defparam \data[40][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y27_N8
stratix_lcell \data[41][7] (
// Equation(s):
// \Mux11~0  = (count4[0] & (((data[41][7])))) # (!count4[0] & (\data[40][7]~regout ))
// \data[41][7]~regout  = DFFEAS(\Mux11~0 , GLOBAL(\clk~combout ), VCC, , \data[41][3]~32_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(\data[40][7]~regout ),
	.datac(\data~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[41][3]~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~0 ),
	.regout(\data[41][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[41][7] .lut_mask = "e4e4";
defparam \data[41][7] .operation_mode = "normal";
defparam \data[41][7] .output_mode = "reg_and_comb";
defparam \data[41][7] .register_cascade_mode = "off";
defparam \data[41][7] .sum_lutc_input = "qfbk";
defparam \data[41][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y25_N6
stratix_lcell \data[42][7] (
// Equation(s):
// \Mux42~7  = (\Mux42~6  & (((data[42][7]) # (!count4[3])))) # (!\Mux42~6  & (\data[41][7]~regout  & ((count4[3]))))
// \data[42][7]~regout  = DFFEAS(\Mux42~7 , GLOBAL(\clk~combout ), VCC, , \data[42][6]~42_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux42~6 ),
	.datab(\data[41][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[42][6]~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~7 ),
	.regout(\data[42][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[42][7] .lut_mask = "e4aa";
defparam \data[42][7] .operation_mode = "normal";
defparam \data[42][7] .output_mode = "reg_and_comb";
defparam \data[42][7] .register_cascade_mode = "off";
defparam \data[42][7] .sum_lutc_input = "qfbk";
defparam \data[42][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y25_N7
stratix_lcell \data[43][7] (
// Equation(s):
// \Mux11~5  = (count4[0] & (((data[43][7])))) # (!count4[0] & (\data[42][7]~regout ))
// \data[43][7]~regout  = DFFEAS(\Mux11~5 , GLOBAL(\clk~combout ), VCC, , \data[43][2]~30_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(\data[42][7]~regout ),
	.datac(\data~29 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[43][2]~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~5 ),
	.regout(\data[43][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[43][7] .lut_mask = "e4e4";
defparam \data[43][7] .operation_mode = "normal";
defparam \data[43][7] .output_mode = "reg_and_comb";
defparam \data[43][7] .register_cascade_mode = "off";
defparam \data[43][7] .sum_lutc_input = "qfbk";
defparam \data[43][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y26_N8
stratix_lcell \data[45][7] (
// Equation(s):
// \Mux11~3  = ((count4[0] & (data[45][7])) # (!count4[0] & ((\data[44][7]~regout ))))
// \data[45][7]~regout  = DFFEAS(\Mux11~3 , GLOBAL(\clk~combout ), VCC, , \data[45][6]~31_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data~29 ),
	.datad(\data[44][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[45][6]~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~3 ),
	.regout(\data[45][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[45][7] .lut_mask = "f3c0";
defparam \data[45][7] .operation_mode = "normal";
defparam \data[45][7] .output_mode = "reg_and_comb";
defparam \data[45][7] .register_cascade_mode = "off";
defparam \data[45][7] .sum_lutc_input = "qfbk";
defparam \data[45][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y26_N4
stratix_lcell \data[46][7] (
// Equation(s):
// \Mux42~5  = (count4[3] & ((\Mux42~4  & (data[46][7])) # (!\Mux42~4  & ((\data[45][7]~regout ))))) # (!count4[3] & (\Mux42~4 ))
// \data[46][7]~regout  = DFFEAS(\Mux42~5 , GLOBAL(\clk~combout ), VCC, , \data[46][3]~43_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\Mux42~4 ),
	.datac(\data~29 ),
	.datad(\data[45][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[46][3]~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~5 ),
	.regout(\data[46][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[46][7] .lut_mask = "e6c4";
defparam \data[46][7] .operation_mode = "normal";
defparam \data[46][7] .output_mode = "reg_and_comb";
defparam \data[46][7] .register_cascade_mode = "off";
defparam \data[46][7] .sum_lutc_input = "qfbk";
defparam \data[46][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N8
stratix_lcell \data[47][7] (
// Equation(s):
// \Mux11~7  = (count4[0] & (((data[47][7])))) # (!count4[0] & (((\data[46][7]~regout ))))
// \data[47][7]~regout  = DFFEAS(\Mux11~7 , GLOBAL(\clk~combout ), VCC, , \data[47][1]~5_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~29 ),
	.datad(\data[46][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[47][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~7 ),
	.regout(\data[47][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[47][7] .lut_mask = "f5a0";
defparam \data[47][7] .operation_mode = "normal";
defparam \data[47][7] .output_mode = "reg_and_comb";
defparam \data[47][7] .register_cascade_mode = "off";
defparam \data[47][7] .sum_lutc_input = "qfbk";
defparam \data[47][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y23_N2
stratix_lcell \data[31][7] (
// Equation(s):
// \data_out~111  = (\data_out~0_combout  & (((data[31][7]) # (\state.S3~regout )))) # (!\data_out~0_combout  & (\data[47][7]~regout  & ((!\state.S3~regout ))))
// \data[31][7]~regout  = DFFEAS(\data_out~111 , GLOBAL(\clk~combout ), VCC, , \data[31][7]~2_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~0_combout ),
	.datab(\data[47][7]~regout ),
	.datac(\data~29 ),
	.datad(\state.S3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~111 ),
	.regout(\data[31][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][7] .lut_mask = "aae4";
defparam \data[31][7] .operation_mode = "normal";
defparam \data[31][7] .output_mode = "reg_and_comb";
defparam \data[31][7] .register_cascade_mode = "off";
defparam \data[31][7] .sum_lutc_input = "qfbk";
defparam \data[31][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y22_N4
stratix_lcell \data[32][7] (
// Equation(s):
// \data_out~112  = (\state.S3~regout  & ((\data_out~111  & (\data[16][7]~regout )) # (!\data_out~111  & ((data[32][7]))))) # (!\state.S3~regout  & (((\data_out~111 ))))
// \data[32][7]~regout  = DFFEAS(\data_out~112 , GLOBAL(\clk~combout ), VCC, , \data[32][3]~4_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[16][7]~regout ),
	.datab(\state.S3~regout ),
	.datac(\data~29 ),
	.datad(\data_out~111 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[32][3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~112 ),
	.regout(\data[32][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][7] .lut_mask = "bbc0";
defparam \data[32][7] .operation_mode = "normal";
defparam \data[32][7] .output_mode = "reg_and_comb";
defparam \data[32][7] .register_cascade_mode = "off";
defparam \data[32][7] .sum_lutc_input = "qfbk";
defparam \data[32][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y22_N2
stratix_lcell \data[33][7] (
// Equation(s):
// \Mux11~2  = ((count4[0] & ((data[33][7]))) # (!count4[0] & (\data[32][7]~regout )))
// \data[33][7]~regout  = DFFEAS(\Mux11~2 , GLOBAL(\clk~combout ), VCC, , \data[33][7]~39_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[32][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[33][7]~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~2 ),
	.regout(\data[33][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][7] .lut_mask = "f0cc";
defparam \data[33][7] .operation_mode = "normal";
defparam \data[33][7] .output_mode = "reg_and_comb";
defparam \data[33][7] .register_cascade_mode = "off";
defparam \data[33][7] .sum_lutc_input = "qfbk";
defparam \data[33][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y25_N1
stratix_lcell \data[35][7] (
// Equation(s):
// \Mux11~6  = (count4[0] & (((data[35][7])))) # (!count4[0] & (((\data[34][7]~regout ))))
// \data[35][7]~regout  = DFFEAS(\Mux11~6 , GLOBAL(\clk~combout ), VCC, , \data[35][2]~37_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~29 ),
	.datad(\data[34][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[35][2]~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~6 ),
	.regout(\data[35][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][7] .lut_mask = "f5a0";
defparam \data[35][7] .operation_mode = "normal";
defparam \data[35][7] .output_mode = "reg_and_comb";
defparam \data[35][7] .register_cascade_mode = "off";
defparam \data[35][7] .sum_lutc_input = "qfbk";
defparam \data[35][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N1
stratix_lcell \data[37][7] (
// Equation(s):
// \Mux11~1  = ((count4[0] & ((data[37][7]))) # (!count4[0] & (\data[36][7]~regout )))
// \data[37][7]~regout  = DFFEAS(\Mux11~1 , GLOBAL(\clk~combout ), VCC, , \data[37][2]~38_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[36][7]~regout ),
	.datab(vcc),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[37][2]~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~1 ),
	.regout(\data[37][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[37][7] .lut_mask = "f0aa";
defparam \data[37][7] .operation_mode = "normal";
defparam \data[37][7] .output_mode = "reg_and_comb";
defparam \data[37][7] .register_cascade_mode = "off";
defparam \data[37][7] .sum_lutc_input = "qfbk";
defparam \data[37][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y25_N8
stratix_lcell \Mux11~8 (
// Equation(s):
// \Mux11~8_combout  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & (\Mux11~5 )) # (!count4[3] & ((\Mux11~6 )))))

	.clk(gnd),
	.dataa(\Mux11~5 ),
	.datab(count4[2]),
	.datac(\Mux11~6 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~8 .lut_mask = "ee30";
defparam \Mux11~8 .operation_mode = "normal";
defparam \Mux11~8 .output_mode = "comb_only";
defparam \Mux11~8 .register_cascade_mode = "off";
defparam \Mux11~8 .sum_lutc_input = "datac";
defparam \Mux11~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y26_N1
stratix_lcell \Mux11~9 (
// Equation(s):
// \Mux11~9_combout  = (count4[2] & ((\Mux11~8_combout  & ((\Mux11~7 ))) # (!\Mux11~8_combout  & (\Mux11~4 )))) # (!count4[2] & (((\Mux11~8_combout ))))

	.clk(gnd),
	.dataa(\Mux11~4 ),
	.datab(count4[2]),
	.datac(\Mux11~8_combout ),
	.datad(\Mux11~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~9 .lut_mask = "f838";
defparam \Mux11~9 .operation_mode = "normal";
defparam \Mux11~9 .output_mode = "comb_only";
defparam \Mux11~9 .register_cascade_mode = "off";
defparam \Mux11~9 .sum_lutc_input = "datac";
defparam \Mux11~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y25_N9
stratix_lcell \Mux11~10 (
// Equation(s):
// \Mux11~10_combout  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & (\Mux11~0 )) # (!count4[3] & ((\Mux11~2 )))))

	.clk(gnd),
	.dataa(\Mux11~0 ),
	.datab(\Mux11~2 ),
	.datac(count4[2]),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~10 .lut_mask = "fa0c";
defparam \Mux11~10 .operation_mode = "normal";
defparam \Mux11~10 .output_mode = "comb_only";
defparam \Mux11~10 .register_cascade_mode = "off";
defparam \Mux11~10 .sum_lutc_input = "datac";
defparam \Mux11~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y25_N7
stratix_lcell \Mux11~11 (
// Equation(s):
// \Mux11~11_combout  = (count4[2] & ((\Mux11~10_combout  & ((\Mux11~3 ))) # (!\Mux11~10_combout  & (\Mux11~1 )))) # (!count4[2] & (((\Mux11~10_combout ))))

	.clk(gnd),
	.dataa(\Mux11~1 ),
	.datab(\Mux11~3 ),
	.datac(count4[2]),
	.datad(\Mux11~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~11 .lut_mask = "cfa0";
defparam \Mux11~11 .operation_mode = "normal";
defparam \Mux11~11 .output_mode = "comb_only";
defparam \Mux11~11 .register_cascade_mode = "off";
defparam \Mux11~11 .sum_lutc_input = "datac";
defparam \Mux11~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y25_N8
stratix_lcell \Mux11~12 (
// Equation(s):
// \Mux11~12_combout  = ((count4[1] & (\Mux11~9_combout )) # (!count4[1] & ((\Mux11~11_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux11~9_combout ),
	.datac(\Mux11~11_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~12 .lut_mask = "ccf0";
defparam \Mux11~12 .operation_mode = "normal";
defparam \Mux11~12 .output_mode = "comb_only";
defparam \Mux11~12 .register_cascade_mode = "off";
defparam \Mux11~12 .sum_lutc_input = "datac";
defparam \Mux11~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y27_N4
stratix_lcell \Add19~0 (
// Equation(s):
// \Add19~0_combout  = count4[3] $ ((((count4[2] & count4[1]))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(vcc),
	.datac(count4[2]),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add19~0 .lut_mask = "5aaa";
defparam \Add19~0 .operation_mode = "normal";
defparam \Add19~0 .output_mode = "comb_only";
defparam \Add19~0 .register_cascade_mode = "off";
defparam \Add19~0 .sum_lutc_input = "datac";
defparam \Add19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N6
stratix_lcell \Add19~1 (
// Equation(s):
// \Add19~1_combout  = (count4[1] $ ((count4[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[1]),
	.datac(count4[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add19~1 .lut_mask = "3c3c";
defparam \Add19~1 .operation_mode = "normal";
defparam \Add19~1 .output_mode = "comb_only";
defparam \Add19~1 .register_cascade_mode = "off";
defparam \Add19~1 .sum_lutc_input = "datac";
defparam \Add19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y25_N6
stratix_lcell \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & (\Mux11~1 )) # (!\Add19~1_combout  & ((\Mux11~2 )))))

	.clk(gnd),
	.dataa(\Mux11~1 ),
	.datab(\Mux11~2 ),
	.datac(\Add19~0_combout ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = "fa0c";
defparam \Mux15~0 .operation_mode = "normal";
defparam \Mux15~0 .output_mode = "comb_only";
defparam \Mux15~0 .register_cascade_mode = "off";
defparam \Mux15~0 .sum_lutc_input = "datac";
defparam \Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y25_N9
stratix_lcell \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Add19~0_combout  & ((\Mux15~0_combout  & (\Mux11~3 )) # (!\Mux15~0_combout  & ((\Mux11~0 ))))) # (!\Add19~0_combout  & (((\Mux15~0_combout ))))

	.clk(gnd),
	.dataa(\Mux11~3 ),
	.datab(\Add19~0_combout ),
	.datac(\Mux11~0 ),
	.datad(\Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = "bbc0";
defparam \Mux15~1 .operation_mode = "normal";
defparam \Mux15~1 .output_mode = "comb_only";
defparam \Mux15~1 .register_cascade_mode = "off";
defparam \Mux15~1 .sum_lutc_input = "datac";
defparam \Mux15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y25_N0
stratix_lcell \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\Add19~0_combout  & ((\Mux11~5 ) # ((\Add19~1_combout )))) # (!\Add19~0_combout  & (((\Mux11~6  & !\Add19~1_combout ))))

	.clk(gnd),
	.dataa(\Mux11~5 ),
	.datab(\Add19~0_combout ),
	.datac(\Mux11~6 ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = "ccb8";
defparam \Mux15~2 .operation_mode = "normal";
defparam \Mux15~2 .output_mode = "comb_only";
defparam \Mux15~2 .register_cascade_mode = "off";
defparam \Mux15~2 .sum_lutc_input = "datac";
defparam \Mux15~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y25_N2
stratix_lcell \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\Mux15~2_combout  & (((\Mux11~7 ) # (!\Add19~1_combout )))) # (!\Mux15~2_combout  & (\Mux11~4  & ((\Add19~1_combout ))))

	.clk(gnd),
	.dataa(\Mux11~4 ),
	.datab(\Mux15~2_combout ),
	.datac(\Mux11~7 ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = "e2cc";
defparam \Mux15~3 .operation_mode = "normal";
defparam \Mux15~3 .output_mode = "comb_only";
defparam \Mux15~3 .register_cascade_mode = "off";
defparam \Mux15~3 .sum_lutc_input = "datac";
defparam \Mux15~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y25_N4
stratix_lcell \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ((count4[1] & (\Mux15~1_combout )) # (!count4[1] & ((\Mux15~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux15~1_combout ),
	.datac(count4[1]),
	.datad(\Mux15~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = "cfc0";
defparam \Mux15~4 .operation_mode = "normal";
defparam \Mux15~4 .output_mode = "comb_only";
defparam \Mux15~4 .register_cascade_mode = "off";
defparam \Mux15~4 .sum_lutc_input = "datac";
defparam \Mux15~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \data_in[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [6]),
	.regout(),
	.ddioregout(),
	.padio(data_in[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[6]~I .ddio_mode = "none";
defparam \data_in[6]~I .input_async_reset = "none";
defparam \data_in[6]~I .input_power_up = "low";
defparam \data_in[6]~I .input_register_mode = "none";
defparam \data_in[6]~I .input_sync_reset = "none";
defparam \data_in[6]~I .oe_async_reset = "none";
defparam \data_in[6]~I .oe_power_up = "low";
defparam \data_in[6]~I .oe_register_mode = "none";
defparam \data_in[6]~I .oe_sync_reset = "none";
defparam \data_in[6]~I .operation_mode = "input";
defparam \data_in[6]~I .output_async_reset = "none";
defparam \data_in[6]~I .output_power_up = "low";
defparam \data_in[6]~I .output_register_mode = "none";
defparam \data_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y20_N8
stratix_lcell \data[31][6] (
// Equation(s):
// \data~28  = ((\data_in~combout [6] & (!\rst~combout )))
// \data[31][6]~regout  = DFFEAS(\data~28 , GLOBAL(\clk~combout ), VCC, , \data[31][7]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in~combout [6]),
	.datac(\rst~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~28 ),
	.regout(\data[31][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][6] .lut_mask = "0c0c";
defparam \data[31][6] .operation_mode = "normal";
defparam \data[31][6] .output_mode = "reg_and_comb";
defparam \data[31][6] .register_cascade_mode = "off";
defparam \data[31][6] .sum_lutc_input = "datac";
defparam \data[31][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N1
stratix_lcell \data[47][6] (
// Equation(s):
// \Mux12~7  = ((count4[0] & ((data[47][6]))) # (!count4[0] & (\data[46][6]~regout )))
// \data[47][6]~regout  = DFFEAS(\Mux12~7 , GLOBAL(\clk~combout ), VCC, , \data[47][1]~5_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[46][6]~regout ),
	.datab(vcc),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[47][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~7 ),
	.regout(\data[47][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[47][6] .lut_mask = "f0aa";
defparam \data[47][6] .operation_mode = "normal";
defparam \data[47][6] .output_mode = "reg_and_comb";
defparam \data[47][6] .register_cascade_mode = "off";
defparam \data[47][6] .sum_lutc_input = "qfbk";
defparam \data[47][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y21_N7
stratix_lcell \data[32][6] (
// Equation(s):
// \data_out~97  = (\state.S3~regout  & ((\data_out~0_combout ) # ((data[32][6])))) # (!\state.S3~regout  & (!\data_out~0_combout  & ((\data[47][6]~regout ))))
// \data[32][6]~regout  = DFFEAS(\data_out~97 , GLOBAL(\clk~combout ), VCC, , \data[32][3]~4_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\state.S3~regout ),
	.datab(\data_out~0_combout ),
	.datac(\data~28 ),
	.datad(\data[47][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[32][3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~97 ),
	.regout(\data[32][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][6] .lut_mask = "b9a8";
defparam \data[32][6] .operation_mode = "normal";
defparam \data[32][6] .output_mode = "reg_and_comb";
defparam \data[32][6] .register_cascade_mode = "off";
defparam \data[32][6] .sum_lutc_input = "qfbk";
defparam \data[32][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y22_N6
stratix_lcell \data[33][6] (
// Equation(s):
// \Mux12~2  = ((count4[0] & ((data[33][6]))) # (!count4[0] & (\data[32][6]~regout )))
// \data[33][6]~regout  = DFFEAS(\Mux12~2 , GLOBAL(\clk~combout ), VCC, , \data[33][7]~39_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[32][6]~regout ),
	.datab(vcc),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[33][7]~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~2 ),
	.regout(\data[33][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][6] .lut_mask = "f0aa";
defparam \data[33][6] .operation_mode = "normal";
defparam \data[33][6] .output_mode = "reg_and_comb";
defparam \data[33][6] .register_cascade_mode = "off";
defparam \data[33][6] .sum_lutc_input = "qfbk";
defparam \data[33][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y25_N6
stratix_lcell \data[34][6] (
// Equation(s):
// \Mux43~8  = (count4[0] & ((count4[3]) # ((data[34][6])))) # (!count4[0] & (!count4[3] & ((\data[33][6]~regout ))))
// \data[34][6]~regout  = DFFEAS(\Mux43~8 , GLOBAL(\clk~combout ), VCC, , \data[34][2]~35_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(count4[3]),
	.datac(\data~28 ),
	.datad(\data[33][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[34][2]~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~8 ),
	.regout(\data[34][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][6] .lut_mask = "b9a8";
defparam \data[34][6] .operation_mode = "normal";
defparam \data[34][6] .output_mode = "reg_and_comb";
defparam \data[34][6] .register_cascade_mode = "off";
defparam \data[34][6] .sum_lutc_input = "qfbk";
defparam \data[34][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y25_N3
stratix_lcell \data[35][6] (
// Equation(s):
// \Mux12~6  = (count4[0] & (((data[35][6])))) # (!count4[0] & (\data[34][6]~regout ))
// \data[35][6]~regout  = DFFEAS(\Mux12~6 , GLOBAL(\clk~combout ), VCC, , \data[35][2]~37_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(\data[34][6]~regout ),
	.datac(\data~28 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[35][2]~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~6 ),
	.regout(\data[35][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][6] .lut_mask = "e4e4";
defparam \data[35][6] .operation_mode = "normal";
defparam \data[35][6] .output_mode = "reg_and_comb";
defparam \data[35][6] .register_cascade_mode = "off";
defparam \data[35][6] .sum_lutc_input = "qfbk";
defparam \data[35][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y26_N9
stratix_lcell \data[36][6] (
// Equation(s):
// \Mux43~2  = (count4[3] & (((count4[0])))) # (!count4[3] & ((count4[0] & ((data[36][6]))) # (!count4[0] & (\data[35][6]~regout ))))
// \data[36][6]~regout  = DFFEAS(\Mux43~2 , GLOBAL(\clk~combout ), VCC, , \data[36][7]~33_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[35][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[36][7]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~2 ),
	.regout(\data[36][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[36][6] .lut_mask = "fa44";
defparam \data[36][6] .operation_mode = "normal";
defparam \data[36][6] .output_mode = "reg_and_comb";
defparam \data[36][6] .register_cascade_mode = "off";
defparam \data[36][6] .sum_lutc_input = "qfbk";
defparam \data[36][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y26_N8
stratix_lcell \data[37][6] (
// Equation(s):
// \Mux12~1  = ((count4[0] & (data[37][6])) # (!count4[0] & ((\data[36][6]~regout ))))
// \data[37][6]~regout  = DFFEAS(\Mux12~1 , GLOBAL(\clk~combout ), VCC, , \data[37][2]~38_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data~28 ),
	.datad(\data[36][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[37][2]~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~1 ),
	.regout(\data[37][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[37][6] .lut_mask = "f3c0";
defparam \data[37][6] .operation_mode = "normal";
defparam \data[37][6] .output_mode = "reg_and_comb";
defparam \data[37][6] .register_cascade_mode = "off";
defparam \data[37][6] .sum_lutc_input = "qfbk";
defparam \data[37][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y26_N9
stratix_lcell \data[38][6] (
// Equation(s):
// \Mux43~6  = (count4[3] & (((count4[0])))) # (!count4[3] & ((count4[0] & ((data[38][6]))) # (!count4[0] & (\data[37][6]~regout ))))
// \data[38][6]~regout  = DFFEAS(\Mux43~6 , GLOBAL(\clk~combout ), VCC, , \data[38][4]~34_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[37][6]~regout ),
	.datab(count4[3]),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[38][4]~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~6 ),
	.regout(\data[38][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[38][6] .lut_mask = "fc22";
defparam \data[38][6] .operation_mode = "normal";
defparam \data[38][6] .output_mode = "reg_and_comb";
defparam \data[38][6] .register_cascade_mode = "off";
defparam \data[38][6] .sum_lutc_input = "qfbk";
defparam \data[38][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y26_N2
stratix_lcell \data[39][6] (
// Equation(s):
// \Mux12~4  = ((count4[0] & ((data[39][6]))) # (!count4[0] & (\data[38][6]~regout )))
// \data[39][6]~regout  = DFFEAS(\Mux12~4 , GLOBAL(\clk~combout ), VCC, , \data[39][5]~40_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[38][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[39][5]~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~4 ),
	.regout(\data[39][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[39][6] .lut_mask = "f0cc";
defparam \data[39][6] .operation_mode = "normal";
defparam \data[39][6] .output_mode = "reg_and_comb";
defparam \data[39][6] .register_cascade_mode = "off";
defparam \data[39][6] .sum_lutc_input = "qfbk";
defparam \data[39][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y24_N8
stratix_lcell \data[40][6] (
// Equation(s):
// \Mux43~4  = (\Mux43~1_combout  & (((\Mux43~0_combout )))) # (!\Mux43~1_combout  & ((\Mux43~0_combout  & ((data[40][6]))) # (!\Mux43~0_combout  & (\data[39][6]~regout ))))
// \data[40][6]~regout  = DFFEAS(\Mux43~4 , GLOBAL(\clk~combout ), VCC, , \data[40][3]~36_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[39][6]~regout ),
	.datab(\Mux43~1_combout ),
	.datac(\data~28 ),
	.datad(\Mux43~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[40][3]~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~4 ),
	.regout(\data[40][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[40][6] .lut_mask = "fc22";
defparam \data[40][6] .operation_mode = "normal";
defparam \data[40][6] .output_mode = "reg_and_comb";
defparam \data[40][6] .register_cascade_mode = "off";
defparam \data[40][6] .sum_lutc_input = "qfbk";
defparam \data[40][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y24_N0
stratix_lcell \data[41][6] (
// Equation(s):
// \Mux12~0  = ((count4[0] & ((data[41][6]))) # (!count4[0] & (\data[40][6]~regout )))
// \data[41][6]~regout  = DFFEAS(\Mux12~0 , GLOBAL(\clk~combout ), VCC, , \data[41][3]~32_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[40][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[41][3]~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0 ),
	.regout(\data[41][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[41][6] .lut_mask = "f0cc";
defparam \data[41][6] .operation_mode = "normal";
defparam \data[41][6] .output_mode = "reg_and_comb";
defparam \data[41][6] .register_cascade_mode = "off";
defparam \data[41][6] .sum_lutc_input = "qfbk";
defparam \data[41][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y24_N7
stratix_lcell \data[42][6] (
// Equation(s):
// \Mux43~9  = (\Mux43~8  & (((data[42][6]) # (!count4[3])))) # (!\Mux43~8  & (\data[41][6]~regout  & ((count4[3]))))
// \data[42][6]~regout  = DFFEAS(\Mux43~9 , GLOBAL(\clk~combout ), VCC, , \data[42][6]~42_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux43~8 ),
	.datab(\data[41][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[42][6]~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~9 ),
	.regout(\data[42][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[42][6] .lut_mask = "e4aa";
defparam \data[42][6] .operation_mode = "normal";
defparam \data[42][6] .output_mode = "reg_and_comb";
defparam \data[42][6] .register_cascade_mode = "off";
defparam \data[42][6] .sum_lutc_input = "qfbk";
defparam \data[42][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y25_N5
stratix_lcell \data[43][6] (
// Equation(s):
// \Mux12~5  = (count4[0] & (((data[43][6])))) # (!count4[0] & (((\data[42][6]~regout ))))
// \data[43][6]~regout  = DFFEAS(\Mux12~5 , GLOBAL(\clk~combout ), VCC, , \data[43][2]~30_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~28 ),
	.datad(\data[42][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[43][2]~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~5 ),
	.regout(\data[43][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[43][6] .lut_mask = "f5a0";
defparam \data[43][6] .operation_mode = "normal";
defparam \data[43][6] .output_mode = "reg_and_comb";
defparam \data[43][6] .register_cascade_mode = "off";
defparam \data[43][6] .sum_lutc_input = "qfbk";
defparam \data[43][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y24_N4
stratix_lcell \data[44][6] (
// Equation(s):
// \Mux43~3  = (\Mux43~2  & (((data[44][6]) # (!count4[3])))) # (!\Mux43~2  & (\data[43][6]~regout  & ((count4[3]))))
// \data[44][6]~regout  = DFFEAS(\Mux43~3 , GLOBAL(\clk~combout ), VCC, , \data[44][3]~41_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux43~2 ),
	.datab(\data[43][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[44][3]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~3 ),
	.regout(\data[44][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[44][6] .lut_mask = "e4aa";
defparam \data[44][6] .operation_mode = "normal";
defparam \data[44][6] .output_mode = "reg_and_comb";
defparam \data[44][6] .register_cascade_mode = "off";
defparam \data[44][6] .sum_lutc_input = "qfbk";
defparam \data[44][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y27_N8
stratix_lcell \data[45][6] (
// Equation(s):
// \Mux12~3  = (count4[0] & (((data[45][6])))) # (!count4[0] & (((\data[44][6]~regout ))))
// \data[45][6]~regout  = DFFEAS(\Mux12~3 , GLOBAL(\clk~combout ), VCC, , \data[45][6]~31_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~28 ),
	.datad(\data[44][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[45][6]~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~3 ),
	.regout(\data[45][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[45][6] .lut_mask = "f5a0";
defparam \data[45][6] .operation_mode = "normal";
defparam \data[45][6] .output_mode = "reg_and_comb";
defparam \data[45][6] .register_cascade_mode = "off";
defparam \data[45][6] .sum_lutc_input = "qfbk";
defparam \data[45][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y27_N9
stratix_lcell \data[46][6] (
// Equation(s):
// \Mux43~7  = (\Mux43~6  & (((data[46][6]) # (!count4[3])))) # (!\Mux43~6  & (\data[45][6]~regout  & ((count4[3]))))
// \data[46][6]~regout  = DFFEAS(\Mux43~7 , GLOBAL(\clk~combout ), VCC, , \data[46][3]~43_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[45][6]~regout ),
	.datab(\Mux43~6 ),
	.datac(\data~28 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[46][3]~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~7 ),
	.regout(\data[46][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[46][6] .lut_mask = "e2cc";
defparam \data[46][6] .operation_mode = "normal";
defparam \data[46][6] .output_mode = "reg_and_comb";
defparam \data[46][6] .register_cascade_mode = "off";
defparam \data[46][6] .sum_lutc_input = "qfbk";
defparam \data[46][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y26_N5
stratix_lcell \Mux12~8 (
// Equation(s):
// \Mux12~8_combout  = (count4[3] & (((count4[2]) # (\Mux12~5 )))) # (!count4[3] & (\Mux12~6  & (!count4[2])))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux12~6 ),
	.datac(count4[2]),
	.datad(\Mux12~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~8 .lut_mask = "aea4";
defparam \Mux12~8 .operation_mode = "normal";
defparam \Mux12~8 .output_mode = "comb_only";
defparam \Mux12~8 .register_cascade_mode = "off";
defparam \Mux12~8 .sum_lutc_input = "datac";
defparam \Mux12~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N5
stratix_lcell \Mux12~9 (
// Equation(s):
// \Mux12~9_combout  = (\Mux12~8_combout  & ((\Mux12~7 ) # ((!count4[2])))) # (!\Mux12~8_combout  & (((\Mux12~4  & count4[2]))))

	.clk(gnd),
	.dataa(\Mux12~7 ),
	.datab(\Mux12~4 ),
	.datac(\Mux12~8_combout ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~9 .lut_mask = "acf0";
defparam \Mux12~9 .operation_mode = "normal";
defparam \Mux12~9 .output_mode = "comb_only";
defparam \Mux12~9 .register_cascade_mode = "off";
defparam \Mux12~9 .sum_lutc_input = "datac";
defparam \Mux12~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N6
stratix_lcell \Mux12~10 (
// Equation(s):
// \Mux12~10_combout  = (count4[3] & (((\Mux12~0 ) # (count4[2])))) # (!count4[3] & (\Mux12~2  & ((!count4[2]))))

	.clk(gnd),
	.dataa(\Mux12~2 ),
	.datab(\Mux12~0 ),
	.datac(count4[3]),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~10 .lut_mask = "f0ca";
defparam \Mux12~10 .operation_mode = "normal";
defparam \Mux12~10 .output_mode = "comb_only";
defparam \Mux12~10 .register_cascade_mode = "off";
defparam \Mux12~10 .sum_lutc_input = "datac";
defparam \Mux12~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N3
stratix_lcell \Mux12~11 (
// Equation(s):
// \Mux12~11_combout  = (\Mux12~10_combout  & (((\Mux12~3 ) # (!count4[2])))) # (!\Mux12~10_combout  & (\Mux12~1  & ((count4[2]))))

	.clk(gnd),
	.dataa(\Mux12~1 ),
	.datab(\Mux12~10_combout ),
	.datac(\Mux12~3 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~11 .lut_mask = "e2cc";
defparam \Mux12~11 .operation_mode = "normal";
defparam \Mux12~11 .output_mode = "comb_only";
defparam \Mux12~11 .register_cascade_mode = "off";
defparam \Mux12~11 .sum_lutc_input = "datac";
defparam \Mux12~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N4
stratix_lcell \Mux12~12 (
// Equation(s):
// \Mux12~12_combout  = ((count4[1] & (\Mux12~9_combout )) # (!count4[1] & ((\Mux12~11_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux12~9_combout ),
	.datac(\Mux12~11_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~12 .lut_mask = "ccf0";
defparam \Mux12~12 .operation_mode = "normal";
defparam \Mux12~12 .output_mode = "comb_only";
defparam \Mux12~12 .register_cascade_mode = "off";
defparam \Mux12~12 .sum_lutc_input = "datac";
defparam \Mux12~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N8
stratix_lcell \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & ((\Mux12~1 ))) # (!\Add19~1_combout  & (\Mux12~2 ))))

	.clk(gnd),
	.dataa(\Mux12~2 ),
	.datab(\Mux12~1 ),
	.datac(\Add19~0_combout ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = "fc0a";
defparam \Mux16~0 .operation_mode = "normal";
defparam \Mux16~0 .output_mode = "comb_only";
defparam \Mux16~0 .register_cascade_mode = "off";
defparam \Mux16~0 .sum_lutc_input = "datac";
defparam \Mux16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N9
stratix_lcell \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux16~0_combout  & ((\Mux12~3 ) # ((!\Add19~0_combout )))) # (!\Mux16~0_combout  & (((\Add19~0_combout  & \Mux12~0 ))))

	.clk(gnd),
	.dataa(\Mux16~0_combout ),
	.datab(\Mux12~3 ),
	.datac(\Add19~0_combout ),
	.datad(\Mux12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = "da8a";
defparam \Mux16~1 .operation_mode = "normal";
defparam \Mux16~1 .output_mode = "comb_only";
defparam \Mux16~1 .register_cascade_mode = "off";
defparam \Mux16~1 .sum_lutc_input = "datac";
defparam \Mux16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y26_N6
stratix_lcell \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\Add19~0_combout  & ((\Mux12~5 ) # ((\Add19~1_combout )))) # (!\Add19~0_combout  & (((\Mux12~6  & !\Add19~1_combout ))))

	.clk(gnd),
	.dataa(\Mux12~5 ),
	.datab(\Mux12~6 ),
	.datac(\Add19~0_combout ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = "f0ac";
defparam \Mux16~2 .operation_mode = "normal";
defparam \Mux16~2 .output_mode = "comb_only";
defparam \Mux16~2 .register_cascade_mode = "off";
defparam \Mux16~2 .sum_lutc_input = "datac";
defparam \Mux16~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y26_N2
stratix_lcell \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (\Mux16~2_combout  & ((\Mux12~7 ) # ((!\Add19~1_combout )))) # (!\Mux16~2_combout  & (((\Mux12~4  & \Add19~1_combout ))))

	.clk(gnd),
	.dataa(\Mux12~7 ),
	.datab(\Mux16~2_combout ),
	.datac(\Mux12~4 ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = "b8cc";
defparam \Mux16~3 .operation_mode = "normal";
defparam \Mux16~3 .output_mode = "comb_only";
defparam \Mux16~3 .register_cascade_mode = "off";
defparam \Mux16~3 .sum_lutc_input = "datac";
defparam \Mux16~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y26_N3
stratix_lcell \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ((count4[1] & (\Mux16~1_combout )) # (!count4[1] & ((\Mux16~3_combout ))))

	.clk(gnd),
	.dataa(\Mux16~1_combout ),
	.datab(vcc),
	.datac(count4[1]),
	.datad(\Mux16~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~4 .lut_mask = "afa0";
defparam \Mux16~4 .operation_mode = "normal";
defparam \Mux16~4 .output_mode = "comb_only";
defparam \Mux16~4 .register_cascade_mode = "off";
defparam \Mux16~4 .sum_lutc_input = "datac";
defparam \Mux16~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \data_in[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [5]),
	.regout(),
	.ddioregout(),
	.padio(data_in[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[5]~I .ddio_mode = "none";
defparam \data_in[5]~I .input_async_reset = "none";
defparam \data_in[5]~I .input_power_up = "low";
defparam \data_in[5]~I .input_register_mode = "none";
defparam \data_in[5]~I .input_sync_reset = "none";
defparam \data_in[5]~I .oe_async_reset = "none";
defparam \data_in[5]~I .oe_power_up = "low";
defparam \data_in[5]~I .oe_register_mode = "none";
defparam \data_in[5]~I .oe_sync_reset = "none";
defparam \data_in[5]~I .operation_mode = "input";
defparam \data_in[5]~I .output_async_reset = "none";
defparam \data_in[5]~I .output_power_up = "low";
defparam \data_in[5]~I .output_register_mode = "none";
defparam \data_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X33_Y21_N8
stratix_lcell \data[0][5] (
// Equation(s):
// \data~27  = ((!\rst~combout  & ((\data_in~combout [5]))))
// \data[0][5]~regout  = DFFEAS(\data~27 , GLOBAL(\clk~combout ), VCC, , \data[0][0]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\data_in~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~27 ),
	.regout(\data[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][5] .lut_mask = "3300";
defparam \data[0][5] .operation_mode = "normal";
defparam \data[0][5] .output_mode = "reg_and_comb";
defparam \data[0][5] .register_cascade_mode = "off";
defparam \data[0][5] .sum_lutc_input = "datac";
defparam \data[0][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y26_N4
stratix_lcell \data[38][5] (
// Equation(s):
// \Mux44~4  = (count4[0] & ((count4[3]) # ((data[38][5])))) # (!count4[0] & (!count4[3] & ((\data[37][5]~regout ))))
// \data[38][5]~regout  = DFFEAS(\Mux44~4 , GLOBAL(\clk~combout ), VCC, , \data[38][4]~34_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(count4[3]),
	.datac(\data~27 ),
	.datad(\data[37][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[38][4]~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~4 ),
	.regout(\data[38][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[38][5] .lut_mask = "b9a8";
defparam \data[38][5] .operation_mode = "normal";
defparam \data[38][5] .output_mode = "reg_and_comb";
defparam \data[38][5] .register_cascade_mode = "off";
defparam \data[38][5] .sum_lutc_input = "qfbk";
defparam \data[38][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y27_N8
stratix_lcell \data[36][5] (
// Equation(s):
// \Mux44~0  = (count4[3] & (count4[0])) # (!count4[3] & ((count4[0] & (data[36][5])) # (!count4[0] & ((\data[35][5]~regout )))))
// \data[36][5]~regout  = DFFEAS(\Mux44~0 , GLOBAL(\clk~combout ), VCC, , \data[36][7]~33_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(count4[0]),
	.datac(\data~27 ),
	.datad(\data[35][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[36][7]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~0 ),
	.regout(\data[36][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[36][5] .lut_mask = "d9c8";
defparam \data[36][5] .operation_mode = "normal";
defparam \data[36][5] .output_mode = "reg_and_comb";
defparam \data[36][5] .register_cascade_mode = "off";
defparam \data[36][5] .sum_lutc_input = "qfbk";
defparam \data[36][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y25_N9
stratix_lcell \data[44][5] (
// Equation(s):
// \Mux44~1  = (count4[3] & ((\Mux44~0  & ((data[44][5]))) # (!\Mux44~0  & (\data[43][5]~regout )))) # (!count4[3] & (((\Mux44~0 ))))
// \data[44][5]~regout  = DFFEAS(\Mux44~1 , GLOBAL(\clk~combout ), VCC, , \data[44][3]~41_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[43][5]~regout ),
	.datab(count4[3]),
	.datac(\data~27 ),
	.datad(\Mux44~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[44][3]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~1 ),
	.regout(\data[44][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[44][5] .lut_mask = "f388";
defparam \data[44][5] .operation_mode = "normal";
defparam \data[44][5] .output_mode = "reg_and_comb";
defparam \data[44][5] .register_cascade_mode = "off";
defparam \data[44][5] .sum_lutc_input = "qfbk";
defparam \data[44][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y25_N6
stratix_lcell \data[39][5] (
// Equation(s):
// \Mux13~4  = (count4[0] & (((data[39][5])))) # (!count4[0] & (\data[38][5]~regout ))
// \data[39][5]~regout  = DFFEAS(\Mux13~4 , GLOBAL(\clk~combout ), VCC, , \data[39][5]~40_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(\data[38][5]~regout ),
	.datac(\data~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[39][5]~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~4 ),
	.regout(\data[39][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[39][5] .lut_mask = "e4e4";
defparam \data[39][5] .operation_mode = "normal";
defparam \data[39][5] .output_mode = "reg_and_comb";
defparam \data[39][5] .register_cascade_mode = "off";
defparam \data[39][5] .sum_lutc_input = "qfbk";
defparam \data[39][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y24_N1
stratix_lcell \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = (\Mux43~0_combout  & (((\Mux43~1_combout )))) # (!\Mux43~0_combout  & ((\Mux43~1_combout  & (\Mux44~1 )) # (!\Mux43~1_combout  & ((\data[39][5]~regout )))))

	.clk(gnd),
	.dataa(\Mux44~1 ),
	.datab(\Mux43~0_combout ),
	.datac(\data[39][5]~regout ),
	.datad(\Mux43~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux44~2 .lut_mask = "ee30";
defparam \Mux44~2 .operation_mode = "normal";
defparam \Mux44~2 .output_mode = "comb_only";
defparam \Mux44~2 .register_cascade_mode = "off";
defparam \Mux44~2 .sum_lutc_input = "datac";
defparam \Mux44~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y24_N5
stratix_lcell \data[40][5] (
// Equation(s):
// \Mux44~3  = (\Mux44~2_combout  & ((\data[47][5]~regout ) # ((!\Mux43~0_combout )))) # (!\Mux44~2_combout  & (((data[40][5] & \Mux43~0_combout ))))
// \data[40][5]~regout  = DFFEAS(\Mux44~3 , GLOBAL(\clk~combout ), VCC, , \data[40][3]~36_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[47][5]~regout ),
	.datab(\Mux44~2_combout ),
	.datac(\data~27 ),
	.datad(\Mux43~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[40][3]~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~3 ),
	.regout(\data[40][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[40][5] .lut_mask = "b8cc";
defparam \data[40][5] .operation_mode = "normal";
defparam \data[40][5] .output_mode = "reg_and_comb";
defparam \data[40][5] .register_cascade_mode = "off";
defparam \data[40][5] .sum_lutc_input = "qfbk";
defparam \data[40][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y24_N2
stratix_lcell \data[41][5] (
// Equation(s):
// \Mux13~0  = ((count4[0] & (data[41][5])) # (!count4[0] & ((\data[40][5]~regout ))))
// \data[41][5]~regout  = DFFEAS(\Mux13~0 , GLOBAL(\clk~combout ), VCC, , \data[41][3]~32_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data~27 ),
	.datad(\data[40][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[41][3]~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~0 ),
	.regout(\data[41][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[41][5] .lut_mask = "f3c0";
defparam \data[41][5] .operation_mode = "normal";
defparam \data[41][5] .output_mode = "reg_and_comb";
defparam \data[41][5] .register_cascade_mode = "off";
defparam \data[41][5] .sum_lutc_input = "qfbk";
defparam \data[41][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y25_N0
stratix_lcell \data[34][5] (
// Equation(s):
// \Mux44~6  = (count4[3] & (((count4[0])))) # (!count4[3] & ((count4[0] & ((data[34][5]))) # (!count4[0] & (\data[33][5]~regout ))))
// \data[34][5]~regout  = DFFEAS(\Mux44~6 , GLOBAL(\clk~combout ), VCC, , \data[34][2]~35_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[33][5]~regout ),
	.datab(count4[3]),
	.datac(\data~27 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[34][2]~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~6 ),
	.regout(\data[34][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][5] .lut_mask = "fc22";
defparam \data[34][5] .operation_mode = "normal";
defparam \data[34][5] .output_mode = "reg_and_comb";
defparam \data[34][5] .register_cascade_mode = "off";
defparam \data[34][5] .sum_lutc_input = "qfbk";
defparam \data[34][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y25_N3
stratix_lcell \data[42][5] (
// Equation(s):
// \Mux44~7  = (\Mux44~6  & (((data[42][5]) # (!count4[3])))) # (!\Mux44~6  & (\data[41][5]~regout  & ((count4[3]))))
// \data[42][5]~regout  = DFFEAS(\Mux44~7 , GLOBAL(\clk~combout ), VCC, , \data[42][6]~42_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[41][5]~regout ),
	.datab(\Mux44~6 ),
	.datac(\data~27 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[42][6]~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~7 ),
	.regout(\data[42][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[42][5] .lut_mask = "e2cc";
defparam \data[42][5] .operation_mode = "normal";
defparam \data[42][5] .output_mode = "reg_and_comb";
defparam \data[42][5] .register_cascade_mode = "off";
defparam \data[42][5] .sum_lutc_input = "qfbk";
defparam \data[42][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y25_N7
stratix_lcell \data[43][5] (
// Equation(s):
// \Mux13~5  = (count4[0] & (((data[43][5])))) # (!count4[0] & (\data[42][5]~regout ))
// \data[43][5]~regout  = DFFEAS(\Mux13~5 , GLOBAL(\clk~combout ), VCC, , \data[43][2]~30_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[42][5]~regout ),
	.datab(count4[0]),
	.datac(\data~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[43][2]~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~5 ),
	.regout(\data[43][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[43][5] .lut_mask = "e2e2";
defparam \data[43][5] .operation_mode = "normal";
defparam \data[43][5] .output_mode = "reg_and_comb";
defparam \data[43][5] .register_cascade_mode = "off";
defparam \data[43][5] .sum_lutc_input = "qfbk";
defparam \data[43][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y27_N0
stratix_lcell \data[45][5] (
// Equation(s):
// \Mux13~3  = (count4[0] & (((data[45][5])))) # (!count4[0] & (((\data[44][5]~regout ))))
// \data[45][5]~regout  = DFFEAS(\Mux13~3 , GLOBAL(\clk~combout ), VCC, , \data[45][6]~31_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~27 ),
	.datad(\data[44][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[45][6]~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~3 ),
	.regout(\data[45][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[45][5] .lut_mask = "f5a0";
defparam \data[45][5] .operation_mode = "normal";
defparam \data[45][5] .output_mode = "reg_and_comb";
defparam \data[45][5] .register_cascade_mode = "off";
defparam \data[45][5] .sum_lutc_input = "qfbk";
defparam \data[45][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y27_N9
stratix_lcell \data[46][5] (
// Equation(s):
// \Mux44~5  = (count4[3] & ((\Mux44~4  & (data[46][5])) # (!\Mux44~4  & ((\data[45][5]~regout ))))) # (!count4[3] & (\Mux44~4 ))
// \data[46][5]~regout  = DFFEAS(\Mux44~5 , GLOBAL(\clk~combout ), VCC, , \data[46][3]~43_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\Mux44~4 ),
	.datac(\data~27 ),
	.datad(\data[45][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[46][3]~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~5 ),
	.regout(\data[46][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[46][5] .lut_mask = "e6c4";
defparam \data[46][5] .operation_mode = "normal";
defparam \data[46][5] .output_mode = "reg_and_comb";
defparam \data[46][5] .register_cascade_mode = "off";
defparam \data[46][5] .sum_lutc_input = "qfbk";
defparam \data[46][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y23_N1
stratix_lcell \data[47][5] (
// Equation(s):
// \Mux13~7  = ((count4[0] & ((data[47][5]))) # (!count4[0] & (\data[46][5]~regout )))
// \data[47][5]~regout  = DFFEAS(\Mux13~7 , GLOBAL(\clk~combout ), VCC, , \data[47][1]~5_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[46][5]~regout ),
	.datac(\data~27 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[47][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~7 ),
	.regout(\data[47][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[47][5] .lut_mask = "f0cc";
defparam \data[47][5] .operation_mode = "normal";
defparam \data[47][5] .output_mode = "reg_and_comb";
defparam \data[47][5] .register_cascade_mode = "off";
defparam \data[47][5] .sum_lutc_input = "qfbk";
defparam \data[47][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y23_N4
stratix_lcell \data[31][5] (
// Equation(s):
// \data_out~83  = (\data_out~0_combout  & (((data[31][5]) # (\state.S3~regout )))) # (!\data_out~0_combout  & (\data[47][5]~regout  & ((!\state.S3~regout ))))
// \data[31][5]~regout  = DFFEAS(\data_out~83 , GLOBAL(\clk~combout ), VCC, , \data[31][7]~2_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~0_combout ),
	.datab(\data[47][5]~regout ),
	.datac(\data~27 ),
	.datad(\state.S3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~83 ),
	.regout(\data[31][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][5] .lut_mask = "aae4";
defparam \data[31][5] .operation_mode = "normal";
defparam \data[31][5] .output_mode = "reg_and_comb";
defparam \data[31][5] .register_cascade_mode = "off";
defparam \data[31][5] .sum_lutc_input = "qfbk";
defparam \data[31][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y22_N1
stratix_lcell \data[17][5] (
// Equation(s):
// \data[17][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[17][4]~53_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[17][4]~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[17][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][5] .lut_mask = "0000";
defparam \data[17][5] .operation_mode = "normal";
defparam \data[17][5] .output_mode = "reg_only";
defparam \data[17][5] .register_cascade_mode = "off";
defparam \data[17][5] .sum_lutc_input = "datac";
defparam \data[17][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y25_N9
stratix_lcell \data[16][5] (
// Equation(s):
// \Mux21~10  = ((count4[0] & (\data[17][5]~regout )) # (!count4[0] & ((data[16][5]))))
// \data[16][5]~regout  = DFFEAS(\Mux21~10 , GLOBAL(\clk~combout ), VCC, , \data[16][3]~6_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[17][5]~regout ),
	.datab(vcc),
	.datac(\data~27 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[16][3]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~10 ),
	.regout(\data[16][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][5] .lut_mask = "aaf0";
defparam \data[16][5] .operation_mode = "normal";
defparam \data[16][5] .output_mode = "reg_and_comb";
defparam \data[16][5] .register_cascade_mode = "off";
defparam \data[16][5] .sum_lutc_input = "qfbk";
defparam \data[16][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y25_N0
stratix_lcell \data[32][5] (
// Equation(s):
// \data_out~84  = (\data_out~83  & ((\data[16][5]~regout ) # ((!\state.S3~regout )))) # (!\data_out~83  & (((data[32][5] & \state.S3~regout ))))
// \data[32][5]~regout  = DFFEAS(\data_out~84 , GLOBAL(\clk~combout ), VCC, , \data[32][3]~4_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~83 ),
	.datab(\data[16][5]~regout ),
	.datac(\data~27 ),
	.datad(\state.S3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[32][3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~84 ),
	.regout(\data[32][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][5] .lut_mask = "d8aa";
defparam \data[32][5] .operation_mode = "normal";
defparam \data[32][5] .output_mode = "reg_and_comb";
defparam \data[32][5] .register_cascade_mode = "off";
defparam \data[32][5] .sum_lutc_input = "qfbk";
defparam \data[32][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y25_N8
stratix_lcell \data[33][5] (
// Equation(s):
// \Mux13~2  = ((count4[0] & ((data[33][5]))) # (!count4[0] & (\data[32][5]~regout )))
// \data[33][5]~regout  = DFFEAS(\Mux13~2 , GLOBAL(\clk~combout ), VCC, , \data[33][7]~39_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[32][5]~regout ),
	.datab(vcc),
	.datac(\data~27 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[33][7]~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~2 ),
	.regout(\data[33][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][5] .lut_mask = "f0aa";
defparam \data[33][5] .operation_mode = "normal";
defparam \data[33][5] .output_mode = "reg_and_comb";
defparam \data[33][5] .register_cascade_mode = "off";
defparam \data[33][5] .sum_lutc_input = "qfbk";
defparam \data[33][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y27_N9
stratix_lcell \data[35][5] (
// Equation(s):
// \Mux13~6  = (count4[0] & (((data[35][5])))) # (!count4[0] & (\data[34][5]~regout ))
// \data[35][5]~regout  = DFFEAS(\Mux13~6 , GLOBAL(\clk~combout ), VCC, , \data[35][2]~37_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[34][5]~regout ),
	.datab(count4[0]),
	.datac(\data~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[35][2]~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~6 ),
	.regout(\data[35][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][5] .lut_mask = "e2e2";
defparam \data[35][5] .operation_mode = "normal";
defparam \data[35][5] .output_mode = "reg_and_comb";
defparam \data[35][5] .register_cascade_mode = "off";
defparam \data[35][5] .sum_lutc_input = "qfbk";
defparam \data[35][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y24_N8
stratix_lcell \data[37][5] (
// Equation(s):
// \Mux13~1  = ((count4[0] & ((data[37][5]))) # (!count4[0] & (\data[36][5]~regout )))
// \data[37][5]~regout  = DFFEAS(\Mux13~1 , GLOBAL(\clk~combout ), VCC, , \data[37][2]~38_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[36][5]~regout ),
	.datac(\data~27 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[37][2]~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~1 ),
	.regout(\data[37][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[37][5] .lut_mask = "f0cc";
defparam \data[37][5] .operation_mode = "normal";
defparam \data[37][5] .output_mode = "reg_and_comb";
defparam \data[37][5] .register_cascade_mode = "off";
defparam \data[37][5] .sum_lutc_input = "qfbk";
defparam \data[37][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y27_N2
stratix_lcell \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\Add19~1_combout  & (((\Add19~0_combout )))) # (!\Add19~1_combout  & ((\Add19~0_combout  & ((\Mux13~5 ))) # (!\Add19~0_combout  & (\Mux13~6 ))))

	.clk(gnd),
	.dataa(\Mux13~6 ),
	.datab(\Mux13~5 ),
	.datac(\Add19~1_combout ),
	.datad(\Add19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = "fc0a";
defparam \Mux17~2 .operation_mode = "normal";
defparam \Mux17~2 .output_mode = "comb_only";
defparam \Mux17~2 .register_cascade_mode = "off";
defparam \Mux17~2 .sum_lutc_input = "datac";
defparam \Mux17~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y27_N3
stratix_lcell \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (\Mux17~2_combout  & (((\Mux13~7 ) # (!\Add19~1_combout )))) # (!\Mux17~2_combout  & (\Mux13~4  & ((\Add19~1_combout ))))

	.clk(gnd),
	.dataa(\Mux13~4 ),
	.datab(\Mux13~7 ),
	.datac(\Mux17~2_combout ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = "caf0";
defparam \Mux17~3 .operation_mode = "normal";
defparam \Mux17~3 .output_mode = "comb_only";
defparam \Mux17~3 .register_cascade_mode = "off";
defparam \Mux17~3 .sum_lutc_input = "datac";
defparam \Mux17~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y27_N2
stratix_lcell \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\Add19~1_combout  & ((\Mux13~1 ) # ((\Add19~0_combout )))) # (!\Add19~1_combout  & (((\Mux13~2  & !\Add19~0_combout ))))

	.clk(gnd),
	.dataa(\Mux13~1 ),
	.datab(\Add19~1_combout ),
	.datac(\Mux13~2 ),
	.datad(\Add19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = "ccb8";
defparam \Mux17~0 .operation_mode = "normal";
defparam \Mux17~0 .output_mode = "comb_only";
defparam \Mux17~0 .register_cascade_mode = "off";
defparam \Mux17~0 .sum_lutc_input = "datac";
defparam \Mux17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y27_N6
stratix_lcell \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Mux17~0_combout  & (((\Mux13~3 ) # (!\Add19~0_combout )))) # (!\Mux17~0_combout  & (\Mux13~0  & (\Add19~0_combout )))

	.clk(gnd),
	.dataa(\Mux17~0_combout ),
	.datab(\Mux13~0 ),
	.datac(\Add19~0_combout ),
	.datad(\Mux13~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = "ea4a";
defparam \Mux17~1 .operation_mode = "normal";
defparam \Mux17~1 .output_mode = "comb_only";
defparam \Mux17~1 .register_cascade_mode = "off";
defparam \Mux17~1 .sum_lutc_input = "datac";
defparam \Mux17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y26_N2
stratix_lcell \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ((count4[1] & ((\Mux17~1_combout ))) # (!count4[1] & (\Mux17~3_combout )))

	.clk(gnd),
	.dataa(\Mux17~3_combout ),
	.datab(vcc),
	.datac(\Mux17~1_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = "f0aa";
defparam \Mux17~4 .operation_mode = "normal";
defparam \Mux17~4 .output_mode = "comb_only";
defparam \Mux17~4 .register_cascade_mode = "off";
defparam \Mux17~4 .sum_lutc_input = "datac";
defparam \Mux17~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N7
stratix_lcell \Mux13~8 (
// Equation(s):
// \Mux13~8_combout  = (count4[3] & ((count4[2]) # ((\Mux13~5 )))) # (!count4[3] & (!count4[2] & (\Mux13~6 )))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(count4[2]),
	.datac(\Mux13~6 ),
	.datad(\Mux13~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~8 .lut_mask = "ba98";
defparam \Mux13~8 .operation_mode = "normal";
defparam \Mux13~8 .output_mode = "comb_only";
defparam \Mux13~8 .register_cascade_mode = "off";
defparam \Mux13~8 .sum_lutc_input = "datac";
defparam \Mux13~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y27_N5
stratix_lcell \Mux13~9 (
// Equation(s):
// \Mux13~9_combout  = (\Mux13~8_combout  & (((\Mux13~7 ) # (!count4[2])))) # (!\Mux13~8_combout  & (\Mux13~4  & ((count4[2]))))

	.clk(gnd),
	.dataa(\Mux13~4 ),
	.datab(\Mux13~7 ),
	.datac(\Mux13~8_combout ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~9 .lut_mask = "caf0";
defparam \Mux13~9 .operation_mode = "normal";
defparam \Mux13~9 .output_mode = "comb_only";
defparam \Mux13~9 .register_cascade_mode = "off";
defparam \Mux13~9 .sum_lutc_input = "datac";
defparam \Mux13~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y27_N4
stratix_lcell \Mux13~10 (
// Equation(s):
// \Mux13~10_combout  = (count4[3] & ((\Mux13~0 ) # ((count4[2])))) # (!count4[3] & (((\Mux13~2  & !count4[2]))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux13~0 ),
	.datac(\Mux13~2 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~10 .lut_mask = "aad8";
defparam \Mux13~10 .operation_mode = "normal";
defparam \Mux13~10 .output_mode = "comb_only";
defparam \Mux13~10 .register_cascade_mode = "off";
defparam \Mux13~10 .sum_lutc_input = "datac";
defparam \Mux13~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y27_N1
stratix_lcell \Mux13~11 (
// Equation(s):
// \Mux13~11_combout  = (\Mux13~10_combout  & (((\Mux13~3 )) # (!count4[2]))) # (!\Mux13~10_combout  & (count4[2] & (\Mux13~1 )))

	.clk(gnd),
	.dataa(\Mux13~10_combout ),
	.datab(count4[2]),
	.datac(\Mux13~1 ),
	.datad(\Mux13~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~11 .lut_mask = "ea62";
defparam \Mux13~11 .operation_mode = "normal";
defparam \Mux13~11 .output_mode = "comb_only";
defparam \Mux13~11 .register_cascade_mode = "off";
defparam \Mux13~11 .sum_lutc_input = "datac";
defparam \Mux13~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y27_N7
stratix_lcell \Mux13~12 (
// Equation(s):
// \Mux13~12_combout  = ((count4[1] & (\Mux13~9_combout )) # (!count4[1] & ((\Mux13~11_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux13~9_combout ),
	.datac(\Mux13~11_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~12 .lut_mask = "ccf0";
defparam \Mux13~12 .operation_mode = "normal";
defparam \Mux13~12 .output_mode = "comb_only";
defparam \Mux13~12 .register_cascade_mode = "off";
defparam \Mux13~12 .sum_lutc_input = "datac";
defparam \Mux13~12 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \data_in[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [4]),
	.regout(),
	.ddioregout(),
	.padio(data_in[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[4]~I .ddio_mode = "none";
defparam \data_in[4]~I .input_async_reset = "none";
defparam \data_in[4]~I .input_power_up = "low";
defparam \data_in[4]~I .input_register_mode = "none";
defparam \data_in[4]~I .input_sync_reset = "none";
defparam \data_in[4]~I .oe_async_reset = "none";
defparam \data_in[4]~I .oe_power_up = "low";
defparam \data_in[4]~I .oe_register_mode = "none";
defparam \data_in[4]~I .oe_sync_reset = "none";
defparam \data_in[4]~I .operation_mode = "input";
defparam \data_in[4]~I .output_async_reset = "none";
defparam \data_in[4]~I .output_power_up = "low";
defparam \data_in[4]~I .output_register_mode = "none";
defparam \data_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y20_N3
stratix_lcell \data[31][4] (
// Equation(s):
// \data~26  = (\data_in~combout [4] & (((!\rst~combout ))))
// \data[31][4]~regout  = DFFEAS(\data~26 , GLOBAL(\clk~combout ), VCC, , \data[31][7]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in~combout [4]),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~26 ),
	.regout(\data[31][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][4] .lut_mask = "0a0a";
defparam \data[31][4] .operation_mode = "normal";
defparam \data[31][4] .output_mode = "reg_and_comb";
defparam \data[31][4] .register_cascade_mode = "off";
defparam \data[31][4] .sum_lutc_input = "datac";
defparam \data[31][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N7
stratix_lcell \data[43][4] (
// Equation(s):
// \Mux18~7  = ((count4[0] & ((data[43][4]))) # (!count4[0] & (\data[42][4]~regout )))
// \data[43][4]~regout  = DFFEAS(\Mux18~7 , GLOBAL(\clk~combout ), VCC, , \data[43][2]~30_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[42][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[43][2]~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~7 ),
	.regout(\data[43][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[43][4] .lut_mask = "f0cc";
defparam \data[43][4] .operation_mode = "normal";
defparam \data[43][4] .output_mode = "reg_and_comb";
defparam \data[43][4] .register_cascade_mode = "off";
defparam \data[43][4] .sum_lutc_input = "qfbk";
defparam \data[43][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y23_N8
stratix_lcell \data[36][4] (
// Equation(s):
// \Mux45~0  = (count4[3] & (((count4[0])))) # (!count4[3] & ((count4[0] & ((data[36][4]))) # (!count4[0] & (\data[35][4]~regout ))))
// \data[36][4]~regout  = DFFEAS(\Mux45~0 , GLOBAL(\clk~combout ), VCC, , \data[36][7]~33_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[35][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[36][7]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~0 ),
	.regout(\data[36][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[36][4] .lut_mask = "fa44";
defparam \data[36][4] .operation_mode = "normal";
defparam \data[36][4] .output_mode = "reg_and_comb";
defparam \data[36][4] .register_cascade_mode = "off";
defparam \data[36][4] .sum_lutc_input = "qfbk";
defparam \data[36][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y25_N8
stratix_lcell \data[44][4] (
// Equation(s):
// \Mux45~1  = (\Mux45~0  & (((data[44][4]) # (!count4[3])))) # (!\Mux45~0  & (\data[43][4]~regout  & ((count4[3]))))
// \data[44][4]~regout  = DFFEAS(\Mux45~1 , GLOBAL(\clk~combout ), VCC, , \data[44][3]~41_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[43][4]~regout ),
	.datab(\Mux45~0 ),
	.datac(\data~26 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[44][3]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~1 ),
	.regout(\data[44][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[44][4] .lut_mask = "e2cc";
defparam \data[44][4] .operation_mode = "normal";
defparam \data[44][4] .output_mode = "reg_and_comb";
defparam \data[44][4] .register_cascade_mode = "off";
defparam \data[44][4] .sum_lutc_input = "qfbk";
defparam \data[44][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y26_N1
stratix_lcell \data[45][4] (
// Equation(s):
// \Mux18~4  = ((count4[0] & (data[45][4])) # (!count4[0] & ((\data[44][4]~regout ))))
// \data[45][4]~regout  = DFFEAS(\Mux18~4 , GLOBAL(\clk~combout ), VCC, , \data[45][6]~31_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data~26 ),
	.datad(\data[44][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[45][6]~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~4 ),
	.regout(\data[45][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[45][4] .lut_mask = "f3c0";
defparam \data[45][4] .operation_mode = "normal";
defparam \data[45][4] .output_mode = "reg_and_comb";
defparam \data[45][4] .register_cascade_mode = "off";
defparam \data[45][4] .sum_lutc_input = "qfbk";
defparam \data[45][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y21_N9
stratix_lcell \data[38][4] (
// Equation(s):
// \Mux45~4  = (count4[3] & (((count4[0])))) # (!count4[3] & ((count4[0] & ((data[38][4]))) # (!count4[0] & (\data[37][4]~regout ))))
// \data[38][4]~regout  = DFFEAS(\Mux45~4 , GLOBAL(\clk~combout ), VCC, , \data[38][4]~34_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[37][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[38][4]~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~4 ),
	.regout(\data[38][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[38][4] .lut_mask = "fa44";
defparam \data[38][4] .operation_mode = "normal";
defparam \data[38][4] .output_mode = "reg_and_comb";
defparam \data[38][4] .register_cascade_mode = "off";
defparam \data[38][4] .sum_lutc_input = "qfbk";
defparam \data[38][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y21_N2
stratix_lcell \data[46][4] (
// Equation(s):
// \Mux45~5  = (count4[3] & ((\Mux45~4  & ((data[46][4]))) # (!\Mux45~4  & (\data[45][4]~regout )))) # (!count4[3] & (((\Mux45~4 ))))
// \data[46][4]~regout  = DFFEAS(\Mux45~5 , GLOBAL(\clk~combout ), VCC, , \data[46][3]~43_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[45][4]~regout ),
	.datac(\data~26 ),
	.datad(\Mux45~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[46][3]~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~5 ),
	.regout(\data[46][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[46][4] .lut_mask = "f588";
defparam \data[46][4] .operation_mode = "normal";
defparam \data[46][4] .output_mode = "reg_and_comb";
defparam \data[46][4] .register_cascade_mode = "off";
defparam \data[46][4] .sum_lutc_input = "qfbk";
defparam \data[46][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N9
stratix_lcell \data[47][4] (
// Equation(s):
// \Mux18~10  = (count4[0] & (((data[47][4])))) # (!count4[0] & (((\data[46][4]~regout ))))
// \data[47][4]~regout  = DFFEAS(\Mux18~10 , GLOBAL(\clk~combout ), VCC, , \data[47][1]~5_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~26 ),
	.datad(\data[46][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[47][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~10 ),
	.regout(\data[47][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[47][4] .lut_mask = "f5a0";
defparam \data[47][4] .operation_mode = "normal";
defparam \data[47][4] .output_mode = "reg_and_comb";
defparam \data[47][4] .register_cascade_mode = "off";
defparam \data[47][4] .sum_lutc_input = "qfbk";
defparam \data[47][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y22_N0
stratix_lcell \data[32][4] (
// Equation(s):
// \data_out~69  = (\data_out~0_combout  & (\state.S3~regout )) # (!\data_out~0_combout  & ((\state.S3~regout  & (data[32][4])) # (!\state.S3~regout  & ((\data[47][4]~regout )))))
// \data[32][4]~regout  = DFFEAS(\data_out~69 , GLOBAL(\clk~combout ), VCC, , \data[32][3]~4_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~0_combout ),
	.datab(\state.S3~regout ),
	.datac(\data~26 ),
	.datad(\data[47][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[32][3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~69 ),
	.regout(\data[32][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][4] .lut_mask = "d9c8";
defparam \data[32][4] .operation_mode = "normal";
defparam \data[32][4] .output_mode = "reg_and_comb";
defparam \data[32][4] .register_cascade_mode = "off";
defparam \data[32][4] .sum_lutc_input = "qfbk";
defparam \data[32][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y22_N8
stratix_lcell \data[33][4] (
// Equation(s):
// \Mux18~2  = ((count4[0] & ((data[33][4]))) # (!count4[0] & (\data[32][4]~regout )))
// \data[33][4]~regout  = DFFEAS(\Mux18~2 , GLOBAL(\clk~combout ), VCC, , \data[33][7]~39_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[32][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[33][7]~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~2 ),
	.regout(\data[33][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][4] .lut_mask = "f0cc";
defparam \data[33][4] .operation_mode = "normal";
defparam \data[33][4] .output_mode = "reg_and_comb";
defparam \data[33][4] .register_cascade_mode = "off";
defparam \data[33][4] .sum_lutc_input = "qfbk";
defparam \data[33][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y25_N9
stratix_lcell \data[34][4] (
// Equation(s):
// \Mux45~6  = (count4[3] & (((count4[0])))) # (!count4[3] & ((count4[0] & ((data[34][4]))) # (!count4[0] & (\data[33][4]~regout ))))
// \data[34][4]~regout  = DFFEAS(\Mux45~6 , GLOBAL(\clk~combout ), VCC, , \data[34][2]~35_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[33][4]~regout ),
	.datab(count4[3]),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[34][2]~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~6 ),
	.regout(\data[34][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][4] .lut_mask = "fc22";
defparam \data[34][4] .operation_mode = "normal";
defparam \data[34][4] .output_mode = "reg_and_comb";
defparam \data[34][4] .register_cascade_mode = "off";
defparam \data[34][4] .sum_lutc_input = "qfbk";
defparam \data[34][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y23_N9
stratix_lcell \data[35][4] (
// Equation(s):
// \Mux18~8  = ((count4[0] & ((data[35][4]))) # (!count4[0] & (\data[34][4]~regout )))
// \data[35][4]~regout  = DFFEAS(\Mux18~8 , GLOBAL(\clk~combout ), VCC, , \data[35][2]~37_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[34][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[35][2]~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~8 ),
	.regout(\data[35][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][4] .lut_mask = "f0cc";
defparam \data[35][4] .operation_mode = "normal";
defparam \data[35][4] .output_mode = "reg_and_comb";
defparam \data[35][4] .register_cascade_mode = "off";
defparam \data[35][4] .sum_lutc_input = "qfbk";
defparam \data[35][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N6
stratix_lcell \data[37][4] (
// Equation(s):
// \Mux18~1  = ((count4[0] & ((data[37][4]))) # (!count4[0] & (\data[36][4]~regout )))
// \data[37][4]~regout  = DFFEAS(\Mux18~1 , GLOBAL(\clk~combout ), VCC, , \data[37][2]~38_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[36][4]~regout ),
	.datab(vcc),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[37][2]~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~1 ),
	.regout(\data[37][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[37][4] .lut_mask = "f0aa";
defparam \data[37][4] .operation_mode = "normal";
defparam \data[37][4] .output_mode = "reg_and_comb";
defparam \data[37][4] .register_cascade_mode = "off";
defparam \data[37][4] .sum_lutc_input = "qfbk";
defparam \data[37][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y25_N0
stratix_lcell \data[39][4] (
// Equation(s):
// \Mux18~6  = (count4[0] & (((data[39][4])))) # (!count4[0] & (((\data[38][4]~regout ))))
// \data[39][4]~regout  = DFFEAS(\Mux18~6 , GLOBAL(\clk~combout ), VCC, , \data[39][5]~40_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~26 ),
	.datad(\data[38][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[39][5]~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~6 ),
	.regout(\data[39][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[39][4] .lut_mask = "f5a0";
defparam \data[39][4] .operation_mode = "normal";
defparam \data[39][4] .output_mode = "reg_and_comb";
defparam \data[39][4] .register_cascade_mode = "off";
defparam \data[39][4] .sum_lutc_input = "qfbk";
defparam \data[39][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y24_N2
stratix_lcell \data[40][4] (
// Equation(s):
// \Mux45~2  = (\Mux43~1_combout  & (\Mux43~0_combout )) # (!\Mux43~1_combout  & ((\Mux43~0_combout  & (data[40][4])) # (!\Mux43~0_combout  & ((\data[39][4]~regout )))))
// \data[40][4]~regout  = DFFEAS(\Mux45~2 , GLOBAL(\clk~combout ), VCC, , \data[40][3]~36_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux43~1_combout ),
	.datab(\Mux43~0_combout ),
	.datac(\data~26 ),
	.datad(\data[39][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[40][3]~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~2 ),
	.regout(\data[40][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[40][4] .lut_mask = "d9c8";
defparam \data[40][4] .operation_mode = "normal";
defparam \data[40][4] .output_mode = "reg_and_comb";
defparam \data[40][4] .register_cascade_mode = "off";
defparam \data[40][4] .sum_lutc_input = "qfbk";
defparam \data[40][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y24_N9
stratix_lcell \data[41][4] (
// Equation(s):
// \Mux18~0  = ((count4[0] & ((data[41][4]))) # (!count4[0] & (\data[40][4]~regout )))
// \data[41][4]~regout  = DFFEAS(\Mux18~0 , GLOBAL(\clk~combout ), VCC, , \data[41][3]~32_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[40][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[41][3]~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~0 ),
	.regout(\data[41][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[41][4] .lut_mask = "f0cc";
defparam \data[41][4] .operation_mode = "normal";
defparam \data[41][4] .output_mode = "reg_and_comb";
defparam \data[41][4] .register_cascade_mode = "off";
defparam \data[41][4] .sum_lutc_input = "qfbk";
defparam \data[41][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y24_N1
stratix_lcell \data[42][4] (
// Equation(s):
// \Mux45~7  = (count4[3] & ((\Mux45~6  & ((data[42][4]))) # (!\Mux45~6  & (\data[41][4]~regout )))) # (!count4[3] & (((\Mux45~6 ))))
// \data[42][4]~regout  = DFFEAS(\Mux45~7 , GLOBAL(\clk~combout ), VCC, , \data[42][6]~42_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[41][4]~regout ),
	.datab(count4[3]),
	.datac(\data~26 ),
	.datad(\Mux45~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[42][6]~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~7 ),
	.regout(\data[42][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[42][4] .lut_mask = "f388";
defparam \data[42][4] .operation_mode = "normal";
defparam \data[42][4] .output_mode = "reg_and_comb";
defparam \data[42][4] .register_cascade_mode = "off";
defparam \data[42][4] .sum_lutc_input = "qfbk";
defparam \data[42][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y23_N2
stratix_lcell \Mux18~9 (
// Equation(s):
// \Mux18~9_combout  = (\Add19~0_combout  & ((\Mux18~7 ) # ((\Add19~1_combout )))) # (!\Add19~0_combout  & (((!\Add19~1_combout  & \Mux18~8 ))))

	.clk(gnd),
	.dataa(\Mux18~7 ),
	.datab(\Add19~0_combout ),
	.datac(\Add19~1_combout ),
	.datad(\Mux18~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~9 .lut_mask = "cbc8";
defparam \Mux18~9 .operation_mode = "normal";
defparam \Mux18~9 .output_mode = "comb_only";
defparam \Mux18~9 .register_cascade_mode = "off";
defparam \Mux18~9 .sum_lutc_input = "datac";
defparam \Mux18~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N3
stratix_lcell \Mux18~11 (
// Equation(s):
// \Mux18~11_combout  = (\Mux18~9_combout  & (((\Mux18~10 )) # (!\Add19~1_combout ))) # (!\Mux18~9_combout  & (\Add19~1_combout  & ((\Mux18~6 ))))

	.clk(gnd),
	.dataa(\Mux18~9_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Mux18~10 ),
	.datad(\Mux18~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~11 .lut_mask = "e6a2";
defparam \Mux18~11 .operation_mode = "normal";
defparam \Mux18~11 .output_mode = "comb_only";
defparam \Mux18~11 .register_cascade_mode = "off";
defparam \Mux18~11 .sum_lutc_input = "datac";
defparam \Mux18~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N4
stratix_lcell \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & (\Mux18~1 )) # (!\Add19~1_combout  & ((\Mux18~2 )))))

	.clk(gnd),
	.dataa(\Mux18~1 ),
	.datab(\Mux18~2 ),
	.datac(\Add19~0_combout ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = "fa0c";
defparam \Mux18~3 .operation_mode = "normal";
defparam \Mux18~3 .output_mode = "comb_only";
defparam \Mux18~3 .register_cascade_mode = "off";
defparam \Mux18~3 .sum_lutc_input = "datac";
defparam \Mux18~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N4
stratix_lcell \Mux18~5 (
// Equation(s):
// \Mux18~5_combout  = (\Mux18~3_combout  & (((\Mux18~4 )) # (!\Add19~0_combout ))) # (!\Mux18~3_combout  & (\Add19~0_combout  & ((\Mux18~0 ))))

	.clk(gnd),
	.dataa(\Mux18~3_combout ),
	.datab(\Add19~0_combout ),
	.datac(\Mux18~4 ),
	.datad(\Mux18~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~5 .lut_mask = "e6a2";
defparam \Mux18~5 .operation_mode = "normal";
defparam \Mux18~5 .output_mode = "comb_only";
defparam \Mux18~5 .register_cascade_mode = "off";
defparam \Mux18~5 .sum_lutc_input = "datac";
defparam \Mux18~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N5
stratix_lcell \Mux18~12 (
// Equation(s):
// \Mux18~12_combout  = ((count4[1] & ((\Mux18~5_combout ))) # (!count4[1] & (\Mux18~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[1]),
	.datac(\Mux18~11_combout ),
	.datad(\Mux18~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~12 .lut_mask = "fc30";
defparam \Mux18~12 .operation_mode = "normal";
defparam \Mux18~12 .output_mode = "comb_only";
defparam \Mux18~12 .register_cascade_mode = "off";
defparam \Mux18~12 .sum_lutc_input = "datac";
defparam \Mux18~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N5
stratix_lcell \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (count4[3] & ((\Mux18~0 ) # ((count4[2])))) # (!count4[3] & (((\Mux18~2  & !count4[2]))))

	.clk(gnd),
	.dataa(\Mux18~0 ),
	.datab(\Mux18~2 ),
	.datac(count4[3]),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = "f0ac";
defparam \Mux14~2 .operation_mode = "normal";
defparam \Mux14~2 .output_mode = "comb_only";
defparam \Mux14~2 .register_cascade_mode = "off";
defparam \Mux14~2 .sum_lutc_input = "datac";
defparam \Mux14~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N7
stratix_lcell \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\Mux14~2_combout  & (((\Mux18~4 ) # (!count4[2])))) # (!\Mux14~2_combout  & (\Mux18~1  & ((count4[2]))))

	.clk(gnd),
	.dataa(\Mux18~1 ),
	.datab(\Mux14~2_combout ),
	.datac(\Mux18~4 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = "e2cc";
defparam \Mux14~3 .operation_mode = "normal";
defparam \Mux14~3 .output_mode = "comb_only";
defparam \Mux14~3 .register_cascade_mode = "off";
defparam \Mux14~3 .sum_lutc_input = "datac";
defparam \Mux14~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N6
stratix_lcell \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (count4[3] & (((\Mux18~7 ) # (count4[2])))) # (!count4[3] & (\Mux18~8  & ((!count4[2]))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux18~8 ),
	.datac(\Mux18~7 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = "aae4";
defparam \Mux14~0 .operation_mode = "normal";
defparam \Mux14~0 .output_mode = "comb_only";
defparam \Mux14~0 .register_cascade_mode = "off";
defparam \Mux14~0 .sum_lutc_input = "datac";
defparam \Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N0
stratix_lcell \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\Mux14~0_combout  & (((\Mux18~10 ) # (!count4[2])))) # (!\Mux14~0_combout  & (\Mux18~6  & ((count4[2]))))

	.clk(gnd),
	.dataa(\Mux14~0_combout ),
	.datab(\Mux18~6 ),
	.datac(\Mux18~10 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = "e4aa";
defparam \Mux14~1 .operation_mode = "normal";
defparam \Mux14~1 .output_mode = "comb_only";
defparam \Mux14~1 .register_cascade_mode = "off";
defparam \Mux14~1 .sum_lutc_input = "datac";
defparam \Mux14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N1
stratix_lcell \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (count4[1] & (((\Mux14~1_combout )))) # (!count4[1] & (\Mux14~3_combout ))

	.clk(gnd),
	.dataa(\Mux14~3_combout ),
	.datab(\Mux14~1_combout ),
	.datac(count4[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = "caca";
defparam \Mux14~4 .operation_mode = "normal";
defparam \Mux14~4 .output_mode = "comb_only";
defparam \Mux14~4 .register_cascade_mode = "off";
defparam \Mux14~4 .sum_lutc_input = "datac";
defparam \Mux14~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y27_N5
stratix_lcell \Add20~0 (
// Equation(s):
// \Add20~0_combout  = \Mux18~12_combout  $ ((\Mux14~4_combout ))
// \Add20~2  = CARRY((\Mux18~12_combout  & (\Mux14~4_combout )))
// \Add20~2COUT1_31  = CARRY((\Mux18~12_combout  & (\Mux14~4_combout )))

	.clk(gnd),
	.dataa(\Mux18~12_combout ),
	.datab(\Mux14~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add20~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add20~2 ),
	.cout1(\Add20~2COUT1_31 ));
// synopsys translate_off
defparam \Add20~0 .lut_mask = "6688";
defparam \Add20~0 .operation_mode = "arithmetic";
defparam \Add20~0 .output_mode = "comb_only";
defparam \Add20~0 .register_cascade_mode = "off";
defparam \Add20~0 .sum_lutc_input = "datac";
defparam \Add20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y27_N6
stratix_lcell \Add20~5 (
// Equation(s):
// \Add20~5_combout  = \Mux17~4_combout  $ (\Mux13~12_combout  $ ((\Add20~2 )))
// \Add20~7  = CARRY((\Mux17~4_combout  & (!\Mux13~12_combout  & !\Add20~2 )) # (!\Mux17~4_combout  & ((!\Add20~2 ) # (!\Mux13~12_combout ))))
// \Add20~7COUT1_33  = CARRY((\Mux17~4_combout  & (!\Mux13~12_combout  & !\Add20~2COUT1_31 )) # (!\Mux17~4_combout  & ((!\Add20~2COUT1_31 ) # (!\Mux13~12_combout ))))

	.clk(gnd),
	.dataa(\Mux17~4_combout ),
	.datab(\Mux13~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add20~2 ),
	.cin1(\Add20~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add20~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add20~7 ),
	.cout1(\Add20~7COUT1_33 ));
// synopsys translate_off
defparam \Add20~5 .cin0_used = "true";
defparam \Add20~5 .cin1_used = "true";
defparam \Add20~5 .lut_mask = "9617";
defparam \Add20~5 .operation_mode = "arithmetic";
defparam \Add20~5 .output_mode = "comb_only";
defparam \Add20~5 .register_cascade_mode = "off";
defparam \Add20~5 .sum_lutc_input = "cin";
defparam \Add20~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y27_N7
stratix_lcell \Add20~10 (
// Equation(s):
// \Add20~10_combout  = \Mux12~12_combout  $ (\Mux16~4_combout  $ ((!\Add20~7 )))
// \Add20~12  = CARRY((\Mux12~12_combout  & ((\Mux16~4_combout ) # (!\Add20~7 ))) # (!\Mux12~12_combout  & (\Mux16~4_combout  & !\Add20~7 )))
// \Add20~12COUT1_35  = CARRY((\Mux12~12_combout  & ((\Mux16~4_combout ) # (!\Add20~7COUT1_33 ))) # (!\Mux12~12_combout  & (\Mux16~4_combout  & !\Add20~7COUT1_33 )))

	.clk(gnd),
	.dataa(\Mux12~12_combout ),
	.datab(\Mux16~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add20~7 ),
	.cin1(\Add20~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add20~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add20~12 ),
	.cout1(\Add20~12COUT1_35 ));
// synopsys translate_off
defparam \Add20~10 .cin0_used = "true";
defparam \Add20~10 .cin1_used = "true";
defparam \Add20~10 .lut_mask = "698e";
defparam \Add20~10 .operation_mode = "arithmetic";
defparam \Add20~10 .output_mode = "comb_only";
defparam \Add20~10 .register_cascade_mode = "off";
defparam \Add20~10 .sum_lutc_input = "cin";
defparam \Add20~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y27_N8
stratix_lcell \Add20~15 (
// Equation(s):
// \Add20~15_combout  = \Mux11~12_combout  $ (\Mux15~4_combout  $ ((\Add20~12 )))
// \Add20~17  = CARRY((\Mux11~12_combout  & (!\Mux15~4_combout  & !\Add20~12 )) # (!\Mux11~12_combout  & ((!\Add20~12 ) # (!\Mux15~4_combout ))))
// \Add20~17COUT1_37  = CARRY((\Mux11~12_combout  & (!\Mux15~4_combout  & !\Add20~12COUT1_35 )) # (!\Mux11~12_combout  & ((!\Add20~12COUT1_35 ) # (!\Mux15~4_combout ))))

	.clk(gnd),
	.dataa(\Mux11~12_combout ),
	.datab(\Mux15~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add20~12 ),
	.cin1(\Add20~12COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add20~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add20~17 ),
	.cout1(\Add20~17COUT1_37 ));
// synopsys translate_off
defparam \Add20~15 .cin0_used = "true";
defparam \Add20~15 .cin1_used = "true";
defparam \Add20~15 .lut_mask = "9617";
defparam \Add20~15 .operation_mode = "arithmetic";
defparam \Add20~15 .output_mode = "comb_only";
defparam \Add20~15 .register_cascade_mode = "off";
defparam \Add20~15 .sum_lutc_input = "cin";
defparam \Add20~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N2
stratix_lcell \Add19~2 (
// Equation(s):
// \Add19~2_combout  = (count4[2] & (((count4[1]))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add19~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add19~2 .lut_mask = "aa00";
defparam \Add19~2 .operation_mode = "normal";
defparam \Add19~2 .output_mode = "comb_only";
defparam \Add19~2 .register_cascade_mode = "off";
defparam \Add19~2 .sum_lutc_input = "datac";
defparam \Add19~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y25_N2
stratix_lcell \data[29][2]~45 (
// Equation(s):
// \data[29][2]~45_combout  = (\rst~combout ) # ((\data[31][7]~1_combout  & (addr[3] & \Decoder0~10_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[31][7]~1_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[29][2]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][2]~45 .lut_mask = "eaaa";
defparam \data[29][2]~45 .operation_mode = "normal";
defparam \data[29][2]~45 .output_mode = "comb_only";
defparam \data[29][2]~45 .register_cascade_mode = "off";
defparam \data[29][2]~45 .sum_lutc_input = "datac";
defparam \data[29][2]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N2
stratix_lcell \data[29][7] (
// Equation(s):
// \Mux3~0  = (count4[3] & (((data[29][7]) # (count4[1])))) # (!count4[3] & (\data[21][7]~regout  & ((!count4[1]))))
// \data[29][7]~regout  = DFFEAS(\Mux3~0 , GLOBAL(\clk~combout ), VCC, , \data[29][2]~45_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[21][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[29][2]~45_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0 ),
	.regout(\data[29][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][7] .lut_mask = "aae4";
defparam \data[29][7] .operation_mode = "normal";
defparam \data[29][7] .output_mode = "reg_and_comb";
defparam \data[29][7] .register_cascade_mode = "off";
defparam \data[29][7] .sum_lutc_input = "qfbk";
defparam \data[29][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y25_N1
stratix_lcell \data[28][2]~55 (
// Equation(s):
// \data[28][2]~55_combout  = (\rst~combout ) # ((addr[3] & (\data[31][7]~1_combout  & \Decoder0~3_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\data[31][7]~1_combout ),
	.datac(\rst~combout ),
	.datad(\Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[28][2]~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][2]~55 .lut_mask = "f8f0";
defparam \data[28][2]~55 .operation_mode = "normal";
defparam \data[28][2]~55 .output_mode = "comb_only";
defparam \data[28][2]~55 .register_cascade_mode = "off";
defparam \data[28][2]~55 .sum_lutc_input = "datac";
defparam \data[28][2]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N5
stratix_lcell \data[28][7] (
// Equation(s):
// \Mux19~11  = ((count4[0] & (\data[29][7]~regout )) # (!count4[0] & ((data[28][7]))))
// \data[28][7]~regout  = DFFEAS(\Mux19~11 , GLOBAL(\clk~combout ), VCC, , \data[28][2]~55_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[29][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[28][2]~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~11 ),
	.regout(\data[28][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][7] .lut_mask = "ccf0";
defparam \data[28][7] .operation_mode = "normal";
defparam \data[28][7] .output_mode = "reg_and_comb";
defparam \data[28][7] .register_cascade_mode = "off";
defparam \data[28][7] .sum_lutc_input = "qfbk";
defparam \data[28][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y25_N0
stratix_lcell \data[25][3]~46 (
// Equation(s):
// \data[25][3]~46_combout  = (\rst~combout ) # ((\data[32][3]~3_combout  & (addr[3] & \Decoder0~10_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[32][3]~3_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[25][3]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][3]~46 .lut_mask = "eaaa";
defparam \data[25][3]~46 .operation_mode = "normal";
defparam \data[25][3]~46 .output_mode = "comb_only";
defparam \data[25][3]~46 .register_cascade_mode = "off";
defparam \data[25][3]~46 .sum_lutc_input = "datac";
defparam \data[25][3]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N4
stratix_lcell \data[25][7] (
// Equation(s):
// \Mux3~4  = (count4[3] & (((data[25][7]) # (count4[1])))) # (!count4[3] & (\data[17][7]~regout  & ((!count4[1]))))
// \data[25][7]~regout  = DFFEAS(\Mux3~4 , GLOBAL(\clk~combout ), VCC, , \data[25][3]~46_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[17][7]~regout ),
	.datab(count4[3]),
	.datac(\data~29 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[25][3]~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~4 ),
	.regout(\data[25][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][7] .lut_mask = "cce2";
defparam \data[25][7] .operation_mode = "normal";
defparam \data[25][7] .output_mode = "reg_and_comb";
defparam \data[25][7] .register_cascade_mode = "off";
defparam \data[25][7] .sum_lutc_input = "qfbk";
defparam \data[25][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y25_N4
stratix_lcell \Decoder0~11 (
// Equation(s):
// \Decoder0~11_combout  = (!addr[5] & (addr[1] & (addr[4] & !addr[0])))

	.clk(gnd),
	.dataa(addr[5]),
	.datab(addr[1]),
	.datac(addr[4]),
	.datad(addr[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~11 .lut_mask = "0040";
defparam \Decoder0~11 .operation_mode = "normal";
defparam \Decoder0~11 .output_mode = "comb_only";
defparam \Decoder0~11 .register_cascade_mode = "off";
defparam \Decoder0~11 .sum_lutc_input = "datac";
defparam \Decoder0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N3
stratix_lcell \data[26][5]~57 (
// Equation(s):
// \data[26][5]~57_combout  = (\rst~combout ) # ((addr[3] & (\data[32][3]~3_combout  & \Decoder0~11_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[32][3]~3_combout ),
	.datad(\Decoder0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[26][5]~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][5]~57 .lut_mask = "eaaa";
defparam \data[26][5]~57 .operation_mode = "normal";
defparam \data[26][5]~57 .output_mode = "comb_only";
defparam \data[26][5]~57 .register_cascade_mode = "off";
defparam \data[26][5]~57 .sum_lutc_input = "datac";
defparam \data[26][5]~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N0
stratix_lcell \data[26][7] (
// Equation(s):
// \Mux3~2  = (count4[3] & (((data[26][7]) # (count4[1])))) # (!count4[3] & (\data[18][7]~regout  & ((!count4[1]))))
// \data[26][7]~regout  = DFFEAS(\Mux3~2 , GLOBAL(\clk~combout ), VCC, , \data[26][5]~57_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[18][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[26][5]~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~2 ),
	.regout(\data[26][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][7] .lut_mask = "aae4";
defparam \data[26][7] .operation_mode = "normal";
defparam \data[26][7] .output_mode = "reg_and_comb";
defparam \data[26][7] .register_cascade_mode = "off";
defparam \data[26][7] .sum_lutc_input = "qfbk";
defparam \data[26][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y23_N6
stratix_lcell \data[27][5]~44 (
// Equation(s):
// \data[27][5]~44_combout  = (\rst~combout ) # ((addr[3] & (\data[32][3]~3_combout  & \Decoder0~0_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\data[32][3]~3_combout ),
	.datad(\Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[27][5]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][5]~44 .lut_mask = "eccc";
defparam \data[27][5]~44 .operation_mode = "normal";
defparam \data[27][5]~44 .output_mode = "comb_only";
defparam \data[27][5]~44 .register_cascade_mode = "off";
defparam \data[27][5]~44 .sum_lutc_input = "datac";
defparam \data[27][5]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N7
stratix_lcell \data[27][7] (
// Equation(s):
// \Mux19~13  = ((count4[0] & ((data[27][7]))) # (!count4[0] & (\data[26][7]~regout )))
// \data[27][7]~regout  = DFFEAS(\Mux19~13 , GLOBAL(\clk~combout ), VCC, , \data[27][5]~44_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[26][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[27][5]~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~13 ),
	.regout(\data[27][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][7] .lut_mask = "f0cc";
defparam \data[27][7] .operation_mode = "normal";
defparam \data[27][7] .output_mode = "reg_and_comb";
defparam \data[27][7] .register_cascade_mode = "off";
defparam \data[27][7] .sum_lutc_input = "qfbk";
defparam \data[27][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y23_N9
stratix_lcell \data[19][5]~51 (
// Equation(s):
// \data[19][5]~51_combout  = (\rst~combout ) # ((!addr[3] & (\data[32][3]~3_combout  & \Decoder0~0_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\data[32][3]~3_combout ),
	.datad(\Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[19][5]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][5]~51 .lut_mask = "dccc";
defparam \data[19][5]~51 .operation_mode = "normal";
defparam \data[19][5]~51 .output_mode = "comb_only";
defparam \data[19][5]~51 .register_cascade_mode = "off";
defparam \data[19][5]~51 .sum_lutc_input = "datac";
defparam \data[19][5]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N8
stratix_lcell \data[19][7] (
// Equation(s):
// \Mux3~5  = (\Mux3~4  & ((\data[27][7]~regout ) # ((!count4[1])))) # (!\Mux3~4  & (((data[19][7] & count4[1]))))
// \data[19][7]~regout  = DFFEAS(\Mux3~5 , GLOBAL(\clk~combout ), VCC, , \data[19][5]~51_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux3~4 ),
	.datab(\data[27][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[19][5]~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~5 ),
	.regout(\data[19][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][7] .lut_mask = "d8aa";
defparam \data[19][7] .operation_mode = "normal";
defparam \data[19][7] .output_mode = "reg_and_comb";
defparam \data[19][7] .register_cascade_mode = "off";
defparam \data[19][7] .sum_lutc_input = "qfbk";
defparam \data[19][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y25_N0
stratix_lcell \data[18][4]~49 (
// Equation(s):
// \data[18][4]~49_combout  = (\rst~combout ) # ((!addr[3] & (\data[32][3]~3_combout  & \Decoder0~11_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[32][3]~3_combout ),
	.datad(\Decoder0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[18][4]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][4]~49 .lut_mask = "baaa";
defparam \data[18][4]~49 .operation_mode = "normal";
defparam \data[18][4]~49 .output_mode = "comb_only";
defparam \data[18][4]~49 .register_cascade_mode = "off";
defparam \data[18][4]~49 .sum_lutc_input = "datac";
defparam \data[18][4]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N8
stratix_lcell \data[18][7] (
// Equation(s):
// \Mux19~14  = ((count4[0] & (\data[19][7]~regout )) # (!count4[0] & ((data[18][7]))))
// \data[18][7]~regout  = DFFEAS(\Mux19~14 , GLOBAL(\clk~combout ), VCC, , \data[18][4]~49_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[19][7]~regout ),
	.datab(vcc),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[18][4]~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~14 ),
	.regout(\data[18][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][7] .lut_mask = "aaf0";
defparam \data[18][7] .operation_mode = "normal";
defparam \data[18][7] .output_mode = "reg_and_comb";
defparam \data[18][7] .register_cascade_mode = "off";
defparam \data[18][7] .sum_lutc_input = "qfbk";
defparam \data[18][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y25_N3
stratix_lcell \data[20][6]~47 (
// Equation(s):
// \data[20][6]~47_combout  = (\rst~combout ) # ((!addr[3] & (\data[31][7]~1_combout  & \Decoder0~3_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\data[31][7]~1_combout ),
	.datac(\rst~combout ),
	.datad(\Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[20][6]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][6]~47 .lut_mask = "f4f0";
defparam \data[20][6]~47 .operation_mode = "normal";
defparam \data[20][6]~47 .output_mode = "comb_only";
defparam \data[20][6]~47 .register_cascade_mode = "off";
defparam \data[20][6]~47 .sum_lutc_input = "datac";
defparam \data[20][6]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N4
stratix_lcell \data[20][7] (
// Equation(s):
// \Mux3~3  = (count4[1] & ((\Mux3~2  & (\data[28][7]~regout )) # (!\Mux3~2  & ((data[20][7]))))) # (!count4[1] & (((\Mux3~2 ))))
// \data[20][7]~regout  = DFFEAS(\Mux3~3 , GLOBAL(\clk~combout ), VCC, , \data[20][6]~47_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(\data[28][7]~regout ),
	.datac(\data~29 ),
	.datad(\Mux3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[20][6]~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~3 ),
	.regout(\data[20][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][7] .lut_mask = "dda0";
defparam \data[20][7] .operation_mode = "normal";
defparam \data[20][7] .output_mode = "reg_and_comb";
defparam \data[20][7] .register_cascade_mode = "off";
defparam \data[20][7] .sum_lutc_input = "qfbk";
defparam \data[20][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y25_N6
stratix_lcell \data[21][3]~52 (
// Equation(s):
// \data[21][3]~52_combout  = (\rst~combout ) # ((\data[31][7]~1_combout  & (!addr[3] & \Decoder0~10_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\data[31][7]~1_combout ),
	.datac(addr[3]),
	.datad(\Decoder0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[21][3]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][3]~52 .lut_mask = "aeaa";
defparam \data[21][3]~52 .operation_mode = "normal";
defparam \data[21][3]~52 .output_mode = "comb_only";
defparam \data[21][3]~52 .register_cascade_mode = "off";
defparam \data[21][3]~52 .sum_lutc_input = "datac";
defparam \data[21][3]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y25_N8
stratix_lcell \data[21][7] (
// Equation(s):
// \Mux19~9  = ((count4[0] & ((data[21][7]))) # (!count4[0] & (\data[20][7]~regout )))
// \data[21][7]~regout  = DFFEAS(\Mux19~9 , GLOBAL(\clk~combout ), VCC, , \data[21][3]~52_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[20][7]~regout ),
	.datab(vcc),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[21][3]~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~9 ),
	.regout(\data[21][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][7] .lut_mask = "f0aa";
defparam \data[21][7] .operation_mode = "normal";
defparam \data[21][7] .output_mode = "reg_and_comb";
defparam \data[21][7] .register_cascade_mode = "off";
defparam \data[21][7] .sum_lutc_input = "qfbk";
defparam \data[21][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y23_N3
stratix_lcell \data[23][7]~54 (
// Equation(s):
// \data[23][7]~54_combout  = (\rst~combout ) # ((!addr[3] & (\data[31][7]~1_combout  & \Decoder0~0_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\data[31][7]~1_combout ),
	.datad(\Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[23][7]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][7]~54 .lut_mask = "dccc";
defparam \data[23][7]~54 .operation_mode = "normal";
defparam \data[23][7]~54 .output_mode = "comb_only";
defparam \data[23][7]~54 .register_cascade_mode = "off";
defparam \data[23][7]~54 .sum_lutc_input = "datac";
defparam \data[23][7]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N6
stratix_lcell \data[23][7] (
// Equation(s):
// \Mux3~1  = (\Mux3~0  & ((\data[31][7]~regout ) # ((!count4[1])))) # (!\Mux3~0  & (((data[23][7] & count4[1]))))
// \data[23][7]~regout  = DFFEAS(\Mux3~1 , GLOBAL(\clk~combout ), VCC, , \data[23][7]~54_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux3~0 ),
	.datab(\data[31][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[23][7]~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~1 ),
	.regout(\data[23][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][7] .lut_mask = "d8aa";
defparam \data[23][7] .operation_mode = "normal";
defparam \data[23][7] .output_mode = "reg_and_comb";
defparam \data[23][7] .register_cascade_mode = "off";
defparam \data[23][7] .sum_lutc_input = "qfbk";
defparam \data[23][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y25_N8
stratix_lcell \data[22][6]~48 (
// Equation(s):
// \data[22][6]~48_combout  = (\rst~combout ) # ((!addr[3] & (\data[31][7]~1_combout  & \Decoder0~11_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[31][7]~1_combout ),
	.datad(\Decoder0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[22][6]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][6]~48 .lut_mask = "baaa";
defparam \data[22][6]~48 .operation_mode = "normal";
defparam \data[22][6]~48 .output_mode = "comb_only";
defparam \data[22][6]~48 .register_cascade_mode = "off";
defparam \data[22][6]~48 .sum_lutc_input = "datac";
defparam \data[22][6]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N5
stratix_lcell \data[22][7] (
// Equation(s):
// \Mux19~12  = ((count4[0] & (\data[23][7]~regout )) # (!count4[0] & ((data[22][7]))))
// \data[22][7]~regout  = DFFEAS(\Mux19~12 , GLOBAL(\clk~combout ), VCC, , \data[22][6]~48_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[23][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[22][6]~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~12 ),
	.regout(\data[22][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][7] .lut_mask = "ccf0";
defparam \data[22][7] .operation_mode = "normal";
defparam \data[22][7] .output_mode = "reg_and_comb";
defparam \data[22][7] .register_cascade_mode = "off";
defparam \data[22][7] .sum_lutc_input = "qfbk";
defparam \data[22][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y25_N5
stratix_lcell \data[30][7]~56 (
// Equation(s):
// \data[30][7]~56_combout  = (\rst~combout ) # ((addr[3] & (\data[31][7]~1_combout  & \Decoder0~11_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(addr[3]),
	.datac(\data[31][7]~1_combout ),
	.datad(\Decoder0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[30][7]~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][7]~56 .lut_mask = "eaaa";
defparam \data[30][7]~56 .operation_mode = "normal";
defparam \data[30][7]~56 .output_mode = "comb_only";
defparam \data[30][7]~56 .register_cascade_mode = "off";
defparam \data[30][7]~56 .sum_lutc_input = "datac";
defparam \data[30][7]~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N0
stratix_lcell \data[30][7] (
// Equation(s):
// \Mux3~7  = (count4[3] & (((data[30][7]) # (count4[1])))) # (!count4[3] & (\data[22][7]~regout  & ((!count4[1]))))
// \data[30][7]~regout  = DFFEAS(\Mux3~7 , GLOBAL(\clk~combout ), VCC, , \data[30][7]~56_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[22][7]~regout ),
	.datab(count4[3]),
	.datac(\data~29 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[30][7]~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~7 ),
	.regout(\data[30][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][7] .lut_mask = "cce2";
defparam \data[30][7] .operation_mode = "normal";
defparam \data[30][7] .output_mode = "reg_and_comb";
defparam \data[30][7] .register_cascade_mode = "off";
defparam \data[30][7] .sum_lutc_input = "qfbk";
defparam \data[30][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y21_N8
stratix_lcell \Mux19~15 (
// Equation(s):
// \Mux19~15_combout  = ((count4[0] & (\data[31][7]~regout )) # (!count4[0] & ((\data[30][7]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[31][7]~regout ),
	.datac(\data[30][7]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~15 .lut_mask = "ccf0";
defparam \Mux19~15 .operation_mode = "normal";
defparam \Mux19~15 .output_mode = "comb_only";
defparam \Mux19~15 .register_cascade_mode = "off";
defparam \Mux19~15 .sum_lutc_input = "datac";
defparam \Mux19~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N9
stratix_lcell \Mux23~7 (
// Equation(s):
// \Mux23~7_combout  = (\Add19~1_combout  & (((\Add19~0_combout )))) # (!\Add19~1_combout  & ((\Add19~0_combout  & (\Mux19~13 )) # (!\Add19~0_combout  & ((\Mux19~14 )))))

	.clk(gnd),
	.dataa(\Mux19~13 ),
	.datab(\Add19~1_combout ),
	.datac(\Add19~0_combout ),
	.datad(\Mux19~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~7 .lut_mask = "e3e0";
defparam \Mux23~7 .operation_mode = "normal";
defparam \Mux23~7 .output_mode = "comb_only";
defparam \Mux23~7 .register_cascade_mode = "off";
defparam \Mux23~7 .sum_lutc_input = "datac";
defparam \Mux23~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N2
stratix_lcell \Mux23~8 (
// Equation(s):
// \Mux23~8_combout  = (\Mux23~7_combout  & ((\Mux19~15_combout ) # ((!\Add19~1_combout )))) # (!\Mux23~7_combout  & (((\Add19~1_combout  & \Mux19~12 ))))

	.clk(gnd),
	.dataa(\Mux19~15_combout ),
	.datab(\Mux23~7_combout ),
	.datac(\Add19~1_combout ),
	.datad(\Mux19~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~8 .lut_mask = "bc8c";
defparam \Mux23~8 .operation_mode = "normal";
defparam \Mux23~8 .output_mode = "comb_only";
defparam \Mux23~8 .register_cascade_mode = "off";
defparam \Mux23~8 .sum_lutc_input = "datac";
defparam \Mux23~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y25_N7
stratix_lcell \data[24][4]~50 (
// Equation(s):
// \data[24][4]~50_combout  = (\rst~combout ) # ((addr[3] & (\data[32][3]~3_combout  & \Decoder0~3_combout )))

	.clk(gnd),
	.dataa(addr[3]),
	.datab(\rst~combout ),
	.datac(\data[32][3]~3_combout ),
	.datad(\Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data[24][4]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][4]~50 .lut_mask = "eccc";
defparam \data[24][4]~50 .operation_mode = "normal";
defparam \data[24][4]~50 .output_mode = "comb_only";
defparam \data[24][4]~50 .register_cascade_mode = "off";
defparam \data[24][4]~50 .sum_lutc_input = "datac";
defparam \data[24][4]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N7
stratix_lcell \data[24][7] (
// Equation(s):
// \Mux3~8  = (\Mux3~7  & ((\data[0][7]~regout ) # ((!count4[1])))) # (!\Mux3~7  & (((data[24][7] & count4[1]))))
// \data[24][7]~regout  = DFFEAS(\Mux3~8 , GLOBAL(\clk~combout ), VCC, , \data[24][4]~50_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[0][7]~regout ),
	.datab(\Mux3~7 ),
	.datac(\data~29 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[24][4]~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~8 ),
	.regout(\data[24][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][7] .lut_mask = "b8cc";
defparam \data[24][7] .operation_mode = "normal";
defparam \data[24][7] .output_mode = "reg_and_comb";
defparam \data[24][7] .register_cascade_mode = "off";
defparam \data[24][7] .sum_lutc_input = "qfbk";
defparam \data[24][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y22_N0
stratix_lcell \Mux19~8 (
// Equation(s):
// \Mux19~8_combout  = ((count4[0] & (\data[25][7]~regout )) # (!count4[0] & ((\data[24][7]~regout ))))

	.clk(gnd),
	.dataa(\data[25][7]~regout ),
	.datab(\data[24][7]~regout ),
	.datac(vcc),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~8 .lut_mask = "aacc";
defparam \Mux19~8 .operation_mode = "normal";
defparam \Mux19~8 .output_mode = "comb_only";
defparam \Mux19~8 .register_cascade_mode = "off";
defparam \Mux19~8 .sum_lutc_input = "datac";
defparam \Mux19~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N1
stratix_lcell \Mux23~5 (
// Equation(s):
// \Mux23~5_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & (\Mux19~9 )) # (!\Add19~1_combout  & ((\Mux19~10 )))))

	.clk(gnd),
	.dataa(\Add19~0_combout ),
	.datab(\Mux19~9 ),
	.datac(\Add19~1_combout ),
	.datad(\Mux19~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~5 .lut_mask = "e5e0";
defparam \Mux23~5 .operation_mode = "normal";
defparam \Mux23~5 .output_mode = "comb_only";
defparam \Mux23~5 .register_cascade_mode = "off";
defparam \Mux23~5 .sum_lutc_input = "datac";
defparam \Mux23~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N8
stratix_lcell \Mux23~6 (
// Equation(s):
// \Mux23~6_combout  = (\Add19~0_combout  & ((\Mux23~5_combout  & ((\Mux19~11 ))) # (!\Mux23~5_combout  & (\Mux19~8_combout )))) # (!\Add19~0_combout  & (((\Mux23~5_combout ))))

	.clk(gnd),
	.dataa(\Mux19~8_combout ),
	.datab(\Add19~0_combout ),
	.datac(\Mux23~5_combout ),
	.datad(\Mux19~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~6 .lut_mask = "f838";
defparam \Mux23~6 .operation_mode = "normal";
defparam \Mux23~6 .output_mode = "comb_only";
defparam \Mux23~6 .register_cascade_mode = "off";
defparam \Mux23~6 .sum_lutc_input = "datac";
defparam \Mux23~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y26_N3
stratix_lcell \Mux23~9 (
// Equation(s):
// \Mux23~9_combout  = ((count4[1] & ((\Mux23~6_combout ))) # (!count4[1] & (\Mux23~8_combout )))

	.clk(gnd),
	.dataa(\Mux23~8_combout ),
	.datab(\Mux23~6_combout ),
	.datac(vcc),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~9 .lut_mask = "ccaa";
defparam \Mux23~9 .operation_mode = "normal";
defparam \Mux23~9 .output_mode = "comb_only";
defparam \Mux23~9 .register_cascade_mode = "off";
defparam \Mux23~9 .sum_lutc_input = "datac";
defparam \Mux23~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N3
stratix_lcell \data[1][7] (
// Equation(s):
// \Mux47~4  = (count4[3] & ((\data[9][7]~regout ) # ((count4[1])))) # (!count4[3] & (((data[1][7] & !count4[1]))))
// \data[1][7]~regout  = DFFEAS(\Mux47~4 , GLOBAL(\clk~combout ), VCC, , \data[1][6]~19_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[9][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[1][6]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~4 ),
	.regout(\data[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][7] .lut_mask = "aad8";
defparam \data[1][7] .operation_mode = "normal";
defparam \data[1][7] .output_mode = "reg_and_comb";
defparam \data[1][7] .register_cascade_mode = "off";
defparam \data[1][7] .sum_lutc_input = "qfbk";
defparam \data[1][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N0
stratix_lcell \data[5][7] (
// Equation(s):
// \data_out~120  = (count[3] & (((count[2])))) # (!count[3] & ((count[2] & ((data[5][7]))) # (!count[2] & (\data[1][7]~regout ))))
// \data[5][7]~regout  = DFFEAS(\data_out~120 , GLOBAL(\clk~combout ), VCC, , \data[5][3]~18_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count[3]),
	.datab(\data[1][7]~regout ),
	.datac(\data~29 ),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[5][3]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~120 ),
	.regout(\data[5][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][7] .lut_mask = "fa44";
defparam \data[5][7] .operation_mode = "normal";
defparam \data[5][7] .output_mode = "reg_and_comb";
defparam \data[5][7] .register_cascade_mode = "off";
defparam \data[5][7] .sum_lutc_input = "qfbk";
defparam \data[5][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N3
stratix_lcell \data[13][7] (
// Equation(s):
// \Mux47~2  = (count4[3] & ((count4[1]) # ((data[13][7])))) # (!count4[3] & (!count4[1] & ((\data[5][7]~regout ))))
// \data[13][7]~regout  = DFFEAS(\Mux47~2 , GLOBAL(\clk~combout ), VCC, , \data[13][4]~20_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(count4[1]),
	.datac(\data~29 ),
	.datad(\data[5][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[13][4]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~2 ),
	.regout(\data[13][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][7] .lut_mask = "b9a8";
defparam \data[13][7] .operation_mode = "normal";
defparam \data[13][7] .output_mode = "reg_and_comb";
defparam \data[13][7] .register_cascade_mode = "off";
defparam \data[13][7] .sum_lutc_input = "qfbk";
defparam \data[13][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N4
stratix_lcell \data[9][7] (
// Equation(s):
// \data_out~121  = (\data_out~120  & ((\data[13][7]~regout ) # ((!count[3])))) # (!\data_out~120  & (((data[9][7] & count[3]))))
// \data[9][7]~regout  = DFFEAS(\data_out~121 , GLOBAL(\clk~combout ), VCC, , \data[9][4]~17_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[13][7]~regout ),
	.datab(\data_out~120 ),
	.datac(\data~29 ),
	.datad(count[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[9][4]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~121 ),
	.regout(\data[9][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][7] .lut_mask = "b8cc";
defparam \data[9][7] .operation_mode = "normal";
defparam \data[9][7] .output_mode = "reg_and_comb";
defparam \data[9][7] .register_cascade_mode = "off";
defparam \data[9][7] .sum_lutc_input = "qfbk";
defparam \data[9][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N0
stratix_lcell \data[3][7] (
// Equation(s):
// \Mux47~5  = (\Mux47~4  & (((\data[11][7]~regout )) # (!count4[1]))) # (!\Mux47~4  & (count4[1] & (data[3][7])))
// \data[3][7]~regout  = DFFEAS(\Mux47~5 , GLOBAL(\clk~combout ), VCC, , \data[3][1]~21_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux47~4 ),
	.datab(count4[1]),
	.datac(\data~29 ),
	.datad(\data[11][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[3][1]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~5 ),
	.regout(\data[3][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][7] .lut_mask = "ea62";
defparam \data[3][7] .operation_mode = "normal";
defparam \data[3][7] .output_mode = "reg_and_comb";
defparam \data[3][7] .register_cascade_mode = "off";
defparam \data[3][7] .sum_lutc_input = "qfbk";
defparam \data[3][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N1
stratix_lcell \data[11][7] (
// Equation(s):
// \data_out~122  = (\data_out~20_combout  & ((\data_out~23_combout ) # ((data[11][7])))) # (!\data_out~20_combout  & (!\data_out~23_combout  & ((\data[3][7]~regout ))))
// \data[11][7]~regout  = DFFEAS(\data_out~122 , GLOBAL(\clk~combout ), VCC, , \data[11][0]~16_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~20_combout ),
	.datab(\data_out~23_combout ),
	.datac(\data~29 ),
	.datad(\data[3][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[11][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~122 ),
	.regout(\data[11][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][7] .lut_mask = "b9a8";
defparam \data[11][7] .operation_mode = "normal";
defparam \data[11][7] .output_mode = "reg_and_comb";
defparam \data[11][7] .register_cascade_mode = "off";
defparam \data[11][7] .sum_lutc_input = "qfbk";
defparam \data[11][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N3
stratix_lcell \data[2][7] (
// Equation(s):
// \Mux47~0  = (count4[3] & ((\data[10][7]~regout ) # ((count4[1])))) # (!count4[3] & (((data[2][7] & !count4[1]))))
// \data[2][7]~regout  = DFFEAS(\Mux47~0 , GLOBAL(\clk~combout ), VCC, , \data[2][6]~9_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[10][7]~regout ),
	.datac(\data~29 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~0 ),
	.regout(\data[2][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][7] .lut_mask = "aad8";
defparam \data[2][7] .operation_mode = "normal";
defparam \data[2][7] .output_mode = "reg_and_comb";
defparam \data[2][7] .register_cascade_mode = "off";
defparam \data[2][7] .sum_lutc_input = "qfbk";
defparam \data[2][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N8
stratix_lcell \data[10][7] (
// Equation(s):
// \data_out~113  = (count[3] & (((data[10][7]) # (count[2])))) # (!count[3] & (\data[2][7]~regout  & ((!count[2]))))
// \data[10][7]~regout  = DFFEAS(\data_out~113 , GLOBAL(\clk~combout ), VCC, , \data[10][7]~8_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[2][7]~regout ),
	.datab(count[3]),
	.datac(\data~29 ),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[10][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~113 ),
	.regout(\data[10][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][7] .lut_mask = "cce2";
defparam \data[10][7] .operation_mode = "normal";
defparam \data[10][7] .output_mode = "reg_and_comb";
defparam \data[10][7] .register_cascade_mode = "off";
defparam \data[10][7] .sum_lutc_input = "qfbk";
defparam \data[10][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N9
stratix_lcell \Mux19~5 (
// Equation(s):
// \Mux19~5_combout  = ((count4[0] & (\data[11][7]~regout )) # (!count4[0] & ((\data[10][7]~regout ))))

	.clk(gnd),
	.dataa(\data[11][7]~regout ),
	.datab(vcc),
	.datac(count4[0]),
	.datad(\data[10][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~5 .lut_mask = "afa0";
defparam \Mux19~5 .operation_mode = "normal";
defparam \Mux19~5 .output_mode = "comb_only";
defparam \Mux19~5 .register_cascade_mode = "off";
defparam \Mux19~5 .sum_lutc_input = "datac";
defparam \Mux19~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N1
stratix_lcell \Mux19~6 (
// Equation(s):
// \Mux19~6_combout  = (count4[0] & (\data[3][7]~regout )) # (!count4[0] & (((\data[2][7]~regout ))))

	.clk(gnd),
	.dataa(\data[3][7]~regout ),
	.datab(\data[2][7]~regout ),
	.datac(count4[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~6 .lut_mask = "acac";
defparam \Mux19~6 .operation_mode = "normal";
defparam \Mux19~6 .output_mode = "comb_only";
defparam \Mux19~6 .register_cascade_mode = "off";
defparam \Mux19~6 .sum_lutc_input = "datac";
defparam \Mux19~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N5
stratix_lcell \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (\Add19~1_combout  & (((\Add19~0_combout )))) # (!\Add19~1_combout  & ((\Add19~0_combout  & (\Mux19~5_combout )) # (!\Add19~0_combout  & ((\Mux19~6_combout )))))

	.clk(gnd),
	.dataa(\Add19~1_combout ),
	.datab(\Mux19~5_combout ),
	.datac(\Mux19~6_combout ),
	.datad(\Add19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = "ee50";
defparam \Mux23~2 .operation_mode = "normal";
defparam \Mux23~2 .output_mode = "comb_only";
defparam \Mux23~2 .register_cascade_mode = "off";
defparam \Mux23~2 .sum_lutc_input = "datac";
defparam \Mux23~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N4
stratix_lcell \data[6][7] (
// Equation(s):
// \data_out~114  = (count[2] & ((\data_out~113  & (\data[14][7]~regout )) # (!\data_out~113  & ((data[6][7]))))) # (!count[2] & (((\data_out~113 ))))
// \data[6][7]~regout  = DFFEAS(\data_out~114 , GLOBAL(\clk~combout ), VCC, , \data[6][6]~7_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count[2]),
	.datab(\data[14][7]~regout ),
	.datac(\data~29 ),
	.datad(\data_out~113 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[6][6]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~114 ),
	.regout(\data[6][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][7] .lut_mask = "dda0";
defparam \data[6][7] .operation_mode = "normal";
defparam \data[6][7] .output_mode = "reg_and_comb";
defparam \data[6][7] .register_cascade_mode = "off";
defparam \data[6][7] .sum_lutc_input = "qfbk";
defparam \data[6][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y20_N5
stratix_lcell \data[14][7] (
// Equation(s):
// \Mux47~7  = (count4[1] & (count4[3])) # (!count4[1] & ((count4[3] & (data[14][7])) # (!count4[3] & ((\data[6][7]~regout )))))
// \data[14][7]~regout  = DFFEAS(\Mux47~7 , GLOBAL(\clk~combout ), VCC, , \data[14][5]~10_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(count4[3]),
	.datac(\data~29 ),
	.datad(\data[6][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[14][5]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~7 ),
	.regout(\data[14][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][7] .lut_mask = "d9c8";
defparam \data[14][7] .operation_mode = "normal";
defparam \data[14][7] .output_mode = "reg_and_comb";
defparam \data[14][7] .register_cascade_mode = "off";
defparam \data[14][7] .sum_lutc_input = "qfbk";
defparam \data[14][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N0
stratix_lcell \data[8][7] (
// Equation(s):
// \data_out~115  = (\data_out~6_combout  & ((\data_out~114 ) # ((\data_out~7_combout )))) # (!\data_out~6_combout  & (((data[8][7] & !\data_out~7_combout ))))
// \data[8][7]~regout  = DFFEAS(\data_out~115 , GLOBAL(\clk~combout ), VCC, , \data[8][4]~12_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~114 ),
	.datab(\data_out~6_combout ),
	.datac(\data~29 ),
	.datad(\data_out~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[8][4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~115 ),
	.regout(\data[8][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][7] .lut_mask = "ccb8";
defparam \data[8][7] .operation_mode = "normal";
defparam \data[8][7] .output_mode = "reg_and_comb";
defparam \data[8][7] .register_cascade_mode = "off";
defparam \data[8][7] .sum_lutc_input = "qfbk";
defparam \data[8][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N9
stratix_lcell \data[4][7] (
// Equation(s):
// \data_out~116  = (\data_out~115  & ((\data[12][7]~regout ) # ((!\data_out~7_combout )))) # (!\data_out~115  & (((data[4][7] & \data_out~7_combout ))))
// \data[4][7]~regout  = DFFEAS(\data_out~116 , GLOBAL(\clk~combout ), VCC, , \data[4][4]~11_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[12][7]~regout ),
	.datab(\data_out~115 ),
	.datac(\data~29 ),
	.datad(\data_out~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4][4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~116 ),
	.regout(\data[4][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][7] .lut_mask = "b8cc";
defparam \data[4][7] .operation_mode = "normal";
defparam \data[4][7] .output_mode = "reg_and_comb";
defparam \data[4][7] .register_cascade_mode = "off";
defparam \data[4][7] .sum_lutc_input = "qfbk";
defparam \data[4][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N4
stratix_lcell \data[12][7] (
// Equation(s):
// \Mux47~1  = (count4[1] & ((\Mux47~0  & ((data[12][7]))) # (!\Mux47~0  & (\data[4][7]~regout )))) # (!count4[1] & (((\Mux47~0 ))))
// \data[12][7]~regout  = DFFEAS(\Mux47~1 , GLOBAL(\clk~combout ), VCC, , \data[12][2]~13_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[4][7]~regout ),
	.datab(count4[1]),
	.datac(\data~29 ),
	.datad(\Mux47~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[12][2]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~1 ),
	.regout(\data[12][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][7] .lut_mask = "f388";
defparam \data[12][7] .operation_mode = "normal";
defparam \data[12][7] .output_mode = "reg_and_comb";
defparam \data[12][7] .register_cascade_mode = "off";
defparam \data[12][7] .sum_lutc_input = "qfbk";
defparam \data[12][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N2
stratix_lcell \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (count4[0] & (((\data[13][7]~regout )))) # (!count4[0] & (((\data[12][7]~regout ))))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data[13][7]~regout ),
	.datad(\data[12][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = "f5a0";
defparam \Mux19~3 .operation_mode = "normal";
defparam \Mux19~3 .output_mode = "comb_only";
defparam \Mux19~3 .register_cascade_mode = "off";
defparam \Mux19~3 .sum_lutc_input = "datac";
defparam \Mux19~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N3
stratix_lcell \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (count4[0] & (((\data[1][7]~regout )))) # (!count4[0] & (((\data[0][7]~regout ))))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data[0][7]~regout ),
	.datad(\data[1][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = "fa50";
defparam \Mux19~2 .operation_mode = "normal";
defparam \Mux19~2 .output_mode = "comb_only";
defparam \Mux19~2 .register_cascade_mode = "off";
defparam \Mux19~2 .sum_lutc_input = "datac";
defparam \Mux19~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N5
stratix_lcell \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (count4[0] & (((\data[9][7]~regout )))) # (!count4[0] & (\data[8][7]~regout ))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(\data[8][7]~regout ),
	.datac(vcc),
	.datad(\data[9][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = "ee44";
defparam \Mux19~0 .operation_mode = "normal";
defparam \Mux19~0 .output_mode = "comb_only";
defparam \Mux19~0 .register_cascade_mode = "off";
defparam \Mux19~0 .sum_lutc_input = "datac";
defparam \Mux19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N9
stratix_lcell \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (count4[3] & (((count4[2]) # (\Mux19~0_combout )))) # (!count4[3] & (\Mux19~2_combout  & (!count4[2])))

	.clk(gnd),
	.dataa(\Mux19~2_combout ),
	.datab(count4[3]),
	.datac(count4[2]),
	.datad(\Mux19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = "cec2";
defparam \Mux27~2 .operation_mode = "normal";
defparam \Mux27~2 .output_mode = "comb_only";
defparam \Mux27~2 .register_cascade_mode = "off";
defparam \Mux27~2 .sum_lutc_input = "datac";
defparam \Mux27~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N7
stratix_lcell \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (count4[0] & (((\data[5][7]~regout )))) # (!count4[0] & (((\data[4][7]~regout ))))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data[5][7]~regout ),
	.datad(\data[4][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = "f5a0";
defparam \Mux19~1 .operation_mode = "normal";
defparam \Mux19~1 .output_mode = "comb_only";
defparam \Mux19~1 .register_cascade_mode = "off";
defparam \Mux19~1 .sum_lutc_input = "datac";
defparam \Mux19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N1
stratix_lcell \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (count4[2] & ((\Mux27~2_combout  & (\Mux19~3_combout )) # (!\Mux27~2_combout  & ((\Mux19~1_combout ))))) # (!count4[2] & (((\Mux27~2_combout ))))

	.clk(gnd),
	.dataa(\Mux19~3_combout ),
	.datab(count4[2]),
	.datac(\Mux27~2_combout ),
	.datad(\Mux19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = "bcb0";
defparam \Mux27~3 .operation_mode = "normal";
defparam \Mux27~3 .output_mode = "comb_only";
defparam \Mux27~3 .register_cascade_mode = "off";
defparam \Mux27~3 .sum_lutc_input = "datac";
defparam \Mux27~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N2
stratix_lcell \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & (\Mux19~5_combout )) # (!count4[3] & ((\Mux19~6_combout )))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(\Mux19~5_combout ),
	.datac(count4[3]),
	.datad(\Mux19~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = "e5e0";
defparam \Mux27~0 .operation_mode = "normal";
defparam \Mux27~0 .output_mode = "comb_only";
defparam \Mux27~0 .register_cascade_mode = "off";
defparam \Mux27~0 .sum_lutc_input = "datac";
defparam \Mux27~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y22_N9
stratix_lcell \data[7][7] (
// Equation(s):
// \data_out~123  = (\data_out~23_combout  & ((\data_out~122  & ((data[7][7]))) # (!\data_out~122  & (\data_out~121 )))) # (!\data_out~23_combout  & (((\data_out~122 ))))
// \data[7][7]~regout  = DFFEAS(\data_out~123 , GLOBAL(\clk~combout ), VCC, , \data[7][6]~22_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~121 ),
	.datab(\data_out~23_combout ),
	.datac(\data~29 ),
	.datad(\data_out~122 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7][6]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~123 ),
	.regout(\data[7][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][7] .lut_mask = "f388";
defparam \data[7][7] .operation_mode = "normal";
defparam \data[7][7] .output_mode = "reg_and_comb";
defparam \data[7][7] .register_cascade_mode = "off";
defparam \data[7][7] .sum_lutc_input = "qfbk";
defparam \data[7][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y20_N9
stratix_lcell \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ((count4[0] & (\data[7][7]~regout )) # (!count4[0] & ((\data[6][7]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[7][7]~regout ),
	.datac(count4[0]),
	.datad(\data[6][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = "cfc0";
defparam \Mux19~4 .operation_mode = "normal";
defparam \Mux19~4 .output_mode = "comb_only";
defparam \Mux19~4 .register_cascade_mode = "off";
defparam \Mux19~4 .sum_lutc_input = "datac";
defparam \Mux19~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N7
stratix_lcell \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\Mux27~0_combout  & (((\Mux19~7_combout ) # (!count4[2])))) # (!\Mux27~0_combout  & (\Mux19~4_combout  & (count4[2])))

	.clk(gnd),
	.dataa(\Mux27~0_combout ),
	.datab(\Mux19~4_combout ),
	.datac(count4[2]),
	.datad(\Mux19~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = "ea4a";
defparam \Mux27~1 .operation_mode = "normal";
defparam \Mux27~1 .output_mode = "comb_only";
defparam \Mux27~1 .register_cascade_mode = "off";
defparam \Mux27~1 .sum_lutc_input = "datac";
defparam \Mux27~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N8
stratix_lcell \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = (count4[1] & (((\Mux27~1_combout )))) # (!count4[1] & (((\Mux27~3_combout ))))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(vcc),
	.datac(\Mux27~3_combout ),
	.datad(\Mux27~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~4 .lut_mask = "fa50";
defparam \Mux27~4 .operation_mode = "normal";
defparam \Mux27~4 .output_mode = "comb_only";
defparam \Mux27~4 .register_cascade_mode = "off";
defparam \Mux27~4 .sum_lutc_input = "datac";
defparam \Mux27~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N9
stratix_lcell \data[1][6] (
// Equation(s):
// \Mux48~4  = (count4[2] & ((\data[5][6]~regout ) # ((count4[3])))) # (!count4[2] & (((data[1][6] & !count4[3]))))
// \data[1][6]~regout  = DFFEAS(\Mux48~4 , GLOBAL(\clk~combout ), VCC, , \data[1][6]~19_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[5][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[1][6]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~4 ),
	.regout(\data[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][6] .lut_mask = "aad8";
defparam \data[1][6] .operation_mode = "normal";
defparam \data[1][6] .output_mode = "reg_and_comb";
defparam \data[1][6] .register_cascade_mode = "off";
defparam \data[1][6] .sum_lutc_input = "qfbk";
defparam \data[1][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y26_N1
stratix_lcell \data[5][6] (
// Equation(s):
// \data_out~106  = (count[3] & (count[2])) # (!count[3] & ((count[2] & (data[5][6])) # (!count[2] & ((\data[1][6]~regout )))))
// \data[5][6]~regout  = DFFEAS(\data_out~106 , GLOBAL(\clk~combout ), VCC, , \data[5][3]~18_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count[3]),
	.datab(count[2]),
	.datac(\data~28 ),
	.datad(\data[1][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[5][3]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~106 ),
	.regout(\data[5][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][6] .lut_mask = "d9c8";
defparam \data[5][6] .operation_mode = "normal";
defparam \data[5][6] .output_mode = "reg_and_comb";
defparam \data[5][6] .register_cascade_mode = "off";
defparam \data[5][6] .sum_lutc_input = "qfbk";
defparam \data[5][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N0
stratix_lcell \data[4][6] (
// Equation(s):
// \data_out~101  = (\data_out~7_combout  & ((\data_out~6_combout ) # ((data[4][6])))) # (!\data_out~7_combout  & (!\data_out~6_combout  & ((\data[8][6]~regout ))))
// \data[4][6]~regout  = DFFEAS(\data_out~101 , GLOBAL(\clk~combout ), VCC, , \data[4][4]~11_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~7_combout ),
	.datab(\data_out~6_combout ),
	.datac(\data~28 ),
	.datad(\data[8][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4][4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~101 ),
	.regout(\data[4][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][6] .lut_mask = "b9a8";
defparam \data[4][6] .operation_mode = "normal";
defparam \data[4][6] .output_mode = "reg_and_comb";
defparam \data[4][6] .register_cascade_mode = "off";
defparam \data[4][6] .sum_lutc_input = "qfbk";
defparam \data[4][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N1
stratix_lcell \data[2][6] (
// Equation(s):
// \Mux48~2  = (count4[3] & (count4[2])) # (!count4[3] & ((count4[2] & ((\data[6][6]~regout ))) # (!count4[2] & (data[2][6]))))
// \data[2][6]~regout  = DFFEAS(\Mux48~2 , GLOBAL(\clk~combout ), VCC, , \data[2][6]~9_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(count4[2]),
	.datac(\data~28 ),
	.datad(\data[6][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~2 ),
	.regout(\data[2][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][6] .lut_mask = "dc98";
defparam \data[2][6] .operation_mode = "normal";
defparam \data[2][6] .output_mode = "reg_and_comb";
defparam \data[2][6] .register_cascade_mode = "off";
defparam \data[2][6] .sum_lutc_input = "qfbk";
defparam \data[2][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N1
stratix_lcell \data[10][6] (
// Equation(s):
// \data_out~99  = (count[3] & (((data[10][6]) # (count[2])))) # (!count[3] & (\data[2][6]~regout  & ((!count[2]))))
// \data[10][6]~regout  = DFFEAS(\data_out~99 , GLOBAL(\clk~combout ), VCC, , \data[10][7]~8_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[2][6]~regout ),
	.datab(count[3]),
	.datac(\data~28 ),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[10][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~99 ),
	.regout(\data[10][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][6] .lut_mask = "cce2";
defparam \data[10][6] .operation_mode = "normal";
defparam \data[10][6] .output_mode = "reg_and_comb";
defparam \data[10][6] .register_cascade_mode = "off";
defparam \data[10][6] .sum_lutc_input = "qfbk";
defparam \data[10][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N9
stratix_lcell \data[6][6] (
// Equation(s):
// \data_out~100  = (count[2] & ((\data_out~99  & (\data[14][6]~regout )) # (!\data_out~99  & ((data[6][6]))))) # (!count[2] & (((\data_out~99 ))))
// \data[6][6]~regout  = DFFEAS(\data_out~100 , GLOBAL(\clk~combout ), VCC, , \data[6][6]~7_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[14][6]~regout ),
	.datab(count[2]),
	.datac(\data~28 ),
	.datad(\data_out~99 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[6][6]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~100 ),
	.regout(\data[6][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][6] .lut_mask = "bbc0";
defparam \data[6][6] .operation_mode = "normal";
defparam \data[6][6] .output_mode = "reg_and_comb";
defparam \data[6][6] .register_cascade_mode = "off";
defparam \data[6][6] .sum_lutc_input = "qfbk";
defparam \data[6][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N2
stratix_lcell \data[14][6] (
// Equation(s):
// \Mux48~3  = (\Mux48~2  & (((data[14][6])) # (!count4[3]))) # (!\Mux48~2  & (count4[3] & ((\data[10][6]~regout ))))
// \data[14][6]~regout  = DFFEAS(\Mux48~3 , GLOBAL(\clk~combout ), VCC, , \data[14][5]~10_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux48~2 ),
	.datab(count4[3]),
	.datac(\data~28 ),
	.datad(\data[10][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[14][5]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~3 ),
	.regout(\data[14][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][6] .lut_mask = "e6a2";
defparam \data[14][6] .operation_mode = "normal";
defparam \data[14][6] .output_mode = "reg_and_comb";
defparam \data[14][6] .register_cascade_mode = "off";
defparam \data[14][6] .sum_lutc_input = "qfbk";
defparam \data[14][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y24_N5
stratix_lcell \data[12][6] (
// Equation(s):
// \data_out~102  = (\data_out~6_combout  & ((\data_out~101  & (data[12][6])) # (!\data_out~101  & ((\data_out~100 ))))) # (!\data_out~6_combout  & (\data_out~101 ))
// \data[12][6]~regout  = DFFEAS(\data_out~102 , GLOBAL(\clk~combout ), VCC, , \data[12][2]~13_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~6_combout ),
	.datab(\data_out~101 ),
	.datac(\data~28 ),
	.datad(\data_out~100 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[12][2]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~102 ),
	.regout(\data[12][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][6] .lut_mask = "e6c4";
defparam \data[12][6] .operation_mode = "normal";
defparam \data[12][6] .output_mode = "reg_and_comb";
defparam \data[12][6] .register_cascade_mode = "off";
defparam \data[12][6] .sum_lutc_input = "qfbk";
defparam \data[12][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y24_N4
stratix_lcell \Mux48~7 (
// Equation(s):
// \Mux48~7_combout  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & ((\data[12][6]~regout ))) # (!count4[3] & (\data[4][6]~regout ))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(\data[4][6]~regout ),
	.datac(\data[12][6]~regout ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux48~7 .lut_mask = "fa44";
defparam \Mux48~7 .operation_mode = "normal";
defparam \Mux48~7 .output_mode = "comb_only";
defparam \Mux48~7 .register_cascade_mode = "off";
defparam \Mux48~7 .sum_lutc_input = "datac";
defparam \Mux48~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N0
stratix_lcell \data[7][6] (
// Equation(s):
// \Mux20~4  = ((count4[0] & (data[7][6])) # (!count4[0] & ((\data[6][6]~regout ))))
// \data[7][6]~regout  = DFFEAS(\Mux20~4 , GLOBAL(\clk~combout ), VCC, , \data[7][6]~22_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data~28 ),
	.datad(\data[6][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7][6]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~4 ),
	.regout(\data[7][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][6] .lut_mask = "f3c0";
defparam \data[7][6] .operation_mode = "normal";
defparam \data[7][6] .output_mode = "reg_and_comb";
defparam \data[7][6] .register_cascade_mode = "off";
defparam \data[7][6] .sum_lutc_input = "qfbk";
defparam \data[7][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y23_N7
stratix_lcell \data[9][6] (
// Equation(s):
// \data_out~107  = (count[3] & ((\data_out~106  & (\data[13][6]~regout )) # (!\data_out~106  & ((data[9][6]))))) # (!count[3] & (((\data_out~106 ))))
// \data[9][6]~regout  = DFFEAS(\data_out~107 , GLOBAL(\clk~combout ), VCC, , \data[9][4]~17_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count[3]),
	.datab(\data[13][6]~regout ),
	.datac(\data~28 ),
	.datad(\data_out~106 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[9][4]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~107 ),
	.regout(\data[9][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][6] .lut_mask = "dda0";
defparam \data[9][6] .operation_mode = "normal";
defparam \data[9][6] .output_mode = "reg_and_comb";
defparam \data[9][6] .register_cascade_mode = "off";
defparam \data[9][6] .sum_lutc_input = "qfbk";
defparam \data[9][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y24_N0
stratix_lcell \data[13][6] (
// Equation(s):
// \Mux48~5  = (\Mux48~4  & (((data[13][6]) # (!count4[3])))) # (!\Mux48~4  & (\data[9][6]~regout  & ((count4[3]))))
// \data[13][6]~regout  = DFFEAS(\Mux48~5 , GLOBAL(\clk~combout ), VCC, , \data[13][4]~20_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux48~4 ),
	.datab(\data[9][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[13][4]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~5 ),
	.regout(\data[13][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][6] .lut_mask = "e4aa";
defparam \data[13][6] .operation_mode = "normal";
defparam \data[13][6] .output_mode = "reg_and_comb";
defparam \data[13][6] .register_cascade_mode = "off";
defparam \data[13][6] .sum_lutc_input = "qfbk";
defparam \data[13][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N2
stratix_lcell \data[3][6] (
// Equation(s):
// \data_out~108  = (\data_out~20_combout  & (((\data_out~23_combout )))) # (!\data_out~20_combout  & ((\data_out~23_combout  & (\data_out~107 )) # (!\data_out~23_combout  & ((data[3][6])))))
// \data[3][6]~regout  = DFFEAS(\data_out~108 , GLOBAL(\clk~combout ), VCC, , \data[3][1]~21_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~20_combout ),
	.datab(\data_out~107 ),
	.datac(\data~28 ),
	.datad(\data_out~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[3][1]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~108 ),
	.regout(\data[3][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][6] .lut_mask = "ee50";
defparam \data[3][6] .operation_mode = "normal";
defparam \data[3][6] .output_mode = "reg_and_comb";
defparam \data[3][6] .register_cascade_mode = "off";
defparam \data[3][6] .sum_lutc_input = "qfbk";
defparam \data[3][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N8
stratix_lcell \data[11][6] (
// Equation(s):
// \data_out~109  = (\data_out~20_combout  & ((\data_out~108  & (\data[7][6]~regout )) # (!\data_out~108  & ((data[11][6]))))) # (!\data_out~20_combout  & (((\data_out~108 ))))
// \data[11][6]~regout  = DFFEAS(\data_out~109 , GLOBAL(\clk~combout ), VCC, , \data[11][0]~16_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~20_combout ),
	.datab(\data[7][6]~regout ),
	.datac(\data~28 ),
	.datad(\data_out~108 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[11][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~109 ),
	.regout(\data[11][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][6] .lut_mask = "dda0";
defparam \data[11][6] .operation_mode = "normal";
defparam \data[11][6] .output_mode = "reg_and_comb";
defparam \data[11][6] .register_cascade_mode = "off";
defparam \data[11][6] .sum_lutc_input = "qfbk";
defparam \data[11][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N6
stratix_lcell \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = (count4[3] & ((\data[11][6]~regout ) # ((count4[2])))) # (!count4[3] & (((!count4[2] & \data[3][6]~regout ))))

	.clk(gnd),
	.dataa(\data[11][6]~regout ),
	.datab(count4[3]),
	.datac(count4[2]),
	.datad(\data[3][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux48~0 .lut_mask = "cbc8";
defparam \Mux48~0 .operation_mode = "normal";
defparam \Mux48~0 .output_mode = "comb_only";
defparam \Mux48~0 .register_cascade_mode = "off";
defparam \Mux48~0 .sum_lutc_input = "datac";
defparam \Mux48~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N4
stratix_lcell \data[15][6] (
// Equation(s):
// \Mux48~1  = (count4[2] & ((\Mux48~0_combout  & (data[15][6])) # (!\Mux48~0_combout  & ((\data[7][6]~regout ))))) # (!count4[2] & (\Mux48~0_combout ))
// \data[15][6]~regout  = DFFEAS(\Mux48~1 , GLOBAL(\clk~combout ), VCC, , \data[15][5]~15_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\Mux48~0_combout ),
	.datac(\data~28 ),
	.datad(\data[7][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[15][5]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~1 ),
	.regout(\data[15][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][6] .lut_mask = "e6c4";
defparam \data[15][6] .operation_mode = "normal";
defparam \data[15][6] .output_mode = "reg_and_comb";
defparam \data[15][6] .register_cascade_mode = "off";
defparam \data[15][6] .sum_lutc_input = "qfbk";
defparam \data[15][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N2
stratix_lcell \data[0][6] (
// Equation(s):
// \data_out~105  = (\data_out~16_combout  & (\data_out~18_combout )) # (!\data_out~16_combout  & ((\data_out~18_combout  & (data[0][6])) # (!\data_out~18_combout  & ((\data[15][6]~regout )))))
// \data[0][6]~regout  = DFFEAS(\data_out~105 , GLOBAL(\clk~combout ), VCC, , \data[0][0]~14_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~16_combout ),
	.datab(\data_out~18_combout ),
	.datac(\data~28 ),
	.datad(\data[15][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[0][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~105 ),
	.regout(\data[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][6] .lut_mask = "d9c8";
defparam \data[0][6] .operation_mode = "normal";
defparam \data[0][6] .output_mode = "reg_and_comb";
defparam \data[0][6] .register_cascade_mode = "off";
defparam \data[0][6] .sum_lutc_input = "qfbk";
defparam \data[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y23_N9
stratix_lcell \data[8][6] (
// Equation(s):
// \Mux48~8  = (count4[2] & ((\Mux48~7_combout  & ((\data[0][6]~regout ))) # (!\Mux48~7_combout  & (data[8][6])))) # (!count4[2] & (\Mux48~7_combout ))
// \data[8][6]~regout  = DFFEAS(\Mux48~8 , GLOBAL(\clk~combout ), VCC, , \data[8][4]~12_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\Mux48~7_combout ),
	.datac(\data~28 ),
	.datad(\data[0][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[8][4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~8 ),
	.regout(\data[8][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][6] .lut_mask = "ec64";
defparam \data[8][6] .operation_mode = "normal";
defparam \data[8][6] .output_mode = "reg_and_comb";
defparam \data[8][6] .register_cascade_mode = "off";
defparam \data[8][6] .sum_lutc_input = "qfbk";
defparam \data[8][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y26_N0
stratix_lcell \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ((count4[0] & (\data[5][6]~regout )) # (!count4[0] & ((\data[4][6]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[5][6]~regout ),
	.datac(\data[4][6]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = "ccf0";
defparam \Mux20~1 .operation_mode = "normal";
defparam \Mux20~1 .output_mode = "comb_only";
defparam \Mux20~1 .register_cascade_mode = "off";
defparam \Mux20~1 .sum_lutc_input = "datac";
defparam \Mux20~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N2
stratix_lcell \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ((count4[0] & (\data[1][6]~regout )) # (!count4[0] & ((\data[0][6]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[1][6]~regout ),
	.datac(count4[0]),
	.datad(\data[0][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~2 .lut_mask = "cfc0";
defparam \Mux20~2 .operation_mode = "normal";
defparam \Mux20~2 .output_mode = "comb_only";
defparam \Mux20~2 .register_cascade_mode = "off";
defparam \Mux20~2 .sum_lutc_input = "datac";
defparam \Mux20~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N6
stratix_lcell \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (count4[0] & (((\data[9][6]~regout )))) # (!count4[0] & (\data[8][6]~regout ))

	.clk(gnd),
	.dataa(\data[8][6]~regout ),
	.datab(count4[0]),
	.datac(\data[9][6]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = "e2e2";
defparam \Mux20~0 .operation_mode = "normal";
defparam \Mux20~0 .output_mode = "comb_only";
defparam \Mux20~0 .register_cascade_mode = "off";
defparam \Mux20~0 .sum_lutc_input = "datac";
defparam \Mux20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N1
stratix_lcell \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (count4[2] & (count4[3])) # (!count4[2] & ((count4[3] & ((\Mux20~0_combout ))) # (!count4[3] & (\Mux20~2_combout ))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(count4[3]),
	.datac(\Mux20~2_combout ),
	.datad(\Mux20~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = "dc98";
defparam \Mux28~2 .operation_mode = "normal";
defparam \Mux28~2 .output_mode = "comb_only";
defparam \Mux28~2 .register_cascade_mode = "off";
defparam \Mux28~2 .sum_lutc_input = "datac";
defparam \Mux28~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N9
stratix_lcell \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ((count4[0] & ((\data[13][6]~regout ))) # (!count4[0] & (\data[12][6]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[12][6]~regout ),
	.datad(\data[13][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~3 .lut_mask = "fc30";
defparam \Mux20~3 .operation_mode = "normal";
defparam \Mux20~3 .output_mode = "comb_only";
defparam \Mux20~3 .register_cascade_mode = "off";
defparam \Mux20~3 .sum_lutc_input = "datac";
defparam \Mux20~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N3
stratix_lcell \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = (count4[2] & ((\Mux28~2_combout  & ((\Mux20~3_combout ))) # (!\Mux28~2_combout  & (\Mux20~1_combout )))) # (!count4[2] & (((\Mux28~2_combout ))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(\Mux20~1_combout ),
	.datac(\Mux28~2_combout ),
	.datad(\Mux20~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux28~3 .lut_mask = "f858";
defparam \Mux28~3 .operation_mode = "normal";
defparam \Mux28~3 .output_mode = "comb_only";
defparam \Mux28~3 .register_cascade_mode = "off";
defparam \Mux28~3 .sum_lutc_input = "datac";
defparam \Mux28~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y24_N5
stratix_lcell \Mux20~6 (
// Equation(s):
// \Mux20~6_combout  = ((count4[0] & ((\data[3][6]~regout ))) # (!count4[0] & (\data[2][6]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[2][6]~regout ),
	.datac(count4[0]),
	.datad(\data[3][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~6 .lut_mask = "fc0c";
defparam \Mux20~6 .operation_mode = "normal";
defparam \Mux20~6 .output_mode = "comb_only";
defparam \Mux20~6 .register_cascade_mode = "off";
defparam \Mux20~6 .sum_lutc_input = "datac";
defparam \Mux20~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y26_N3
stratix_lcell \Mux20~5 (
// Equation(s):
// \Mux20~5_combout  = ((count4[0] & (\data[11][6]~regout )) # (!count4[0] & ((\data[10][6]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[11][6]~regout ),
	.datad(\data[10][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~5 .lut_mask = "f3c0";
defparam \Mux20~5 .operation_mode = "normal";
defparam \Mux20~5 .output_mode = "comb_only";
defparam \Mux20~5 .register_cascade_mode = "off";
defparam \Mux20~5 .sum_lutc_input = "datac";
defparam \Mux20~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y26_N6
stratix_lcell \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (count4[3] & (((count4[2]) # (\Mux20~5_combout )))) # (!count4[3] & (\Mux20~6_combout  & (!count4[2])))

	.clk(gnd),
	.dataa(\Mux20~6_combout ),
	.datab(count4[3]),
	.datac(count4[2]),
	.datad(\Mux20~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = "cec2";
defparam \Mux28~0 .operation_mode = "normal";
defparam \Mux28~0 .output_mode = "comb_only";
defparam \Mux28~0 .register_cascade_mode = "off";
defparam \Mux28~0 .sum_lutc_input = "datac";
defparam \Mux28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y26_N4
stratix_lcell \Mux20~7 (
// Equation(s):
// \Mux20~7_combout  = ((count4[0] & (\data[15][6]~regout )) # (!count4[0] & ((\data[14][6]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[15][6]~regout ),
	.datad(\data[14][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~7 .lut_mask = "f3c0";
defparam \Mux20~7 .operation_mode = "normal";
defparam \Mux20~7 .output_mode = "comb_only";
defparam \Mux20~7 .register_cascade_mode = "off";
defparam \Mux20~7 .sum_lutc_input = "datac";
defparam \Mux20~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N1
stratix_lcell \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (count4[2] & ((\Mux28~0_combout  & (\Mux20~7_combout )) # (!\Mux28~0_combout  & ((\Mux20~4 ))))) # (!count4[2] & (\Mux28~0_combout ))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(\Mux28~0_combout ),
	.datac(\Mux20~7_combout ),
	.datad(\Mux20~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = "e6c4";
defparam \Mux28~1 .operation_mode = "normal";
defparam \Mux28~1 .output_mode = "comb_only";
defparam \Mux28~1 .register_cascade_mode = "off";
defparam \Mux28~1 .sum_lutc_input = "datac";
defparam \Mux28~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N2
stratix_lcell \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = (count4[1] & (((\Mux28~1_combout )))) # (!count4[1] & (((\Mux28~3_combout ))))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(vcc),
	.datac(\Mux28~3_combout ),
	.datad(\Mux28~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux28~4 .lut_mask = "fa50";
defparam \Mux28~4 .operation_mode = "normal";
defparam \Mux28~4 .output_mode = "comb_only";
defparam \Mux28~4 .register_cascade_mode = "off";
defparam \Mux28~4 .sum_lutc_input = "datac";
defparam \Mux28~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N7
stratix_lcell \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\Add19~1_combout  & (((\Mux20~1_combout ) # (\Add19~0_combout )))) # (!\Add19~1_combout  & (\Mux20~2_combout  & ((!\Add19~0_combout ))))

	.clk(gnd),
	.dataa(\Mux20~2_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Mux20~1_combout ),
	.datad(\Add19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = "cce2";
defparam \Mux24~0 .operation_mode = "normal";
defparam \Mux24~0 .output_mode = "comb_only";
defparam \Mux24~0 .register_cascade_mode = "off";
defparam \Mux24~0 .sum_lutc_input = "datac";
defparam \Mux24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N8
stratix_lcell \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\Add19~0_combout  & ((\Mux24~0_combout  & ((\Mux20~3_combout ))) # (!\Mux24~0_combout  & (\Mux20~0_combout )))) # (!\Add19~0_combout  & (((\Mux24~0_combout ))))

	.clk(gnd),
	.dataa(\Add19~0_combout ),
	.datab(\Mux20~0_combout ),
	.datac(\Mux24~0_combout ),
	.datad(\Mux20~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = "f858";
defparam \Mux24~1 .operation_mode = "normal";
defparam \Mux24~1 .output_mode = "comb_only";
defparam \Mux24~1 .register_cascade_mode = "off";
defparam \Mux24~1 .sum_lutc_input = "datac";
defparam \Mux24~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y26_N1
stratix_lcell \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (\Add19~1_combout  & (((\Add19~0_combout )))) # (!\Add19~1_combout  & ((\Add19~0_combout  & ((\Mux20~5_combout ))) # (!\Add19~0_combout  & (\Mux20~6_combout ))))

	.clk(gnd),
	.dataa(\Mux20~6_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Add19~0_combout ),
	.datad(\Mux20~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = "f2c2";
defparam \Mux24~2 .operation_mode = "normal";
defparam \Mux24~2 .output_mode = "comb_only";
defparam \Mux24~2 .register_cascade_mode = "off";
defparam \Mux24~2 .sum_lutc_input = "datac";
defparam \Mux24~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N2
stratix_lcell \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = (\Mux24~2_combout  & (((\Mux20~7_combout )) # (!\Add19~1_combout ))) # (!\Mux24~2_combout  & (\Add19~1_combout  & ((\Mux20~4 ))))

	.clk(gnd),
	.dataa(\Mux24~2_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Mux20~7_combout ),
	.datad(\Mux20~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~3 .lut_mask = "e6a2";
defparam \Mux24~3 .operation_mode = "normal";
defparam \Mux24~3 .output_mode = "comb_only";
defparam \Mux24~3 .register_cascade_mode = "off";
defparam \Mux24~3 .sum_lutc_input = "datac";
defparam \Mux24~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N3
stratix_lcell \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ((count4[1] & (\Mux24~1_combout )) # (!count4[1] & ((\Mux24~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux24~1_combout ),
	.datac(count4[1]),
	.datad(\Mux24~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~4 .lut_mask = "cfc0";
defparam \Mux24~4 .operation_mode = "normal";
defparam \Mux24~4 .output_mode = "comb_only";
defparam \Mux24~4 .register_cascade_mode = "off";
defparam \Mux24~4 .sum_lutc_input = "datac";
defparam \Mux24~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N5
stratix_lcell \data[5][5] (
// Equation(s):
// \data_out~92  = (count[2] & (((data[5][5]) # (count[3])))) # (!count[2] & (\data[1][5]~regout  & ((!count[3]))))
// \data[5][5]~regout  = DFFEAS(\data_out~92 , GLOBAL(\clk~combout ), VCC, , \data[5][3]~18_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[1][5]~regout ),
	.datab(count[2]),
	.datac(\data~27 ),
	.datad(count[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[5][3]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~92 ),
	.regout(\data[5][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][5] .lut_mask = "cce2";
defparam \data[5][5] .operation_mode = "normal";
defparam \data[5][5] .output_mode = "reg_and_comb";
defparam \data[5][5] .register_cascade_mode = "off";
defparam \data[5][5] .sum_lutc_input = "qfbk";
defparam \data[5][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y26_N4
stratix_lcell \data[1][5] (
// Equation(s):
// \Mux49~4  = (count4[2] & ((\data[5][5]~regout ) # ((count4[1])))) # (!count4[2] & (((data[1][5] & !count4[1]))))
// \data[1][5]~regout  = DFFEAS(\Mux49~4 , GLOBAL(\clk~combout ), VCC, , \data[1][6]~19_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[5][5]~regout ),
	.datac(\data~27 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[1][6]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~4 ),
	.regout(\data[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][5] .lut_mask = "aad8";
defparam \data[1][5] .operation_mode = "normal";
defparam \data[1][5] .output_mode = "reg_and_comb";
defparam \data[1][5] .register_cascade_mode = "off";
defparam \data[1][5] .sum_lutc_input = "qfbk";
defparam \data[1][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y22_N0
stratix_lcell \data[9][5] (
// Equation(s):
// \data_out~93  = (count[3] & ((\data_out~92  & ((\data[13][5]~regout ))) # (!\data_out~92  & (data[9][5])))) # (!count[3] & (\data_out~92 ))
// \data[9][5]~regout  = DFFEAS(\data_out~93 , GLOBAL(\clk~combout ), VCC, , \data[9][4]~17_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count[3]),
	.datab(\data_out~92 ),
	.datac(\data~27 ),
	.datad(\data[13][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[9][4]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~93 ),
	.regout(\data[9][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][5] .lut_mask = "ec64";
defparam \data[9][5] .operation_mode = "normal";
defparam \data[9][5] .output_mode = "reg_and_comb";
defparam \data[9][5] .register_cascade_mode = "off";
defparam \data[9][5] .sum_lutc_input = "qfbk";
defparam \data[9][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y22_N2
stratix_lcell \data[13][5] (
// Equation(s):
// \Mux49~2  = (count4[2] & ((count4[1]) # ((data[13][5])))) # (!count4[2] & (!count4[1] & ((\data[9][5]~regout ))))
// \data[13][5]~regout  = DFFEAS(\Mux49~2 , GLOBAL(\clk~combout ), VCC, , \data[13][4]~20_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(count4[1]),
	.datac(\data~27 ),
	.datad(\data[9][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[13][4]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~2 ),
	.regout(\data[13][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][5] .lut_mask = "b9a8";
defparam \data[13][5] .operation_mode = "normal";
defparam \data[13][5] .output_mode = "reg_and_comb";
defparam \data[13][5] .register_cascade_mode = "off";
defparam \data[13][5] .sum_lutc_input = "qfbk";
defparam \data[13][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y21_N8
stratix_lcell \data[14][5] (
// Equation(s):
// \Mux49~7  = (count4[1] & (((count4[2])))) # (!count4[1] & ((count4[2] & ((data[14][5]))) # (!count4[2] & (\data[10][5]~regout ))))
// \data[14][5]~regout  = DFFEAS(\Mux49~7 , GLOBAL(\clk~combout ), VCC, , \data[14][5]~10_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[10][5]~regout ),
	.datab(count4[1]),
	.datac(\data~27 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[14][5]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~7 ),
	.regout(\data[14][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][5] .lut_mask = "fc22";
defparam \data[14][5] .operation_mode = "normal";
defparam \data[14][5] .output_mode = "reg_and_comb";
defparam \data[14][5] .register_cascade_mode = "off";
defparam \data[14][5] .sum_lutc_input = "qfbk";
defparam \data[14][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N2
stratix_lcell \data[10][5] (
// Equation(s):
// \data_out~85  = (count[3] & (((data[10][5]) # (count[2])))) # (!count[3] & (\data[2][5]~regout  & ((!count[2]))))
// \data[10][5]~regout  = DFFEAS(\data_out~85 , GLOBAL(\clk~combout ), VCC, , \data[10][7]~8_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[2][5]~regout ),
	.datab(count[3]),
	.datac(\data~27 ),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[10][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~85 ),
	.regout(\data[10][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][5] .lut_mask = "cce2";
defparam \data[10][5] .operation_mode = "normal";
defparam \data[10][5] .output_mode = "reg_and_comb";
defparam \data[10][5] .register_cascade_mode = "off";
defparam \data[10][5] .sum_lutc_input = "qfbk";
defparam \data[10][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N1
stratix_lcell \data[6][5] (
// Equation(s):
// \data_out~86  = (\data_out~85  & ((\data[14][5]~regout ) # ((!count[2])))) # (!\data_out~85  & (((data[6][5] & count[2]))))
// \data[6][5]~regout  = DFFEAS(\data_out~86 , GLOBAL(\clk~combout ), VCC, , \data[6][6]~7_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[14][5]~regout ),
	.datab(\data_out~85 ),
	.datac(\data~27 ),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[6][6]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~86 ),
	.regout(\data[6][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][5] .lut_mask = "b8cc";
defparam \data[6][5] .operation_mode = "normal";
defparam \data[6][5] .output_mode = "reg_and_comb";
defparam \data[6][5] .register_cascade_mode = "off";
defparam \data[6][5] .sum_lutc_input = "qfbk";
defparam \data[6][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N9
stratix_lcell \data[2][5] (
// Equation(s):
// \Mux49~0  = (count4[1] & (((count4[2])))) # (!count4[1] & ((count4[2] & (\data[6][5]~regout )) # (!count4[2] & ((data[2][5])))))
// \data[2][5]~regout  = DFFEAS(\Mux49~0 , GLOBAL(\clk~combout ), VCC, , \data[2][6]~9_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(\data[6][5]~regout ),
	.datac(\data~27 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~0 ),
	.regout(\data[2][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][5] .lut_mask = "ee50";
defparam \data[2][5] .operation_mode = "normal";
defparam \data[2][5] .output_mode = "reg_and_comb";
defparam \data[2][5] .register_cascade_mode = "off";
defparam \data[2][5] .sum_lutc_input = "qfbk";
defparam \data[2][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y21_N1
stratix_lcell \data[12][5] (
// Equation(s):
// \Mux49~8  = (\Mux49~7  & (((\data[0][5]~regout )) # (!count4[1]))) # (!\Mux49~7  & (count4[1] & (data[12][5])))
// \data[12][5]~regout  = DFFEAS(\Mux49~8 , GLOBAL(\clk~combout ), VCC, , \data[12][2]~13_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux49~7 ),
	.datab(count4[1]),
	.datac(\data~27 ),
	.datad(\data[0][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[12][2]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~8 ),
	.regout(\data[12][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][5] .lut_mask = "ea62";
defparam \data[12][5] .operation_mode = "normal";
defparam \data[12][5] .output_mode = "reg_and_comb";
defparam \data[12][5] .register_cascade_mode = "off";
defparam \data[12][5] .sum_lutc_input = "qfbk";
defparam \data[12][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y21_N8
stratix_lcell \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = (count4[0] & (((\data[13][5]~regout )))) # (!count4[0] & (((\data[12][5]~regout ))))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data[13][5]~regout ),
	.datad(\data[12][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~3 .lut_mask = "f5a0";
defparam \Mux21~3 .operation_mode = "normal";
defparam \Mux21~3 .output_mode = "comb_only";
defparam \Mux21~3 .register_cascade_mode = "off";
defparam \Mux21~3 .sum_lutc_input = "datac";
defparam \Mux21~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N0
stratix_lcell \data[8][5] (
// Equation(s):
// \data_out~87  = (\data_out~7_combout  & (\data_out~6_combout )) # (!\data_out~7_combout  & ((\data_out~6_combout  & ((\data_out~86 ))) # (!\data_out~6_combout  & (data[8][5]))))
// \data[8][5]~regout  = DFFEAS(\data_out~87 , GLOBAL(\clk~combout ), VCC, , \data[8][4]~12_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~7_combout ),
	.datab(\data_out~6_combout ),
	.datac(\data~27 ),
	.datad(\data_out~86 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[8][4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~87 ),
	.regout(\data[8][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][5] .lut_mask = "dc98";
defparam \data[8][5] .operation_mode = "normal";
defparam \data[8][5] .output_mode = "reg_and_comb";
defparam \data[8][5] .register_cascade_mode = "off";
defparam \data[8][5] .sum_lutc_input = "qfbk";
defparam \data[8][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y21_N9
stratix_lcell \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (count4[0] & (((\data[9][5]~regout )))) # (!count4[0] & (((\data[8][5]~regout ))))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data[9][5]~regout ),
	.datad(\data[8][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = "f5a0";
defparam \Mux21~0 .operation_mode = "normal";
defparam \Mux21~0 .output_mode = "comb_only";
defparam \Mux21~0 .register_cascade_mode = "off";
defparam \Mux21~0 .sum_lutc_input = "datac";
defparam \Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N1
stratix_lcell \data[4][5] (
// Equation(s):
// \data_out~88  = (\data_out~7_combout  & ((\data_out~87  & (\data[12][5]~regout )) # (!\data_out~87  & ((data[4][5]))))) # (!\data_out~7_combout  & (((\data_out~87 ))))
// \data[4][5]~regout  = DFFEAS(\data_out~88 , GLOBAL(\clk~combout ), VCC, , \data[4][4]~11_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~7_combout ),
	.datab(\data[12][5]~regout ),
	.datac(\data~27 ),
	.datad(\data_out~87 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4][4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~88 ),
	.regout(\data[4][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][5] .lut_mask = "dda0";
defparam \data[4][5] .operation_mode = "normal";
defparam \data[4][5] .output_mode = "reg_and_comb";
defparam \data[4][5] .register_cascade_mode = "off";
defparam \data[4][5] .sum_lutc_input = "qfbk";
defparam \data[4][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y21_N5
stratix_lcell \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (count4[0] & (((\data[5][5]~regout )))) # (!count4[0] & (((\data[4][5]~regout ))))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data[4][5]~regout ),
	.datad(\data[5][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = "fa50";
defparam \Mux21~1 .operation_mode = "normal";
defparam \Mux21~1 .output_mode = "comb_only";
defparam \Mux21~1 .register_cascade_mode = "off";
defparam \Mux21~1 .sum_lutc_input = "datac";
defparam \Mux21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N6
stratix_lcell \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ((count4[0] & (\data[1][5]~regout )) # (!count4[0] & ((\data[0][5]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[1][5]~regout ),
	.datac(count4[0]),
	.datad(\data[0][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~2 .lut_mask = "cfc0";
defparam \Mux21~2 .operation_mode = "normal";
defparam \Mux21~2 .output_mode = "comb_only";
defparam \Mux21~2 .register_cascade_mode = "off";
defparam \Mux21~2 .sum_lutc_input = "datac";
defparam \Mux21~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N4
stratix_lcell \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & (\Mux21~1_combout )) # (!\Add19~1_combout  & ((\Mux21~2_combout )))))

	.clk(gnd),
	.dataa(\Mux21~1_combout ),
	.datab(\Add19~0_combout ),
	.datac(\Add19~1_combout ),
	.datad(\Mux21~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = "e3e0";
defparam \Mux25~0 .operation_mode = "normal";
defparam \Mux25~0 .output_mode = "comb_only";
defparam \Mux25~0 .register_cascade_mode = "off";
defparam \Mux25~0 .sum_lutc_input = "datac";
defparam \Mux25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N5
stratix_lcell \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\Add19~0_combout  & ((\Mux25~0_combout  & (\Mux21~3_combout )) # (!\Mux25~0_combout  & ((\Mux21~0_combout ))))) # (!\Add19~0_combout  & (((\Mux25~0_combout ))))

	.clk(gnd),
	.dataa(\Mux21~3_combout ),
	.datab(\Mux21~0_combout ),
	.datac(\Add19~0_combout ),
	.datad(\Mux25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = "afc0";
defparam \Mux25~1 .operation_mode = "normal";
defparam \Mux25~1 .output_mode = "comb_only";
defparam \Mux25~1 .register_cascade_mode = "off";
defparam \Mux25~1 .sum_lutc_input = "datac";
defparam \Mux25~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N3
stratix_lcell \data[16][6] (
// Equation(s):
// \data_out~98  = (\data_out~97  & (((data[16][6]) # (!\data_out~0_combout )))) # (!\data_out~97  & (\data[31][6]~regout  & ((\data_out~0_combout ))))
// \data[16][6]~regout  = DFFEAS(\data_out~98 , GLOBAL(\clk~combout ), VCC, , \data[16][3]~6_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[31][6]~regout ),
	.datab(\data_out~97 ),
	.datac(\data~28 ),
	.datad(\data_out~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[16][3]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~98 ),
	.regout(\data[16][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][6] .lut_mask = "e2cc";
defparam \data[16][6] .operation_mode = "normal";
defparam \data[16][6] .output_mode = "reg_and_comb";
defparam \data[16][6] .register_cascade_mode = "off";
defparam \data[16][6] .sum_lutc_input = "qfbk";
defparam \data[16][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y22_N9
stratix_lcell \data[17][6] (
// Equation(s):
// \Mux20~10  = ((count4[0] & ((data[17][6]))) # (!count4[0] & (\data[16][6]~regout )))
// \data[17][6]~regout  = DFFEAS(\Mux20~10 , GLOBAL(\clk~combout ), VCC, , \data[17][4]~53_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[16][6]~regout ),
	.datab(vcc),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[17][4]~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~10 ),
	.regout(\data[17][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][6] .lut_mask = "f0aa";
defparam \data[17][6] .operation_mode = "normal";
defparam \data[17][6] .output_mode = "reg_and_comb";
defparam \data[17][6] .register_cascade_mode = "off";
defparam \data[17][6] .sum_lutc_input = "qfbk";
defparam \data[17][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y25_N7
stratix_lcell \data[21][6] (
// Equation(s):
// \Mux4~4  = (count4[3] & (count4[2])) # (!count4[3] & ((count4[2] & (data[21][6])) # (!count4[2] & ((\data[17][6]~regout )))))
// \data[21][6]~regout  = DFFEAS(\Mux4~4 , GLOBAL(\clk~combout ), VCC, , \data[21][3]~52_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(count4[2]),
	.datac(\data~28 ),
	.datad(\data[17][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[21][3]~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~4 ),
	.regout(\data[21][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][6] .lut_mask = "d9c8";
defparam \data[21][6] .operation_mode = "normal";
defparam \data[21][6] .output_mode = "reg_and_comb";
defparam \data[21][6] .register_cascade_mode = "off";
defparam \data[21][6] .sum_lutc_input = "qfbk";
defparam \data[21][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y21_N1
stratix_lcell \data[20][6] (
// Equation(s):
// \Mux20~9  = ((count4[0] & (\data[21][6]~regout )) # (!count4[0] & ((data[20][6]))))
// \data[20][6]~regout  = DFFEAS(\Mux20~9 , GLOBAL(\clk~combout ), VCC, , \data[20][6]~47_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[21][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[20][6]~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~9 ),
	.regout(\data[20][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][6] .lut_mask = "ccf0";
defparam \data[20][6] .operation_mode = "normal";
defparam \data[20][6] .output_mode = "reg_and_comb";
defparam \data[20][6] .register_cascade_mode = "off";
defparam \data[20][6] .sum_lutc_input = "qfbk";
defparam \data[20][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y23_N1
stratix_lcell \data[24][6] (
// Equation(s):
// \Mux4~7  = (count4[3] & (((count4[2])))) # (!count4[3] & ((count4[2] & ((data[24][6]))) # (!count4[2] & (\data[20][6]~regout ))))
// \data[24][6]~regout  = DFFEAS(\Mux4~7 , GLOBAL(\clk~combout ), VCC, , \data[24][4]~50_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[20][6]~regout ),
	.datab(count4[3]),
	.datac(\data~28 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[24][4]~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~7 ),
	.regout(\data[24][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][6] .lut_mask = "fc22";
defparam \data[24][6] .operation_mode = "normal";
defparam \data[24][6] .output_mode = "reg_and_comb";
defparam \data[24][6] .register_cascade_mode = "off";
defparam \data[24][6] .sum_lutc_input = "qfbk";
defparam \data[24][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y23_N6
stratix_lcell \data[28][6] (
// Equation(s):
// \Mux4~8  = (count4[3] & ((\Mux4~7  & ((\data[0][6]~regout ))) # (!\Mux4~7  & (data[28][6])))) # (!count4[3] & (\Mux4~7 ))
// \data[28][6]~regout  = DFFEAS(\Mux4~8 , GLOBAL(\clk~combout ), VCC, , \data[28][2]~55_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\Mux4~7 ),
	.datac(\data~28 ),
	.datad(\data[0][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[28][2]~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~8 ),
	.regout(\data[28][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][6] .lut_mask = "ec64";
defparam \data[28][6] .operation_mode = "normal";
defparam \data[28][6] .output_mode = "reg_and_comb";
defparam \data[28][6] .register_cascade_mode = "off";
defparam \data[28][6] .sum_lutc_input = "qfbk";
defparam \data[28][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y25_N4
stratix_lcell \data[29][6] (
// Equation(s):
// \Mux20~11  = ((count4[0] & ((data[29][6]))) # (!count4[0] & (\data[28][6]~regout )))
// \data[29][6]~regout  = DFFEAS(\Mux20~11 , GLOBAL(\clk~combout ), VCC, , \data[29][2]~45_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[28][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[29][2]~45_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~11 ),
	.regout(\data[29][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][6] .lut_mask = "f0cc";
defparam \data[29][6] .operation_mode = "normal";
defparam \data[29][6] .output_mode = "reg_and_comb";
defparam \data[29][6] .register_cascade_mode = "off";
defparam \data[29][6] .sum_lutc_input = "qfbk";
defparam \data[29][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y22_N1
stratix_lcell \data[25][6] (
// Equation(s):
// \Mux4~5  = (\Mux4~4  & (((\data[29][6]~regout )) # (!count4[3]))) # (!\Mux4~4  & (count4[3] & (data[25][6])))
// \data[25][6]~regout  = DFFEAS(\Mux4~5 , GLOBAL(\clk~combout ), VCC, , \data[25][3]~46_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux4~4 ),
	.datab(count4[3]),
	.datac(\data~28 ),
	.datad(\data[29][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[25][3]~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~5 ),
	.regout(\data[25][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][6] .lut_mask = "ea62";
defparam \data[25][6] .operation_mode = "normal";
defparam \data[25][6] .output_mode = "reg_and_comb";
defparam \data[25][6] .register_cascade_mode = "off";
defparam \data[25][6] .sum_lutc_input = "qfbk";
defparam \data[25][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y23_N9
stratix_lcell \Mux20~8 (
// Equation(s):
// \Mux20~8_combout  = ((count4[0] & ((\data[25][6]~regout ))) # (!count4[0] & (\data[24][6]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[24][6]~regout ),
	.datac(\data[25][6]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~8 .lut_mask = "f0cc";
defparam \Mux20~8 .operation_mode = "normal";
defparam \Mux20~8 .output_mode = "comb_only";
defparam \Mux20~8 .register_cascade_mode = "off";
defparam \Mux20~8 .sum_lutc_input = "datac";
defparam \Mux20~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N3
stratix_lcell \Mux20~18 (
// Equation(s):
// \Mux20~18_combout  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & ((\Mux20~8_combout ))) # (!count4[3] & (\Mux20~10 ))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(\Mux20~10 ),
	.datac(\Mux20~8_combout ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~18 .lut_mask = "fa44";
defparam \Mux20~18 .operation_mode = "normal";
defparam \Mux20~18 .output_mode = "comb_only";
defparam \Mux20~18 .register_cascade_mode = "off";
defparam \Mux20~18 .sum_lutc_input = "datac";
defparam \Mux20~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N2
stratix_lcell \Mux20~19 (
// Equation(s):
// \Mux20~19_combout  = (count4[2] & ((\Mux20~18_combout  & ((\Mux20~11 ))) # (!\Mux20~18_combout  & (\Mux20~9 )))) # (!count4[2] & (((\Mux20~18_combout ))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(\Mux20~9 ),
	.datac(\Mux20~11 ),
	.datad(\Mux20~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~19 .lut_mask = "f588";
defparam \Mux20~19 .operation_mode = "normal";
defparam \Mux20~19 .output_mode = "comb_only";
defparam \Mux20~19 .register_cascade_mode = "off";
defparam \Mux20~19 .sum_lutc_input = "datac";
defparam \Mux20~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N3
stratix_lcell \data[18][6] (
// Equation(s):
// \data[18][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[18][4]~49_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~28 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[18][4]~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[18][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][6] .lut_mask = "0000";
defparam \data[18][6] .operation_mode = "normal";
defparam \data[18][6] .output_mode = "reg_only";
defparam \data[18][6] .register_cascade_mode = "off";
defparam \data[18][6] .sum_lutc_input = "datac";
defparam \data[18][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y24_N7
stratix_lcell \data[22][6] (
// Equation(s):
// \Mux4~2  = (count4[3] & (count4[2])) # (!count4[3] & ((count4[2] & (data[22][6])) # (!count4[2] & ((\data[18][6]~regout )))))
// \data[22][6]~regout  = DFFEAS(\Mux4~2 , GLOBAL(\clk~combout ), VCC, , \data[22][6]~48_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(count4[2]),
	.datac(\data~28 ),
	.datad(\data[18][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[22][6]~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~2 ),
	.regout(\data[22][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][6] .lut_mask = "d9c8";
defparam \data[22][6] .operation_mode = "normal";
defparam \data[22][6] .output_mode = "reg_and_comb";
defparam \data[22][6] .register_cascade_mode = "off";
defparam \data[22][6] .sum_lutc_input = "qfbk";
defparam \data[22][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y21_N0
stratix_lcell \data[30][6] (
// Equation(s):
// \Mux20~15  = ((count4[0] & (\data[31][6]~regout )) # (!count4[0] & ((data[30][6]))))
// \data[30][6]~regout  = DFFEAS(\Mux20~15 , GLOBAL(\clk~combout ), VCC, , \data[30][7]~56_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[31][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[30][7]~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~15 ),
	.regout(\data[30][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][6] .lut_mask = "ccf0";
defparam \data[30][6] .operation_mode = "normal";
defparam \data[30][6] .output_mode = "reg_and_comb";
defparam \data[30][6] .register_cascade_mode = "off";
defparam \data[30][6] .sum_lutc_input = "qfbk";
defparam \data[30][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y24_N8
stratix_lcell \data[26][6] (
// Equation(s):
// \Mux4~3  = (\Mux4~2  & ((\data[30][6]~regout ) # ((!count4[3])))) # (!\Mux4~2  & (((data[26][6] & count4[3]))))
// \data[26][6]~regout  = DFFEAS(\Mux4~3 , GLOBAL(\clk~combout ), VCC, , \data[26][5]~57_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux4~2 ),
	.datab(\data[30][6]~regout ),
	.datac(\data~28 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[26][5]~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~3 ),
	.regout(\data[26][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][6] .lut_mask = "d8aa";
defparam \data[26][6] .operation_mode = "normal";
defparam \data[26][6] .output_mode = "reg_and_comb";
defparam \data[26][6] .register_cascade_mode = "off";
defparam \data[26][6] .sum_lutc_input = "qfbk";
defparam \data[26][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y23_N6
stratix_lcell \data[19][6] (
// Equation(s):
// \Mux20~14  = ((count4[0] & ((data[19][6]))) # (!count4[0] & (\data[18][6]~regout )))
// \data[19][6]~regout  = DFFEAS(\Mux20~14 , GLOBAL(\clk~combout ), VCC, , \data[19][5]~51_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[18][6]~regout ),
	.datab(vcc),
	.datac(\data~28 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[19][5]~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~14 ),
	.regout(\data[19][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][6] .lut_mask = "f0aa";
defparam \data[19][6] .operation_mode = "normal";
defparam \data[19][6] .output_mode = "reg_and_comb";
defparam \data[19][6] .register_cascade_mode = "off";
defparam \data[19][6] .sum_lutc_input = "qfbk";
defparam \data[19][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y23_N9
stratix_lcell \data[23][6] (
// Equation(s):
// \Mux4~0  = (count4[2] & ((count4[3]) # ((data[23][6])))) # (!count4[2] & (!count4[3] & ((\data[19][6]~regout ))))
// \data[23][6]~regout  = DFFEAS(\Mux4~0 , GLOBAL(\clk~combout ), VCC, , \data[23][7]~54_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(count4[3]),
	.datac(\data~28 ),
	.datad(\data[19][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[23][7]~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0 ),
	.regout(\data[23][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][6] .lut_mask = "b9a8";
defparam \data[23][6] .operation_mode = "normal";
defparam \data[23][6] .output_mode = "reg_and_comb";
defparam \data[23][6] .register_cascade_mode = "off";
defparam \data[23][6] .sum_lutc_input = "qfbk";
defparam \data[23][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y23_N8
stratix_lcell \data[27][6] (
// Equation(s):
// \Mux4~1  = (count4[3] & ((\Mux4~0  & (\data[31][6]~regout )) # (!\Mux4~0  & ((data[27][6]))))) # (!count4[3] & (((\Mux4~0 ))))
// \data[27][6]~regout  = DFFEAS(\Mux4~1 , GLOBAL(\clk~combout ), VCC, , \data[27][5]~44_combout , \data~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[31][6]~regout ),
	.datab(count4[3]),
	.datac(\data~28 ),
	.datad(\Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[27][5]~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~1 ),
	.regout(\data[27][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][6] .lut_mask = "bbc0";
defparam \data[27][6] .operation_mode = "normal";
defparam \data[27][6] .output_mode = "reg_and_comb";
defparam \data[27][6] .register_cascade_mode = "off";
defparam \data[27][6] .sum_lutc_input = "qfbk";
defparam \data[27][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y21_N2
stratix_lcell \Mux20~13 (
// Equation(s):
// \Mux20~13_combout  = ((count4[0] & ((\data[27][6]~regout ))) # (!count4[0] & (\data[26][6]~regout )))

	.clk(gnd),
	.dataa(\data[26][6]~regout ),
	.datab(vcc),
	.datac(\data[27][6]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~13 .lut_mask = "f0aa";
defparam \Mux20~13 .operation_mode = "normal";
defparam \Mux20~13 .output_mode = "comb_only";
defparam \Mux20~13 .register_cascade_mode = "off";
defparam \Mux20~13 .sum_lutc_input = "datac";
defparam \Mux20~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N8
stratix_lcell \Mux20~16 (
// Equation(s):
// \Mux20~16_combout  = (count4[3] & ((\Mux20~13_combout ) # ((count4[2])))) # (!count4[3] & (((!count4[2] & \Mux20~14 ))))

	.clk(gnd),
	.dataa(\Mux20~13_combout ),
	.datab(count4[3]),
	.datac(count4[2]),
	.datad(\Mux20~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~16 .lut_mask = "cbc8";
defparam \Mux20~16 .operation_mode = "normal";
defparam \Mux20~16 .output_mode = "comb_only";
defparam \Mux20~16 .register_cascade_mode = "off";
defparam \Mux20~16 .sum_lutc_input = "datac";
defparam \Mux20~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N9
stratix_lcell \Mux20~12 (
// Equation(s):
// \Mux20~12_combout  = ((count4[0] & ((\data[23][6]~regout ))) # (!count4[0] & (\data[22][6]~regout )))

	.clk(gnd),
	.dataa(\data[22][6]~regout ),
	.datab(vcc),
	.datac(\data[23][6]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~12 .lut_mask = "f0aa";
defparam \Mux20~12 .operation_mode = "normal";
defparam \Mux20~12 .output_mode = "comb_only";
defparam \Mux20~12 .register_cascade_mode = "off";
defparam \Mux20~12 .sum_lutc_input = "datac";
defparam \Mux20~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N3
stratix_lcell \Mux20~17 (
// Equation(s):
// \Mux20~17_combout  = (\Mux20~16_combout  & ((\Mux20~15 ) # ((!count4[2])))) # (!\Mux20~16_combout  & (((count4[2] & \Mux20~12_combout ))))

	.clk(gnd),
	.dataa(\Mux20~16_combout ),
	.datab(\Mux20~15 ),
	.datac(count4[2]),
	.datad(\Mux20~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~17 .lut_mask = "da8a";
defparam \Mux20~17 .operation_mode = "normal";
defparam \Mux20~17 .output_mode = "comb_only";
defparam \Mux20~17 .register_cascade_mode = "off";
defparam \Mux20~17 .sum_lutc_input = "datac";
defparam \Mux20~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N3
stratix_lcell \Mux20~20 (
// Equation(s):
// \Mux20~20_combout  = (count4[1] & (((\Mux20~17_combout )))) # (!count4[1] & (((\Mux20~19_combout ))))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(vcc),
	.datac(\Mux20~19_combout ),
	.datad(\Mux20~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~20 .lut_mask = "fa50";
defparam \Mux20~20 .operation_mode = "normal";
defparam \Mux20~20 .output_mode = "comb_only";
defparam \Mux20~20 .register_cascade_mode = "off";
defparam \Mux20~20 .sum_lutc_input = "datac";
defparam \Mux20~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N4
stratix_lcell \Mux24~7 (
// Equation(s):
// \Mux24~7_combout  = (\Add19~1_combout  & (((\Add19~0_combout )))) # (!\Add19~1_combout  & ((\Add19~0_combout  & (\Mux20~13_combout )) # (!\Add19~0_combout  & ((\Mux20~14 )))))

	.clk(gnd),
	.dataa(\Mux20~13_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Add19~0_combout ),
	.datad(\Mux20~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~7 .lut_mask = "e3e0";
defparam \Mux24~7 .operation_mode = "normal";
defparam \Mux24~7 .output_mode = "comb_only";
defparam \Mux24~7 .register_cascade_mode = "off";
defparam \Mux24~7 .sum_lutc_input = "datac";
defparam \Mux24~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N6
stratix_lcell \Mux24~8 (
// Equation(s):
// \Mux24~8_combout  = (\Mux24~7_combout  & ((\Mux20~15 ) # ((!\Add19~1_combout )))) # (!\Mux24~7_combout  & (((\Mux20~12_combout  & \Add19~1_combout ))))

	.clk(gnd),
	.dataa(\Mux24~7_combout ),
	.datab(\Mux20~15 ),
	.datac(\Mux20~12_combout ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~8 .lut_mask = "d8aa";
defparam \Mux24~8 .operation_mode = "normal";
defparam \Mux24~8 .output_mode = "comb_only";
defparam \Mux24~8 .register_cascade_mode = "off";
defparam \Mux24~8 .sum_lutc_input = "datac";
defparam \Mux24~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N0
stratix_lcell \Mux24~5 (
// Equation(s):
// \Mux24~5_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & ((\Mux20~9 ))) # (!\Add19~1_combout  & (\Mux20~10 ))))

	.clk(gnd),
	.dataa(\Mux20~10 ),
	.datab(\Add19~0_combout ),
	.datac(\Mux20~9 ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~5 .lut_mask = "fc22";
defparam \Mux24~5 .operation_mode = "normal";
defparam \Mux24~5 .output_mode = "comb_only";
defparam \Mux24~5 .register_cascade_mode = "off";
defparam \Mux24~5 .sum_lutc_input = "datac";
defparam \Mux24~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N5
stratix_lcell \Mux24~6 (
// Equation(s):
// \Mux24~6_combout  = (\Mux24~5_combout  & ((\Mux20~11 ) # ((!\Add19~0_combout )))) # (!\Mux24~5_combout  & (((\Add19~0_combout  & \Mux20~8_combout ))))

	.clk(gnd),
	.dataa(\Mux20~11 ),
	.datab(\Mux24~5_combout ),
	.datac(\Add19~0_combout ),
	.datad(\Mux20~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~6 .lut_mask = "bc8c";
defparam \Mux24~6 .operation_mode = "normal";
defparam \Mux24~6 .output_mode = "comb_only";
defparam \Mux24~6 .register_cascade_mode = "off";
defparam \Mux24~6 .sum_lutc_input = "datac";
defparam \Mux24~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N7
stratix_lcell \Mux24~9 (
// Equation(s):
// \Mux24~9_combout  = ((count4[1] & ((\Mux24~6_combout ))) # (!count4[1] & (\Mux24~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux24~8_combout ),
	.datac(\Mux24~6_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~9 .lut_mask = "f0cc";
defparam \Mux24~9 .operation_mode = "normal";
defparam \Mux24~9 .output_mode = "comb_only";
defparam \Mux24~9 .register_cascade_mode = "off";
defparam \Mux24~9 .sum_lutc_input = "datac";
defparam \Mux24~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N2
stratix_lcell \Mux24~10 (
// Equation(s):
// \Mux24~10_combout  = (count4[3] & ((\Add19~2_combout  & ((\Mux24~4_combout ))) # (!\Add19~2_combout  & (\Mux24~9_combout )))) # (!count4[3] & (\Mux24~9_combout ))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux24~9_combout ),
	.datac(\Add19~2_combout ),
	.datad(\Mux24~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~10 .lut_mask = "ec4c";
defparam \Mux24~10 .operation_mode = "normal";
defparam \Mux24~10 .output_mode = "comb_only";
defparam \Mux24~10 .register_cascade_mode = "off";
defparam \Mux24~10 .sum_lutc_input = "datac";
defparam \Mux24~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N7
stratix_lcell \data[24][5] (
// Equation(s):
// \data[24][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[24][4]~50_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~27 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[24][4]~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[24][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][5] .lut_mask = "0000";
defparam \data[24][5] .operation_mode = "normal";
defparam \data[24][5] .output_mode = "reg_only";
defparam \data[24][5] .register_cascade_mode = "off";
defparam \data[24][5] .sum_lutc_input = "datac";
defparam \data[24][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y23_N4
stratix_lcell \data[25][5] (
// Equation(s):
// \Mux21~8  = ((count4[0] & ((data[25][5]))) # (!count4[0] & (\data[24][5]~regout )))
// \data[25][5]~regout  = DFFEAS(\Mux21~8 , GLOBAL(\clk~combout ), VCC, , \data[25][3]~46_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[24][5]~regout ),
	.datab(vcc),
	.datac(\data~27 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[25][3]~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~8 ),
	.regout(\data[25][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][5] .lut_mask = "f0aa";
defparam \data[25][5] .operation_mode = "normal";
defparam \data[25][5] .output_mode = "reg_and_comb";
defparam \data[25][5] .register_cascade_mode = "off";
defparam \data[25][5] .sum_lutc_input = "qfbk";
defparam \data[25][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y24_N8
stratix_lcell \data[29][5] (
// Equation(s):
// \Mux5~0  = (count4[1] & (((count4[2])))) # (!count4[1] & ((count4[2] & ((data[29][5]))) # (!count4[2] & (\data[25][5]~regout ))))
// \data[29][5]~regout  = DFFEAS(\Mux5~0 , GLOBAL(\clk~combout ), VCC, , \data[29][2]~45_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[25][5]~regout ),
	.datab(count4[1]),
	.datac(\data~27 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[29][2]~45_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0 ),
	.regout(\data[29][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][5] .lut_mask = "fc22";
defparam \data[29][5] .operation_mode = "normal";
defparam \data[29][5] .output_mode = "reg_and_comb";
defparam \data[29][5] .register_cascade_mode = "off";
defparam \data[29][5] .sum_lutc_input = "qfbk";
defparam \data[29][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y26_N4
stratix_lcell \data[27][5] (
// Equation(s):
// \Mux5~1  = (\Mux5~0  & (((\data[31][5]~regout )) # (!count4[1]))) # (!\Mux5~0  & (count4[1] & (data[27][5])))
// \data[27][5]~regout  = DFFEAS(\Mux5~1 , GLOBAL(\clk~combout ), VCC, , \data[27][5]~44_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux5~0 ),
	.datab(count4[1]),
	.datac(\data~27 ),
	.datad(\data[31][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[27][5]~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~1 ),
	.regout(\data[27][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][5] .lut_mask = "ea62";
defparam \data[27][5] .operation_mode = "normal";
defparam \data[27][5] .output_mode = "reg_and_comb";
defparam \data[27][5] .register_cascade_mode = "off";
defparam \data[27][5] .sum_lutc_input = "qfbk";
defparam \data[27][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y25_N2
stratix_lcell \data[26][5] (
// Equation(s):
// \Mux21~13  = ((count4[0] & (\data[27][5]~regout )) # (!count4[0] & ((data[26][5]))))
// \data[26][5]~regout  = DFFEAS(\Mux21~13 , GLOBAL(\clk~combout ), VCC, , \data[26][5]~57_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[27][5]~regout ),
	.datac(\data~27 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[26][5]~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~13 ),
	.regout(\data[26][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][5] .lut_mask = "ccf0";
defparam \data[26][5] .operation_mode = "normal";
defparam \data[26][5] .output_mode = "reg_and_comb";
defparam \data[26][5] .register_cascade_mode = "off";
defparam \data[26][5] .sum_lutc_input = "qfbk";
defparam \data[26][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y23_N9
stratix_lcell \data[18][5] (
// Equation(s):
// \Mux21~14  = ((count4[0] & (\data[19][5]~regout )) # (!count4[0] & ((data[18][5]))))
// \data[18][5]~regout  = DFFEAS(\Mux21~14 , GLOBAL(\clk~combout ), VCC, , \data[18][4]~49_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[19][5]~regout ),
	.datac(\data~27 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[18][4]~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~14 ),
	.regout(\data[18][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][5] .lut_mask = "ccf0";
defparam \data[18][5] .operation_mode = "normal";
defparam \data[18][5] .output_mode = "reg_and_comb";
defparam \data[18][5] .register_cascade_mode = "off";
defparam \data[18][5] .sum_lutc_input = "qfbk";
defparam \data[18][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y22_N0
stratix_lcell \data[22][5] (
// Equation(s):
// \Mux5~2  = (count4[2] & (((data[22][5]) # (count4[1])))) # (!count4[2] & (\data[18][5]~regout  & ((!count4[1]))))
// \data[22][5]~regout  = DFFEAS(\Mux5~2 , GLOBAL(\clk~combout ), VCC, , \data[22][6]~48_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[18][5]~regout ),
	.datac(\data~27 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[22][6]~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~2 ),
	.regout(\data[22][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][5] .lut_mask = "aae4";
defparam \data[22][5] .operation_mode = "normal";
defparam \data[22][5] .output_mode = "reg_and_comb";
defparam \data[22][5] .register_cascade_mode = "off";
defparam \data[22][5] .sum_lutc_input = "qfbk";
defparam \data[22][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y24_N0
stratix_lcell \data[23][5] (
// Equation(s):
// \Mux21~12  = ((count4[0] & ((data[23][5]))) # (!count4[0] & (\data[22][5]~regout )))
// \data[23][5]~regout  = DFFEAS(\Mux21~12 , GLOBAL(\clk~combout ), VCC, , \data[23][7]~54_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[22][5]~regout ),
	.datac(\data~27 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[23][7]~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~12 ),
	.regout(\data[23][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][5] .lut_mask = "f0cc";
defparam \data[23][5] .operation_mode = "normal";
defparam \data[23][5] .output_mode = "reg_and_comb";
defparam \data[23][5] .register_cascade_mode = "off";
defparam \data[23][5] .sum_lutc_input = "qfbk";
defparam \data[23][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y22_N2
stratix_lcell \data[21][5] (
// Equation(s):
// \Mux5~4  = (count4[2] & (((data[21][5]) # (count4[1])))) # (!count4[2] & (\data[17][5]~regout  & ((!count4[1]))))
// \data[21][5]~regout  = DFFEAS(\Mux5~4 , GLOBAL(\clk~combout ), VCC, , \data[21][3]~52_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[17][5]~regout ),
	.datac(\data~27 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[21][3]~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~4 ),
	.regout(\data[21][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][5] .lut_mask = "aae4";
defparam \data[21][5] .operation_mode = "normal";
defparam \data[21][5] .output_mode = "reg_and_comb";
defparam \data[21][5] .register_cascade_mode = "off";
defparam \data[21][5] .sum_lutc_input = "qfbk";
defparam \data[21][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y23_N0
stratix_lcell \data[19][5] (
// Equation(s):
// \Mux5~5  = (\Mux5~4  & ((\data[23][5]~regout ) # ((!count4[1])))) # (!\Mux5~4  & (((data[19][5] & count4[1]))))
// \data[19][5]~regout  = DFFEAS(\Mux5~5 , GLOBAL(\clk~combout ), VCC, , \data[19][5]~51_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[23][5]~regout ),
	.datab(\Mux5~4 ),
	.datac(\data~27 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[19][5]~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~5 ),
	.regout(\data[19][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][5] .lut_mask = "b8cc";
defparam \data[19][5] .operation_mode = "normal";
defparam \data[19][5] .output_mode = "reg_and_comb";
defparam \data[19][5] .register_cascade_mode = "off";
defparam \data[19][5] .sum_lutc_input = "qfbk";
defparam \data[19][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y26_N8
stratix_lcell \Mux25~7 (
// Equation(s):
// \Mux25~7_combout  = (\Add19~1_combout  & (((\Add19~0_combout )))) # (!\Add19~1_combout  & ((\Add19~0_combout  & (\Mux21~13 )) # (!\Add19~0_combout  & ((\Mux21~14 )))))

	.clk(gnd),
	.dataa(\Mux21~13 ),
	.datab(\Add19~1_combout ),
	.datac(\Add19~0_combout ),
	.datad(\Mux21~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~7 .lut_mask = "e3e0";
defparam \Mux25~7 .operation_mode = "normal";
defparam \Mux25~7 .output_mode = "comb_only";
defparam \Mux25~7 .register_cascade_mode = "off";
defparam \Mux25~7 .sum_lutc_input = "datac";
defparam \Mux25~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N1
stratix_lcell \data[30][5] (
// Equation(s):
// \Mux5~7  = (count4[2] & (((data[30][5]) # (count4[1])))) # (!count4[2] & (\data[26][5]~regout  & ((!count4[1]))))
// \data[30][5]~regout  = DFFEAS(\Mux5~7 , GLOBAL(\clk~combout ), VCC, , \data[30][7]~56_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[26][5]~regout ),
	.datab(count4[2]),
	.datac(\data~27 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[30][7]~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~7 ),
	.regout(\data[30][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][5] .lut_mask = "cce2";
defparam \data[30][5] .operation_mode = "normal";
defparam \data[30][5] .output_mode = "reg_and_comb";
defparam \data[30][5] .register_cascade_mode = "off";
defparam \data[30][5] .sum_lutc_input = "qfbk";
defparam \data[30][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y26_N9
stratix_lcell \Mux21~15 (
// Equation(s):
// \Mux21~15_combout  = ((count4[0] & (\data[31][5]~regout )) # (!count4[0] & ((\data[30][5]~regout ))))

	.clk(gnd),
	.dataa(\data[31][5]~regout ),
	.datab(vcc),
	.datac(\data[30][5]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~15 .lut_mask = "aaf0";
defparam \Mux21~15 .operation_mode = "normal";
defparam \Mux21~15 .output_mode = "comb_only";
defparam \Mux21~15 .register_cascade_mode = "off";
defparam \Mux21~15 .sum_lutc_input = "datac";
defparam \Mux21~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N0
stratix_lcell \Mux25~8 (
// Equation(s):
// \Mux25~8_combout  = (\Mux25~7_combout  & (((\Mux21~15_combout )) # (!\Add19~1_combout ))) # (!\Mux25~7_combout  & (\Add19~1_combout  & ((\Mux21~12 ))))

	.clk(gnd),
	.dataa(\Mux25~7_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Mux21~15_combout ),
	.datad(\Mux21~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~8 .lut_mask = "e6a2";
defparam \Mux25~8 .operation_mode = "normal";
defparam \Mux25~8 .output_mode = "comb_only";
defparam \Mux25~8 .register_cascade_mode = "off";
defparam \Mux25~8 .sum_lutc_input = "datac";
defparam \Mux25~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N9
stratix_lcell \data[28][5] (
// Equation(s):
// \Mux5~8  = (\Mux5~7  & (((\data[0][5]~regout )) # (!count4[1]))) # (!\Mux5~7  & (count4[1] & (data[28][5])))
// \data[28][5]~regout  = DFFEAS(\Mux5~8 , GLOBAL(\clk~combout ), VCC, , \data[28][2]~55_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux5~7 ),
	.datab(count4[1]),
	.datac(\data~27 ),
	.datad(\data[0][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[28][2]~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~8 ),
	.regout(\data[28][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][5] .lut_mask = "ea62";
defparam \data[28][5] .operation_mode = "normal";
defparam \data[28][5] .output_mode = "reg_and_comb";
defparam \data[28][5] .register_cascade_mode = "off";
defparam \data[28][5] .sum_lutc_input = "qfbk";
defparam \data[28][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y24_N3
stratix_lcell \Mux21~11 (
// Equation(s):
// \Mux21~11_combout  = (count4[0] & (\data[29][5]~regout )) # (!count4[0] & (((\data[28][5]~regout ))))

	.clk(gnd),
	.dataa(\data[29][5]~regout ),
	.datab(count4[0]),
	.datac(vcc),
	.datad(\data[28][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~11 .lut_mask = "bb88";
defparam \Mux21~11 .operation_mode = "normal";
defparam \Mux21~11 .output_mode = "comb_only";
defparam \Mux21~11 .register_cascade_mode = "off";
defparam \Mux21~11 .sum_lutc_input = "datac";
defparam \Mux21~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N8
stratix_lcell \data[20][5] (
// Equation(s):
// \Mux5~3  = (\Mux5~2  & ((\data[24][5]~regout ) # ((!count4[1])))) # (!\Mux5~2  & (((data[20][5] & count4[1]))))
// \data[20][5]~regout  = DFFEAS(\Mux5~3 , GLOBAL(\clk~combout ), VCC, , \data[20][6]~47_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[24][5]~regout ),
	.datab(\Mux5~2 ),
	.datac(\data~27 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[20][6]~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~3 ),
	.regout(\data[20][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][5] .lut_mask = "b8cc";
defparam \data[20][5] .operation_mode = "normal";
defparam \data[20][5] .output_mode = "reg_and_comb";
defparam \data[20][5] .register_cascade_mode = "off";
defparam \data[20][5] .sum_lutc_input = "qfbk";
defparam \data[20][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y24_N1
stratix_lcell \Mux21~9 (
// Equation(s):
// \Mux21~9_combout  = (count4[0] & (((\data[21][5]~regout )))) # (!count4[0] & (\data[20][5]~regout ))

	.clk(gnd),
	.dataa(\data[20][5]~regout ),
	.datab(count4[0]),
	.datac(\data[21][5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~9 .lut_mask = "e2e2";
defparam \Mux21~9 .operation_mode = "normal";
defparam \Mux21~9 .output_mode = "comb_only";
defparam \Mux21~9 .register_cascade_mode = "off";
defparam \Mux21~9 .sum_lutc_input = "datac";
defparam \Mux21~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N0
stratix_lcell \Mux25~5 (
// Equation(s):
// \Mux25~5_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & ((\Mux21~9_combout ))) # (!\Add19~1_combout  & (\Mux21~10 ))))

	.clk(gnd),
	.dataa(\Mux21~10 ),
	.datab(\Add19~0_combout ),
	.datac(\Add19~1_combout ),
	.datad(\Mux21~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~5 .lut_mask = "f2c2";
defparam \Mux25~5 .operation_mode = "normal";
defparam \Mux25~5 .output_mode = "comb_only";
defparam \Mux25~5 .register_cascade_mode = "off";
defparam \Mux25~5 .sum_lutc_input = "datac";
defparam \Mux25~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N4
stratix_lcell \Mux25~6 (
// Equation(s):
// \Mux25~6_combout  = (\Add19~0_combout  & ((\Mux25~5_combout  & (\Mux21~11_combout )) # (!\Mux25~5_combout  & ((\Mux21~8 ))))) # (!\Add19~0_combout  & (((\Mux25~5_combout ))))

	.clk(gnd),
	.dataa(\Mux21~11_combout ),
	.datab(\Add19~0_combout ),
	.datac(\Mux21~8 ),
	.datad(\Mux25~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~6 .lut_mask = "bbc0";
defparam \Mux25~6 .operation_mode = "normal";
defparam \Mux25~6 .output_mode = "comb_only";
defparam \Mux25~6 .register_cascade_mode = "off";
defparam \Mux25~6 .sum_lutc_input = "datac";
defparam \Mux25~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N6
stratix_lcell \Mux25~9 (
// Equation(s):
// \Mux25~9_combout  = ((count4[1] & ((\Mux25~6_combout ))) # (!count4[1] & (\Mux25~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux25~8_combout ),
	.datac(\Mux25~6_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~9 .lut_mask = "f0cc";
defparam \Mux25~9 .operation_mode = "normal";
defparam \Mux25~9 .output_mode = "comb_only";
defparam \Mux25~9 .register_cascade_mode = "off";
defparam \Mux25~9 .sum_lutc_input = "datac";
defparam \Mux25~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N7
stratix_lcell \Mux25~10 (
// Equation(s):
// \Mux25~10_combout  = (count4[3] & ((\Add19~2_combout  & ((\Mux25~4_combout ))) # (!\Add19~2_combout  & (\Mux25~9_combout )))) # (!count4[3] & (\Mux25~9_combout ))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux25~9_combout ),
	.datac(\Mux25~4_combout ),
	.datad(\Add19~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~10 .lut_mask = "e4cc";
defparam \Mux25~10 .operation_mode = "normal";
defparam \Mux25~10 .output_mode = "comb_only";
defparam \Mux25~10 .register_cascade_mode = "off";
defparam \Mux25~10 .sum_lutc_input = "datac";
defparam \Mux25~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N2
stratix_lcell \Mux21~18 (
// Equation(s):
// \Mux21~18_combout  = (count4[3] & (((\Mux21~8 ) # (count4[2])))) # (!count4[3] & (\Mux21~10  & ((!count4[2]))))

	.clk(gnd),
	.dataa(\Mux21~10 ),
	.datab(count4[3]),
	.datac(\Mux21~8 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~18 .lut_mask = "cce2";
defparam \Mux21~18 .operation_mode = "normal";
defparam \Mux21~18 .output_mode = "comb_only";
defparam \Mux21~18 .register_cascade_mode = "off";
defparam \Mux21~18 .sum_lutc_input = "datac";
defparam \Mux21~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N5
stratix_lcell \Mux21~19 (
// Equation(s):
// \Mux21~19_combout  = (count4[2] & ((\Mux21~18_combout  & ((\Mux21~11_combout ))) # (!\Mux21~18_combout  & (\Mux21~9_combout )))) # (!count4[2] & (((\Mux21~18_combout ))))

	.clk(gnd),
	.dataa(\Mux21~9_combout ),
	.datab(count4[2]),
	.datac(\Mux21~11_combout ),
	.datad(\Mux21~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~19 .lut_mask = "f388";
defparam \Mux21~19 .operation_mode = "normal";
defparam \Mux21~19 .output_mode = "comb_only";
defparam \Mux21~19 .register_cascade_mode = "off";
defparam \Mux21~19 .sum_lutc_input = "datac";
defparam \Mux21~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N2
stratix_lcell \Mux21~16 (
// Equation(s):
// \Mux21~16_combout  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & (\Mux21~13 )) # (!count4[3] & ((\Mux21~14 )))))

	.clk(gnd),
	.dataa(\Mux21~13 ),
	.datab(\Mux21~14 ),
	.datac(count4[2]),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~16 .lut_mask = "fa0c";
defparam \Mux21~16 .operation_mode = "normal";
defparam \Mux21~16 .output_mode = "comb_only";
defparam \Mux21~16 .register_cascade_mode = "off";
defparam \Mux21~16 .sum_lutc_input = "datac";
defparam \Mux21~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N3
stratix_lcell \Mux21~17 (
// Equation(s):
// \Mux21~17_combout  = (count4[2] & ((\Mux21~16_combout  & ((\Mux21~15_combout ))) # (!\Mux21~16_combout  & (\Mux21~12 )))) # (!count4[2] & (((\Mux21~16_combout ))))

	.clk(gnd),
	.dataa(\Mux21~12 ),
	.datab(\Mux21~15_combout ),
	.datac(count4[2]),
	.datad(\Mux21~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~17 .lut_mask = "cfa0";
defparam \Mux21~17 .operation_mode = "normal";
defparam \Mux21~17 .output_mode = "comb_only";
defparam \Mux21~17 .register_cascade_mode = "off";
defparam \Mux21~17 .sum_lutc_input = "datac";
defparam \Mux21~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N5
stratix_lcell \Mux21~20 (
// Equation(s):
// \Mux21~20_combout  = ((count4[1] & ((\Mux21~17_combout ))) # (!count4[1] & (\Mux21~19_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux21~19_combout ),
	.datac(\Mux21~17_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~20 .lut_mask = "f0cc";
defparam \Mux21~20 .operation_mode = "normal";
defparam \Mux21~20 .output_mode = "comb_only";
defparam \Mux21~20 .register_cascade_mode = "off";
defparam \Mux21~20 .sum_lutc_input = "datac";
defparam \Mux21~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N7
stratix_lcell \data[26][4] (
// Equation(s):
// \Mux6~2  = (count4[3] & (((data[26][4]) # (count4[1])))) # (!count4[3] & (\data[18][4]~regout  & ((!count4[1]))))
// \data[26][4]~regout  = DFFEAS(\Mux6~2 , GLOBAL(\clk~combout ), VCC, , \data[26][5]~57_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[18][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[26][5]~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~2 ),
	.regout(\data[26][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][4] .lut_mask = "aae4";
defparam \data[26][4] .operation_mode = "normal";
defparam \data[26][4] .output_mode = "reg_and_comb";
defparam \data[26][4] .register_cascade_mode = "off";
defparam \data[26][4] .sum_lutc_input = "qfbk";
defparam \data[26][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y23_N4
stratix_lcell \data[27][4] (
// Equation(s):
// \Mux22~13  = ((count4[0] & ((data[27][4]))) # (!count4[0] & (\data[26][4]~regout )))
// \data[27][4]~regout  = DFFEAS(\Mux22~13 , GLOBAL(\clk~combout ), VCC, , \data[27][5]~44_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[26][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[27][5]~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~13 ),
	.regout(\data[27][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][4] .lut_mask = "f0cc";
defparam \data[27][4] .operation_mode = "normal";
defparam \data[27][4] .output_mode = "reg_and_comb";
defparam \data[27][4] .register_cascade_mode = "off";
defparam \data[27][4] .sum_lutc_input = "qfbk";
defparam \data[27][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y22_N1
stratix_lcell \data[16][4] (
// Equation(s):
// \data_out~70  = (\data_out~0_combout  & ((\data_out~69  & ((data[16][4]))) # (!\data_out~69  & (\data[31][4]~regout )))) # (!\data_out~0_combout  & (((\data_out~69 ))))
// \data[16][4]~regout  = DFFEAS(\data_out~70 , GLOBAL(\clk~combout ), VCC, , \data[16][3]~6_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[31][4]~regout ),
	.datab(\data_out~0_combout ),
	.datac(\data~26 ),
	.datad(\data_out~69 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[16][3]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~70 ),
	.regout(\data[16][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][4] .lut_mask = "f388";
defparam \data[16][4] .operation_mode = "normal";
defparam \data[16][4] .output_mode = "reg_and_comb";
defparam \data[16][4] .register_cascade_mode = "off";
defparam \data[16][4] .sum_lutc_input = "qfbk";
defparam \data[16][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y22_N6
stratix_lcell \data[17][4] (
// Equation(s):
// \Mux22~10  = ((count4[0] & ((data[17][4]))) # (!count4[0] & (\data[16][4]~regout )))
// \data[17][4]~regout  = DFFEAS(\Mux22~10 , GLOBAL(\clk~combout ), VCC, , \data[17][4]~53_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[16][4]~regout ),
	.datab(vcc),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[17][4]~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~10 ),
	.regout(\data[17][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][4] .lut_mask = "f0aa";
defparam \data[17][4] .operation_mode = "normal";
defparam \data[17][4] .output_mode = "reg_and_comb";
defparam \data[17][4] .register_cascade_mode = "off";
defparam \data[17][4] .sum_lutc_input = "qfbk";
defparam \data[17][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y22_N6
stratix_lcell \data[25][4] (
// Equation(s):
// \Mux6~4  = (count4[3] & (((data[25][4]) # (count4[1])))) # (!count4[3] & (\data[17][4]~regout  & ((!count4[1]))))
// \data[25][4]~regout  = DFFEAS(\Mux6~4 , GLOBAL(\clk~combout ), VCC, , \data[25][3]~46_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[17][4]~regout ),
	.datab(count4[3]),
	.datac(\data~26 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[25][3]~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~4 ),
	.regout(\data[25][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][4] .lut_mask = "cce2";
defparam \data[25][4] .operation_mode = "normal";
defparam \data[25][4] .output_mode = "reg_and_comb";
defparam \data[25][4] .register_cascade_mode = "off";
defparam \data[25][4] .sum_lutc_input = "qfbk";
defparam \data[25][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y22_N5
stratix_lcell \data[19][4] (
// Equation(s):
// \Mux6~5  = (\Mux6~4  & ((\data[27][4]~regout ) # ((!count4[1])))) # (!\Mux6~4  & (((data[19][4] & count4[1]))))
// \data[19][4]~regout  = DFFEAS(\Mux6~5 , GLOBAL(\clk~combout ), VCC, , \data[19][5]~51_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[27][4]~regout ),
	.datab(\Mux6~4 ),
	.datac(\data~26 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[19][5]~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~5 ),
	.regout(\data[19][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][4] .lut_mask = "b8cc";
defparam \data[19][4] .operation_mode = "normal";
defparam \data[19][4] .output_mode = "reg_and_comb";
defparam \data[19][4] .register_cascade_mode = "off";
defparam \data[19][4] .sum_lutc_input = "qfbk";
defparam \data[19][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y25_N6
stratix_lcell \data[18][4] (
// Equation(s):
// \Mux22~14  = ((count4[0] & (\data[19][4]~regout )) # (!count4[0] & ((data[18][4]))))
// \data[18][4]~regout  = DFFEAS(\Mux22~14 , GLOBAL(\clk~combout ), VCC, , \data[18][4]~49_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[19][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[18][4]~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~14 ),
	.regout(\data[18][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][4] .lut_mask = "ccf0";
defparam \data[18][4] .operation_mode = "normal";
defparam \data[18][4] .output_mode = "reg_and_comb";
defparam \data[18][4] .register_cascade_mode = "off";
defparam \data[18][4] .sum_lutc_input = "qfbk";
defparam \data[18][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y22_N0
stratix_lcell \data[28][4] (
// Equation(s):
// \Mux22~11  = ((count4[0] & (\data[29][4]~regout )) # (!count4[0] & ((data[28][4]))))
// \data[28][4]~regout  = DFFEAS(\Mux22~11 , GLOBAL(\clk~combout ), VCC, , \data[28][2]~55_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[29][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[28][2]~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~11 ),
	.regout(\data[28][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][4] .lut_mask = "ccf0";
defparam \data[28][4] .operation_mode = "normal";
defparam \data[28][4] .output_mode = "reg_and_comb";
defparam \data[28][4] .register_cascade_mode = "off";
defparam \data[28][4] .sum_lutc_input = "qfbk";
defparam \data[28][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y22_N5
stratix_lcell \data[20][4] (
// Equation(s):
// \Mux6~3  = (\Mux6~2  & ((\data[28][4]~regout ) # ((!count4[1])))) # (!\Mux6~2  & (((data[20][4] & count4[1]))))
// \data[20][4]~regout  = DFFEAS(\Mux6~3 , GLOBAL(\clk~combout ), VCC, , \data[20][6]~47_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux6~2 ),
	.datab(\data[28][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[20][6]~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~3 ),
	.regout(\data[20][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][4] .lut_mask = "d8aa";
defparam \data[20][4] .operation_mode = "normal";
defparam \data[20][4] .output_mode = "reg_and_comb";
defparam \data[20][4] .register_cascade_mode = "off";
defparam \data[20][4] .sum_lutc_input = "qfbk";
defparam \data[20][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y25_N1
stratix_lcell \data[21][4] (
// Equation(s):
// \Mux22~9  = ((count4[0] & ((data[21][4]))) # (!count4[0] & (\data[20][4]~regout )))
// \data[21][4]~regout  = DFFEAS(\Mux22~9 , GLOBAL(\clk~combout ), VCC, , \data[21][3]~52_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[20][4]~regout ),
	.datab(vcc),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[21][3]~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~9 ),
	.regout(\data[21][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][4] .lut_mask = "f0aa";
defparam \data[21][4] .operation_mode = "normal";
defparam \data[21][4] .output_mode = "reg_and_comb";
defparam \data[21][4] .register_cascade_mode = "off";
defparam \data[21][4] .sum_lutc_input = "qfbk";
defparam \data[21][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y25_N3
stratix_lcell \data[29][4] (
// Equation(s):
// \Mux6~0  = (count4[3] & (((data[29][4]) # (count4[1])))) # (!count4[3] & (\data[21][4]~regout  & ((!count4[1]))))
// \data[29][4]~regout  = DFFEAS(\Mux6~0 , GLOBAL(\clk~combout ), VCC, , \data[29][2]~45_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[21][4]~regout ),
	.datab(count4[3]),
	.datac(\data~26 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[29][2]~45_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~0 ),
	.regout(\data[29][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][4] .lut_mask = "cce2";
defparam \data[29][4] .operation_mode = "normal";
defparam \data[29][4] .output_mode = "reg_and_comb";
defparam \data[29][4] .register_cascade_mode = "off";
defparam \data[29][4] .sum_lutc_input = "qfbk";
defparam \data[29][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N7
stratix_lcell \data[14][4] (
// Equation(s):
// \Mux50~7  = (count4[1] & (count4[3])) # (!count4[1] & ((count4[3] & (data[14][4])) # (!count4[3] & ((\data[6][4]~regout )))))
// \data[14][4]~regout  = DFFEAS(\Mux50~7 , GLOBAL(\clk~combout ), VCC, , \data[14][5]~10_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(count4[3]),
	.datac(\data~26 ),
	.datad(\data[6][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[14][5]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~7 ),
	.regout(\data[14][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][4] .lut_mask = "d9c8";
defparam \data[14][4] .operation_mode = "normal";
defparam \data[14][4] .output_mode = "reg_and_comb";
defparam \data[14][4] .register_cascade_mode = "off";
defparam \data[14][4] .sum_lutc_input = "qfbk";
defparam \data[14][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N6
stratix_lcell \data[10][4] (
// Equation(s):
// \data_out~71  = (count[3] & (((data[10][4]) # (count[2])))) # (!count[3] & (\data[2][4]~regout  & ((!count[2]))))
// \data[10][4]~regout  = DFFEAS(\data_out~71 , GLOBAL(\clk~combout ), VCC, , \data[10][7]~8_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[2][4]~regout ),
	.datab(count[3]),
	.datac(\data~26 ),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[10][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~71 ),
	.regout(\data[10][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][4] .lut_mask = "cce2";
defparam \data[10][4] .operation_mode = "normal";
defparam \data[10][4] .output_mode = "reg_and_comb";
defparam \data[10][4] .register_cascade_mode = "off";
defparam \data[10][4] .sum_lutc_input = "qfbk";
defparam \data[10][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N8
stratix_lcell \data[2][4] (
// Equation(s):
// \Mux50~2  = (count4[3] & ((\data[10][4]~regout ) # ((count4[1])))) # (!count4[3] & (((data[2][4] & !count4[1]))))
// \data[2][4]~regout  = DFFEAS(\Mux50~2 , GLOBAL(\clk~combout ), VCC, , \data[2][6]~9_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[10][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~2 ),
	.regout(\data[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][4] .lut_mask = "aad8";
defparam \data[2][4] .operation_mode = "normal";
defparam \data[2][4] .output_mode = "reg_and_comb";
defparam \data[2][4] .register_cascade_mode = "off";
defparam \data[2][4] .sum_lutc_input = "qfbk";
defparam \data[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N8
stratix_lcell \data[6][4] (
// Equation(s):
// \data_out~72  = (count[2] & ((\data_out~71  & (\data[14][4]~regout )) # (!\data_out~71  & ((data[6][4]))))) # (!count[2] & (((\data_out~71 ))))
// \data[6][4]~regout  = DFFEAS(\data_out~72 , GLOBAL(\clk~combout ), VCC, , \data[6][6]~7_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[14][4]~regout ),
	.datab(count[2]),
	.datac(\data~26 ),
	.datad(\data_out~71 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[6][6]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~72 ),
	.regout(\data[6][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][4] .lut_mask = "bbc0";
defparam \data[6][4] .operation_mode = "normal";
defparam \data[6][4] .output_mode = "reg_and_comb";
defparam \data[6][4] .register_cascade_mode = "off";
defparam \data[6][4] .sum_lutc_input = "qfbk";
defparam \data[6][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N4
stratix_lcell \data[7][4] (
// Equation(s):
// \Mux22~4  = (count4[0] & (((data[7][4])))) # (!count4[0] & (((\data[6][4]~regout ))))
// \data[7][4]~regout  = DFFEAS(\Mux22~4 , GLOBAL(\clk~combout ), VCC, , \data[7][6]~22_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[0]),
	.datab(vcc),
	.datac(\data~26 ),
	.datad(\data[6][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7][6]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~4 ),
	.regout(\data[7][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][4] .lut_mask = "f5a0";
defparam \data[7][4] .operation_mode = "normal";
defparam \data[7][4] .output_mode = "reg_and_comb";
defparam \data[7][4] .register_cascade_mode = "off";
defparam \data[7][4] .sum_lutc_input = "qfbk";
defparam \data[7][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y22_N7
stratix_lcell \data[5][4] (
// Equation(s):
// \data_out~78  = (count[2] & ((count[3]) # ((data[5][4])))) # (!count[2] & (!count[3] & ((\data[1][4]~regout ))))
// \data[5][4]~regout  = DFFEAS(\data_out~78 , GLOBAL(\clk~combout ), VCC, , \data[5][3]~18_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count[2]),
	.datab(count[3]),
	.datac(\data~26 ),
	.datad(\data[1][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[5][3]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~78 ),
	.regout(\data[5][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][4] .lut_mask = "b9a8";
defparam \data[5][4] .operation_mode = "normal";
defparam \data[5][4] .output_mode = "reg_and_comb";
defparam \data[5][4] .register_cascade_mode = "off";
defparam \data[5][4] .sum_lutc_input = "qfbk";
defparam \data[5][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y27_N5
stratix_lcell \data[13][4] (
// Equation(s):
// \Mux50~0  = (count4[3] & (((data[13][4]) # (count4[1])))) # (!count4[3] & (\data[5][4]~regout  & ((!count4[1]))))
// \data[13][4]~regout  = DFFEAS(\Mux50~0 , GLOBAL(\clk~combout ), VCC, , \data[13][4]~20_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[3]),
	.datab(\data[5][4]~regout ),
	.datac(\data~26 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[13][4]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~0 ),
	.regout(\data[13][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][4] .lut_mask = "aae4";
defparam \data[13][4] .operation_mode = "normal";
defparam \data[13][4] .output_mode = "reg_and_comb";
defparam \data[13][4] .register_cascade_mode = "off";
defparam \data[13][4] .sum_lutc_input = "qfbk";
defparam \data[13][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y27_N1
stratix_lcell \data[9][4] (
// Equation(s):
// \data_out~79  = (\data_out~78  & ((\data[13][4]~regout ) # ((!count[3])))) # (!\data_out~78  & (((data[9][4] & count[3]))))
// \data[9][4]~regout  = DFFEAS(\data_out~79 , GLOBAL(\clk~combout ), VCC, , \data[9][4]~17_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~78 ),
	.datab(\data[13][4]~regout ),
	.datac(\data~26 ),
	.datad(count[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[9][4]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~79 ),
	.regout(\data[9][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][4] .lut_mask = "d8aa";
defparam \data[9][4] .operation_mode = "normal";
defparam \data[9][4] .output_mode = "reg_and_comb";
defparam \data[9][4] .register_cascade_mode = "off";
defparam \data[9][4] .sum_lutc_input = "qfbk";
defparam \data[9][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y27_N8
stratix_lcell \data[1][4] (
// Equation(s):
// \Mux50~4  = (count4[1] & (count4[3])) # (!count4[1] & ((count4[3] & ((\data[9][4]~regout ))) # (!count4[3] & (data[1][4]))))
// \data[1][4]~regout  = DFFEAS(\Mux50~4 , GLOBAL(\clk~combout ), VCC, , \data[1][6]~19_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(count4[3]),
	.datac(\data~26 ),
	.datad(\data[9][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[1][6]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~4 ),
	.regout(\data[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][4] .lut_mask = "dc98";
defparam \data[1][4] .operation_mode = "normal";
defparam \data[1][4] .output_mode = "reg_and_comb";
defparam \data[1][4] .register_cascade_mode = "off";
defparam \data[1][4] .sum_lutc_input = "qfbk";
defparam \data[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y24_N8
stratix_lcell \data[15][4] (
// Equation(s):
// \Mux50~1  = (count4[1] & ((\Mux50~0  & ((data[15][4]))) # (!\Mux50~0  & (\data[7][4]~regout )))) # (!count4[1] & (((\Mux50~0 ))))
// \data[15][4]~regout  = DFFEAS(\Mux50~1 , GLOBAL(\clk~combout ), VCC, , \data[15][5]~15_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[7][4]~regout ),
	.datab(count4[1]),
	.datac(\data~26 ),
	.datad(\Mux50~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[15][5]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~1 ),
	.regout(\data[15][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][4] .lut_mask = "f388";
defparam \data[15][4] .operation_mode = "normal";
defparam \data[15][4] .output_mode = "reg_and_comb";
defparam \data[15][4] .register_cascade_mode = "off";
defparam \data[15][4] .sum_lutc_input = "qfbk";
defparam \data[15][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N9
stratix_lcell \data[0][4] (
// Equation(s):
// \data_out~77  = (\data_out~18_combout  & (((data[0][4]) # (\data_out~16_combout )))) # (!\data_out~18_combout  & (\data[15][4]~regout  & ((!\data_out~16_combout ))))
// \data[0][4]~regout  = DFFEAS(\data_out~77 , GLOBAL(\clk~combout ), VCC, , \data[0][0]~14_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~18_combout ),
	.datab(\data[15][4]~regout ),
	.datac(\data~26 ),
	.datad(\data_out~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[0][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~77 ),
	.regout(\data[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][4] .lut_mask = "aae4";
defparam \data[0][4] .operation_mode = "normal";
defparam \data[0][4] .output_mode = "reg_and_comb";
defparam \data[0][4] .register_cascade_mode = "off";
defparam \data[0][4] .sum_lutc_input = "qfbk";
defparam \data[0][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y22_N3
stratix_lcell \data[23][4] (
// Equation(s):
// \Mux6~1  = (count4[1] & ((\Mux6~0  & (\data[31][4]~regout )) # (!\Mux6~0  & ((data[23][4]))))) # (!count4[1] & (((\Mux6~0 ))))
// \data[23][4]~regout  = DFFEAS(\Mux6~1 , GLOBAL(\clk~combout ), VCC, , \data[23][7]~54_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[31][4]~regout ),
	.datab(count4[1]),
	.datac(\data~26 ),
	.datad(\Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[23][7]~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~1 ),
	.regout(\data[23][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][4] .lut_mask = "bbc0";
defparam \data[23][4] .operation_mode = "normal";
defparam \data[23][4] .output_mode = "reg_and_comb";
defparam \data[23][4] .register_cascade_mode = "off";
defparam \data[23][4] .sum_lutc_input = "qfbk";
defparam \data[23][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y24_N4
stratix_lcell \data[22][4] (
// Equation(s):
// \Mux22~12  = ((count4[0] & (\data[23][4]~regout )) # (!count4[0] & ((data[22][4]))))
// \data[22][4]~regout  = DFFEAS(\Mux22~12 , GLOBAL(\clk~combout ), VCC, , \data[22][6]~48_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[23][4]~regout ),
	.datab(vcc),
	.datac(\data~26 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[22][6]~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~12 ),
	.regout(\data[22][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][4] .lut_mask = "aaf0";
defparam \data[22][4] .operation_mode = "normal";
defparam \data[22][4] .output_mode = "reg_and_comb";
defparam \data[22][4] .register_cascade_mode = "off";
defparam \data[22][4] .sum_lutc_input = "qfbk";
defparam \data[22][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y21_N1
stratix_lcell \data[30][4] (
// Equation(s):
// \Mux6~7  = (count4[3] & (((data[30][4]) # (count4[1])))) # (!count4[3] & (\data[22][4]~regout  & ((!count4[1]))))
// \data[30][4]~regout  = DFFEAS(\Mux6~7 , GLOBAL(\clk~combout ), VCC, , \data[30][7]~56_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[22][4]~regout ),
	.datab(count4[3]),
	.datac(\data~26 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[30][7]~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~7 ),
	.regout(\data[30][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][4] .lut_mask = "cce2";
defparam \data[30][4] .operation_mode = "normal";
defparam \data[30][4] .output_mode = "reg_and_comb";
defparam \data[30][4] .register_cascade_mode = "off";
defparam \data[30][4] .sum_lutc_input = "qfbk";
defparam \data[30][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y21_N6
stratix_lcell \data[24][4] (
// Equation(s):
// \Mux6~8  = (\Mux6~7  & ((\data[0][4]~regout ) # ((!count4[1])))) # (!\Mux6~7  & (((data[24][4] & count4[1]))))
// \data[24][4]~regout  = DFFEAS(\Mux6~8 , GLOBAL(\clk~combout ), VCC, , \data[24][4]~50_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[0][4]~regout ),
	.datab(\Mux6~7 ),
	.datac(\data~26 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[24][4]~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~8 ),
	.regout(\data[24][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][4] .lut_mask = "b8cc";
defparam \data[24][4] .operation_mode = "normal";
defparam \data[24][4] .output_mode = "reg_and_comb";
defparam \data[24][4] .register_cascade_mode = "off";
defparam \data[24][4] .sum_lutc_input = "qfbk";
defparam \data[24][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y22_N8
stratix_lcell \Mux22~8 (
// Equation(s):
// \Mux22~8_combout  = ((count4[0] & (\data[25][4]~regout )) # (!count4[0] & ((\data[24][4]~regout ))))

	.clk(gnd),
	.dataa(\data[25][4]~regout ),
	.datab(\data[24][4]~regout ),
	.datac(vcc),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~8 .lut_mask = "aacc";
defparam \Mux22~8 .operation_mode = "normal";
defparam \Mux22~8 .output_mode = "comb_only";
defparam \Mux22~8 .register_cascade_mode = "off";
defparam \Mux22~8 .sum_lutc_input = "datac";
defparam \Mux22~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N6
stratix_lcell \Mux22~18 (
// Equation(s):
// \Mux22~18_combout  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & (\Mux22~8_combout )) # (!count4[3] & ((\Mux22~10 )))))

	.clk(gnd),
	.dataa(\Mux22~8_combout ),
	.datab(\Mux22~10 ),
	.datac(count4[2]),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~18 .lut_mask = "fa0c";
defparam \Mux22~18 .operation_mode = "normal";
defparam \Mux22~18 .output_mode = "comb_only";
defparam \Mux22~18 .register_cascade_mode = "off";
defparam \Mux22~18 .sum_lutc_input = "datac";
defparam \Mux22~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N9
stratix_lcell \Mux22~19 (
// Equation(s):
// \Mux22~19_combout  = (\Mux22~18_combout  & ((\Mux22~11 ) # ((!count4[2])))) # (!\Mux22~18_combout  & (((count4[2] & \Mux22~9 ))))

	.clk(gnd),
	.dataa(\Mux22~11 ),
	.datab(\Mux22~18_combout ),
	.datac(count4[2]),
	.datad(\Mux22~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~19 .lut_mask = "bc8c";
defparam \Mux22~19 .operation_mode = "normal";
defparam \Mux22~19 .output_mode = "comb_only";
defparam \Mux22~19 .register_cascade_mode = "off";
defparam \Mux22~19 .sum_lutc_input = "datac";
defparam \Mux22~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N4
stratix_lcell \Mux22~15 (
// Equation(s):
// \Mux22~15_combout  = ((count4[0] & (\data[31][4]~regout )) # (!count4[0] & ((\data[30][4]~regout ))))

	.clk(gnd),
	.dataa(\data[31][4]~regout ),
	.datab(vcc),
	.datac(\data[30][4]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~15 .lut_mask = "aaf0";
defparam \Mux22~15 .operation_mode = "normal";
defparam \Mux22~15 .output_mode = "comb_only";
defparam \Mux22~15 .register_cascade_mode = "off";
defparam \Mux22~15 .sum_lutc_input = "datac";
defparam \Mux22~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N0
stratix_lcell \Mux22~16 (
// Equation(s):
// \Mux22~16_combout  = (count4[3] & (((\Mux22~13 ) # (count4[2])))) # (!count4[3] & (\Mux22~14  & ((!count4[2]))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux22~14 ),
	.datac(\Mux22~13 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~16 .lut_mask = "aae4";
defparam \Mux22~16 .operation_mode = "normal";
defparam \Mux22~16 .output_mode = "comb_only";
defparam \Mux22~16 .register_cascade_mode = "off";
defparam \Mux22~16 .sum_lutc_input = "datac";
defparam \Mux22~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N8
stratix_lcell \Mux22~17 (
// Equation(s):
// \Mux22~17_combout  = (\Mux22~16_combout  & ((\Mux22~15_combout ) # ((!count4[2])))) # (!\Mux22~16_combout  & (((\Mux22~12  & count4[2]))))

	.clk(gnd),
	.dataa(\Mux22~15_combout ),
	.datab(\Mux22~16_combout ),
	.datac(\Mux22~12 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~17 .lut_mask = "b8cc";
defparam \Mux22~17 .operation_mode = "normal";
defparam \Mux22~17 .output_mode = "comb_only";
defparam \Mux22~17 .register_cascade_mode = "off";
defparam \Mux22~17 .sum_lutc_input = "datac";
defparam \Mux22~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N7
stratix_lcell \Mux22~20 (
// Equation(s):
// \Mux22~20_combout  = ((count4[1] & ((\Mux22~17_combout ))) # (!count4[1] & (\Mux22~19_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux22~19_combout ),
	.datac(\Mux22~17_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~20 .lut_mask = "f0cc";
defparam \Mux22~20 .operation_mode = "normal";
defparam \Mux22~20 .output_mode = "comb_only";
defparam \Mux22~20 .register_cascade_mode = "off";
defparam \Mux22~20 .sum_lutc_input = "datac";
defparam \Mux22~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N8
stratix_lcell \Mux26~5 (
// Equation(s):
// \Mux26~5_combout  = (\Add19~1_combout  & ((\Add19~0_combout ) # ((\Mux22~9 )))) # (!\Add19~1_combout  & (!\Add19~0_combout  & (\Mux22~10 )))

	.clk(gnd),
	.dataa(\Add19~1_combout ),
	.datab(\Add19~0_combout ),
	.datac(\Mux22~10 ),
	.datad(\Mux22~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~5 .lut_mask = "ba98";
defparam \Mux26~5 .operation_mode = "normal";
defparam \Mux26~5 .output_mode = "comb_only";
defparam \Mux26~5 .register_cascade_mode = "off";
defparam \Mux26~5 .sum_lutc_input = "datac";
defparam \Mux26~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N1
stratix_lcell \Mux26~6 (
// Equation(s):
// \Mux26~6_combout  = (\Mux26~5_combout  & (((\Mux22~11 )) # (!\Add19~0_combout ))) # (!\Mux26~5_combout  & (\Add19~0_combout  & (\Mux22~8_combout )))

	.clk(gnd),
	.dataa(\Mux26~5_combout ),
	.datab(\Add19~0_combout ),
	.datac(\Mux22~8_combout ),
	.datad(\Mux22~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~6 .lut_mask = "ea62";
defparam \Mux26~6 .operation_mode = "normal";
defparam \Mux26~6 .output_mode = "comb_only";
defparam \Mux26~6 .register_cascade_mode = "off";
defparam \Mux26~6 .sum_lutc_input = "datac";
defparam \Mux26~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N1
stratix_lcell \Mux26~7 (
// Equation(s):
// \Mux26~7_combout  = (\Add19~0_combout  & (((\Mux22~13 ) # (\Add19~1_combout )))) # (!\Add19~0_combout  & (\Mux22~14  & ((!\Add19~1_combout ))))

	.clk(gnd),
	.dataa(\Add19~0_combout ),
	.datab(\Mux22~14 ),
	.datac(\Mux22~13 ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~7 .lut_mask = "aae4";
defparam \Mux26~7 .operation_mode = "normal";
defparam \Mux26~7 .output_mode = "comb_only";
defparam \Mux26~7 .register_cascade_mode = "off";
defparam \Mux26~7 .sum_lutc_input = "datac";
defparam \Mux26~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N5
stratix_lcell \Mux26~8 (
// Equation(s):
// \Mux26~8_combout  = (\Mux26~7_combout  & ((\Mux22~15_combout ) # ((!\Add19~1_combout )))) # (!\Mux26~7_combout  & (((\Mux22~12  & \Add19~1_combout ))))

	.clk(gnd),
	.dataa(\Mux22~15_combout ),
	.datab(\Mux26~7_combout ),
	.datac(\Mux22~12 ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~8 .lut_mask = "b8cc";
defparam \Mux26~8 .operation_mode = "normal";
defparam \Mux26~8 .output_mode = "comb_only";
defparam \Mux26~8 .register_cascade_mode = "off";
defparam \Mux26~8 .sum_lutc_input = "datac";
defparam \Mux26~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N3
stratix_lcell \Mux26~9 (
// Equation(s):
// \Mux26~9_combout  = ((count4[1] & (\Mux26~6_combout )) # (!count4[1] & ((\Mux26~8_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux26~6_combout ),
	.datac(\Mux26~8_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~9 .lut_mask = "ccf0";
defparam \Mux26~9 .operation_mode = "normal";
defparam \Mux26~9 .output_mode = "comb_only";
defparam \Mux26~9 .register_cascade_mode = "off";
defparam \Mux26~9 .sum_lutc_input = "datac";
defparam \Mux26~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N3
stratix_lcell \data[8][4] (
// Equation(s):
// \Mux50~8  = (count4[1] & ((\Mux50~7  & (\data[0][4]~regout )) # (!\Mux50~7  & ((data[8][4]))))) # (!count4[1] & (((\Mux50~7 ))))
// \data[8][4]~regout  = DFFEAS(\Mux50~8 , GLOBAL(\clk~combout ), VCC, , \data[8][4]~12_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(\data[0][4]~regout ),
	.datac(\data~26 ),
	.datad(\Mux50~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[8][4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~8 ),
	.regout(\data[8][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][4] .lut_mask = "dda0";
defparam \data[8][4] .operation_mode = "normal";
defparam \data[8][4] .output_mode = "reg_and_comb";
defparam \data[8][4] .register_cascade_mode = "off";
defparam \data[8][4] .sum_lutc_input = "qfbk";
defparam \data[8][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N6
stratix_lcell \data[4][4] (
// Equation(s):
// \data_out~73  = (\data_out~6_combout  & (((\data_out~7_combout )))) # (!\data_out~6_combout  & ((\data_out~7_combout  & ((data[4][4]))) # (!\data_out~7_combout  & (\data[8][4]~regout ))))
// \data[4][4]~regout  = DFFEAS(\data_out~73 , GLOBAL(\clk~combout ), VCC, , \data[4][4]~11_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~6_combout ),
	.datab(\data[8][4]~regout ),
	.datac(\data~26 ),
	.datad(\data_out~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4][4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~73 ),
	.regout(\data[4][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][4] .lut_mask = "fa44";
defparam \data[4][4] .operation_mode = "normal";
defparam \data[4][4] .output_mode = "reg_and_comb";
defparam \data[4][4] .register_cascade_mode = "off";
defparam \data[4][4] .sum_lutc_input = "qfbk";
defparam \data[4][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y27_N0
stratix_lcell \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ((count4[0] & (\data[5][4]~regout )) # (!count4[0] & ((\data[4][4]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[5][4]~regout ),
	.datac(count4[0]),
	.datad(\data[4][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = "cfc0";
defparam \Mux22~1 .operation_mode = "normal";
defparam \Mux22~1 .output_mode = "comb_only";
defparam \Mux22~1 .register_cascade_mode = "off";
defparam \Mux22~1 .sum_lutc_input = "datac";
defparam \Mux22~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N1
stratix_lcell \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ((count4[0] & ((\data[1][4]~regout ))) # (!count4[0] & (\data[0][4]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[0][4]~regout ),
	.datad(\data[1][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = "fc30";
defparam \Mux22~2 .operation_mode = "normal";
defparam \Mux22~2 .output_mode = "comb_only";
defparam \Mux22~2 .register_cascade_mode = "off";
defparam \Mux22~2 .sum_lutc_input = "datac";
defparam \Mux22~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N9
stratix_lcell \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & (\Mux22~1_combout )) # (!\Add19~1_combout  & ((\Mux22~2_combout )))))

	.clk(gnd),
	.dataa(\Add19~0_combout ),
	.datab(\Mux22~1_combout ),
	.datac(\Add19~1_combout ),
	.datad(\Mux22~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = "e5e0";
defparam \Mux26~0 .operation_mode = "normal";
defparam \Mux26~0 .output_mode = "comb_only";
defparam \Mux26~0 .register_cascade_mode = "off";
defparam \Mux26~0 .sum_lutc_input = "datac";
defparam \Mux26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N7
stratix_lcell \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ((count4[0] & (\data[9][4]~regout )) # (!count4[0] & ((\data[8][4]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[9][4]~regout ),
	.datac(count4[0]),
	.datad(\data[8][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = "cfc0";
defparam \Mux22~0 .operation_mode = "normal";
defparam \Mux22~0 .output_mode = "comb_only";
defparam \Mux22~0 .register_cascade_mode = "off";
defparam \Mux22~0 .sum_lutc_input = "datac";
defparam \Mux22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y23_N2
stratix_lcell \data[12][4] (
// Equation(s):
// \data_out~74  = (\data_out~6_combout  & ((\data_out~73  & (data[12][4])) # (!\data_out~73  & ((\data_out~72 ))))) # (!\data_out~6_combout  & (\data_out~73 ))
// \data[12][4]~regout  = DFFEAS(\data_out~74 , GLOBAL(\clk~combout ), VCC, , \data[12][2]~13_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~6_combout ),
	.datab(\data_out~73 ),
	.datac(\data~26 ),
	.datad(\data_out~72 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[12][2]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~74 ),
	.regout(\data[12][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][4] .lut_mask = "e6c4";
defparam \data[12][4] .operation_mode = "normal";
defparam \data[12][4] .output_mode = "reg_and_comb";
defparam \data[12][4] .register_cascade_mode = "off";
defparam \data[12][4] .sum_lutc_input = "qfbk";
defparam \data[12][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y27_N2
stratix_lcell \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ((count4[0] & (\data[13][4]~regout )) # (!count4[0] & ((\data[12][4]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[13][4]~regout ),
	.datac(count4[0]),
	.datad(\data[12][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~3 .lut_mask = "cfc0";
defparam \Mux22~3 .operation_mode = "normal";
defparam \Mux22~3 .output_mode = "comb_only";
defparam \Mux22~3 .register_cascade_mode = "off";
defparam \Mux22~3 .sum_lutc_input = "datac";
defparam \Mux22~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N6
stratix_lcell \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\Add19~0_combout  & ((\Mux26~0_combout  & ((\Mux22~3_combout ))) # (!\Mux26~0_combout  & (\Mux22~0_combout )))) # (!\Add19~0_combout  & (\Mux26~0_combout ))

	.clk(gnd),
	.dataa(\Add19~0_combout ),
	.datab(\Mux26~0_combout ),
	.datac(\Mux22~0_combout ),
	.datad(\Mux22~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = "ec64";
defparam \Mux26~1 .operation_mode = "normal";
defparam \Mux26~1 .output_mode = "comb_only";
defparam \Mux26~1 .register_cascade_mode = "off";
defparam \Mux26~1 .sum_lutc_input = "datac";
defparam \Mux26~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y25_N1
stratix_lcell \data[3][4] (
// Equation(s):
// \data_out~80  = (\data_out~20_combout  & (((\data_out~23_combout )))) # (!\data_out~20_combout  & ((\data_out~23_combout  & (\data_out~79 )) # (!\data_out~23_combout  & ((data[3][4])))))
// \data[3][4]~regout  = DFFEAS(\data_out~80 , GLOBAL(\clk~combout ), VCC, , \data[3][1]~21_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~20_combout ),
	.datab(\data_out~79 ),
	.datac(\data~26 ),
	.datad(\data_out~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[3][1]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~80 ),
	.regout(\data[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][4] .lut_mask = "ee50";
defparam \data[3][4] .operation_mode = "normal";
defparam \data[3][4] .output_mode = "reg_and_comb";
defparam \data[3][4] .register_cascade_mode = "off";
defparam \data[3][4] .sum_lutc_input = "qfbk";
defparam \data[3][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y24_N3
stratix_lcell \data[11][4] (
// Equation(s):
// \data_out~81  = (\data_out~20_combout  & ((\data_out~80  & (\data[7][4]~regout )) # (!\data_out~80  & ((data[11][4]))))) # (!\data_out~20_combout  & (((\data_out~80 ))))
// \data[11][4]~regout  = DFFEAS(\data_out~81 , GLOBAL(\clk~combout ), VCC, , \data[11][0]~16_combout , \data~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[7][4]~regout ),
	.datab(\data_out~20_combout ),
	.datac(\data~26 ),
	.datad(\data_out~80 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[11][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~81 ),
	.regout(\data[11][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][4] .lut_mask = "bbc0";
defparam \data[11][4] .operation_mode = "normal";
defparam \data[11][4] .output_mode = "reg_and_comb";
defparam \data[11][4] .register_cascade_mode = "off";
defparam \data[11][4] .sum_lutc_input = "qfbk";
defparam \data[11][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y24_N9
stratix_lcell \Mux22~5 (
// Equation(s):
// \Mux22~5_combout  = ((count4[0] & (\data[11][4]~regout )) # (!count4[0] & ((\data[10][4]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[11][4]~regout ),
	.datad(\data[10][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~5 .lut_mask = "f3c0";
defparam \Mux22~5 .operation_mode = "normal";
defparam \Mux22~5 .output_mode = "comb_only";
defparam \Mux22~5 .register_cascade_mode = "off";
defparam \Mux22~5 .sum_lutc_input = "datac";
defparam \Mux22~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N2
stratix_lcell \Mux22~6 (
// Equation(s):
// \Mux22~6_combout  = ((count4[0] & (\data[3][4]~regout )) # (!count4[0] & ((\data[2][4]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[3][4]~regout ),
	.datac(count4[0]),
	.datad(\data[2][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~6 .lut_mask = "cfc0";
defparam \Mux22~6 .operation_mode = "normal";
defparam \Mux22~6 .output_mode = "comb_only";
defparam \Mux22~6 .register_cascade_mode = "off";
defparam \Mux22~6 .sum_lutc_input = "datac";
defparam \Mux22~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N6
stratix_lcell \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\Add19~1_combout  & (((\Add19~0_combout )))) # (!\Add19~1_combout  & ((\Add19~0_combout  & (\Mux22~5_combout )) # (!\Add19~0_combout  & ((\Mux22~6_combout )))))

	.clk(gnd),
	.dataa(\Mux22~5_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Mux22~6_combout ),
	.datad(\Add19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = "ee30";
defparam \Mux26~2 .operation_mode = "normal";
defparam \Mux26~2 .output_mode = "comb_only";
defparam \Mux26~2 .register_cascade_mode = "off";
defparam \Mux26~2 .sum_lutc_input = "datac";
defparam \Mux26~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N5
stratix_lcell \Mux22~7 (
// Equation(s):
// \Mux22~7_combout  = ((count4[0] & ((\data[15][4]~regout ))) # (!count4[0] & (\data[14][4]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[14][4]~regout ),
	.datad(\data[15][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~7 .lut_mask = "fc30";
defparam \Mux22~7 .operation_mode = "normal";
defparam \Mux22~7 .output_mode = "comb_only";
defparam \Mux22~7 .register_cascade_mode = "off";
defparam \Mux22~7 .sum_lutc_input = "datac";
defparam \Mux22~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N4
stratix_lcell \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (\Mux26~2_combout  & (((\Mux22~7_combout )) # (!\Add19~1_combout ))) # (!\Mux26~2_combout  & (\Add19~1_combout  & ((\Mux22~4 ))))

	.clk(gnd),
	.dataa(\Mux26~2_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Mux22~7_combout ),
	.datad(\Mux22~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = "e6a2";
defparam \Mux26~3 .operation_mode = "normal";
defparam \Mux26~3 .output_mode = "comb_only";
defparam \Mux26~3 .register_cascade_mode = "off";
defparam \Mux26~3 .sum_lutc_input = "datac";
defparam \Mux26~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N2
stratix_lcell \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ((count4[1] & (\Mux26~1_combout )) # (!count4[1] & ((\Mux26~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux26~1_combout ),
	.datac(count4[1]),
	.datad(\Mux26~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~4 .lut_mask = "cfc0";
defparam \Mux26~4 .operation_mode = "normal";
defparam \Mux26~4 .output_mode = "comb_only";
defparam \Mux26~4 .register_cascade_mode = "off";
defparam \Mux26~4 .sum_lutc_input = "datac";
defparam \Mux26~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N7
stratix_lcell \Mux26~10 (
// Equation(s):
// \Mux26~10_combout  = (\Add19~2_combout  & ((count4[3] & ((\Mux26~4_combout ))) # (!count4[3] & (\Mux26~9_combout )))) # (!\Add19~2_combout  & (\Mux26~9_combout ))

	.clk(gnd),
	.dataa(\Mux26~9_combout ),
	.datab(\Add19~2_combout ),
	.datac(count4[3]),
	.datad(\Mux26~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~10 .lut_mask = "ea2a";
defparam \Mux26~10 .operation_mode = "normal";
defparam \Mux26~10 .output_mode = "comb_only";
defparam \Mux26~10 .register_cascade_mode = "off";
defparam \Mux26~10 .sum_lutc_input = "datac";
defparam \Mux26~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N5
stratix_lcell \Add21~0 (
// Equation(s):
// \Add21~0_combout  = \Mux22~20_combout  $ ((\Mux26~10_combout ))
// \Add21~2  = CARRY((\Mux22~20_combout  & (\Mux26~10_combout )))
// \Add21~2COUT1_31  = CARRY((\Mux22~20_combout  & (\Mux26~10_combout )))

	.clk(gnd),
	.dataa(\Mux22~20_combout ),
	.datab(\Mux26~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add21~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add21~2 ),
	.cout1(\Add21~2COUT1_31 ));
// synopsys translate_off
defparam \Add21~0 .lut_mask = "6688";
defparam \Add21~0 .operation_mode = "arithmetic";
defparam \Add21~0 .output_mode = "comb_only";
defparam \Add21~0 .register_cascade_mode = "off";
defparam \Add21~0 .sum_lutc_input = "datac";
defparam \Add21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N6
stratix_lcell \Add21~5 (
// Equation(s):
// \Add21~5_combout  = \Mux25~10_combout  $ (\Mux21~20_combout  $ ((\Add21~2 )))
// \Add21~7  = CARRY((\Mux25~10_combout  & (!\Mux21~20_combout  & !\Add21~2 )) # (!\Mux25~10_combout  & ((!\Add21~2 ) # (!\Mux21~20_combout ))))
// \Add21~7COUT1_33  = CARRY((\Mux25~10_combout  & (!\Mux21~20_combout  & !\Add21~2COUT1_31 )) # (!\Mux25~10_combout  & ((!\Add21~2COUT1_31 ) # (!\Mux21~20_combout ))))

	.clk(gnd),
	.dataa(\Mux25~10_combout ),
	.datab(\Mux21~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add21~2 ),
	.cin1(\Add21~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add21~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add21~7 ),
	.cout1(\Add21~7COUT1_33 ));
// synopsys translate_off
defparam \Add21~5 .cin0_used = "true";
defparam \Add21~5 .cin1_used = "true";
defparam \Add21~5 .lut_mask = "9617";
defparam \Add21~5 .operation_mode = "arithmetic";
defparam \Add21~5 .output_mode = "comb_only";
defparam \Add21~5 .register_cascade_mode = "off";
defparam \Add21~5 .sum_lutc_input = "cin";
defparam \Add21~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N7
stratix_lcell \Add21~10 (
// Equation(s):
// \Add21~10_combout  = \Mux20~20_combout  $ (\Mux24~10_combout  $ ((!\Add21~7 )))
// \Add21~12  = CARRY((\Mux20~20_combout  & ((\Mux24~10_combout ) # (!\Add21~7 ))) # (!\Mux20~20_combout  & (\Mux24~10_combout  & !\Add21~7 )))
// \Add21~12COUT1_35  = CARRY((\Mux20~20_combout  & ((\Mux24~10_combout ) # (!\Add21~7COUT1_33 ))) # (!\Mux20~20_combout  & (\Mux24~10_combout  & !\Add21~7COUT1_33 )))

	.clk(gnd),
	.dataa(\Mux20~20_combout ),
	.datab(\Mux24~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add21~7 ),
	.cin1(\Add21~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add21~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add21~12 ),
	.cout1(\Add21~12COUT1_35 ));
// synopsys translate_off
defparam \Add21~10 .cin0_used = "true";
defparam \Add21~10 .cin1_used = "true";
defparam \Add21~10 .lut_mask = "698e";
defparam \Add21~10 .operation_mode = "arithmetic";
defparam \Add21~10 .output_mode = "comb_only";
defparam \Add21~10 .register_cascade_mode = "off";
defparam \Add21~10 .sum_lutc_input = "cin";
defparam \Add21~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y25_N1
stratix_lcell \Add22~0 (
// Equation(s):
// \Add22~0_combout  = \Add20~0_combout  $ ((\Add21~0_combout ))
// \Add22~2  = CARRY((\Add20~0_combout  & (\Add21~0_combout )))
// \Add22~2COUT1_36  = CARRY((\Add20~0_combout  & (\Add21~0_combout )))

	.clk(gnd),
	.dataa(\Add20~0_combout ),
	.datab(\Add21~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add22~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add22~2 ),
	.cout1(\Add22~2COUT1_36 ));
// synopsys translate_off
defparam \Add22~0 .lut_mask = "6688";
defparam \Add22~0 .operation_mode = "arithmetic";
defparam \Add22~0 .output_mode = "comb_only";
defparam \Add22~0 .register_cascade_mode = "off";
defparam \Add22~0 .sum_lutc_input = "datac";
defparam \Add22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y25_N2
stratix_lcell \Add22~5 (
// Equation(s):
// \Add22~5_combout  = \Add20~5_combout  $ (\Add21~5_combout  $ ((\Add22~2 )))
// \Add22~7  = CARRY((\Add20~5_combout  & (!\Add21~5_combout  & !\Add22~2 )) # (!\Add20~5_combout  & ((!\Add22~2 ) # (!\Add21~5_combout ))))
// \Add22~7COUT1_38  = CARRY((\Add20~5_combout  & (!\Add21~5_combout  & !\Add22~2COUT1_36 )) # (!\Add20~5_combout  & ((!\Add22~2COUT1_36 ) # (!\Add21~5_combout ))))

	.clk(gnd),
	.dataa(\Add20~5_combout ),
	.datab(\Add21~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add22~2 ),
	.cin1(\Add22~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add22~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add22~7 ),
	.cout1(\Add22~7COUT1_38 ));
// synopsys translate_off
defparam \Add22~5 .cin0_used = "true";
defparam \Add22~5 .cin1_used = "true";
defparam \Add22~5 .lut_mask = "9617";
defparam \Add22~5 .operation_mode = "arithmetic";
defparam \Add22~5 .output_mode = "comb_only";
defparam \Add22~5 .register_cascade_mode = "off";
defparam \Add22~5 .sum_lutc_input = "cin";
defparam \Add22~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y25_N3
stratix_lcell \Add22~10 (
// Equation(s):
// \Add22~10_combout  = \Add20~10_combout  $ (\Add21~10_combout  $ ((!\Add22~7 )))
// \Add22~12  = CARRY((\Add20~10_combout  & ((\Add21~10_combout ) # (!\Add22~7 ))) # (!\Add20~10_combout  & (\Add21~10_combout  & !\Add22~7 )))
// \Add22~12COUT1_40  = CARRY((\Add20~10_combout  & ((\Add21~10_combout ) # (!\Add22~7COUT1_38 ))) # (!\Add20~10_combout  & (\Add21~10_combout  & !\Add22~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Add20~10_combout ),
	.datab(\Add21~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add22~7 ),
	.cin1(\Add22~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add22~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add22~12 ),
	.cout1(\Add22~12COUT1_40 ));
// synopsys translate_off
defparam \Add22~10 .cin0_used = "true";
defparam \Add22~10 .cin1_used = "true";
defparam \Add22~10 .lut_mask = "698e";
defparam \Add22~10 .operation_mode = "arithmetic";
defparam \Add22~10 .output_mode = "comb_only";
defparam \Add22~10 .register_cascade_mode = "off";
defparam \Add22~10 .sum_lutc_input = "cin";
defparam \Add22~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y25_N4
stratix_lcell \Add22~15 (
// Equation(s):
// \Add22~15_combout  = \Add20~15_combout  $ (\Add21~15_combout  $ ((\Add22~12 )))
// \Add22~17  = CARRY((\Add20~15_combout  & (!\Add21~15_combout  & !\Add22~12COUT1_40 )) # (!\Add20~15_combout  & ((!\Add22~12COUT1_40 ) # (!\Add21~15_combout ))))

	.clk(gnd),
	.dataa(\Add20~15_combout ),
	.datab(\Add21~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add22~12 ),
	.cin1(\Add22~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add22~15_combout ),
	.regout(),
	.cout(\Add22~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add22~15 .cin0_used = "true";
defparam \Add22~15 .cin1_used = "true";
defparam \Add22~15 .lut_mask = "9617";
defparam \Add22~15 .operation_mode = "arithmetic";
defparam \Add22~15 .output_mode = "comb_only";
defparam \Add22~15 .register_cascade_mode = "off";
defparam \Add22~15 .sum_lutc_input = "cin";
defparam \Add22~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y27_N9
stratix_lcell \Add20~20 (
// Equation(s):
// \Add20~20_combout  = (((!\Add20~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add20~17 ),
	.cin1(\Add20~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add20~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add20~20 .cin0_used = "true";
defparam \Add20~20 .cin1_used = "true";
defparam \Add20~20 .lut_mask = "0f0f";
defparam \Add20~20 .operation_mode = "normal";
defparam \Add20~20 .output_mode = "comb_only";
defparam \Add20~20 .register_cascade_mode = "off";
defparam \Add20~20 .sum_lutc_input = "cin";
defparam \Add20~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N8
stratix_lcell \Mux19~18 (
// Equation(s):
// \Mux19~18_combout  = (count4[3] & ((\Mux19~8_combout ) # ((count4[2])))) # (!count4[3] & (((!count4[2] & \Mux19~10 ))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux19~8_combout ),
	.datac(count4[2]),
	.datad(\Mux19~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~18 .lut_mask = "ada8";
defparam \Mux19~18 .operation_mode = "normal";
defparam \Mux19~18 .output_mode = "comb_only";
defparam \Mux19~18 .register_cascade_mode = "off";
defparam \Mux19~18 .sum_lutc_input = "datac";
defparam \Mux19~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N6
stratix_lcell \Mux19~19 (
// Equation(s):
// \Mux19~19_combout  = (\Mux19~18_combout  & (((\Mux19~11 ) # (!count4[2])))) # (!\Mux19~18_combout  & (\Mux19~9  & (count4[2])))

	.clk(gnd),
	.dataa(\Mux19~18_combout ),
	.datab(\Mux19~9 ),
	.datac(count4[2]),
	.datad(\Mux19~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~19 .lut_mask = "ea4a";
defparam \Mux19~19 .operation_mode = "normal";
defparam \Mux19~19 .output_mode = "comb_only";
defparam \Mux19~19 .register_cascade_mode = "off";
defparam \Mux19~19 .sum_lutc_input = "datac";
defparam \Mux19~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N4
stratix_lcell \Mux19~16 (
// Equation(s):
// \Mux19~16_combout  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & (\Mux19~13 )) # (!count4[3] & ((\Mux19~14 )))))

	.clk(gnd),
	.dataa(\Mux19~13 ),
	.datab(count4[2]),
	.datac(count4[3]),
	.datad(\Mux19~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~16 .lut_mask = "e3e0";
defparam \Mux19~16 .operation_mode = "normal";
defparam \Mux19~16 .output_mode = "comb_only";
defparam \Mux19~16 .register_cascade_mode = "off";
defparam \Mux19~16 .sum_lutc_input = "datac";
defparam \Mux19~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N5
stratix_lcell \Mux19~17 (
// Equation(s):
// \Mux19~17_combout  = (\Mux19~16_combout  & (((\Mux19~15_combout )) # (!count4[2]))) # (!\Mux19~16_combout  & (count4[2] & ((\Mux19~12 ))))

	.clk(gnd),
	.dataa(\Mux19~16_combout ),
	.datab(count4[2]),
	.datac(\Mux19~15_combout ),
	.datad(\Mux19~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~17 .lut_mask = "e6a2";
defparam \Mux19~17 .operation_mode = "normal";
defparam \Mux19~17 .output_mode = "comb_only";
defparam \Mux19~17 .register_cascade_mode = "off";
defparam \Mux19~17 .sum_lutc_input = "datac";
defparam \Mux19~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N3
stratix_lcell \Mux19~20 (
// Equation(s):
// \Mux19~20_combout  = ((count4[1] & ((\Mux19~17_combout ))) # (!count4[1] & (\Mux19~19_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux19~19_combout ),
	.datac(\Mux19~17_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~20 .lut_mask = "f0cc";
defparam \Mux19~20 .operation_mode = "normal";
defparam \Mux19~20 .output_mode = "comb_only";
defparam \Mux19~20 .register_cascade_mode = "off";
defparam \Mux19~20 .sum_lutc_input = "datac";
defparam \Mux19~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N8
stratix_lcell \Add21~15 (
// Equation(s):
// \Add21~15_combout  = \Mux23~10_combout  $ (\Mux19~20_combout  $ ((\Add21~12 )))
// \Add21~17  = CARRY((\Mux23~10_combout  & (!\Mux19~20_combout  & !\Add21~12 )) # (!\Mux23~10_combout  & ((!\Add21~12 ) # (!\Mux19~20_combout ))))
// \Add21~17COUT1_37  = CARRY((\Mux23~10_combout  & (!\Mux19~20_combout  & !\Add21~12COUT1_35 )) # (!\Mux23~10_combout  & ((!\Add21~12COUT1_35 ) # (!\Mux19~20_combout ))))

	.clk(gnd),
	.dataa(\Mux23~10_combout ),
	.datab(\Mux19~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add21~12 ),
	.cin1(\Add21~12COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add21~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add21~17 ),
	.cout1(\Add21~17COUT1_37 ));
// synopsys translate_off
defparam \Add21~15 .cin0_used = "true";
defparam \Add21~15 .cin1_used = "true";
defparam \Add21~15 .lut_mask = "9617";
defparam \Add21~15 .operation_mode = "arithmetic";
defparam \Add21~15 .output_mode = "comb_only";
defparam \Add21~15 .register_cascade_mode = "off";
defparam \Add21~15 .sum_lutc_input = "cin";
defparam \Add21~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N9
stratix_lcell \Add21~20 (
// Equation(s):
// \Add21~20_combout  = (((!\Add21~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add21~17 ),
	.cin1(\Add21~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add21~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add21~20 .cin0_used = "true";
defparam \Add21~20 .cin1_used = "true";
defparam \Add21~20 .lut_mask = "0f0f";
defparam \Add21~20 .operation_mode = "normal";
defparam \Add21~20 .output_mode = "comb_only";
defparam \Add21~20 .register_cascade_mode = "off";
defparam \Add21~20 .sum_lutc_input = "cin";
defparam \Add21~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y25_N5
stratix_lcell \Add22~20 (
// Equation(s):
// \Add22~20_combout  = \Add20~20_combout  $ (\Add21~20_combout  $ ((!\Add22~17 )))
// \Add22~22  = CARRY((\Add20~20_combout  & ((\Add21~20_combout ) # (!\Add22~17 ))) # (!\Add20~20_combout  & (\Add21~20_combout  & !\Add22~17 )))
// \Add22~22COUT1_42  = CARRY((\Add20~20_combout  & ((\Add21~20_combout ) # (!\Add22~17 ))) # (!\Add20~20_combout  & (\Add21~20_combout  & !\Add22~17 )))

	.clk(gnd),
	.dataa(\Add20~20_combout ),
	.datab(\Add21~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add22~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add22~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add22~22 ),
	.cout1(\Add22~22COUT1_42 ));
// synopsys translate_off
defparam \Add22~20 .cin_used = "true";
defparam \Add22~20 .lut_mask = "698e";
defparam \Add22~20 .operation_mode = "arithmetic";
defparam \Add22~20 .output_mode = "comb_only";
defparam \Add22~20 .register_cascade_mode = "off";
defparam \Add22~20 .sum_lutc_input = "cin";
defparam \Add22~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y25_N6
stratix_lcell \Add22~25 (
// Equation(s):
// \Add22~25_combout  = ((((!\Add22~17  & \Add22~22 ) # (\Add22~17  & \Add22~22COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add22~17 ),
	.cin0(\Add22~22 ),
	.cin1(\Add22~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add22~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add22~25 .cin0_used = "true";
defparam \Add22~25 .cin1_used = "true";
defparam \Add22~25 .cin_used = "true";
defparam \Add22~25 .lut_mask = "f0f0";
defparam \Add22~25 .operation_mode = "normal";
defparam \Add22~25 .output_mode = "comb_only";
defparam \Add22~25 .register_cascade_mode = "off";
defparam \Add22~25 .sum_lutc_input = "cin";
defparam \Add22~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y23_N4
stratix_lcell \data[11][5] (
// Equation(s):
// \data_out~94  = (\data_out~20_combout  & (((data[11][5]) # (\data_out~23_combout )))) # (!\data_out~20_combout  & (\data[3][5]~regout  & ((!\data_out~23_combout ))))
// \data[11][5]~regout  = DFFEAS(\data_out~94 , GLOBAL(\clk~combout ), VCC, , \data[11][0]~16_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~20_combout ),
	.datab(\data[3][5]~regout ),
	.datac(\data~27 ),
	.datad(\data_out~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[11][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~94 ),
	.regout(\data[11][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][5] .lut_mask = "aae4";
defparam \data[11][5] .operation_mode = "normal";
defparam \data[11][5] .output_mode = "reg_and_comb";
defparam \data[11][5] .register_cascade_mode = "off";
defparam \data[11][5] .sum_lutc_input = "qfbk";
defparam \data[11][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N2
stratix_lcell \data[7][5] (
// Equation(s):
// \data_out~95  = (\data_out~23_combout  & ((\data_out~94  & ((data[7][5]))) # (!\data_out~94  & (\data_out~93 )))) # (!\data_out~23_combout  & (((\data_out~94 ))))
// \data[7][5]~regout  = DFFEAS(\data_out~95 , GLOBAL(\clk~combout ), VCC, , \data[7][6]~22_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~93 ),
	.datab(\data_out~23_combout ),
	.datac(\data~27 ),
	.datad(\data_out~94 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7][6]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~95 ),
	.regout(\data[7][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][5] .lut_mask = "f388";
defparam \data[7][5] .operation_mode = "normal";
defparam \data[7][5] .output_mode = "reg_and_comb";
defparam \data[7][5] .register_cascade_mode = "off";
defparam \data[7][5] .sum_lutc_input = "qfbk";
defparam \data[7][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N6
stratix_lcell \data[3][5] (
// Equation(s):
// \Mux49~5  = (count4[1] & ((\Mux49~4  & ((\data[7][5]~regout ))) # (!\Mux49~4  & (data[3][5])))) # (!count4[1] & (\Mux49~4 ))
// \data[3][5]~regout  = DFFEAS(\Mux49~5 , GLOBAL(\clk~combout ), VCC, , \data[3][1]~21_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(\Mux49~4 ),
	.datac(\data~27 ),
	.datad(\data[7][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[3][1]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~5 ),
	.regout(\data[3][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][5] .lut_mask = "ec64";
defparam \data[3][5] .operation_mode = "normal";
defparam \data[3][5] .output_mode = "reg_and_comb";
defparam \data[3][5] .register_cascade_mode = "off";
defparam \data[3][5] .sum_lutc_input = "qfbk";
defparam \data[3][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y22_N9
stratix_lcell \Mux21~5 (
// Equation(s):
// \Mux21~5_combout  = ((count4[0] & (\data[11][5]~regout )) # (!count4[0] & ((\data[10][5]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[11][5]~regout ),
	.datad(\data[10][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~5 .lut_mask = "f3c0";
defparam \Mux21~5 .operation_mode = "normal";
defparam \Mux21~5 .output_mode = "comb_only";
defparam \Mux21~5 .register_cascade_mode = "off";
defparam \Mux21~5 .sum_lutc_input = "datac";
defparam \Mux21~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N5
stratix_lcell \Mux21~6 (
// Equation(s):
// \Mux21~6_combout  = ((count4[0] & (\data[3][5]~regout )) # (!count4[0] & ((\data[2][5]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[3][5]~regout ),
	.datad(\data[2][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~6 .lut_mask = "f3c0";
defparam \Mux21~6 .operation_mode = "normal";
defparam \Mux21~6 .output_mode = "comb_only";
defparam \Mux21~6 .register_cascade_mode = "off";
defparam \Mux21~6 .sum_lutc_input = "datac";
defparam \Mux21~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N6
stratix_lcell \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (count4[2] & (count4[3])) # (!count4[2] & ((count4[3] & (\Mux21~5_combout )) # (!count4[3] & ((\Mux21~6_combout )))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(count4[3]),
	.datac(\Mux21~5_combout ),
	.datad(\Mux21~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = "d9c8";
defparam \Mux29~0 .operation_mode = "normal";
defparam \Mux29~0 .output_mode = "comb_only";
defparam \Mux29~0 .register_cascade_mode = "off";
defparam \Mux29~0 .sum_lutc_input = "datac";
defparam \Mux29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N4
stratix_lcell \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = (count4[0] & (\data[7][5]~regout )) # (!count4[0] & (((\data[6][5]~regout ))))

	.clk(gnd),
	.dataa(\data[7][5]~regout ),
	.datab(count4[0]),
	.datac(\data[6][5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~4 .lut_mask = "b8b8";
defparam \Mux21~4 .operation_mode = "normal";
defparam \Mux21~4 .output_mode = "comb_only";
defparam \Mux21~4 .register_cascade_mode = "off";
defparam \Mux21~4 .sum_lutc_input = "datac";
defparam \Mux21~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N2
stratix_lcell \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\Mux29~0_combout  & (((\Mux21~7_combout )) # (!count4[2]))) # (!\Mux29~0_combout  & (count4[2] & ((\Mux21~4_combout ))))

	.clk(gnd),
	.dataa(\Mux29~0_combout ),
	.datab(count4[2]),
	.datac(\Mux21~7_combout ),
	.datad(\Mux21~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = "e6a2";
defparam \Mux29~1 .operation_mode = "normal";
defparam \Mux29~1 .output_mode = "comb_only";
defparam \Mux29~1 .register_cascade_mode = "off";
defparam \Mux29~1 .sum_lutc_input = "datac";
defparam \Mux29~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N0
stratix_lcell \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (count4[3] & ((\Mux21~0_combout ) # ((count4[2])))) # (!count4[3] & (((!count4[2] & \Mux21~2_combout ))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux21~0_combout ),
	.datac(count4[2]),
	.datad(\Mux21~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = "ada8";
defparam \Mux29~2 .operation_mode = "normal";
defparam \Mux29~2 .output_mode = "comb_only";
defparam \Mux29~2 .register_cascade_mode = "off";
defparam \Mux29~2 .sum_lutc_input = "datac";
defparam \Mux29~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N1
stratix_lcell \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = (count4[2] & ((\Mux29~2_combout  & (\Mux21~3_combout )) # (!\Mux29~2_combout  & ((\Mux21~1_combout ))))) # (!count4[2] & (((\Mux29~2_combout ))))

	.clk(gnd),
	.dataa(\Mux21~3_combout ),
	.datab(count4[2]),
	.datac(\Mux21~1_combout ),
	.datad(\Mux29~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux29~3 .lut_mask = "bbc0";
defparam \Mux29~3 .operation_mode = "normal";
defparam \Mux29~3 .output_mode = "comb_only";
defparam \Mux29~3 .register_cascade_mode = "off";
defparam \Mux29~3 .sum_lutc_input = "datac";
defparam \Mux29~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N9
stratix_lcell \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ((count4[1] & (\Mux29~1_combout )) # (!count4[1] & ((\Mux29~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[1]),
	.datac(\Mux29~1_combout ),
	.datad(\Mux29~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux29~4 .lut_mask = "f3c0";
defparam \Mux29~4 .operation_mode = "normal";
defparam \Mux29~4 .output_mode = "comb_only";
defparam \Mux29~4 .register_cascade_mode = "off";
defparam \Mux29~4 .sum_lutc_input = "datac";
defparam \Mux29~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N3
stratix_lcell \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (count4[3] & ((count4[2]) # ((\Mux22~0_combout )))) # (!count4[3] & (!count4[2] & ((\Mux22~2_combout ))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(count4[2]),
	.datac(\Mux22~0_combout ),
	.datad(\Mux22~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = "b9a8";
defparam \Mux30~2 .operation_mode = "normal";
defparam \Mux30~2 .output_mode = "comb_only";
defparam \Mux30~2 .register_cascade_mode = "off";
defparam \Mux30~2 .sum_lutc_input = "datac";
defparam \Mux30~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N4
stratix_lcell \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (count4[2] & ((\Mux30~2_combout  & (\Mux22~3_combout )) # (!\Mux30~2_combout  & ((\Mux22~1_combout ))))) # (!count4[2] & (((\Mux30~2_combout ))))

	.clk(gnd),
	.dataa(\Mux22~3_combout ),
	.datab(count4[2]),
	.datac(\Mux30~2_combout ),
	.datad(\Mux22~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = "bcb0";
defparam \Mux30~3 .operation_mode = "normal";
defparam \Mux30~3 .output_mode = "comb_only";
defparam \Mux30~3 .register_cascade_mode = "off";
defparam \Mux30~3 .sum_lutc_input = "datac";
defparam \Mux30~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N4
stratix_lcell \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (count4[3] & ((\Mux22~5_combout ) # ((count4[2])))) # (!count4[3] & (((!count4[2] & \Mux22~6_combout ))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux22~5_combout ),
	.datac(count4[2]),
	.datad(\Mux22~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = "ada8";
defparam \Mux30~0 .operation_mode = "normal";
defparam \Mux30~0 .output_mode = "comb_only";
defparam \Mux30~0 .register_cascade_mode = "off";
defparam \Mux30~0 .sum_lutc_input = "datac";
defparam \Mux30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N9
stratix_lcell \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\Mux30~0_combout  & (((\Mux22~7_combout ) # (!count4[2])))) # (!\Mux30~0_combout  & (\Mux22~4  & ((count4[2]))))

	.clk(gnd),
	.dataa(\Mux30~0_combout ),
	.datab(\Mux22~4 ),
	.datac(\Mux22~7_combout ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = "e4aa";
defparam \Mux30~1 .operation_mode = "normal";
defparam \Mux30~1 .output_mode = "comb_only";
defparam \Mux30~1 .register_cascade_mode = "off";
defparam \Mux30~1 .sum_lutc_input = "datac";
defparam \Mux30~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N0
stratix_lcell \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ((count4[1] & ((\Mux30~1_combout ))) # (!count4[1] & (\Mux30~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux30~3_combout ),
	.datac(count4[1]),
	.datad(\Mux30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux30~4 .lut_mask = "fc0c";
defparam \Mux30~4 .operation_mode = "normal";
defparam \Mux30~4 .output_mode = "comb_only";
defparam \Mux30~4 .register_cascade_mode = "off";
defparam \Mux30~4 .sum_lutc_input = "datac";
defparam \Mux30~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N2
stratix_lcell \data[5][3] (
// Equation(s):
// \data_out~64  = (count[2] & ((count[3]) # ((data[5][3])))) # (!count[2] & (!count[3] & ((\data[1][3]~regout ))))
// \data[5][3]~regout  = DFFEAS(\data_out~64 , GLOBAL(\clk~combout ), VCC, , \data[5][3]~18_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count[2]),
	.datab(count[3]),
	.datac(\data~25 ),
	.datad(\data[1][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[5][3]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~64 ),
	.regout(\data[5][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][3] .lut_mask = "b9a8";
defparam \data[5][3] .operation_mode = "normal";
defparam \data[5][3] .output_mode = "reg_and_comb";
defparam \data[5][3] .register_cascade_mode = "off";
defparam \data[5][3] .sum_lutc_input = "qfbk";
defparam \data[5][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y22_N0
stratix_lcell \data[1][3] (
// Equation(s):
// \Mux51~4  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & (\data[9][3]~regout )) # (!count4[3] & ((data[1][3])))))
// \data[1][3]~regout  = DFFEAS(\Mux51~4 , GLOBAL(\clk~combout ), VCC, , \data[1][6]~19_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[9][3]~regout ),
	.datab(count4[2]),
	.datac(\data~25 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[1][6]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~4 ),
	.regout(\data[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][3] .lut_mask = "ee30";
defparam \data[1][3] .operation_mode = "normal";
defparam \data[1][3] .output_mode = "reg_and_comb";
defparam \data[1][3] .register_cascade_mode = "off";
defparam \data[1][3] .sum_lutc_input = "qfbk";
defparam \data[1][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N7
stratix_lcell \data[13][3] (
// Equation(s):
// \Mux51~5  = (\Mux51~4  & (((data[13][3]) # (!count4[2])))) # (!\Mux51~4  & (\data[5][3]~regout  & ((count4[2]))))
// \data[13][3]~regout  = DFFEAS(\Mux51~5 , GLOBAL(\clk~combout ), VCC, , \data[13][4]~20_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux51~4 ),
	.datab(\data[5][3]~regout ),
	.datac(\data~25 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[13][4]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~5 ),
	.regout(\data[13][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][3] .lut_mask = "e4aa";
defparam \data[13][3] .operation_mode = "normal";
defparam \data[13][3] .output_mode = "reg_and_comb";
defparam \data[13][3] .register_cascade_mode = "off";
defparam \data[13][3] .sum_lutc_input = "qfbk";
defparam \data[13][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y23_N4
stratix_lcell \data[9][3] (
// Equation(s):
// \data_out~65  = (\data_out~64  & ((\data[13][3]~regout ) # ((!count[3])))) # (!\data_out~64  & (((data[9][3] & count[3]))))
// \data[9][3]~regout  = DFFEAS(\data_out~65 , GLOBAL(\clk~combout ), VCC, , \data[9][4]~17_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~64 ),
	.datab(\data[13][3]~regout ),
	.datac(\data~25 ),
	.datad(count[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[9][4]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~65 ),
	.regout(\data[9][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][3] .lut_mask = "d8aa";
defparam \data[9][3] .operation_mode = "normal";
defparam \data[9][3] .output_mode = "reg_and_comb";
defparam \data[9][3] .register_cascade_mode = "off";
defparam \data[9][3] .sum_lutc_input = "qfbk";
defparam \data[9][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N0
stratix_lcell \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ((count4[0] & (\data[5][3]~regout )) # (!count4[0] & ((\data[4][3]~regout ))))

	.clk(gnd),
	.dataa(\data[5][3]~regout ),
	.datab(vcc),
	.datac(count4[0]),
	.datad(\data[4][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = "afa0";
defparam \Mux0~1 .operation_mode = "normal";
defparam \Mux0~1 .output_mode = "comb_only";
defparam \Mux0~1 .register_cascade_mode = "off";
defparam \Mux0~1 .sum_lutc_input = "datac";
defparam \Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N4
stratix_lcell \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ((count4[0] & (\data[1][3]~regout )) # (!count4[0] & ((\data[0][3]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[1][3]~regout ),
	.datad(\data[0][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = "f3c0";
defparam \Mux0~2 .operation_mode = "normal";
defparam \Mux0~2 .output_mode = "comb_only";
defparam \Mux0~2 .register_cascade_mode = "off";
defparam \Mux0~2 .sum_lutc_input = "datac";
defparam \Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N1
stratix_lcell \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Add19~1_combout  & ((\Add19~0_combout ) # ((\Mux0~1_combout )))) # (!\Add19~1_combout  & (!\Add19~0_combout  & ((\Mux0~2_combout ))))

	.clk(gnd),
	.dataa(\Add19~1_combout ),
	.datab(\Add19~0_combout ),
	.datac(\Mux0~1_combout ),
	.datad(\Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = "b9a8";
defparam \Mux1~0 .operation_mode = "normal";
defparam \Mux1~0 .output_mode = "comb_only";
defparam \Mux1~0 .register_cascade_mode = "off";
defparam \Mux1~0 .sum_lutc_input = "datac";
defparam \Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N6
stratix_lcell \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ((count4[0] & (\data[9][3]~regout )) # (!count4[0] & ((\data[8][3]~regout ))))

	.clk(gnd),
	.dataa(\data[9][3]~regout ),
	.datab(vcc),
	.datac(count4[0]),
	.datad(\data[8][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = "afa0";
defparam \Mux0~0 .operation_mode = "normal";
defparam \Mux0~0 .output_mode = "comb_only";
defparam \Mux0~0 .register_cascade_mode = "off";
defparam \Mux0~0 .sum_lutc_input = "datac";
defparam \Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N5
stratix_lcell \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ((count4[0] & ((\data[13][3]~regout ))) # (!count4[0] & (\data[12][3]~regout )))

	.clk(gnd),
	.dataa(\data[12][3]~regout ),
	.datab(vcc),
	.datac(count4[0]),
	.datad(\data[13][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = "fa0a";
defparam \Mux0~3 .operation_mode = "normal";
defparam \Mux0~3 .output_mode = "comb_only";
defparam \Mux0~3 .register_cascade_mode = "off";
defparam \Mux0~3 .sum_lutc_input = "datac";
defparam \Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N1
stratix_lcell \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout  & (((\Mux0~3_combout )) # (!\Add19~0_combout ))) # (!\Mux1~0_combout  & (\Add19~0_combout  & (\Mux0~0_combout )))

	.clk(gnd),
	.dataa(\Mux1~0_combout ),
	.datab(\Add19~0_combout ),
	.datac(\Mux0~0_combout ),
	.datad(\Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = "ea62";
defparam \Mux1~1 .operation_mode = "normal";
defparam \Mux1~1 .output_mode = "comb_only";
defparam \Mux1~1 .register_cascade_mode = "off";
defparam \Mux1~1 .sum_lutc_input = "datac";
defparam \Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y23_N0
stratix_lcell \data[11][3] (
// Equation(s):
// \data_out~66  = (\data_out~20_combout  & ((\data_out~23_combout ) # ((data[11][3])))) # (!\data_out~20_combout  & (!\data_out~23_combout  & ((\data[3][3]~regout ))))
// \data[11][3]~regout  = DFFEAS(\data_out~66 , GLOBAL(\clk~combout ), VCC, , \data[11][0]~16_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~20_combout ),
	.datab(\data_out~23_combout ),
	.datac(\data~25 ),
	.datad(\data[3][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[11][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~66 ),
	.regout(\data[11][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][3] .lut_mask = "b9a8";
defparam \data[11][3] .operation_mode = "normal";
defparam \data[11][3] .output_mode = "reg_and_comb";
defparam \data[11][3] .register_cascade_mode = "off";
defparam \data[11][3] .sum_lutc_input = "qfbk";
defparam \data[11][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N5
stratix_lcell \data[7][3] (
// Equation(s):
// \data_out~67  = (\data_out~23_combout  & ((\data_out~66  & ((data[7][3]))) # (!\data_out~66  & (\data_out~65 )))) # (!\data_out~23_combout  & (((\data_out~66 ))))
// \data[7][3]~regout  = DFFEAS(\data_out~67 , GLOBAL(\clk~combout ), VCC, , \data[7][6]~22_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~65 ),
	.datab(\data_out~23_combout ),
	.datac(\data~25 ),
	.datad(\data_out~66 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7][6]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~67 ),
	.regout(\data[7][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][3] .lut_mask = "f388";
defparam \data[7][3] .operation_mode = "normal";
defparam \data[7][3] .output_mode = "reg_and_comb";
defparam \data[7][3] .register_cascade_mode = "off";
defparam \data[7][3] .sum_lutc_input = "qfbk";
defparam \data[7][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N2
stratix_lcell \data[3][3] (
// Equation(s):
// \Mux51~0  = (count4[2] & ((count4[3]) # ((\data[7][3]~regout )))) # (!count4[2] & (!count4[3] & (data[3][3])))
// \data[3][3]~regout  = DFFEAS(\Mux51~0 , GLOBAL(\clk~combout ), VCC, , \data[3][1]~21_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(count4[3]),
	.datac(\data~25 ),
	.datad(\data[7][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[3][1]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~0 ),
	.regout(\data[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][3] .lut_mask = "ba98";
defparam \data[3][3] .operation_mode = "normal";
defparam \data[3][3] .output_mode = "reg_and_comb";
defparam \data[3][3] .register_cascade_mode = "off";
defparam \data[3][3] .sum_lutc_input = "qfbk";
defparam \data[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N7
stratix_lcell \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (count4[0] & (((\data[3][3]~regout )))) # (!count4[0] & (\data[2][3]~regout ))

	.clk(gnd),
	.dataa(\data[2][3]~regout ),
	.datab(count4[0]),
	.datac(vcc),
	.datad(\data[3][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = "ee22";
defparam \Mux0~6 .operation_mode = "normal";
defparam \Mux0~6 .output_mode = "comb_only";
defparam \Mux0~6 .register_cascade_mode = "off";
defparam \Mux0~6 .sum_lutc_input = "datac";
defparam \Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y23_N3
stratix_lcell \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = ((count4[0] & (\data[11][3]~regout )) # (!count4[0] & ((\data[10][3]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[11][3]~regout ),
	.datac(count4[0]),
	.datad(\data[10][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = "cfc0";
defparam \Mux0~5 .operation_mode = "normal";
defparam \Mux0~5 .output_mode = "comb_only";
defparam \Mux0~5 .register_cascade_mode = "off";
defparam \Mux0~5 .sum_lutc_input = "datac";
defparam \Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N6
stratix_lcell \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\Add19~1_combout  & (((\Add19~0_combout )))) # (!\Add19~1_combout  & ((\Add19~0_combout  & ((\Mux0~5_combout ))) # (!\Add19~0_combout  & (\Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\Mux0~6_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Add19~0_combout ),
	.datad(\Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = "f2c2";
defparam \Mux1~2 .operation_mode = "normal";
defparam \Mux1~2 .output_mode = "comb_only";
defparam \Mux1~2 .register_cascade_mode = "off";
defparam \Mux1~2 .sum_lutc_input = "datac";
defparam \Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y24_N6
stratix_lcell \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (count4[0] & (\data[15][3]~regout )) # (!count4[0] & (((\data[14][3]~regout ))))

	.clk(gnd),
	.dataa(\data[15][3]~regout ),
	.datab(\data[14][3]~regout ),
	.datac(count4[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = "acac";
defparam \Mux0~7 .operation_mode = "normal";
defparam \Mux0~7 .output_mode = "comb_only";
defparam \Mux0~7 .register_cascade_mode = "off";
defparam \Mux0~7 .sum_lutc_input = "datac";
defparam \Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y24_N4
stratix_lcell \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ((count4[0] & ((\data[7][3]~regout ))) # (!count4[0] & (\data[6][3]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[6][3]~regout ),
	.datac(count4[0]),
	.datad(\data[7][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = "fc0c";
defparam \Mux0~4 .operation_mode = "normal";
defparam \Mux0~4 .output_mode = "comb_only";
defparam \Mux0~4 .register_cascade_mode = "off";
defparam \Mux0~4 .sum_lutc_input = "datac";
defparam \Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N3
stratix_lcell \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\Mux1~2_combout  & (((\Mux0~7_combout )) # (!\Add19~1_combout ))) # (!\Mux1~2_combout  & (\Add19~1_combout  & ((\Mux0~4_combout ))))

	.clk(gnd),
	.dataa(\Mux1~2_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Mux0~7_combout ),
	.datad(\Mux0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = "e6a2";
defparam \Mux1~3 .operation_mode = "normal";
defparam \Mux1~3 .output_mode = "comb_only";
defparam \Mux1~3 .register_cascade_mode = "off";
defparam \Mux1~3 .sum_lutc_input = "datac";
defparam \Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y26_N7
stratix_lcell \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ((count4[1] & (\Mux1~1_combout )) # (!count4[1] & ((\Mux1~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux1~1_combout ),
	.datac(\Mux1~3_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = "ccf0";
defparam \Mux1~4 .operation_mode = "normal";
defparam \Mux1~4 .output_mode = "comb_only";
defparam \Mux1~4 .register_cascade_mode = "off";
defparam \Mux1~4 .sum_lutc_input = "datac";
defparam \Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y26_N3
stratix_lcell \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (count4[3] & (((\Mux0~5_combout ) # (count4[2])))) # (!count4[3] & (\Mux0~6_combout  & ((!count4[2]))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux0~6_combout ),
	.datac(\Mux0~5_combout ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = "aae4";
defparam \Mux31~0 .operation_mode = "normal";
defparam \Mux31~0 .output_mode = "comb_only";
defparam \Mux31~0 .register_cascade_mode = "off";
defparam \Mux31~0 .sum_lutc_input = "datac";
defparam \Mux31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N4
stratix_lcell \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\Mux31~0_combout  & ((\Mux0~7_combout ) # ((!count4[2])))) # (!\Mux31~0_combout  & (((count4[2] & \Mux0~4_combout ))))

	.clk(gnd),
	.dataa(\Mux31~0_combout ),
	.datab(\Mux0~7_combout ),
	.datac(count4[2]),
	.datad(\Mux0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = "da8a";
defparam \Mux31~1 .operation_mode = "normal";
defparam \Mux31~1 .output_mode = "comb_only";
defparam \Mux31~1 .register_cascade_mode = "off";
defparam \Mux31~1 .sum_lutc_input = "datac";
defparam \Mux31~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N7
stratix_lcell \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (count4[2] & (count4[3])) # (!count4[2] & ((count4[3] & ((\Mux0~0_combout ))) # (!count4[3] & (\Mux0~2_combout ))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(count4[3]),
	.datac(\Mux0~2_combout ),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = "dc98";
defparam \Mux31~2 .operation_mode = "normal";
defparam \Mux31~2 .output_mode = "comb_only";
defparam \Mux31~2 .register_cascade_mode = "off";
defparam \Mux31~2 .sum_lutc_input = "datac";
defparam \Mux31~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y22_N6
stratix_lcell \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (count4[2] & ((\Mux31~2_combout  & (\Mux0~3_combout )) # (!\Mux31~2_combout  & ((\Mux0~1_combout ))))) # (!count4[2] & (\Mux31~2_combout ))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(\Mux31~2_combout ),
	.datac(\Mux0~3_combout ),
	.datad(\Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = "e6c4";
defparam \Mux31~3 .operation_mode = "normal";
defparam \Mux31~3 .output_mode = "comb_only";
defparam \Mux31~3 .register_cascade_mode = "off";
defparam \Mux31~3 .sum_lutc_input = "datac";
defparam \Mux31~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y22_N4
stratix_lcell \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ((count4[1] & (\Mux31~1_combout )) # (!count4[1] & ((\Mux31~3_combout ))))

	.clk(gnd),
	.dataa(\Mux31~1_combout ),
	.datab(vcc),
	.datac(count4[1]),
	.datad(\Mux31~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~4 .lut_mask = "afa0";
defparam \Mux31~4 .operation_mode = "normal";
defparam \Mux31~4 .output_mode = "comb_only";
defparam \Mux31~4 .register_cascade_mode = "off";
defparam \Mux31~4 .sum_lutc_input = "datac";
defparam \Mux31~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N1
stratix_lcell \Add23~0 (
// Equation(s):
// \Add23~0_combout  = \Mux1~4_combout  $ ((\Mux31~4_combout ))
// \Add23~2  = CARRY((\Mux1~4_combout  & (\Mux31~4_combout )))
// \Add23~2COUT1_36  = CARRY((\Mux1~4_combout  & (\Mux31~4_combout )))

	.clk(gnd),
	.dataa(\Mux1~4_combout ),
	.datab(\Mux31~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add23~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add23~2 ),
	.cout1(\Add23~2COUT1_36 ));
// synopsys translate_off
defparam \Add23~0 .lut_mask = "6688";
defparam \Add23~0 .operation_mode = "arithmetic";
defparam \Add23~0 .output_mode = "comb_only";
defparam \Add23~0 .register_cascade_mode = "off";
defparam \Add23~0 .sum_lutc_input = "datac";
defparam \Add23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N2
stratix_lcell \Add23~5 (
// Equation(s):
// \Add23~5_combout  = \Mux30~4_combout  $ (\Mux26~4_combout  $ ((\Add23~2 )))
// \Add23~7  = CARRY((\Mux30~4_combout  & (!\Mux26~4_combout  & !\Add23~2 )) # (!\Mux30~4_combout  & ((!\Add23~2 ) # (!\Mux26~4_combout ))))
// \Add23~7COUT1_38  = CARRY((\Mux30~4_combout  & (!\Mux26~4_combout  & !\Add23~2COUT1_36 )) # (!\Mux30~4_combout  & ((!\Add23~2COUT1_36 ) # (!\Mux26~4_combout ))))

	.clk(gnd),
	.dataa(\Mux30~4_combout ),
	.datab(\Mux26~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add23~2 ),
	.cin1(\Add23~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add23~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add23~7 ),
	.cout1(\Add23~7COUT1_38 ));
// synopsys translate_off
defparam \Add23~5 .cin0_used = "true";
defparam \Add23~5 .cin1_used = "true";
defparam \Add23~5 .lut_mask = "9617";
defparam \Add23~5 .operation_mode = "arithmetic";
defparam \Add23~5 .output_mode = "comb_only";
defparam \Add23~5 .register_cascade_mode = "off";
defparam \Add23~5 .sum_lutc_input = "cin";
defparam \Add23~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N3
stratix_lcell \Add23~10 (
// Equation(s):
// \Add23~10_combout  = \Mux29~4_combout  $ (\Mux25~4_combout  $ ((!\Add23~7 )))
// \Add23~12  = CARRY((\Mux29~4_combout  & ((\Mux25~4_combout ) # (!\Add23~7 ))) # (!\Mux29~4_combout  & (\Mux25~4_combout  & !\Add23~7 )))
// \Add23~12COUT1_40  = CARRY((\Mux29~4_combout  & ((\Mux25~4_combout ) # (!\Add23~7COUT1_38 ))) # (!\Mux29~4_combout  & (\Mux25~4_combout  & !\Add23~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Mux29~4_combout ),
	.datab(\Mux25~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add23~7 ),
	.cin1(\Add23~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add23~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add23~12 ),
	.cout1(\Add23~12COUT1_40 ));
// synopsys translate_off
defparam \Add23~10 .cin0_used = "true";
defparam \Add23~10 .cin1_used = "true";
defparam \Add23~10 .lut_mask = "698e";
defparam \Add23~10 .operation_mode = "arithmetic";
defparam \Add23~10 .output_mode = "comb_only";
defparam \Add23~10 .register_cascade_mode = "off";
defparam \Add23~10 .sum_lutc_input = "cin";
defparam \Add23~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N4
stratix_lcell \Add23~15 (
// Equation(s):
// \Add23~15_combout  = \Mux24~4_combout  $ (\Mux28~4_combout  $ ((\Add23~12 )))
// \Add23~17  = CARRY((\Mux24~4_combout  & (!\Mux28~4_combout  & !\Add23~12COUT1_40 )) # (!\Mux24~4_combout  & ((!\Add23~12COUT1_40 ) # (!\Mux28~4_combout ))))

	.clk(gnd),
	.dataa(\Mux24~4_combout ),
	.datab(\Mux28~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add23~12 ),
	.cin1(\Add23~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add23~15_combout ),
	.regout(),
	.cout(\Add23~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add23~15 .cin0_used = "true";
defparam \Add23~15 .cin1_used = "true";
defparam \Add23~15 .lut_mask = "9617";
defparam \Add23~15 .operation_mode = "arithmetic";
defparam \Add23~15 .output_mode = "comb_only";
defparam \Add23~15 .register_cascade_mode = "off";
defparam \Add23~15 .sum_lutc_input = "cin";
defparam \Add23~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N5
stratix_lcell \Add23~20 (
// Equation(s):
// \Add23~20_combout  = \Mux27~4_combout  $ (\Mux23~4_combout  $ ((!\Add23~17 )))
// \Add23~22  = CARRY((\Mux27~4_combout  & ((\Mux23~4_combout ) # (!\Add23~17 ))) # (!\Mux27~4_combout  & (\Mux23~4_combout  & !\Add23~17 )))
// \Add23~22COUT1_42  = CARRY((\Mux27~4_combout  & ((\Mux23~4_combout ) # (!\Add23~17 ))) # (!\Mux27~4_combout  & (\Mux23~4_combout  & !\Add23~17 )))

	.clk(gnd),
	.dataa(\Mux27~4_combout ),
	.datab(\Mux23~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add23~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add23~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add23~22 ),
	.cout1(\Add23~22COUT1_42 ));
// synopsys translate_off
defparam \Add23~20 .cin_used = "true";
defparam \Add23~20 .lut_mask = "698e";
defparam \Add23~20 .operation_mode = "arithmetic";
defparam \Add23~20 .output_mode = "comb_only";
defparam \Add23~20 .register_cascade_mode = "off";
defparam \Add23~20 .sum_lutc_input = "cin";
defparam \Add23~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N6
stratix_lcell \Add23~25 (
// Equation(s):
// \Add23~25_combout  = ((((!\Add23~17  & \Add23~22 ) # (\Add23~17  & \Add23~22COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add23~17 ),
	.cin0(\Add23~22 ),
	.cin1(\Add23~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add23~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add23~25 .cin0_used = "true";
defparam \Add23~25 .cin1_used = "true";
defparam \Add23~25 .cin_used = "true";
defparam \Add23~25 .lut_mask = "f0f0";
defparam \Add23~25 .operation_mode = "normal";
defparam \Add23~25 .output_mode = "comb_only";
defparam \Add23~25 .register_cascade_mode = "off";
defparam \Add23~25 .sum_lutc_input = "cin";
defparam \Add23~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N1
stratix_lcell \Add24~0 (
// Equation(s):
// \Add24~0_combout  = \Add22~0_combout  $ ((\Add23~0_combout ))
// \Add24~2  = CARRY((\Add22~0_combout  & (\Add23~0_combout )))
// \Add24~2COUT1_42  = CARRY((\Add22~0_combout  & (\Add23~0_combout )))

	.clk(gnd),
	.dataa(\Add22~0_combout ),
	.datab(\Add23~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add24~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add24~2 ),
	.cout1(\Add24~2COUT1_42 ));
// synopsys translate_off
defparam \Add24~0 .lut_mask = "6688";
defparam \Add24~0 .operation_mode = "arithmetic";
defparam \Add24~0 .output_mode = "comb_only";
defparam \Add24~0 .register_cascade_mode = "off";
defparam \Add24~0 .sum_lutc_input = "datac";
defparam \Add24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N2
stratix_lcell \Add24~5 (
// Equation(s):
// \Add24~5_combout  = \Add22~5_combout  $ (\Add23~5_combout  $ ((\Add24~2 )))
// \Add24~7  = CARRY((\Add22~5_combout  & (!\Add23~5_combout  & !\Add24~2 )) # (!\Add22~5_combout  & ((!\Add24~2 ) # (!\Add23~5_combout ))))
// \Add24~7COUT1_44  = CARRY((\Add22~5_combout  & (!\Add23~5_combout  & !\Add24~2COUT1_42 )) # (!\Add22~5_combout  & ((!\Add24~2COUT1_42 ) # (!\Add23~5_combout ))))

	.clk(gnd),
	.dataa(\Add22~5_combout ),
	.datab(\Add23~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add24~2 ),
	.cin1(\Add24~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add24~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add24~7 ),
	.cout1(\Add24~7COUT1_44 ));
// synopsys translate_off
defparam \Add24~5 .cin0_used = "true";
defparam \Add24~5 .cin1_used = "true";
defparam \Add24~5 .lut_mask = "9617";
defparam \Add24~5 .operation_mode = "arithmetic";
defparam \Add24~5 .output_mode = "comb_only";
defparam \Add24~5 .register_cascade_mode = "off";
defparam \Add24~5 .sum_lutc_input = "cin";
defparam \Add24~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N3
stratix_lcell \Add24~10 (
// Equation(s):
// \Add24~10_combout  = \Add22~10_combout  $ (\Add23~10_combout  $ ((!\Add24~7 )))
// \Add24~12  = CARRY((\Add22~10_combout  & ((\Add23~10_combout ) # (!\Add24~7 ))) # (!\Add22~10_combout  & (\Add23~10_combout  & !\Add24~7 )))
// \Add24~12COUT1_46  = CARRY((\Add22~10_combout  & ((\Add23~10_combout ) # (!\Add24~7COUT1_44 ))) # (!\Add22~10_combout  & (\Add23~10_combout  & !\Add24~7COUT1_44 )))

	.clk(gnd),
	.dataa(\Add22~10_combout ),
	.datab(\Add23~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add24~7 ),
	.cin1(\Add24~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add24~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add24~12 ),
	.cout1(\Add24~12COUT1_46 ));
// synopsys translate_off
defparam \Add24~10 .cin0_used = "true";
defparam \Add24~10 .cin1_used = "true";
defparam \Add24~10 .lut_mask = "698e";
defparam \Add24~10 .operation_mode = "arithmetic";
defparam \Add24~10 .output_mode = "comb_only";
defparam \Add24~10 .register_cascade_mode = "off";
defparam \Add24~10 .sum_lutc_input = "cin";
defparam \Add24~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N4
stratix_lcell \Add24~15 (
// Equation(s):
// \Add24~15_combout  = \Add22~15_combout  $ (\Add23~15_combout  $ ((\Add24~12 )))
// \Add24~17  = CARRY((\Add22~15_combout  & (!\Add23~15_combout  & !\Add24~12COUT1_46 )) # (!\Add22~15_combout  & ((!\Add24~12COUT1_46 ) # (!\Add23~15_combout ))))

	.clk(gnd),
	.dataa(\Add22~15_combout ),
	.datab(\Add23~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add24~12 ),
	.cin1(\Add24~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add24~15_combout ),
	.regout(),
	.cout(\Add24~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add24~15 .cin0_used = "true";
defparam \Add24~15 .cin1_used = "true";
defparam \Add24~15 .lut_mask = "9617";
defparam \Add24~15 .operation_mode = "arithmetic";
defparam \Add24~15 .output_mode = "comb_only";
defparam \Add24~15 .register_cascade_mode = "off";
defparam \Add24~15 .sum_lutc_input = "cin";
defparam \Add24~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N5
stratix_lcell \Add24~20 (
// Equation(s):
// \Add24~20_combout  = \Add23~20_combout  $ (\Add22~20_combout  $ ((!\Add24~17 )))
// \Add24~22  = CARRY((\Add23~20_combout  & ((\Add22~20_combout ) # (!\Add24~17 ))) # (!\Add23~20_combout  & (\Add22~20_combout  & !\Add24~17 )))
// \Add24~22COUT1_48  = CARRY((\Add23~20_combout  & ((\Add22~20_combout ) # (!\Add24~17 ))) # (!\Add23~20_combout  & (\Add22~20_combout  & !\Add24~17 )))

	.clk(gnd),
	.dataa(\Add23~20_combout ),
	.datab(\Add22~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add24~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add24~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add24~22 ),
	.cout1(\Add24~22COUT1_48 ));
// synopsys translate_off
defparam \Add24~20 .cin_used = "true";
defparam \Add24~20 .lut_mask = "698e";
defparam \Add24~20 .operation_mode = "arithmetic";
defparam \Add24~20 .output_mode = "comb_only";
defparam \Add24~20 .register_cascade_mode = "off";
defparam \Add24~20 .sum_lutc_input = "cin";
defparam \Add24~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N6
stratix_lcell \Add24~25 (
// Equation(s):
// \Add24~25_combout  = \Add22~25_combout  $ (\Add23~25_combout  $ (((!\Add24~17  & \Add24~22 ) # (\Add24~17  & \Add24~22COUT1_48 ))))
// \Add24~27  = CARRY((\Add22~25_combout  & (!\Add23~25_combout  & !\Add24~22 )) # (!\Add22~25_combout  & ((!\Add24~22 ) # (!\Add23~25_combout ))))
// \Add24~27COUT1_50  = CARRY((\Add22~25_combout  & (!\Add23~25_combout  & !\Add24~22COUT1_48 )) # (!\Add22~25_combout  & ((!\Add24~22COUT1_48 ) # (!\Add23~25_combout ))))

	.clk(gnd),
	.dataa(\Add22~25_combout ),
	.datab(\Add23~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add24~17 ),
	.cin0(\Add24~22 ),
	.cin1(\Add24~22COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add24~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add24~27 ),
	.cout1(\Add24~27COUT1_50 ));
// synopsys translate_off
defparam \Add24~25 .cin0_used = "true";
defparam \Add24~25 .cin1_used = "true";
defparam \Add24~25 .cin_used = "true";
defparam \Add24~25 .lut_mask = "9617";
defparam \Add24~25 .operation_mode = "arithmetic";
defparam \Add24~25 .output_mode = "comb_only";
defparam \Add24~25 .register_cascade_mode = "off";
defparam \Add24~25 .sum_lutc_input = "cin";
defparam \Add24~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N5
stratix_lcell \Add11~0 (
// Equation(s):
// \Add11~0_combout  = \Mux30~4_combout  $ ((\Mux26~4_combout ))
// \Add11~2  = CARRY((\Mux30~4_combout  & (\Mux26~4_combout )))
// \Add11~2COUT1_31  = CARRY((\Mux30~4_combout  & (\Mux26~4_combout )))

	.clk(gnd),
	.dataa(\Mux30~4_combout ),
	.datab(\Mux26~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add11~2 ),
	.cout1(\Add11~2COUT1_31 ));
// synopsys translate_off
defparam \Add11~0 .lut_mask = "6688";
defparam \Add11~0 .operation_mode = "arithmetic";
defparam \Add11~0 .output_mode = "comb_only";
defparam \Add11~0 .register_cascade_mode = "off";
defparam \Add11~0 .sum_lutc_input = "datac";
defparam \Add11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N6
stratix_lcell \Add11~5 (
// Equation(s):
// \Add11~5_combout  = \Mux25~4_combout  $ (\Mux29~4_combout  $ ((\Add11~2 )))
// \Add11~7  = CARRY((\Mux25~4_combout  & (!\Mux29~4_combout  & !\Add11~2 )) # (!\Mux25~4_combout  & ((!\Add11~2 ) # (!\Mux29~4_combout ))))
// \Add11~7COUT1_33  = CARRY((\Mux25~4_combout  & (!\Mux29~4_combout  & !\Add11~2COUT1_31 )) # (!\Mux25~4_combout  & ((!\Add11~2COUT1_31 ) # (!\Mux29~4_combout ))))

	.clk(gnd),
	.dataa(\Mux25~4_combout ),
	.datab(\Mux29~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add11~2 ),
	.cin1(\Add11~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add11~7 ),
	.cout1(\Add11~7COUT1_33 ));
// synopsys translate_off
defparam \Add11~5 .cin0_used = "true";
defparam \Add11~5 .cin1_used = "true";
defparam \Add11~5 .lut_mask = "9617";
defparam \Add11~5 .operation_mode = "arithmetic";
defparam \Add11~5 .output_mode = "comb_only";
defparam \Add11~5 .register_cascade_mode = "off";
defparam \Add11~5 .sum_lutc_input = "cin";
defparam \Add11~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N7
stratix_lcell \Add11~10 (
// Equation(s):
// \Add11~10_combout  = \Mux28~4_combout  $ (\Mux24~4_combout  $ ((!\Add11~7 )))
// \Add11~12  = CARRY((\Mux28~4_combout  & ((\Mux24~4_combout ) # (!\Add11~7 ))) # (!\Mux28~4_combout  & (\Mux24~4_combout  & !\Add11~7 )))
// \Add11~12COUT1_35  = CARRY((\Mux28~4_combout  & ((\Mux24~4_combout ) # (!\Add11~7COUT1_33 ))) # (!\Mux28~4_combout  & (\Mux24~4_combout  & !\Add11~7COUT1_33 )))

	.clk(gnd),
	.dataa(\Mux28~4_combout ),
	.datab(\Mux24~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add11~7 ),
	.cin1(\Add11~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add11~12 ),
	.cout1(\Add11~12COUT1_35 ));
// synopsys translate_off
defparam \Add11~10 .cin0_used = "true";
defparam \Add11~10 .cin1_used = "true";
defparam \Add11~10 .lut_mask = "698e";
defparam \Add11~10 .operation_mode = "arithmetic";
defparam \Add11~10 .output_mode = "comb_only";
defparam \Add11~10 .register_cascade_mode = "off";
defparam \Add11~10 .sum_lutc_input = "cin";
defparam \Add11~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N8
stratix_lcell \Add11~15 (
// Equation(s):
// \Add11~15_combout  = \Mux27~4_combout  $ (\Mux23~4_combout  $ ((\Add11~12 )))
// \Add11~17  = CARRY((\Mux27~4_combout  & (!\Mux23~4_combout  & !\Add11~12 )) # (!\Mux27~4_combout  & ((!\Add11~12 ) # (!\Mux23~4_combout ))))
// \Add11~17COUT1_37  = CARRY((\Mux27~4_combout  & (!\Mux23~4_combout  & !\Add11~12COUT1_35 )) # (!\Mux27~4_combout  & ((!\Add11~12COUT1_35 ) # (!\Mux23~4_combout ))))

	.clk(gnd),
	.dataa(\Mux27~4_combout ),
	.datab(\Mux23~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add11~12 ),
	.cin1(\Add11~12COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add11~17 ),
	.cout1(\Add11~17COUT1_37 ));
// synopsys translate_off
defparam \Add11~15 .cin0_used = "true";
defparam \Add11~15 .cin1_used = "true";
defparam \Add11~15 .lut_mask = "9617";
defparam \Add11~15 .operation_mode = "arithmetic";
defparam \Add11~15 .output_mode = "comb_only";
defparam \Add11~15 .register_cascade_mode = "off";
defparam \Add11~15 .sum_lutc_input = "cin";
defparam \Add11~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y26_N1
stratix_lcell \Add4~0 (
// Equation(s):
// \Add4~0_combout  = \Mux14~4_combout  $ ((\Add11~0_combout ))
// \Add4~2  = CARRY((\Mux14~4_combout  & (\Add11~0_combout )))
// \Add4~2COUT1_36  = CARRY((\Mux14~4_combout  & (\Add11~0_combout )))

	.clk(gnd),
	.dataa(\Mux14~4_combout ),
	.datab(\Add11~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~2 ),
	.cout1(\Add4~2COUT1_36 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = "6688";
defparam \Add4~0 .operation_mode = "arithmetic";
defparam \Add4~0 .output_mode = "comb_only";
defparam \Add4~0 .register_cascade_mode = "off";
defparam \Add4~0 .sum_lutc_input = "datac";
defparam \Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y26_N2
stratix_lcell \Add4~5 (
// Equation(s):
// \Add4~5_combout  = \Add11~5_combout  $ (\Mux13~12_combout  $ ((\Add4~2 )))
// \Add4~7  = CARRY((\Add11~5_combout  & (!\Mux13~12_combout  & !\Add4~2 )) # (!\Add11~5_combout  & ((!\Add4~2 ) # (!\Mux13~12_combout ))))
// \Add4~7COUT1_38  = CARRY((\Add11~5_combout  & (!\Mux13~12_combout  & !\Add4~2COUT1_36 )) # (!\Add11~5_combout  & ((!\Add4~2COUT1_36 ) # (!\Mux13~12_combout ))))

	.clk(gnd),
	.dataa(\Add11~5_combout ),
	.datab(\Mux13~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~2 ),
	.cin1(\Add4~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~7 ),
	.cout1(\Add4~7COUT1_38 ));
// synopsys translate_off
defparam \Add4~5 .cin0_used = "true";
defparam \Add4~5 .cin1_used = "true";
defparam \Add4~5 .lut_mask = "9617";
defparam \Add4~5 .operation_mode = "arithmetic";
defparam \Add4~5 .output_mode = "comb_only";
defparam \Add4~5 .register_cascade_mode = "off";
defparam \Add4~5 .sum_lutc_input = "cin";
defparam \Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y26_N3
stratix_lcell \Add4~10 (
// Equation(s):
// \Add4~10_combout  = \Add11~10_combout  $ (\Mux12~12_combout  $ ((!\Add4~7 )))
// \Add4~12  = CARRY((\Add11~10_combout  & ((\Mux12~12_combout ) # (!\Add4~7 ))) # (!\Add11~10_combout  & (\Mux12~12_combout  & !\Add4~7 )))
// \Add4~12COUT1_40  = CARRY((\Add11~10_combout  & ((\Mux12~12_combout ) # (!\Add4~7COUT1_38 ))) # (!\Add11~10_combout  & (\Mux12~12_combout  & !\Add4~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Add11~10_combout ),
	.datab(\Mux12~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~7 ),
	.cin1(\Add4~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~12 ),
	.cout1(\Add4~12COUT1_40 ));
// synopsys translate_off
defparam \Add4~10 .cin0_used = "true";
defparam \Add4~10 .cin1_used = "true";
defparam \Add4~10 .lut_mask = "698e";
defparam \Add4~10 .operation_mode = "arithmetic";
defparam \Add4~10 .output_mode = "comb_only";
defparam \Add4~10 .register_cascade_mode = "off";
defparam \Add4~10 .sum_lutc_input = "cin";
defparam \Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y26_N4
stratix_lcell \Add4~15 (
// Equation(s):
// \Add4~15_combout  = \Add11~15_combout  $ (\Mux11~12_combout  $ ((\Add4~12 )))
// \Add4~17  = CARRY((\Add11~15_combout  & (!\Mux11~12_combout  & !\Add4~12COUT1_40 )) # (!\Add11~15_combout  & ((!\Add4~12COUT1_40 ) # (!\Mux11~12_combout ))))

	.clk(gnd),
	.dataa(\Add11~15_combout ),
	.datab(\Mux11~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~12 ),
	.cin1(\Add4~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~15_combout ),
	.regout(),
	.cout(\Add4~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~15 .cin0_used = "true";
defparam \Add4~15 .cin1_used = "true";
defparam \Add4~15 .lut_mask = "9617";
defparam \Add4~15 .operation_mode = "arithmetic";
defparam \Add4~15 .output_mode = "comb_only";
defparam \Add4~15 .register_cascade_mode = "off";
defparam \Add4~15 .sum_lutc_input = "cin";
defparam \Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y26_N5
stratix_lcell \Add4~20 (
// Equation(s):
// \Add4~20_combout  = \Add11~20_combout  $ ((((!\Add4~17 ))))
// \Add4~22  = CARRY((\Add11~20_combout  & ((!\Add4~17 ))))
// \Add4~22COUT1_42  = CARRY((\Add11~20_combout  & ((!\Add4~17 ))))

	.clk(gnd),
	.dataa(\Add11~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~22 ),
	.cout1(\Add4~22COUT1_42 ));
// synopsys translate_off
defparam \Add4~20 .cin_used = "true";
defparam \Add4~20 .lut_mask = "a50a";
defparam \Add4~20 .operation_mode = "arithmetic";
defparam \Add4~20 .output_mode = "comb_only";
defparam \Add4~20 .register_cascade_mode = "off";
defparam \Add4~20 .sum_lutc_input = "cin";
defparam \Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y26_N6
stratix_lcell \Add4~25 (
// Equation(s):
// \Add4~25_combout  = ((((!\Add4~17  & \Add4~22 ) # (\Add4~17  & \Add4~22COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(\Add4~22 ),
	.cin1(\Add4~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~25 .cin0_used = "true";
defparam \Add4~25 .cin1_used = "true";
defparam \Add4~25 .cin_used = "true";
defparam \Add4~25 .lut_mask = "f0f0";
defparam \Add4~25 .operation_mode = "normal";
defparam \Add4~25 .output_mode = "comb_only";
defparam \Add4~25 .register_cascade_mode = "off";
defparam \Add4~25 .sum_lutc_input = "cin";
defparam \Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y26_N1
stratix_lcell \Add5~0 (
// Equation(s):
// \Add5~0_combout  = \Add4~0_combout  $ ((\Mux18~12_combout ))
// \Add5~2  = CARRY((\Add4~0_combout  & (\Mux18~12_combout )))
// \Add5~2COUT1_36  = CARRY((\Add4~0_combout  & (\Mux18~12_combout )))

	.clk(gnd),
	.dataa(\Add4~0_combout ),
	.datab(\Mux18~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~2 ),
	.cout1(\Add5~2COUT1_36 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = "6688";
defparam \Add5~0 .operation_mode = "arithmetic";
defparam \Add5~0 .output_mode = "comb_only";
defparam \Add5~0 .register_cascade_mode = "off";
defparam \Add5~0 .sum_lutc_input = "datac";
defparam \Add5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y26_N2
stratix_lcell \Add5~5 (
// Equation(s):
// \Add5~5_combout  = \Mux17~4_combout  $ (\Add4~5_combout  $ ((\Add5~2 )))
// \Add5~7  = CARRY((\Mux17~4_combout  & (!\Add4~5_combout  & !\Add5~2 )) # (!\Mux17~4_combout  & ((!\Add5~2 ) # (!\Add4~5_combout ))))
// \Add5~7COUT1_38  = CARRY((\Mux17~4_combout  & (!\Add4~5_combout  & !\Add5~2COUT1_36 )) # (!\Mux17~4_combout  & ((!\Add5~2COUT1_36 ) # (!\Add4~5_combout ))))

	.clk(gnd),
	.dataa(\Mux17~4_combout ),
	.datab(\Add4~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~2 ),
	.cin1(\Add5~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~7 ),
	.cout1(\Add5~7COUT1_38 ));
// synopsys translate_off
defparam \Add5~5 .cin0_used = "true";
defparam \Add5~5 .cin1_used = "true";
defparam \Add5~5 .lut_mask = "9617";
defparam \Add5~5 .operation_mode = "arithmetic";
defparam \Add5~5 .output_mode = "comb_only";
defparam \Add5~5 .register_cascade_mode = "off";
defparam \Add5~5 .sum_lutc_input = "cin";
defparam \Add5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y26_N3
stratix_lcell \Add5~10 (
// Equation(s):
// \Add5~10_combout  = \Add4~10_combout  $ (\Mux16~4_combout  $ ((!\Add5~7 )))
// \Add5~12  = CARRY((\Add4~10_combout  & ((\Mux16~4_combout ) # (!\Add5~7 ))) # (!\Add4~10_combout  & (\Mux16~4_combout  & !\Add5~7 )))
// \Add5~12COUT1_40  = CARRY((\Add4~10_combout  & ((\Mux16~4_combout ) # (!\Add5~7COUT1_38 ))) # (!\Add4~10_combout  & (\Mux16~4_combout  & !\Add5~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Add4~10_combout ),
	.datab(\Mux16~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~7 ),
	.cin1(\Add5~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~12 ),
	.cout1(\Add5~12COUT1_40 ));
// synopsys translate_off
defparam \Add5~10 .cin0_used = "true";
defparam \Add5~10 .cin1_used = "true";
defparam \Add5~10 .lut_mask = "698e";
defparam \Add5~10 .operation_mode = "arithmetic";
defparam \Add5~10 .output_mode = "comb_only";
defparam \Add5~10 .register_cascade_mode = "off";
defparam \Add5~10 .sum_lutc_input = "cin";
defparam \Add5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y26_N4
stratix_lcell \Add5~15 (
// Equation(s):
// \Add5~15_combout  = \Add4~15_combout  $ (\Mux15~4_combout  $ ((\Add5~12 )))
// \Add5~17  = CARRY((\Add4~15_combout  & (!\Mux15~4_combout  & !\Add5~12COUT1_40 )) # (!\Add4~15_combout  & ((!\Add5~12COUT1_40 ) # (!\Mux15~4_combout ))))

	.clk(gnd),
	.dataa(\Add4~15_combout ),
	.datab(\Mux15~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~12 ),
	.cin1(\Add5~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~15_combout ),
	.regout(),
	.cout(\Add5~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~15 .cin0_used = "true";
defparam \Add5~15 .cin1_used = "true";
defparam \Add5~15 .lut_mask = "9617";
defparam \Add5~15 .operation_mode = "arithmetic";
defparam \Add5~15 .output_mode = "comb_only";
defparam \Add5~15 .register_cascade_mode = "off";
defparam \Add5~15 .sum_lutc_input = "cin";
defparam \Add5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y26_N5
stratix_lcell \Add5~20 (
// Equation(s):
// \Add5~20_combout  = \Add4~20_combout  $ ((((!\Add5~17 ))))
// \Add5~22  = CARRY((\Add4~20_combout  & ((!\Add5~17 ))))
// \Add5~22COUT1_42  = CARRY((\Add4~20_combout  & ((!\Add5~17 ))))

	.clk(gnd),
	.dataa(\Add4~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~22 ),
	.cout1(\Add5~22COUT1_42 ));
// synopsys translate_off
defparam \Add5~20 .cin_used = "true";
defparam \Add5~20 .lut_mask = "a50a";
defparam \Add5~20 .operation_mode = "arithmetic";
defparam \Add5~20 .output_mode = "comb_only";
defparam \Add5~20 .register_cascade_mode = "off";
defparam \Add5~20 .sum_lutc_input = "cin";
defparam \Add5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y26_N6
stratix_lcell \Add5~25 (
// Equation(s):
// \Add5~25_combout  = (\Add4~25_combout  $ (((!\Add5~17  & \Add5~22 ) # (\Add5~17  & \Add5~22COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add4~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~17 ),
	.cin0(\Add5~22 ),
	.cin1(\Add5~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~25 .cin0_used = "true";
defparam \Add5~25 .cin1_used = "true";
defparam \Add5~25 .cin_used = "true";
defparam \Add5~25 .lut_mask = "3c3c";
defparam \Add5~25 .operation_mode = "normal";
defparam \Add5~25 .output_mode = "comb_only";
defparam \Add5~25 .register_cascade_mode = "off";
defparam \Add5~25 .sum_lutc_input = "cin";
defparam \Add5~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y26_N0
stratix_lcell \Mux48~6 (
// Equation(s):
// \Mux48~6_combout  = (count4[1] & (count4[0])) # (!count4[1] & ((count4[0] & ((\Mux48~3 ))) # (!count4[0] & (\Mux48~5 ))))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(count4[0]),
	.datac(\Mux48~5 ),
	.datad(\Mux48~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux48~6 .lut_mask = "dc98";
defparam \Mux48~6 .operation_mode = "normal";
defparam \Mux48~6 .output_mode = "comb_only";
defparam \Mux48~6 .register_cascade_mode = "off";
defparam \Mux48~6 .sum_lutc_input = "datac";
defparam \Mux48~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y26_N5
stratix_lcell \Mux48~9 (
// Equation(s):
// \Mux48~9_combout  = (count4[1] & ((\Mux48~6_combout  & ((\Mux48~8 ))) # (!\Mux48~6_combout  & (\Mux48~1 )))) # (!count4[1] & (((\Mux48~6_combout ))))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(\Mux48~1 ),
	.datac(\Mux48~8 ),
	.datad(\Mux48~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux48~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux48~9 .lut_mask = "f588";
defparam \Mux48~9 .operation_mode = "normal";
defparam \Mux48~9 .output_mode = "comb_only";
defparam \Mux48~9 .register_cascade_mode = "off";
defparam \Mux48~9 .sum_lutc_input = "datac";
defparam \Mux48~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N7
stratix_lcell \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = (count4[1] & ((\Mux49~0  & ((\data[8][5]~regout ))) # (!\Mux49~0  & (\data[4][5]~regout )))) # (!count4[1] & (((\Mux49~0 ))))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(\data[4][5]~regout ),
	.datac(\Mux49~0 ),
	.datad(\data[8][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux49~1 .lut_mask = "f858";
defparam \Mux49~1 .operation_mode = "normal";
defparam \Mux49~1 .output_mode = "comb_only";
defparam \Mux49~1 .register_cascade_mode = "off";
defparam \Mux49~1 .sum_lutc_input = "datac";
defparam \Mux49~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N7
stratix_lcell \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = (\Mux49~2  & (((\data[15][5]~regout )) # (!count4[1]))) # (!\Mux49~2  & (count4[1] & (\data[11][5]~regout )))

	.clk(gnd),
	.dataa(\Mux49~2 ),
	.datab(count4[1]),
	.datac(\data[11][5]~regout ),
	.datad(\data[15][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux49~3 .lut_mask = "ea62";
defparam \Mux49~3 .operation_mode = "normal";
defparam \Mux49~3 .output_mode = "comb_only";
defparam \Mux49~3 .register_cascade_mode = "off";
defparam \Mux49~3 .sum_lutc_input = "datac";
defparam \Mux49~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N4
stratix_lcell \Mux49~6 (
// Equation(s):
// \Mux49~6_combout  = (count4[3] & (((\Mux49~3_combout ) # (count4[0])))) # (!count4[3] & (\Mux49~5  & ((!count4[0]))))

	.clk(gnd),
	.dataa(\Mux49~5 ),
	.datab(\Mux49~3_combout ),
	.datac(count4[3]),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux49~6 .lut_mask = "f0ca";
defparam \Mux49~6 .operation_mode = "normal";
defparam \Mux49~6 .output_mode = "comb_only";
defparam \Mux49~6 .register_cascade_mode = "off";
defparam \Mux49~6 .sum_lutc_input = "datac";
defparam \Mux49~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N3
stratix_lcell \Mux49~9 (
// Equation(s):
// \Mux49~9_combout  = (count4[0] & ((\Mux49~6_combout  & ((\Mux49~8 ))) # (!\Mux49~6_combout  & (\Mux49~1_combout )))) # (!count4[0] & (((\Mux49~6_combout ))))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(\Mux49~1_combout ),
	.datac(\Mux49~6_combout ),
	.datad(\Mux49~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux49~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux49~9 .lut_mask = "f858";
defparam \Mux49~9 .operation_mode = "normal";
defparam \Mux49~9 .output_mode = "comb_only";
defparam \Mux49~9 .register_cascade_mode = "off";
defparam \Mux49~9 .sum_lutc_input = "datac";
defparam \Mux49~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N8
stratix_lcell \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = (count4[1] & ((\Mux50~2  & ((\data[12][4]~regout ))) # (!\Mux50~2  & (\data[4][4]~regout )))) # (!count4[1] & (((\Mux50~2 ))))

	.clk(gnd),
	.dataa(\data[4][4]~regout ),
	.datab(count4[1]),
	.datac(\Mux50~2 ),
	.datad(\data[12][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux50~3 .lut_mask = "f838";
defparam \Mux50~3 .operation_mode = "normal";
defparam \Mux50~3 .output_mode = "comb_only";
defparam \Mux50~3 .register_cascade_mode = "off";
defparam \Mux50~3 .sum_lutc_input = "datac";
defparam \Mux50~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N6
stratix_lcell \Mux50~5 (
// Equation(s):
// \Mux50~5_combout  = (\Mux50~4  & (((\data[11][4]~regout )) # (!count4[1]))) # (!\Mux50~4  & (count4[1] & ((\data[3][4]~regout ))))

	.clk(gnd),
	.dataa(\Mux50~4 ),
	.datab(count4[1]),
	.datac(\data[11][4]~regout ),
	.datad(\data[3][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux50~5 .lut_mask = "e6a2";
defparam \Mux50~5 .operation_mode = "normal";
defparam \Mux50~5 .output_mode = "comb_only";
defparam \Mux50~5 .register_cascade_mode = "off";
defparam \Mux50~5 .sum_lutc_input = "datac";
defparam \Mux50~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N5
stratix_lcell \Mux50~6 (
// Equation(s):
// \Mux50~6_combout  = (count4[0] & ((\Mux50~3_combout ) # ((count4[2])))) # (!count4[0] & (((!count4[2] & \Mux50~5_combout ))))

	.clk(gnd),
	.dataa(\Mux50~3_combout ),
	.datab(count4[0]),
	.datac(count4[2]),
	.datad(\Mux50~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux50~6 .lut_mask = "cbc8";
defparam \Mux50~6 .operation_mode = "normal";
defparam \Mux50~6 .output_mode = "comb_only";
defparam \Mux50~6 .register_cascade_mode = "off";
defparam \Mux50~6 .sum_lutc_input = "datac";
defparam \Mux50~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N1
stratix_lcell \Mux50~9 (
// Equation(s):
// \Mux50~9_combout  = (\Mux50~6_combout  & (((\Mux50~8 ) # (!count4[2])))) # (!\Mux50~6_combout  & (\Mux50~1  & (count4[2])))

	.clk(gnd),
	.dataa(\Mux50~1 ),
	.datab(\Mux50~6_combout ),
	.datac(count4[2]),
	.datad(\Mux50~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux50~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux50~9 .lut_mask = "ec2c";
defparam \Mux50~9 .operation_mode = "normal";
defparam \Mux50~9 .output_mode = "comb_only";
defparam \Mux50~9 .register_cascade_mode = "off";
defparam \Mux50~9 .sum_lutc_input = "datac";
defparam \Mux50~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N7
stratix_lcell \data[21][3] (
// Equation(s):
// \Mux7~4  = (count4[2] & (((data[21][3]) # (count4[1])))) # (!count4[2] & (\data[17][3]~regout  & ((!count4[1]))))
// \data[21][3]~regout  = DFFEAS(\Mux7~4 , GLOBAL(\clk~combout ), VCC, , \data[21][3]~52_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[17][3]~regout ),
	.datac(\data~25 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[21][3]~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~4 ),
	.regout(\data[21][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][3] .lut_mask = "aae4";
defparam \data[21][3] .operation_mode = "normal";
defparam \data[21][3] .output_mode = "reg_and_comb";
defparam \data[21][3] .register_cascade_mode = "off";
defparam \data[21][3] .sum_lutc_input = "qfbk";
defparam \data[21][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y23_N6
stratix_lcell \data[24][3] (
// Equation(s):
// \data[24][3]~regout  = DFFEAS((((\data~25 ))), GLOBAL(\clk~combout ), VCC, , \data[24][4]~50_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[24][4]~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[24][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][3] .lut_mask = "ff00";
defparam \data[24][3] .operation_mode = "normal";
defparam \data[24][3] .output_mode = "reg_only";
defparam \data[24][3] .register_cascade_mode = "off";
defparam \data[24][3] .sum_lutc_input = "datac";
defparam \data[24][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N9
stratix_lcell \data[22][3] (
// Equation(s):
// \Mux7~2  = (count4[2] & (((data[22][3]) # (count4[1])))) # (!count4[2] & (\data[18][3]~regout  & ((!count4[1]))))
// \data[22][3]~regout  = DFFEAS(\Mux7~2 , GLOBAL(\clk~combout ), VCC, , \data[22][6]~48_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[18][3]~regout ),
	.datac(\data~25 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[22][6]~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~2 ),
	.regout(\data[22][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][3] .lut_mask = "aae4";
defparam \data[22][3] .operation_mode = "normal";
defparam \data[22][3] .output_mode = "reg_and_comb";
defparam \data[22][3] .register_cascade_mode = "off";
defparam \data[22][3] .sum_lutc_input = "qfbk";
defparam \data[22][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y23_N7
stratix_lcell \data[23][3] (
// Equation(s):
// \Mux0~12  = ((count4[0] & ((data[23][3]))) # (!count4[0] & (\data[22][3]~regout )))
// \data[23][3]~regout  = DFFEAS(\Mux0~12 , GLOBAL(\clk~combout ), VCC, , \data[23][7]~54_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[22][3]~regout ),
	.datac(\data~25 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[23][7]~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~12 ),
	.regout(\data[23][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][3] .lut_mask = "f0cc";
defparam \data[23][3] .operation_mode = "normal";
defparam \data[23][3] .output_mode = "reg_and_comb";
defparam \data[23][3] .register_cascade_mode = "off";
defparam \data[23][3] .sum_lutc_input = "qfbk";
defparam \data[23][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y23_N5
stratix_lcell \data[19][3] (
// Equation(s):
// \Mux7~5  = (\Mux7~4  & ((\data[23][3]~regout ) # ((!count4[1])))) # (!\Mux7~4  & (((data[19][3] & count4[1]))))
// \data[19][3]~regout  = DFFEAS(\Mux7~5 , GLOBAL(\clk~combout ), VCC, , \data[19][5]~51_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[23][3]~regout ),
	.datab(\Mux7~4 ),
	.datac(\data~25 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[19][5]~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~5 ),
	.regout(\data[19][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][3] .lut_mask = "b8cc";
defparam \data[19][3] .operation_mode = "normal";
defparam \data[19][3] .output_mode = "reg_and_comb";
defparam \data[19][3] .register_cascade_mode = "off";
defparam \data[19][3] .sum_lutc_input = "qfbk";
defparam \data[19][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y25_N1
stratix_lcell \data[18][3] (
// Equation(s):
// \Mux0~14  = ((count4[0] & (\data[19][3]~regout )) # (!count4[0] & ((data[18][3]))))
// \data[18][3]~regout  = DFFEAS(\Mux0~14 , GLOBAL(\clk~combout ), VCC, , \data[18][4]~49_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[19][3]~regout ),
	.datab(vcc),
	.datac(\data~25 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[18][4]~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~14 ),
	.regout(\data[18][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][3] .lut_mask = "aaf0";
defparam \data[18][3] .operation_mode = "normal";
defparam \data[18][3] .output_mode = "reg_and_comb";
defparam \data[18][3] .register_cascade_mode = "off";
defparam \data[18][3] .sum_lutc_input = "qfbk";
defparam \data[18][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y22_N7
stratix_lcell \data[20][3] (
// Equation(s):
// \Mux7~3  = (\Mux7~2  & ((\data[24][3]~regout ) # ((!count4[1])))) # (!\Mux7~2  & (((data[20][3] & count4[1]))))
// \data[20][3]~regout  = DFFEAS(\Mux7~3 , GLOBAL(\clk~combout ), VCC, , \data[20][6]~47_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[24][3]~regout ),
	.datab(\Mux7~2 ),
	.datac(\data~25 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[20][6]~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~3 ),
	.regout(\data[20][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][3] .lut_mask = "b8cc";
defparam \data[20][3] .operation_mode = "normal";
defparam \data[20][3] .output_mode = "reg_and_comb";
defparam \data[20][3] .register_cascade_mode = "off";
defparam \data[20][3] .sum_lutc_input = "qfbk";
defparam \data[20][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y22_N2
stratix_lcell \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = ((count4[0] & (\data[21][3]~regout )) # (!count4[0] & ((\data[20][3]~regout ))))

	.clk(gnd),
	.dataa(\data[21][3]~regout ),
	.datab(vcc),
	.datac(\data[20][3]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = "aaf0";
defparam \Mux0~9 .operation_mode = "normal";
defparam \Mux0~9 .output_mode = "comb_only";
defparam \Mux0~9 .register_cascade_mode = "off";
defparam \Mux0~9 .sum_lutc_input = "datac";
defparam \Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N5
stratix_lcell \data[25][3] (
// Equation(s):
// \Mux0~8  = ((count4[0] & ((data[25][3]))) # (!count4[0] & (\data[24][3]~regout )))
// \data[25][3]~regout  = DFFEAS(\Mux0~8 , GLOBAL(\clk~combout ), VCC, , \data[25][3]~46_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data[24][3]~regout ),
	.datac(\data~25 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[25][3]~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~8 ),
	.regout(\data[25][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][3] .lut_mask = "f0cc";
defparam \data[25][3] .operation_mode = "normal";
defparam \data[25][3] .output_mode = "reg_and_comb";
defparam \data[25][3] .register_cascade_mode = "off";
defparam \data[25][3] .sum_lutc_input = "qfbk";
defparam \data[25][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y23_N6
stratix_lcell \data[29][3] (
// Equation(s):
// \Mux7~0  = (count4[2] & (((data[29][3]) # (count4[1])))) # (!count4[2] & (\data[25][3]~regout  & ((!count4[1]))))
// \data[29][3]~regout  = DFFEAS(\Mux7~0 , GLOBAL(\clk~combout ), VCC, , \data[29][2]~45_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[25][3]~regout ),
	.datab(count4[2]),
	.datac(\data~25 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[29][2]~45_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~0 ),
	.regout(\data[29][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][3] .lut_mask = "cce2";
defparam \data[29][3] .operation_mode = "normal";
defparam \data[29][3] .output_mode = "reg_and_comb";
defparam \data[29][3] .register_cascade_mode = "off";
defparam \data[29][3] .sum_lutc_input = "qfbk";
defparam \data[29][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y23_N5
stratix_lcell \data[27][3] (
// Equation(s):
// \Mux7~1  = (\Mux7~0  & ((\data[31][3]~regout ) # ((!count4[1])))) # (!\Mux7~0  & (((data[27][3] & count4[1]))))
// \data[27][3]~regout  = DFFEAS(\Mux7~1 , GLOBAL(\clk~combout ), VCC, , \data[27][5]~44_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[31][3]~regout ),
	.datab(\Mux7~0 ),
	.datac(\data~25 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[27][5]~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~1 ),
	.regout(\data[27][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][3] .lut_mask = "b8cc";
defparam \data[27][3] .operation_mode = "normal";
defparam \data[27][3] .output_mode = "reg_and_comb";
defparam \data[27][3] .register_cascade_mode = "off";
defparam \data[27][3] .sum_lutc_input = "qfbk";
defparam \data[27][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y25_N9
stratix_lcell \data[26][3] (
// Equation(s):
// \Mux0~13  = ((count4[0] & (\data[27][3]~regout )) # (!count4[0] & ((data[26][3]))))
// \data[26][3]~regout  = DFFEAS(\Mux0~13 , GLOBAL(\clk~combout ), VCC, , \data[26][5]~57_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[27][3]~regout ),
	.datab(vcc),
	.datac(\data~25 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[26][5]~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~13 ),
	.regout(\data[26][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][3] .lut_mask = "aaf0";
defparam \data[26][3] .operation_mode = "normal";
defparam \data[26][3] .output_mode = "reg_and_comb";
defparam \data[26][3] .register_cascade_mode = "off";
defparam \data[26][3] .sum_lutc_input = "qfbk";
defparam \data[26][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y23_N7
stratix_lcell \data[30][3] (
// Equation(s):
// \Mux7~7  = (count4[2] & (((data[30][3]) # (count4[1])))) # (!count4[2] & (\data[26][3]~regout  & ((!count4[1]))))
// \data[30][3]~regout  = DFFEAS(\Mux7~7 , GLOBAL(\clk~combout ), VCC, , \data[30][7]~56_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[26][3]~regout ),
	.datab(count4[2]),
	.datac(\data~25 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[30][7]~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~7 ),
	.regout(\data[30][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][3] .lut_mask = "cce2";
defparam \data[30][3] .operation_mode = "normal";
defparam \data[30][3] .output_mode = "reg_and_comb";
defparam \data[30][3] .register_cascade_mode = "off";
defparam \data[30][3] .sum_lutc_input = "qfbk";
defparam \data[30][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y23_N4
stratix_lcell \data[28][3] (
// Equation(s):
// \Mux7~8  = (\Mux7~7  & (((\data[0][3]~regout )) # (!count4[1]))) # (!\Mux7~7  & (count4[1] & (data[28][3])))
// \data[28][3]~regout  = DFFEAS(\Mux7~8 , GLOBAL(\clk~combout ), VCC, , \data[28][2]~55_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux7~7 ),
	.datab(count4[1]),
	.datac(\data~25 ),
	.datad(\data[0][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[28][2]~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~8 ),
	.regout(\data[28][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][3] .lut_mask = "ea62";
defparam \data[28][3] .operation_mode = "normal";
defparam \data[28][3] .output_mode = "reg_and_comb";
defparam \data[28][3] .register_cascade_mode = "off";
defparam \data[28][3] .sum_lutc_input = "qfbk";
defparam \data[28][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y22_N5
stratix_lcell \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = ((count4[0] & (\data[29][3]~regout )) # (!count4[0] & ((\data[28][3]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[29][3]~regout ),
	.datac(\data[28][3]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~11 .lut_mask = "ccf0";
defparam \Mux0~11 .operation_mode = "normal";
defparam \Mux0~11 .output_mode = "comb_only";
defparam \Mux0~11 .register_cascade_mode = "off";
defparam \Mux0~11 .sum_lutc_input = "datac";
defparam \Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N0
stratix_lcell \Mux0~18 (
// Equation(s):
// \Mux0~18_combout  = (count4[2] & (count4[3])) # (!count4[2] & ((count4[3] & (\Mux0~8 )) # (!count4[3] & ((\Mux0~10 )))))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(count4[3]),
	.datac(\Mux0~8 ),
	.datad(\Mux0~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~18 .lut_mask = "d9c8";
defparam \Mux0~18 .operation_mode = "normal";
defparam \Mux0~18 .output_mode = "comb_only";
defparam \Mux0~18 .register_cascade_mode = "off";
defparam \Mux0~18 .sum_lutc_input = "datac";
defparam \Mux0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N6
stratix_lcell \Mux0~19 (
// Equation(s):
// \Mux0~19_combout  = (count4[2] & ((\Mux0~18_combout  & ((\Mux0~11_combout ))) # (!\Mux0~18_combout  & (\Mux0~9_combout )))) # (!count4[2] & (((\Mux0~18_combout ))))

	.clk(gnd),
	.dataa(\Mux0~9_combout ),
	.datab(\Mux0~11_combout ),
	.datac(count4[2]),
	.datad(\Mux0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~19 .lut_mask = "cfa0";
defparam \Mux0~19 .operation_mode = "normal";
defparam \Mux0~19 .output_mode = "comb_only";
defparam \Mux0~19 .register_cascade_mode = "off";
defparam \Mux0~19 .sum_lutc_input = "datac";
defparam \Mux0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N6
stratix_lcell \Mux0~15 (
// Equation(s):
// \Mux0~15_combout  = ((count4[0] & ((\data[31][3]~regout ))) # (!count4[0] & (\data[30][3]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[30][3]~regout ),
	.datac(\data[31][3]~regout ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~15 .lut_mask = "f0cc";
defparam \Mux0~15 .operation_mode = "normal";
defparam \Mux0~15 .output_mode = "comb_only";
defparam \Mux0~15 .register_cascade_mode = "off";
defparam \Mux0~15 .sum_lutc_input = "datac";
defparam \Mux0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N9
stratix_lcell \Mux0~16 (
// Equation(s):
// \Mux0~16_combout  = (count4[2] & (((count4[3])))) # (!count4[2] & ((count4[3] & (\Mux0~13 )) # (!count4[3] & ((\Mux0~14 )))))

	.clk(gnd),
	.dataa(\Mux0~13 ),
	.datab(\Mux0~14 ),
	.datac(count4[2]),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~16 .lut_mask = "fa0c";
defparam \Mux0~16 .operation_mode = "normal";
defparam \Mux0~16 .output_mode = "comb_only";
defparam \Mux0~16 .register_cascade_mode = "off";
defparam \Mux0~16 .sum_lutc_input = "datac";
defparam \Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N3
stratix_lcell \Mux0~17 (
// Equation(s):
// \Mux0~17_combout  = (count4[2] & ((\Mux0~16_combout  & ((\Mux0~15_combout ))) # (!\Mux0~16_combout  & (\Mux0~12 )))) # (!count4[2] & (((\Mux0~16_combout ))))

	.clk(gnd),
	.dataa(\Mux0~12 ),
	.datab(\Mux0~15_combout ),
	.datac(count4[2]),
	.datad(\Mux0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~17 .lut_mask = "cfa0";
defparam \Mux0~17 .operation_mode = "normal";
defparam \Mux0~17 .output_mode = "comb_only";
defparam \Mux0~17 .register_cascade_mode = "off";
defparam \Mux0~17 .sum_lutc_input = "datac";
defparam \Mux0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N3
stratix_lcell \Mux0~20 (
// Equation(s):
// \Mux0~20_combout  = ((count4[1] & ((\Mux0~17_combout ))) # (!count4[1] & (\Mux0~19_combout )))

	.clk(gnd),
	.dataa(\Mux0~19_combout ),
	.datab(\Mux0~17_combout ),
	.datac(vcc),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~20 .lut_mask = "ccaa";
defparam \Mux0~20 .operation_mode = "normal";
defparam \Mux0~20 .output_mode = "comb_only";
defparam \Mux0~20 .register_cascade_mode = "off";
defparam \Mux0~20 .sum_lutc_input = "datac";
defparam \Mux0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y24_N1
stratix_lcell \Add6~0 (
// Equation(s):
// \Add6~0_combout  = \Mux51~9_combout  $ ((\Mux0~20_combout ))
// \Add6~2  = CARRY((\Mux51~9_combout  & (\Mux0~20_combout )))
// \Add6~2COUT1_36  = CARRY((\Mux51~9_combout  & (\Mux0~20_combout )))

	.clk(gnd),
	.dataa(\Mux51~9_combout ),
	.datab(\Mux0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~2 ),
	.cout1(\Add6~2COUT1_36 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = "6688";
defparam \Add6~0 .operation_mode = "arithmetic";
defparam \Add6~0 .output_mode = "comb_only";
defparam \Add6~0 .register_cascade_mode = "off";
defparam \Add6~0 .sum_lutc_input = "datac";
defparam \Add6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y24_N2
stratix_lcell \Add6~5 (
// Equation(s):
// \Add6~5_combout  = \Mux22~20_combout  $ (\Mux50~9_combout  $ ((\Add6~2 )))
// \Add6~7  = CARRY((\Mux22~20_combout  & (!\Mux50~9_combout  & !\Add6~2 )) # (!\Mux22~20_combout  & ((!\Add6~2 ) # (!\Mux50~9_combout ))))
// \Add6~7COUT1_38  = CARRY((\Mux22~20_combout  & (!\Mux50~9_combout  & !\Add6~2COUT1_36 )) # (!\Mux22~20_combout  & ((!\Add6~2COUT1_36 ) # (!\Mux50~9_combout ))))

	.clk(gnd),
	.dataa(\Mux22~20_combout ),
	.datab(\Mux50~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add6~2 ),
	.cin1(\Add6~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~7 ),
	.cout1(\Add6~7COUT1_38 ));
// synopsys translate_off
defparam \Add6~5 .cin0_used = "true";
defparam \Add6~5 .cin1_used = "true";
defparam \Add6~5 .lut_mask = "9617";
defparam \Add6~5 .operation_mode = "arithmetic";
defparam \Add6~5 .output_mode = "comb_only";
defparam \Add6~5 .register_cascade_mode = "off";
defparam \Add6~5 .sum_lutc_input = "cin";
defparam \Add6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y24_N3
stratix_lcell \Add6~10 (
// Equation(s):
// \Add6~10_combout  = \Mux49~9_combout  $ (\Mux21~20_combout  $ ((!\Add6~7 )))
// \Add6~12  = CARRY((\Mux49~9_combout  & ((\Mux21~20_combout ) # (!\Add6~7 ))) # (!\Mux49~9_combout  & (\Mux21~20_combout  & !\Add6~7 )))
// \Add6~12COUT1_40  = CARRY((\Mux49~9_combout  & ((\Mux21~20_combout ) # (!\Add6~7COUT1_38 ))) # (!\Mux49~9_combout  & (\Mux21~20_combout  & !\Add6~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Mux49~9_combout ),
	.datab(\Mux21~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add6~7 ),
	.cin1(\Add6~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~12 ),
	.cout1(\Add6~12COUT1_40 ));
// synopsys translate_off
defparam \Add6~10 .cin0_used = "true";
defparam \Add6~10 .cin1_used = "true";
defparam \Add6~10 .lut_mask = "698e";
defparam \Add6~10 .operation_mode = "arithmetic";
defparam \Add6~10 .output_mode = "comb_only";
defparam \Add6~10 .register_cascade_mode = "off";
defparam \Add6~10 .sum_lutc_input = "cin";
defparam \Add6~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y24_N4
stratix_lcell \Add6~15 (
// Equation(s):
// \Add6~15_combout  = \Mux20~20_combout  $ (\Mux48~9_combout  $ ((\Add6~12 )))
// \Add6~17  = CARRY((\Mux20~20_combout  & (!\Mux48~9_combout  & !\Add6~12COUT1_40 )) # (!\Mux20~20_combout  & ((!\Add6~12COUT1_40 ) # (!\Mux48~9_combout ))))

	.clk(gnd),
	.dataa(\Mux20~20_combout ),
	.datab(\Mux48~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add6~12 ),
	.cin1(\Add6~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~15_combout ),
	.regout(),
	.cout(\Add6~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add6~15 .cin0_used = "true";
defparam \Add6~15 .cin1_used = "true";
defparam \Add6~15 .lut_mask = "9617";
defparam \Add6~15 .operation_mode = "arithmetic";
defparam \Add6~15 .output_mode = "comb_only";
defparam \Add6~15 .register_cascade_mode = "off";
defparam \Add6~15 .sum_lutc_input = "cin";
defparam \Add6~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N7
stratix_lcell \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = (count4[1] & ((\Mux47~2  & ((\data[15][7]~regout ))) # (!\Mux47~2  & (\data[7][7]~regout )))) # (!count4[1] & (\Mux47~2 ))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(\Mux47~2 ),
	.datac(\data[7][7]~regout ),
	.datad(\data[15][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux47~3 .lut_mask = "ec64";
defparam \Mux47~3 .operation_mode = "normal";
defparam \Mux47~3 .output_mode = "comb_only";
defparam \Mux47~3 .register_cascade_mode = "off";
defparam \Mux47~3 .sum_lutc_input = "datac";
defparam \Mux47~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y22_N8
stratix_lcell \Mux47~6 (
// Equation(s):
// \Mux47~6_combout  = (count4[2] & (((count4[0]) # (\Mux47~3_combout )))) # (!count4[2] & (\Mux47~5  & (!count4[0])))

	.clk(gnd),
	.dataa(count4[2]),
	.datab(\Mux47~5 ),
	.datac(count4[0]),
	.datad(\Mux47~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux47~6 .lut_mask = "aea4";
defparam \Mux47~6 .operation_mode = "normal";
defparam \Mux47~6 .output_mode = "comb_only";
defparam \Mux47~6 .register_cascade_mode = "off";
defparam \Mux47~6 .sum_lutc_input = "datac";
defparam \Mux47~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N4
stratix_lcell \Mux47~8 (
// Equation(s):
// \Mux47~8_combout  = (count4[1] & ((\Mux47~7  & (\data[0][7]~regout )) # (!\Mux47~7  & ((\data[8][7]~regout ))))) # (!count4[1] & (\Mux47~7 ))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(\Mux47~7 ),
	.datac(\data[0][7]~regout ),
	.datad(\data[8][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux47~8 .lut_mask = "e6c4";
defparam \Mux47~8 .operation_mode = "normal";
defparam \Mux47~8 .output_mode = "comb_only";
defparam \Mux47~8 .register_cascade_mode = "off";
defparam \Mux47~8 .sum_lutc_input = "datac";
defparam \Mux47~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N5
stratix_lcell \Mux47~9 (
// Equation(s):
// \Mux47~9_combout  = (count4[0] & ((\Mux47~6_combout  & (\Mux47~8_combout )) # (!\Mux47~6_combout  & ((\Mux47~1 ))))) # (!count4[0] & (\Mux47~6_combout ))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(\Mux47~6_combout ),
	.datac(\Mux47~8_combout ),
	.datad(\Mux47~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux47~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux47~9 .lut_mask = "e6c4";
defparam \Mux47~9 .operation_mode = "normal";
defparam \Mux47~9 .output_mode = "comb_only";
defparam \Mux47~9 .register_cascade_mode = "off";
defparam \Mux47~9 .sum_lutc_input = "datac";
defparam \Mux47~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y24_N5
stratix_lcell \Add6~20 (
// Equation(s):
// \Add6~20_combout  = \Mux19~20_combout  $ (\Mux47~9_combout  $ ((!\Add6~17 )))
// \Add6~22  = CARRY((\Mux19~20_combout  & ((\Mux47~9_combout ) # (!\Add6~17 ))) # (!\Mux19~20_combout  & (\Mux47~9_combout  & !\Add6~17 )))
// \Add6~22COUT1_42  = CARRY((\Mux19~20_combout  & ((\Mux47~9_combout ) # (!\Add6~17 ))) # (!\Mux19~20_combout  & (\Mux47~9_combout  & !\Add6~17 )))

	.clk(gnd),
	.dataa(\Mux19~20_combout ),
	.datab(\Mux47~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add6~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~22 ),
	.cout1(\Add6~22COUT1_42 ));
// synopsys translate_off
defparam \Add6~20 .cin_used = "true";
defparam \Add6~20 .lut_mask = "698e";
defparam \Add6~20 .operation_mode = "arithmetic";
defparam \Add6~20 .output_mode = "comb_only";
defparam \Add6~20 .register_cascade_mode = "off";
defparam \Add6~20 .sum_lutc_input = "cin";
defparam \Add6~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y24_N6
stratix_lcell \Add6~25 (
// Equation(s):
// \Add6~25_combout  = ((((!\Add6~17  & \Add6~22 ) # (\Add6~17  & \Add6~22COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add6~17 ),
	.cin0(\Add6~22 ),
	.cin1(\Add6~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add6~25 .cin0_used = "true";
defparam \Add6~25 .cin1_used = "true";
defparam \Add6~25 .cin_used = "true";
defparam \Add6~25 .lut_mask = "f0f0";
defparam \Add6~25 .operation_mode = "normal";
defparam \Add6~25 .output_mode = "comb_only";
defparam \Add6~25 .register_cascade_mode = "off";
defparam \Add6~25 .sum_lutc_input = "cin";
defparam \Add6~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N1
stratix_lcell \Add7~0 (
// Equation(s):
// \Add7~0_combout  = \Add6~0_combout  $ ((\Add5~0_combout ))
// \Add7~2  = CARRY((\Add6~0_combout  & (\Add5~0_combout )))
// \Add7~2COUT1_42  = CARRY((\Add6~0_combout  & (\Add5~0_combout )))

	.clk(gnd),
	.dataa(\Add6~0_combout ),
	.datab(\Add5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~2 ),
	.cout1(\Add7~2COUT1_42 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = "6688";
defparam \Add7~0 .operation_mode = "arithmetic";
defparam \Add7~0 .output_mode = "comb_only";
defparam \Add7~0 .register_cascade_mode = "off";
defparam \Add7~0 .sum_lutc_input = "datac";
defparam \Add7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N2
stratix_lcell \Add7~5 (
// Equation(s):
// \Add7~5_combout  = \Add5~5_combout  $ (\Add6~5_combout  $ ((\Add7~2 )))
// \Add7~7  = CARRY((\Add5~5_combout  & (!\Add6~5_combout  & !\Add7~2 )) # (!\Add5~5_combout  & ((!\Add7~2 ) # (!\Add6~5_combout ))))
// \Add7~7COUT1_44  = CARRY((\Add5~5_combout  & (!\Add6~5_combout  & !\Add7~2COUT1_42 )) # (!\Add5~5_combout  & ((!\Add7~2COUT1_42 ) # (!\Add6~5_combout ))))

	.clk(gnd),
	.dataa(\Add5~5_combout ),
	.datab(\Add6~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~2 ),
	.cin1(\Add7~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~7 ),
	.cout1(\Add7~7COUT1_44 ));
// synopsys translate_off
defparam \Add7~5 .cin0_used = "true";
defparam \Add7~5 .cin1_used = "true";
defparam \Add7~5 .lut_mask = "9617";
defparam \Add7~5 .operation_mode = "arithmetic";
defparam \Add7~5 .output_mode = "comb_only";
defparam \Add7~5 .register_cascade_mode = "off";
defparam \Add7~5 .sum_lutc_input = "cin";
defparam \Add7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N3
stratix_lcell \Add7~10 (
// Equation(s):
// \Add7~10_combout  = \Add6~10_combout  $ (\Add5~10_combout  $ ((!\Add7~7 )))
// \Add7~12  = CARRY((\Add6~10_combout  & ((\Add5~10_combout ) # (!\Add7~7 ))) # (!\Add6~10_combout  & (\Add5~10_combout  & !\Add7~7 )))
// \Add7~12COUT1_46  = CARRY((\Add6~10_combout  & ((\Add5~10_combout ) # (!\Add7~7COUT1_44 ))) # (!\Add6~10_combout  & (\Add5~10_combout  & !\Add7~7COUT1_44 )))

	.clk(gnd),
	.dataa(\Add6~10_combout ),
	.datab(\Add5~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~7 ),
	.cin1(\Add7~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~12 ),
	.cout1(\Add7~12COUT1_46 ));
// synopsys translate_off
defparam \Add7~10 .cin0_used = "true";
defparam \Add7~10 .cin1_used = "true";
defparam \Add7~10 .lut_mask = "698e";
defparam \Add7~10 .operation_mode = "arithmetic";
defparam \Add7~10 .output_mode = "comb_only";
defparam \Add7~10 .register_cascade_mode = "off";
defparam \Add7~10 .sum_lutc_input = "cin";
defparam \Add7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N4
stratix_lcell \Add7~15 (
// Equation(s):
// \Add7~15_combout  = \Add6~15_combout  $ (\Add5~15_combout  $ ((\Add7~12 )))
// \Add7~17  = CARRY((\Add6~15_combout  & (!\Add5~15_combout  & !\Add7~12COUT1_46 )) # (!\Add6~15_combout  & ((!\Add7~12COUT1_46 ) # (!\Add5~15_combout ))))

	.clk(gnd),
	.dataa(\Add6~15_combout ),
	.datab(\Add5~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~12 ),
	.cin1(\Add7~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~15_combout ),
	.regout(),
	.cout(\Add7~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add7~15 .cin0_used = "true";
defparam \Add7~15 .cin1_used = "true";
defparam \Add7~15 .lut_mask = "9617";
defparam \Add7~15 .operation_mode = "arithmetic";
defparam \Add7~15 .output_mode = "comb_only";
defparam \Add7~15 .register_cascade_mode = "off";
defparam \Add7~15 .sum_lutc_input = "cin";
defparam \Add7~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N5
stratix_lcell \Add7~20 (
// Equation(s):
// \Add7~20_combout  = \Add6~20_combout  $ (\Add5~20_combout  $ ((!\Add7~17 )))
// \Add7~22  = CARRY((\Add6~20_combout  & ((\Add5~20_combout ) # (!\Add7~17 ))) # (!\Add6~20_combout  & (\Add5~20_combout  & !\Add7~17 )))
// \Add7~22COUT1_48  = CARRY((\Add6~20_combout  & ((\Add5~20_combout ) # (!\Add7~17 ))) # (!\Add6~20_combout  & (\Add5~20_combout  & !\Add7~17 )))

	.clk(gnd),
	.dataa(\Add6~20_combout ),
	.datab(\Add5~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add7~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~22 ),
	.cout1(\Add7~22COUT1_48 ));
// synopsys translate_off
defparam \Add7~20 .cin_used = "true";
defparam \Add7~20 .lut_mask = "698e";
defparam \Add7~20 .operation_mode = "arithmetic";
defparam \Add7~20 .output_mode = "comb_only";
defparam \Add7~20 .register_cascade_mode = "off";
defparam \Add7~20 .sum_lutc_input = "cin";
defparam \Add7~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N6
stratix_lcell \Add7~25 (
// Equation(s):
// \Add7~25_combout  = \Add5~25_combout  $ (\Add6~25_combout  $ (((!\Add7~17  & \Add7~22 ) # (\Add7~17  & \Add7~22COUT1_48 ))))
// \Add7~27  = CARRY((\Add5~25_combout  & (!\Add6~25_combout  & !\Add7~22 )) # (!\Add5~25_combout  & ((!\Add7~22 ) # (!\Add6~25_combout ))))
// \Add7~27COUT1_50  = CARRY((\Add5~25_combout  & (!\Add6~25_combout  & !\Add7~22COUT1_48 )) # (!\Add5~25_combout  & ((!\Add7~22COUT1_48 ) # (!\Add6~25_combout ))))

	.clk(gnd),
	.dataa(\Add5~25_combout ),
	.datab(\Add6~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add7~17 ),
	.cin0(\Add7~22 ),
	.cin1(\Add7~22COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~27 ),
	.cout1(\Add7~27COUT1_50 ));
// synopsys translate_off
defparam \Add7~25 .cin0_used = "true";
defparam \Add7~25 .cin1_used = "true";
defparam \Add7~25 .cin_used = "true";
defparam \Add7~25 .lut_mask = "9617";
defparam \Add7~25 .operation_mode = "arithmetic";
defparam \Add7~25 .output_mode = "comb_only";
defparam \Add7~25 .register_cascade_mode = "off";
defparam \Add7~25 .sum_lutc_input = "cin";
defparam \Add7~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N9
stratix_lcell \Add16~40 (
// Equation(s):
// \Add16~40_combout  = ((rcount[1] & (\Add24~25_combout )) # (!rcount[1] & ((\Add7~25_combout ))))

	.clk(gnd),
	.dataa(\Add24~25_combout ),
	.datab(vcc),
	.datac(rcount[1]),
	.datad(\Add7~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~40 .lut_mask = "afa0";
defparam \Add16~40 .operation_mode = "normal";
defparam \Add16~40 .output_mode = "comb_only";
defparam \Add16~40 .register_cascade_mode = "off";
defparam \Add16~40 .sum_lutc_input = "datac";
defparam \Add16~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y26_N1
stratix_lcell \Add12~0 (
// Equation(s):
// \Add12~0_combout  = \Add11~0_combout  $ ((\Mux22~20_combout ))
// \Add12~2  = CARRY((\Add11~0_combout  & (\Mux22~20_combout )))
// \Add12~2COUT1_36  = CARRY((\Add11~0_combout  & (\Mux22~20_combout )))

	.clk(gnd),
	.dataa(\Add11~0_combout ),
	.datab(\Mux22~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add12~2 ),
	.cout1(\Add12~2COUT1_36 ));
// synopsys translate_off
defparam \Add12~0 .lut_mask = "6688";
defparam \Add12~0 .operation_mode = "arithmetic";
defparam \Add12~0 .output_mode = "comb_only";
defparam \Add12~0 .register_cascade_mode = "off";
defparam \Add12~0 .sum_lutc_input = "datac";
defparam \Add12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y26_N2
stratix_lcell \Add12~5 (
// Equation(s):
// \Add12~5_combout  = \Mux21~20_combout  $ (\Add11~5_combout  $ ((\Add12~2 )))
// \Add12~7  = CARRY((\Mux21~20_combout  & (!\Add11~5_combout  & !\Add12~2 )) # (!\Mux21~20_combout  & ((!\Add12~2 ) # (!\Add11~5_combout ))))
// \Add12~7COUT1_38  = CARRY((\Mux21~20_combout  & (!\Add11~5_combout  & !\Add12~2COUT1_36 )) # (!\Mux21~20_combout  & ((!\Add12~2COUT1_36 ) # (!\Add11~5_combout ))))

	.clk(gnd),
	.dataa(\Mux21~20_combout ),
	.datab(\Add11~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add12~2 ),
	.cin1(\Add12~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add12~7 ),
	.cout1(\Add12~7COUT1_38 ));
// synopsys translate_off
defparam \Add12~5 .cin0_used = "true";
defparam \Add12~5 .cin1_used = "true";
defparam \Add12~5 .lut_mask = "9617";
defparam \Add12~5 .operation_mode = "arithmetic";
defparam \Add12~5 .output_mode = "comb_only";
defparam \Add12~5 .register_cascade_mode = "off";
defparam \Add12~5 .sum_lutc_input = "cin";
defparam \Add12~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y26_N3
stratix_lcell \Add12~10 (
// Equation(s):
// \Add12~10_combout  = \Mux20~20_combout  $ (\Add11~10_combout  $ ((!\Add12~7 )))
// \Add12~12  = CARRY((\Mux20~20_combout  & ((\Add11~10_combout ) # (!\Add12~7 ))) # (!\Mux20~20_combout  & (\Add11~10_combout  & !\Add12~7 )))
// \Add12~12COUT1_40  = CARRY((\Mux20~20_combout  & ((\Add11~10_combout ) # (!\Add12~7COUT1_38 ))) # (!\Mux20~20_combout  & (\Add11~10_combout  & !\Add12~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Mux20~20_combout ),
	.datab(\Add11~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add12~7 ),
	.cin1(\Add12~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add12~12 ),
	.cout1(\Add12~12COUT1_40 ));
// synopsys translate_off
defparam \Add12~10 .cin0_used = "true";
defparam \Add12~10 .cin1_used = "true";
defparam \Add12~10 .lut_mask = "698e";
defparam \Add12~10 .operation_mode = "arithmetic";
defparam \Add12~10 .output_mode = "comb_only";
defparam \Add12~10 .register_cascade_mode = "off";
defparam \Add12~10 .sum_lutc_input = "cin";
defparam \Add12~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y26_N4
stratix_lcell \Add12~15 (
// Equation(s):
// \Add12~15_combout  = \Mux19~20_combout  $ (\Add11~15_combout  $ ((\Add12~12 )))
// \Add12~17  = CARRY((\Mux19~20_combout  & (!\Add11~15_combout  & !\Add12~12COUT1_40 )) # (!\Mux19~20_combout  & ((!\Add12~12COUT1_40 ) # (!\Add11~15_combout ))))

	.clk(gnd),
	.dataa(\Mux19~20_combout ),
	.datab(\Add11~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add12~12 ),
	.cin1(\Add12~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~15_combout ),
	.regout(),
	.cout(\Add12~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add12~15 .cin0_used = "true";
defparam \Add12~15 .cin1_used = "true";
defparam \Add12~15 .lut_mask = "9617";
defparam \Add12~15 .operation_mode = "arithmetic";
defparam \Add12~15 .output_mode = "comb_only";
defparam \Add12~15 .register_cascade_mode = "off";
defparam \Add12~15 .sum_lutc_input = "cin";
defparam \Add12~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y26_N5
stratix_lcell \Add12~20 (
// Equation(s):
// \Add12~20_combout  = \Add11~20_combout  $ ((((!\Add12~17 ))))
// \Add12~22  = CARRY((\Add11~20_combout  & ((!\Add12~17 ))))
// \Add12~22COUT1_42  = CARRY((\Add11~20_combout  & ((!\Add12~17 ))))

	.clk(gnd),
	.dataa(\Add11~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add12~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add12~22 ),
	.cout1(\Add12~22COUT1_42 ));
// synopsys translate_off
defparam \Add12~20 .cin_used = "true";
defparam \Add12~20 .lut_mask = "a50a";
defparam \Add12~20 .operation_mode = "arithmetic";
defparam \Add12~20 .output_mode = "comb_only";
defparam \Add12~20 .register_cascade_mode = "off";
defparam \Add12~20 .sum_lutc_input = "cin";
defparam \Add12~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y26_N6
stratix_lcell \Add12~25 (
// Equation(s):
// \Add12~25_combout  = ((((!\Add12~17  & \Add12~22 ) # (\Add12~17  & \Add12~22COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add12~17 ),
	.cin0(\Add12~22 ),
	.cin1(\Add12~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add12~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add12~25 .cin0_used = "true";
defparam \Add12~25 .cin1_used = "true";
defparam \Add12~25 .cin_used = "true";
defparam \Add12~25 .lut_mask = "f0f0";
defparam \Add12~25 .operation_mode = "normal";
defparam \Add12~25 .output_mode = "comb_only";
defparam \Add12~25 .register_cascade_mode = "off";
defparam \Add12~25 .sum_lutc_input = "cin";
defparam \Add12~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N1
stratix_lcell \Add13~0 (
// Equation(s):
// \Add13~0_combout  = \Add12~0_combout  $ ((\Mux26~10_combout ))
// \Add13~2  = CARRY((\Add12~0_combout  & (\Mux26~10_combout )))
// \Add13~2COUT1_36  = CARRY((\Add12~0_combout  & (\Mux26~10_combout )))

	.clk(gnd),
	.dataa(\Add12~0_combout ),
	.datab(\Mux26~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~2 ),
	.cout1(\Add13~2COUT1_36 ));
// synopsys translate_off
defparam \Add13~0 .lut_mask = "6688";
defparam \Add13~0 .operation_mode = "arithmetic";
defparam \Add13~0 .output_mode = "comb_only";
defparam \Add13~0 .register_cascade_mode = "off";
defparam \Add13~0 .sum_lutc_input = "datac";
defparam \Add13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N2
stratix_lcell \Add13~5 (
// Equation(s):
// \Add13~5_combout  = \Add12~5_combout  $ (\Mux25~10_combout  $ ((\Add13~2 )))
// \Add13~7  = CARRY((\Add12~5_combout  & (!\Mux25~10_combout  & !\Add13~2 )) # (!\Add12~5_combout  & ((!\Add13~2 ) # (!\Mux25~10_combout ))))
// \Add13~7COUT1_38  = CARRY((\Add12~5_combout  & (!\Mux25~10_combout  & !\Add13~2COUT1_36 )) # (!\Add12~5_combout  & ((!\Add13~2COUT1_36 ) # (!\Mux25~10_combout ))))

	.clk(gnd),
	.dataa(\Add12~5_combout ),
	.datab(\Mux25~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~2 ),
	.cin1(\Add13~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~7 ),
	.cout1(\Add13~7COUT1_38 ));
// synopsys translate_off
defparam \Add13~5 .cin0_used = "true";
defparam \Add13~5 .cin1_used = "true";
defparam \Add13~5 .lut_mask = "9617";
defparam \Add13~5 .operation_mode = "arithmetic";
defparam \Add13~5 .output_mode = "comb_only";
defparam \Add13~5 .register_cascade_mode = "off";
defparam \Add13~5 .sum_lutc_input = "cin";
defparam \Add13~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N3
stratix_lcell \Add13~10 (
// Equation(s):
// \Add13~10_combout  = \Add12~10_combout  $ (\Mux24~10_combout  $ ((!\Add13~7 )))
// \Add13~12  = CARRY((\Add12~10_combout  & ((\Mux24~10_combout ) # (!\Add13~7 ))) # (!\Add12~10_combout  & (\Mux24~10_combout  & !\Add13~7 )))
// \Add13~12COUT1_40  = CARRY((\Add12~10_combout  & ((\Mux24~10_combout ) # (!\Add13~7COUT1_38 ))) # (!\Add12~10_combout  & (\Mux24~10_combout  & !\Add13~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Add12~10_combout ),
	.datab(\Mux24~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~7 ),
	.cin1(\Add13~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~12 ),
	.cout1(\Add13~12COUT1_40 ));
// synopsys translate_off
defparam \Add13~10 .cin0_used = "true";
defparam \Add13~10 .cin1_used = "true";
defparam \Add13~10 .lut_mask = "698e";
defparam \Add13~10 .operation_mode = "arithmetic";
defparam \Add13~10 .output_mode = "comb_only";
defparam \Add13~10 .register_cascade_mode = "off";
defparam \Add13~10 .sum_lutc_input = "cin";
defparam \Add13~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N4
stratix_lcell \Add13~15 (
// Equation(s):
// \Add13~15_combout  = \Mux23~10_combout  $ (\Add12~15_combout  $ ((\Add13~12 )))
// \Add13~17  = CARRY((\Mux23~10_combout  & (!\Add12~15_combout  & !\Add13~12COUT1_40 )) # (!\Mux23~10_combout  & ((!\Add13~12COUT1_40 ) # (!\Add12~15_combout ))))

	.clk(gnd),
	.dataa(\Mux23~10_combout ),
	.datab(\Add12~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~12 ),
	.cin1(\Add13~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~15_combout ),
	.regout(),
	.cout(\Add13~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add13~15 .cin0_used = "true";
defparam \Add13~15 .cin1_used = "true";
defparam \Add13~15 .lut_mask = "9617";
defparam \Add13~15 .operation_mode = "arithmetic";
defparam \Add13~15 .output_mode = "comb_only";
defparam \Add13~15 .register_cascade_mode = "off";
defparam \Add13~15 .sum_lutc_input = "cin";
defparam \Add13~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N5
stratix_lcell \Add13~20 (
// Equation(s):
// \Add13~20_combout  = (\Add12~20_combout  $ ((!\Add13~17 )))
// \Add13~22  = CARRY(((\Add12~20_combout  & !\Add13~17 )))
// \Add13~22COUT1_42  = CARRY(((\Add12~20_combout  & !\Add13~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add12~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add13~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~22 ),
	.cout1(\Add13~22COUT1_42 ));
// synopsys translate_off
defparam \Add13~20 .cin_used = "true";
defparam \Add13~20 .lut_mask = "c30c";
defparam \Add13~20 .operation_mode = "arithmetic";
defparam \Add13~20 .output_mode = "comb_only";
defparam \Add13~20 .register_cascade_mode = "off";
defparam \Add13~20 .sum_lutc_input = "cin";
defparam \Add13~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N6
stratix_lcell \Add13~25 (
// Equation(s):
// \Add13~25_combout  = \Add12~25_combout  $ (((((!\Add13~17  & \Add13~22 ) # (\Add13~17  & \Add13~22COUT1_42 )))))

	.clk(gnd),
	.dataa(\Add12~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add13~17 ),
	.cin0(\Add13~22 ),
	.cin1(\Add13~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add13~25 .cin0_used = "true";
defparam \Add13~25 .cin1_used = "true";
defparam \Add13~25 .cin_used = "true";
defparam \Add13~25 .lut_mask = "5a5a";
defparam \Add13~25 .operation_mode = "normal";
defparam \Add13~25 .output_mode = "comb_only";
defparam \Add13~25 .register_cascade_mode = "off";
defparam \Add13~25 .sum_lutc_input = "cin";
defparam \Add13~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y23_N1
stratix_lcell \Add14~0 (
// Equation(s):
// \Add14~0_combout  = \Mux51~9_combout  $ ((\Add13~0_combout ))
// \Add14~2  = CARRY((\Mux51~9_combout  & (\Add13~0_combout )))
// \Add14~2COUT1_42  = CARRY((\Mux51~9_combout  & (\Add13~0_combout )))

	.clk(gnd),
	.dataa(\Mux51~9_combout ),
	.datab(\Add13~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~2 ),
	.cout1(\Add14~2COUT1_42 ));
// synopsys translate_off
defparam \Add14~0 .lut_mask = "6688";
defparam \Add14~0 .operation_mode = "arithmetic";
defparam \Add14~0 .output_mode = "comb_only";
defparam \Add14~0 .register_cascade_mode = "off";
defparam \Add14~0 .sum_lutc_input = "datac";
defparam \Add14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y23_N2
stratix_lcell \Add14~5 (
// Equation(s):
// \Add14~5_combout  = \Add13~5_combout  $ (\Mux50~9_combout  $ ((\Add14~2 )))
// \Add14~7  = CARRY((\Add13~5_combout  & (!\Mux50~9_combout  & !\Add14~2 )) # (!\Add13~5_combout  & ((!\Add14~2 ) # (!\Mux50~9_combout ))))
// \Add14~7COUT1_44  = CARRY((\Add13~5_combout  & (!\Mux50~9_combout  & !\Add14~2COUT1_42 )) # (!\Add13~5_combout  & ((!\Add14~2COUT1_42 ) # (!\Mux50~9_combout ))))

	.clk(gnd),
	.dataa(\Add13~5_combout ),
	.datab(\Mux50~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add14~2 ),
	.cin1(\Add14~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~7 ),
	.cout1(\Add14~7COUT1_44 ));
// synopsys translate_off
defparam \Add14~5 .cin0_used = "true";
defparam \Add14~5 .cin1_used = "true";
defparam \Add14~5 .lut_mask = "9617";
defparam \Add14~5 .operation_mode = "arithmetic";
defparam \Add14~5 .output_mode = "comb_only";
defparam \Add14~5 .register_cascade_mode = "off";
defparam \Add14~5 .sum_lutc_input = "cin";
defparam \Add14~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y23_N3
stratix_lcell \Add14~10 (
// Equation(s):
// \Add14~10_combout  = \Mux49~9_combout  $ (\Add13~10_combout  $ ((!\Add14~7 )))
// \Add14~12  = CARRY((\Mux49~9_combout  & ((\Add13~10_combout ) # (!\Add14~7 ))) # (!\Mux49~9_combout  & (\Add13~10_combout  & !\Add14~7 )))
// \Add14~12COUT1_46  = CARRY((\Mux49~9_combout  & ((\Add13~10_combout ) # (!\Add14~7COUT1_44 ))) # (!\Mux49~9_combout  & (\Add13~10_combout  & !\Add14~7COUT1_44 )))

	.clk(gnd),
	.dataa(\Mux49~9_combout ),
	.datab(\Add13~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add14~7 ),
	.cin1(\Add14~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~12 ),
	.cout1(\Add14~12COUT1_46 ));
// synopsys translate_off
defparam \Add14~10 .cin0_used = "true";
defparam \Add14~10 .cin1_used = "true";
defparam \Add14~10 .lut_mask = "698e";
defparam \Add14~10 .operation_mode = "arithmetic";
defparam \Add14~10 .output_mode = "comb_only";
defparam \Add14~10 .register_cascade_mode = "off";
defparam \Add14~10 .sum_lutc_input = "cin";
defparam \Add14~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y23_N4
stratix_lcell \Add14~15 (
// Equation(s):
// \Add14~15_combout  = \Add13~15_combout  $ (\Mux48~9_combout  $ ((\Add14~12 )))
// \Add14~17  = CARRY((\Add13~15_combout  & (!\Mux48~9_combout  & !\Add14~12COUT1_46 )) # (!\Add13~15_combout  & ((!\Add14~12COUT1_46 ) # (!\Mux48~9_combout ))))

	.clk(gnd),
	.dataa(\Add13~15_combout ),
	.datab(\Mux48~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add14~12 ),
	.cin1(\Add14~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~15_combout ),
	.regout(),
	.cout(\Add14~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add14~15 .cin0_used = "true";
defparam \Add14~15 .cin1_used = "true";
defparam \Add14~15 .lut_mask = "9617";
defparam \Add14~15 .operation_mode = "arithmetic";
defparam \Add14~15 .output_mode = "comb_only";
defparam \Add14~15 .register_cascade_mode = "off";
defparam \Add14~15 .sum_lutc_input = "cin";
defparam \Add14~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y23_N5
stratix_lcell \Add14~20 (
// Equation(s):
// \Add14~20_combout  = \Add13~20_combout  $ (\Mux47~9_combout  $ ((!\Add14~17 )))
// \Add14~22  = CARRY((\Add13~20_combout  & ((\Mux47~9_combout ) # (!\Add14~17 ))) # (!\Add13~20_combout  & (\Mux47~9_combout  & !\Add14~17 )))
// \Add14~22COUT1_48  = CARRY((\Add13~20_combout  & ((\Mux47~9_combout ) # (!\Add14~17 ))) # (!\Add13~20_combout  & (\Mux47~9_combout  & !\Add14~17 )))

	.clk(gnd),
	.dataa(\Add13~20_combout ),
	.datab(\Mux47~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add14~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~22 ),
	.cout1(\Add14~22COUT1_48 ));
// synopsys translate_off
defparam \Add14~20 .cin_used = "true";
defparam \Add14~20 .lut_mask = "698e";
defparam \Add14~20 .operation_mode = "arithmetic";
defparam \Add14~20 .output_mode = "comb_only";
defparam \Add14~20 .register_cascade_mode = "off";
defparam \Add14~20 .sum_lutc_input = "cin";
defparam \Add14~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y23_N6
stratix_lcell \Add14~25 (
// Equation(s):
// \Add14~25_combout  = (\Add13~25_combout  $ (((!\Add14~17  & \Add14~22 ) # (\Add14~17  & \Add14~22COUT1_48 ))))
// \Add14~27  = CARRY(((!\Add14~22 ) # (!\Add13~25_combout )))
// \Add14~27COUT1_50  = CARRY(((!\Add14~22COUT1_48 ) # (!\Add13~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add13~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add14~17 ),
	.cin0(\Add14~22 ),
	.cin1(\Add14~22COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add14~27 ),
	.cout1(\Add14~27COUT1_50 ));
// synopsys translate_off
defparam \Add14~25 .cin0_used = "true";
defparam \Add14~25 .cin1_used = "true";
defparam \Add14~25 .cin_used = "true";
defparam \Add14~25 .lut_mask = "3c3f";
defparam \Add14~25 .operation_mode = "arithmetic";
defparam \Add14~25 .output_mode = "comb_only";
defparam \Add14~25 .register_cascade_mode = "off";
defparam \Add14~25 .sum_lutc_input = "cin";
defparam \Add14~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N2
stratix_lcell \Mux4~6 (
// Equation(s):
// \Mux4~6_combout  = (count4[0] & ((\Mux4~3 ) # ((count4[1])))) # (!count4[0] & (((\Mux4~5  & !count4[1]))))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(\Mux4~3 ),
	.datac(\Mux4~5 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~6 .lut_mask = "aad8";
defparam \Mux4~6 .operation_mode = "normal";
defparam \Mux4~6 .output_mode = "comb_only";
defparam \Mux4~6 .register_cascade_mode = "off";
defparam \Mux4~6 .sum_lutc_input = "datac";
defparam \Mux4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N5
stratix_lcell \Mux4~9 (
// Equation(s):
// \Mux4~9_combout  = (\Mux4~6_combout  & (((\Mux4~8 ) # (!count4[1])))) # (!\Mux4~6_combout  & (\Mux4~1  & ((count4[1]))))

	.clk(gnd),
	.dataa(\Mux4~1 ),
	.datab(\Mux4~6_combout ),
	.datac(\Mux4~8 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~9 .lut_mask = "e2cc";
defparam \Mux4~9 .operation_mode = "normal";
defparam \Mux4~9 .output_mode = "comb_only";
defparam \Mux4~9 .register_cascade_mode = "off";
defparam \Mux4~9 .sum_lutc_input = "datac";
defparam \Mux4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N6
stratix_lcell \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = (count4[0] & (((count4[3]) # (\Mux5~3 )))) # (!count4[0] & (\Mux5~5  & (!count4[3])))

	.clk(gnd),
	.dataa(\Mux5~5 ),
	.datab(count4[0]),
	.datac(count4[3]),
	.datad(\Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~6 .lut_mask = "cec2";
defparam \Mux5~6 .operation_mode = "normal";
defparam \Mux5~6 .output_mode = "comb_only";
defparam \Mux5~6 .register_cascade_mode = "off";
defparam \Mux5~6 .sum_lutc_input = "datac";
defparam \Mux5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N7
stratix_lcell \Mux5~9 (
// Equation(s):
// \Mux5~9_combout  = (\Mux5~6_combout  & ((\Mux5~8 ) # ((!count4[3])))) # (!\Mux5~6_combout  & (((count4[3] & \Mux5~1 ))))

	.clk(gnd),
	.dataa(\Mux5~8 ),
	.datab(\Mux5~6_combout ),
	.datac(count4[3]),
	.datad(\Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~9 .lut_mask = "bc8c";
defparam \Mux5~9 .operation_mode = "normal";
defparam \Mux5~9 .output_mode = "comb_only";
defparam \Mux5~9 .register_cascade_mode = "off";
defparam \Mux5~9 .sum_lutc_input = "datac";
defparam \Mux5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N4
stratix_lcell \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = (count4[2] & (((count4[0])))) # (!count4[2] & ((count4[0] & ((\Mux6~3 ))) # (!count4[0] & (\Mux6~5 ))))

	.clk(gnd),
	.dataa(\Mux6~5 ),
	.datab(count4[2]),
	.datac(\Mux6~3 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~6 .lut_mask = "fc22";
defparam \Mux6~6 .operation_mode = "normal";
defparam \Mux6~6 .output_mode = "comb_only";
defparam \Mux6~6 .register_cascade_mode = "off";
defparam \Mux6~6 .sum_lutc_input = "datac";
defparam \Mux6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N5
stratix_lcell \Mux6~9 (
// Equation(s):
// \Mux6~9_combout  = (\Mux6~6_combout  & ((\Mux6~8 ) # ((!count4[2])))) # (!\Mux6~6_combout  & (((count4[2] & \Mux6~1 ))))

	.clk(gnd),
	.dataa(\Mux6~6_combout ),
	.datab(\Mux6~8 ),
	.datac(count4[2]),
	.datad(\Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~9 .lut_mask = "da8a";
defparam \Mux6~9 .operation_mode = "normal";
defparam \Mux6~9 .output_mode = "comb_only";
defparam \Mux6~9 .register_cascade_mode = "off";
defparam \Mux6~9 .sum_lutc_input = "datac";
defparam \Mux6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y26_N1
stratix_lcell \Mux8~10 (
// Equation(s):
// \Mux8~10_combout  = (count4[3] & (((count4[2]) # (\Mux8~0 )))) # (!count4[3] & (\Mux8~2  & (!count4[2])))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux8~2 ),
	.datac(count4[2]),
	.datad(\Mux8~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~10 .lut_mask = "aea4";
defparam \Mux8~10 .operation_mode = "normal";
defparam \Mux8~10 .output_mode = "comb_only";
defparam \Mux8~10 .register_cascade_mode = "off";
defparam \Mux8~10 .sum_lutc_input = "datac";
defparam \Mux8~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y27_N6
stratix_lcell \Mux8~11 (
// Equation(s):
// \Mux8~11_combout  = (\Mux8~10_combout  & (((\Mux8~3 ) # (!count4[2])))) # (!\Mux8~10_combout  & (\Mux8~1  & (count4[2])))

	.clk(gnd),
	.dataa(\Mux8~1 ),
	.datab(\Mux8~10_combout ),
	.datac(count4[2]),
	.datad(\Mux8~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~11 .lut_mask = "ec2c";
defparam \Mux8~11 .operation_mode = "normal";
defparam \Mux8~11 .output_mode = "comb_only";
defparam \Mux8~11 .register_cascade_mode = "off";
defparam \Mux8~11 .sum_lutc_input = "datac";
defparam \Mux8~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y27_N0
stratix_lcell \Mux8~8 (
// Equation(s):
// \Mux8~8_combout  = (count4[3] & ((\Mux8~5 ) # ((count4[2])))) # (!count4[3] & (((!count4[2] & \Mux8~6 ))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux8~5 ),
	.datac(count4[2]),
	.datad(\Mux8~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~8 .lut_mask = "ada8";
defparam \Mux8~8 .operation_mode = "normal";
defparam \Mux8~8 .output_mode = "comb_only";
defparam \Mux8~8 .register_cascade_mode = "off";
defparam \Mux8~8 .sum_lutc_input = "datac";
defparam \Mux8~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y27_N3
stratix_lcell \Mux8~9 (
// Equation(s):
// \Mux8~9_combout  = (\Mux8~8_combout  & (((\Mux8~7 ) # (!count4[2])))) # (!\Mux8~8_combout  & (\Mux8~4  & (count4[2])))

	.clk(gnd),
	.dataa(\Mux8~8_combout ),
	.datab(\Mux8~4 ),
	.datac(count4[2]),
	.datad(\Mux8~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~9 .lut_mask = "ea4a";
defparam \Mux8~9 .operation_mode = "normal";
defparam \Mux8~9 .output_mode = "comb_only";
defparam \Mux8~9 .register_cascade_mode = "off";
defparam \Mux8~9 .sum_lutc_input = "datac";
defparam \Mux8~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y27_N2
stratix_lcell \Mux8~12 (
// Equation(s):
// \Mux8~12_combout  = ((count4[1] & ((\Mux8~9_combout ))) # (!count4[1] & (\Mux8~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux8~11_combout ),
	.datac(\Mux8~9_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~12 .lut_mask = "f0cc";
defparam \Mux8~12 .operation_mode = "normal";
defparam \Mux8~12 .output_mode = "comb_only";
defparam \Mux8~12 .register_cascade_mode = "off";
defparam \Mux8~12 .sum_lutc_input = "datac";
defparam \Mux8~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N3
stratix_lcell \Mux7~6 (
// Equation(s):
// \Mux7~6_combout  = (count4[3] & (((count4[0])))) # (!count4[3] & ((count4[0] & ((\Mux7~3 ))) # (!count4[0] & (\Mux7~5 ))))

	.clk(gnd),
	.dataa(\Mux7~5 ),
	.datab(count4[3]),
	.datac(\Mux7~3 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~6 .lut_mask = "fc22";
defparam \Mux7~6 .operation_mode = "normal";
defparam \Mux7~6 .output_mode = "comb_only";
defparam \Mux7~6 .register_cascade_mode = "off";
defparam \Mux7~6 .sum_lutc_input = "datac";
defparam \Mux7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N4
stratix_lcell \Mux7~9 (
// Equation(s):
// \Mux7~9_combout  = (\Mux7~6_combout  & ((\Mux7~8 ) # ((!count4[3])))) # (!\Mux7~6_combout  & (((\Mux7~1  & count4[3]))))

	.clk(gnd),
	.dataa(\Mux7~8 ),
	.datab(\Mux7~1 ),
	.datac(\Mux7~6_combout ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~9 .lut_mask = "acf0";
defparam \Mux7~9 .operation_mode = "normal";
defparam \Mux7~9 .output_mode = "comb_only";
defparam \Mux7~9 .register_cascade_mode = "off";
defparam \Mux7~9 .sum_lutc_input = "datac";
defparam \Mux7~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N1
stratix_lcell \Add15~0 (
// Equation(s):
// \Add15~0_combout  = \Mux8~12_combout  $ ((\Mux7~9_combout ))
// \Add15~2  = CARRY((\Mux8~12_combout  & (\Mux7~9_combout )))
// \Add15~2COUT1_36  = CARRY((\Mux8~12_combout  & (\Mux7~9_combout )))

	.clk(gnd),
	.dataa(\Mux8~12_combout ),
	.datab(\Mux7~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~2 ),
	.cout1(\Add15~2COUT1_36 ));
// synopsys translate_off
defparam \Add15~0 .lut_mask = "6688";
defparam \Add15~0 .operation_mode = "arithmetic";
defparam \Add15~0 .output_mode = "comb_only";
defparam \Add15~0 .register_cascade_mode = "off";
defparam \Add15~0 .sum_lutc_input = "datac";
defparam \Add15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N2
stratix_lcell \Add15~5 (
// Equation(s):
// \Add15~5_combout  = \Mux14~4_combout  $ (\Mux6~9_combout  $ ((\Add15~2 )))
// \Add15~7  = CARRY((\Mux14~4_combout  & (!\Mux6~9_combout  & !\Add15~2 )) # (!\Mux14~4_combout  & ((!\Add15~2 ) # (!\Mux6~9_combout ))))
// \Add15~7COUT1_38  = CARRY((\Mux14~4_combout  & (!\Mux6~9_combout  & !\Add15~2COUT1_36 )) # (!\Mux14~4_combout  & ((!\Add15~2COUT1_36 ) # (!\Mux6~9_combout ))))

	.clk(gnd),
	.dataa(\Mux14~4_combout ),
	.datab(\Mux6~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~2 ),
	.cin1(\Add15~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~7 ),
	.cout1(\Add15~7COUT1_38 ));
// synopsys translate_off
defparam \Add15~5 .cin0_used = "true";
defparam \Add15~5 .cin1_used = "true";
defparam \Add15~5 .lut_mask = "9617";
defparam \Add15~5 .operation_mode = "arithmetic";
defparam \Add15~5 .output_mode = "comb_only";
defparam \Add15~5 .register_cascade_mode = "off";
defparam \Add15~5 .sum_lutc_input = "cin";
defparam \Add15~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N3
stratix_lcell \Add15~10 (
// Equation(s):
// \Add15~10_combout  = \Mux5~9_combout  $ (\Mux13~12_combout  $ ((!\Add15~7 )))
// \Add15~12  = CARRY((\Mux5~9_combout  & ((\Mux13~12_combout ) # (!\Add15~7 ))) # (!\Mux5~9_combout  & (\Mux13~12_combout  & !\Add15~7 )))
// \Add15~12COUT1_40  = CARRY((\Mux5~9_combout  & ((\Mux13~12_combout ) # (!\Add15~7COUT1_38 ))) # (!\Mux5~9_combout  & (\Mux13~12_combout  & !\Add15~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Mux5~9_combout ),
	.datab(\Mux13~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~7 ),
	.cin1(\Add15~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~12 ),
	.cout1(\Add15~12COUT1_40 ));
// synopsys translate_off
defparam \Add15~10 .cin0_used = "true";
defparam \Add15~10 .cin1_used = "true";
defparam \Add15~10 .lut_mask = "698e";
defparam \Add15~10 .operation_mode = "arithmetic";
defparam \Add15~10 .output_mode = "comb_only";
defparam \Add15~10 .register_cascade_mode = "off";
defparam \Add15~10 .sum_lutc_input = "cin";
defparam \Add15~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N4
stratix_lcell \Add15~15 (
// Equation(s):
// \Add15~15_combout  = \Mux4~9_combout  $ (\Mux12~12_combout  $ ((\Add15~12 )))
// \Add15~17  = CARRY((\Mux4~9_combout  & (!\Mux12~12_combout  & !\Add15~12COUT1_40 )) # (!\Mux4~9_combout  & ((!\Add15~12COUT1_40 ) # (!\Mux12~12_combout ))))

	.clk(gnd),
	.dataa(\Mux4~9_combout ),
	.datab(\Mux12~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~12 ),
	.cin1(\Add15~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~15_combout ),
	.regout(),
	.cout(\Add15~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add15~15 .cin0_used = "true";
defparam \Add15~15 .cin1_used = "true";
defparam \Add15~15 .lut_mask = "9617";
defparam \Add15~15 .operation_mode = "arithmetic";
defparam \Add15~15 .output_mode = "comb_only";
defparam \Add15~15 .register_cascade_mode = "off";
defparam \Add15~15 .sum_lutc_input = "cin";
defparam \Add15~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N7
stratix_lcell \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (count4[2] & (((count4[0])))) # (!count4[2] & ((count4[0] & ((\Mux3~3 ))) # (!count4[0] & (\Mux3~5 ))))

	.clk(gnd),
	.dataa(\Mux3~5 ),
	.datab(count4[2]),
	.datac(count4[0]),
	.datad(\Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = "f2c2";
defparam \Mux3~6 .operation_mode = "normal";
defparam \Mux3~6 .output_mode = "comb_only";
defparam \Mux3~6 .register_cascade_mode = "off";
defparam \Mux3~6 .sum_lutc_input = "datac";
defparam \Mux3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N9
stratix_lcell \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (\Mux3~6_combout  & ((\Mux3~8 ) # ((!count4[2])))) # (!\Mux3~6_combout  & (((\Mux3~1  & count4[2]))))

	.clk(gnd),
	.dataa(\Mux3~8 ),
	.datab(\Mux3~1 ),
	.datac(\Mux3~6_combout ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = "acf0";
defparam \Mux3~9 .operation_mode = "normal";
defparam \Mux3~9 .output_mode = "comb_only";
defparam \Mux3~9 .register_cascade_mode = "off";
defparam \Mux3~9 .sum_lutc_input = "datac";
defparam \Mux3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N5
stratix_lcell \Add15~20 (
// Equation(s):
// \Add15~20_combout  = \Mux3~9_combout  $ (\Mux11~12_combout  $ ((!\Add15~17 )))
// \Add15~22  = CARRY((\Mux3~9_combout  & ((\Mux11~12_combout ) # (!\Add15~17 ))) # (!\Mux3~9_combout  & (\Mux11~12_combout  & !\Add15~17 )))
// \Add15~22COUT1_42  = CARRY((\Mux3~9_combout  & ((\Mux11~12_combout ) # (!\Add15~17 ))) # (!\Mux3~9_combout  & (\Mux11~12_combout  & !\Add15~17 )))

	.clk(gnd),
	.dataa(\Mux3~9_combout ),
	.datab(\Mux11~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add15~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~22 ),
	.cout1(\Add15~22COUT1_42 ));
// synopsys translate_off
defparam \Add15~20 .cin_used = "true";
defparam \Add15~20 .lut_mask = "698e";
defparam \Add15~20 .operation_mode = "arithmetic";
defparam \Add15~20 .output_mode = "comb_only";
defparam \Add15~20 .register_cascade_mode = "off";
defparam \Add15~20 .sum_lutc_input = "cin";
defparam \Add15~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N6
stratix_lcell \Add15~25 (
// Equation(s):
// \Add15~25_combout  = ((((!\Add15~17  & \Add15~22 ) # (\Add15~17  & \Add15~22COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add15~17 ),
	.cin0(\Add15~22 ),
	.cin1(\Add15~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add15~25 .cin0_used = "true";
defparam \Add15~25 .cin1_used = "true";
defparam \Add15~25 .cin_used = "true";
defparam \Add15~25 .lut_mask = "f0f0";
defparam \Add15~25 .operation_mode = "normal";
defparam \Add15~25 .output_mode = "comb_only";
defparam \Add15~25 .register_cascade_mode = "off";
defparam \Add15~25 .sum_lutc_input = "cin";
defparam \Add15~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N5
stratix_lcell \Add16~35 (
// Equation(s):
// \Add16~35_combout  = \Add14~25_combout  $ (\Add15~25_combout  $ ((\Add16~30 )))
// \Add16~37  = CARRY((\Add14~25_combout  & (!\Add15~25_combout  & !\Add16~30 )) # (!\Add14~25_combout  & ((!\Add16~30 ) # (!\Add15~25_combout ))))
// \Add16~37COUT1_71  = CARRY((\Add14~25_combout  & (!\Add15~25_combout  & !\Add16~30 )) # (!\Add14~25_combout  & ((!\Add16~30 ) # (!\Add15~25_combout ))))

	.clk(gnd),
	.dataa(\Add14~25_combout ),
	.datab(\Add15~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add16~30 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add16~37 ),
	.cout1(\Add16~37COUT1_71 ));
// synopsys translate_off
defparam \Add16~35 .cin_used = "true";
defparam \Add16~35 .lut_mask = "9617";
defparam \Add16~35 .operation_mode = "arithmetic";
defparam \Add16~35 .output_mode = "comb_only";
defparam \Add16~35 .register_cascade_mode = "off";
defparam \Add16~35 .sum_lutc_input = "cin";
defparam \Add16~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y21_N4
stratix_lcell \Add16~41 (
// Equation(s):
// \Add16~41_combout  = ((rcount[0] & ((\Add16~35_combout ))) # (!rcount[0] & (\Add16~40_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add16~40_combout ),
	.datac(\Add16~35_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~41 .lut_mask = "f0cc";
defparam \Add16~41 .operation_mode = "normal";
defparam \Add16~41 .output_mode = "comb_only";
defparam \Add16~41 .register_cascade_mode = "off";
defparam \Add16~41 .sum_lutc_input = "datac";
defparam \Add16~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y25_N0
stratix_lcell \Mux42~8 (
// Equation(s):
// \Mux42~8_combout  = ((count4[2] & ((\Mux42~5 ))) # (!count4[2] & (\Mux42~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux42~7 ),
	.datac(count4[2]),
	.datad(\Mux42~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux42~8 .lut_mask = "fc0c";
defparam \Mux42~8 .operation_mode = "normal";
defparam \Mux42~8 .output_mode = "comb_only";
defparam \Mux42~8 .register_cascade_mode = "off";
defparam \Mux42~8 .sum_lutc_input = "datac";
defparam \Mux42~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y25_N5
stratix_lcell \Mux42~9 (
// Equation(s):
// \Mux42~9_combout  = (count4[1] & (\Mux42~3 )) # (!count4[1] & (((\Mux42~8_combout ))))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(\Mux42~3 ),
	.datac(vcc),
	.datad(\Mux42~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux42~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux42~9 .lut_mask = "dd88";
defparam \Mux42~9 .operation_mode = "normal";
defparam \Mux42~9 .output_mode = "comb_only";
defparam \Mux42~9 .register_cascade_mode = "off";
defparam \Mux42~9 .sum_lutc_input = "datac";
defparam \Mux42~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y27_N8
stratix_lcell \Mux44~8 (
// Equation(s):
// \Mux44~8_combout  = ((count4[2] & (\Mux44~5 )) # (!count4[2] & ((\Mux44~7 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux44~5 ),
	.datac(\Mux44~7 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux44~8 .lut_mask = "ccf0";
defparam \Mux44~8 .operation_mode = "normal";
defparam \Mux44~8 .output_mode = "comb_only";
defparam \Mux44~8 .register_cascade_mode = "off";
defparam \Mux44~8 .sum_lutc_input = "datac";
defparam \Mux44~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y26_N8
stratix_lcell \Mux44~9 (
// Equation(s):
// \Mux44~9_combout  = ((count4[1] & (\Mux44~3 )) # (!count4[1] & ((\Mux44~8_combout ))))

	.clk(gnd),
	.dataa(\Mux44~3 ),
	.datab(\Mux44~8_combout ),
	.datac(vcc),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux44~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux44~9 .lut_mask = "aacc";
defparam \Mux44~9 .operation_mode = "normal";
defparam \Mux44~9 .output_mode = "comb_only";
defparam \Mux44~9 .register_cascade_mode = "off";
defparam \Mux44~9 .sum_lutc_input = "datac";
defparam \Mux44~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y24_N3
stratix_lcell \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = (\Mux45~2  & (((\data[47][4]~regout ) # (!\Mux43~1_combout )))) # (!\Mux45~2  & (\Mux45~1  & (\Mux43~1_combout )))

	.clk(gnd),
	.dataa(\Mux45~2 ),
	.datab(\Mux45~1 ),
	.datac(\Mux43~1_combout ),
	.datad(\data[47][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux45~3 .lut_mask = "ea4a";
defparam \Mux45~3 .operation_mode = "normal";
defparam \Mux45~3 .output_mode = "comb_only";
defparam \Mux45~3 .register_cascade_mode = "off";
defparam \Mux45~3 .sum_lutc_input = "datac";
defparam \Mux45~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N6
stratix_lcell \Mux45~8 (
// Equation(s):
// \Mux45~8_combout  = ((count4[2] & (\Mux45~5 )) # (!count4[2] & ((\Mux45~7 ))))

	.clk(gnd),
	.dataa(\Mux45~5 ),
	.datab(vcc),
	.datac(\Mux45~7 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux45~8 .lut_mask = "aaf0";
defparam \Mux45~8 .operation_mode = "normal";
defparam \Mux45~8 .output_mode = "comb_only";
defparam \Mux45~8 .register_cascade_mode = "off";
defparam \Mux45~8 .sum_lutc_input = "datac";
defparam \Mux45~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N7
stratix_lcell \Mux45~9 (
// Equation(s):
// \Mux45~9_combout  = ((count4[1] & (\Mux45~3_combout )) # (!count4[1] & ((\Mux45~8_combout ))))

	.clk(gnd),
	.dataa(\Mux45~3_combout ),
	.datab(\Mux45~8_combout ),
	.datac(vcc),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux45~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux45~9 .lut_mask = "aacc";
defparam \Mux45~9 .operation_mode = "normal";
defparam \Mux45~9 .output_mode = "comb_only";
defparam \Mux45~9 .register_cascade_mode = "off";
defparam \Mux45~9 .sum_lutc_input = "datac";
defparam \Mux45~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N9
stratix_lcell \Mux46~8 (
// Equation(s):
// \Mux46~8_combout  = ((count4[2] & ((\Mux46~5 ))) # (!count4[2] & (\Mux46~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux46~7 ),
	.datac(\Mux46~5 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux46~8 .lut_mask = "f0cc";
defparam \Mux46~8 .operation_mode = "normal";
defparam \Mux46~8 .output_mode = "comb_only";
defparam \Mux46~8 .register_cascade_mode = "off";
defparam \Mux46~8 .sum_lutc_input = "datac";
defparam \Mux46~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N0
stratix_lcell \Mux46~9 (
// Equation(s):
// \Mux46~9_combout  = ((count4[1] & ((\Mux46~3 ))) # (!count4[1] & (\Mux46~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux46~8_combout ),
	.datac(\Mux46~3 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux46~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux46~9 .lut_mask = "f0cc";
defparam \Mux46~9 .operation_mode = "normal";
defparam \Mux46~9 .output_mode = "comb_only";
defparam \Mux46~9 .register_cascade_mode = "off";
defparam \Mux46~9 .sum_lutc_input = "datac";
defparam \Mux46~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y26_N4
stratix_lcell \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & (\Mux8~1 )) # (!\Add19~1_combout  & ((\Mux8~2 )))))

	.clk(gnd),
	.dataa(\Mux8~1 ),
	.datab(\Mux8~2 ),
	.datac(\Add19~0_combout ),
	.datad(\Add19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = "fa0c";
defparam \Mux9~0 .operation_mode = "normal";
defparam \Mux9~0 .output_mode = "comb_only";
defparam \Mux9~0 .register_cascade_mode = "off";
defparam \Mux9~0 .sum_lutc_input = "datac";
defparam \Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y27_N1
stratix_lcell \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\Mux9~0_combout  & (((\Mux8~3 ) # (!\Add19~0_combout )))) # (!\Mux9~0_combout  & (\Mux8~0  & (\Add19~0_combout )))

	.clk(gnd),
	.dataa(\Mux9~0_combout ),
	.datab(\Mux8~0 ),
	.datac(\Add19~0_combout ),
	.datad(\Mux8~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = "ea4a";
defparam \Mux9~1 .operation_mode = "normal";
defparam \Mux9~1 .output_mode = "comb_only";
defparam \Mux9~1 .register_cascade_mode = "off";
defparam \Mux9~1 .sum_lutc_input = "datac";
defparam \Mux9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y27_N2
stratix_lcell \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\Add19~0_combout  & ((\Add19~1_combout ) # ((\Mux8~5 )))) # (!\Add19~0_combout  & (!\Add19~1_combout  & (\Mux8~6 )))

	.clk(gnd),
	.dataa(\Add19~0_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Mux8~6 ),
	.datad(\Mux8~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = "ba98";
defparam \Mux9~2 .operation_mode = "normal";
defparam \Mux9~2 .output_mode = "comb_only";
defparam \Mux9~2 .register_cascade_mode = "off";
defparam \Mux9~2 .sum_lutc_input = "datac";
defparam \Mux9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y27_N3
stratix_lcell \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\Mux9~2_combout  & (((\Mux8~7 )) # (!\Add19~1_combout ))) # (!\Mux9~2_combout  & (\Add19~1_combout  & ((\Mux8~4 ))))

	.clk(gnd),
	.dataa(\Mux9~2_combout ),
	.datab(\Add19~1_combout ),
	.datac(\Mux8~7 ),
	.datad(\Mux8~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = "e6a2";
defparam \Mux9~3 .operation_mode = "normal";
defparam \Mux9~3 .output_mode = "comb_only";
defparam \Mux9~3 .register_cascade_mode = "off";
defparam \Mux9~3 .sum_lutc_input = "datac";
defparam \Mux9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y27_N4
stratix_lcell \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (count4[1] & (\Mux9~1_combout )) # (!count4[1] & (((\Mux9~3_combout ))))

	.clk(gnd),
	.dataa(\Mux9~1_combout ),
	.datab(count4[1]),
	.datac(\Mux9~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = "b8b8";
defparam \Mux9~4 .operation_mode = "normal";
defparam \Mux9~4 .output_mode = "comb_only";
defparam \Mux9~4 .register_cascade_mode = "off";
defparam \Mux9~4 .sum_lutc_input = "datac";
defparam \Mux9~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \data_in[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [2]),
	.regout(),
	.ddioregout(),
	.padio(data_in[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[2]~I .ddio_mode = "none";
defparam \data_in[2]~I .input_async_reset = "none";
defparam \data_in[2]~I .input_power_up = "low";
defparam \data_in[2]~I .input_register_mode = "none";
defparam \data_in[2]~I .input_sync_reset = "none";
defparam \data_in[2]~I .oe_async_reset = "none";
defparam \data_in[2]~I .oe_power_up = "low";
defparam \data_in[2]~I .oe_register_mode = "none";
defparam \data_in[2]~I .oe_sync_reset = "none";
defparam \data_in[2]~I .operation_mode = "input";
defparam \data_in[2]~I .output_async_reset = "none";
defparam \data_in[2]~I .output_power_up = "low";
defparam \data_in[2]~I .output_register_mode = "none";
defparam \data_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X29_Y23_N8
stratix_lcell \data[31][2] (
// Equation(s):
// \data~24  = ((!\rst~combout  & ((\data_in~combout [2]))))
// \data[31][2]~regout  = DFFEAS(\data~24 , GLOBAL(\clk~combout ), VCC, , \data[31][7]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~24 ),
	.regout(\data[31][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][2] .lut_mask = "3300";
defparam \data[31][2] .operation_mode = "normal";
defparam \data[31][2] .output_mode = "reg_and_comb";
defparam \data[31][2] .register_cascade_mode = "off";
defparam \data[31][2] .sum_lutc_input = "datac";
defparam \data[31][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y25_N2
stratix_lcell \data[42][2] (
// Equation(s):
// \data[42][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[42][6]~42_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[42][6]~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[42][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[42][2] .lut_mask = "0000";
defparam \data[42][2] .operation_mode = "normal";
defparam \data[42][2] .output_mode = "reg_only";
defparam \data[42][2] .register_cascade_mode = "off";
defparam \data[42][2] .sum_lutc_input = "datac";
defparam \data[42][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y26_N6
stratix_lcell \data[44][2] (
// Equation(s):
// \Mux10~7  = ((count4[1] & ((data[44][2]))) # (!count4[1] & (\data[42][2]~regout )))

	.clk(\clk~combout ),
	.dataa(\data[42][2]~regout ),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[44][3]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~7 ),
	.regout(\data[44][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[44][2] .lut_mask = "f0aa";
defparam \data[44][2] .operation_mode = "normal";
defparam \data[44][2] .output_mode = "comb_only";
defparam \data[44][2] .register_cascade_mode = "off";
defparam \data[44][2] .sum_lutc_input = "qfbk";
defparam \data[44][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y26_N7
stratix_lcell \data[46][2] (
// Equation(s):
// \Mux10~8  = (count4[2] & (((data[46][2] & !count4[1])))) # (!count4[2] & (\Mux10~7 ))

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\Mux10~7 ),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[46][3]~43_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~8 ),
	.regout(\data[46][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[46][2] .lut_mask = "44e4";
defparam \data[46][2] .operation_mode = "normal";
defparam \data[46][2] .output_mode = "comb_only";
defparam \data[46][2] .register_cascade_mode = "off";
defparam \data[46][2] .sum_lutc_input = "qfbk";
defparam \data[46][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y24_N7
stratix_lcell \data[41][2] (
// Equation(s):
// \data[41][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[41][3]~32_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[41][3]~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[41][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[41][2] .lut_mask = "0000";
defparam \data[41][2] .operation_mode = "normal";
defparam \data[41][2] .output_mode = "reg_only";
defparam \data[41][2] .register_cascade_mode = "off";
defparam \data[41][2] .sum_lutc_input = "datac";
defparam \data[41][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y26_N9
stratix_lcell \data[45][2] (
// Equation(s):
// \Mux10~0  = (count4[2] & (((data[45][2]) # (count4[1])))) # (!count4[2] & (\data[41][2]~regout  & ((!count4[1]))))

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[41][2]~regout ),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[45][6]~31_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0 ),
	.regout(\data[45][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[45][2] .lut_mask = "aae4";
defparam \data[45][2] .operation_mode = "normal";
defparam \data[45][2] .output_mode = "comb_only";
defparam \data[45][2] .register_cascade_mode = "off";
defparam \data[45][2] .sum_lutc_input = "qfbk";
defparam \data[45][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N7
stratix_lcell \data[47][2] (
// Equation(s):
// \data[47][2]~regout  = DFFEAS((((\data~24 ))), GLOBAL(\clk~combout ), VCC, , \data[47][1]~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[47][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[47][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[47][2] .lut_mask = "ff00";
defparam \data[47][2] .operation_mode = "normal";
defparam \data[47][2] .output_mode = "reg_only";
defparam \data[47][2] .register_cascade_mode = "off";
defparam \data[47][2] .sum_lutc_input = "datac";
defparam \data[47][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y26_N8
stratix_lcell \data[43][2] (
// Equation(s):
// \Mux10~1  = (\Mux10~0  & (((\data[47][2]~regout )) # (!count4[1]))) # (!\Mux10~0  & (count4[1] & (data[43][2])))

	.clk(\clk~combout ),
	.dataa(\Mux10~0 ),
	.datab(count4[1]),
	.datac(\data~24 ),
	.datad(\data[47][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[43][2]~30_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~1 ),
	.regout(\data[43][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[43][2] .lut_mask = "ea62";
defparam \data[43][2] .operation_mode = "normal";
defparam \data[43][2] .output_mode = "comb_only";
defparam \data[43][2] .register_cascade_mode = "off";
defparam \data[43][2] .sum_lutc_input = "qfbk";
defparam \data[43][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N5
stratix_lcell \data[33][2] (
// Equation(s):
// \data[33][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[33][7]~39_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[33][7]~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[33][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][2] .lut_mask = "0000";
defparam \data[33][2] .operation_mode = "normal";
defparam \data[33][2] .output_mode = "reg_only";
defparam \data[33][2] .register_cascade_mode = "off";
defparam \data[33][2] .sum_lutc_input = "datac";
defparam \data[33][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N9
stratix_lcell \data[37][2] (
// Equation(s):
// \Mux10~4  = (count4[2] & ((count4[1]) # ((data[37][2])))) # (!count4[2] & (!count4[1] & ((\data[33][2]~regout ))))

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(count4[1]),
	.datac(\data~24 ),
	.datad(\data[33][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[37][2]~38_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~4 ),
	.regout(\data[37][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[37][2] .lut_mask = "b9a8";
defparam \data[37][2] .operation_mode = "normal";
defparam \data[37][2] .output_mode = "comb_only";
defparam \data[37][2] .register_cascade_mode = "off";
defparam \data[37][2] .sum_lutc_input = "qfbk";
defparam \data[37][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y25_N9
stratix_lcell \data[39][2] (
// Equation(s):
// \data[39][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[39][5]~40_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[39][5]~40_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[39][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[39][2] .lut_mask = "0000";
defparam \data[39][2] .operation_mode = "normal";
defparam \data[39][2] .output_mode = "reg_only";
defparam \data[39][2] .register_cascade_mode = "off";
defparam \data[39][2] .sum_lutc_input = "datac";
defparam \data[39][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y25_N4
stratix_lcell \data[35][2] (
// Equation(s):
// \Mux10~5  = (count4[1] & ((\Mux10~4  & ((\data[39][2]~regout ))) # (!\Mux10~4  & (data[35][2])))) # (!count4[1] & (\Mux10~4 ))

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(\Mux10~4 ),
	.datac(\data~24 ),
	.datad(\data[39][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[35][2]~37_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~5 ),
	.regout(\data[35][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][2] .lut_mask = "ec64";
defparam \data[35][2] .operation_mode = "normal";
defparam \data[35][2] .output_mode = "comb_only";
defparam \data[35][2] .register_cascade_mode = "off";
defparam \data[35][2] .sum_lutc_input = "qfbk";
defparam \data[35][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y25_N4
stratix_lcell \data[34][2] (
// Equation(s):
// \data[34][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[34][2]~35_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[34][2]~35_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[34][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][2] .lut_mask = "0000";
defparam \data[34][2] .operation_mode = "normal";
defparam \data[34][2] .output_mode = "reg_only";
defparam \data[34][2] .register_cascade_mode = "off";
defparam \data[34][2] .sum_lutc_input = "datac";
defparam \data[34][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y26_N8
stratix_lcell \data[38][2] (
// Equation(s):
// \Mux10~2  = (count4[1] & (count4[2])) # (!count4[1] & ((count4[2] & (data[38][2])) # (!count4[2] & ((\data[34][2]~regout )))))

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(count4[2]),
	.datac(\data~24 ),
	.datad(\data[34][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[38][4]~34_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~2 ),
	.regout(\data[38][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[38][2] .lut_mask = "d9c8";
defparam \data[38][2] .operation_mode = "normal";
defparam \data[38][2] .output_mode = "comb_only";
defparam \data[38][2] .register_cascade_mode = "off";
defparam \data[38][2] .sum_lutc_input = "qfbk";
defparam \data[38][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y27_N7
stratix_lcell \data[40][2] (
// Equation(s):
// \data[40][2]~regout  = DFFEAS((((\data~24 ))), GLOBAL(\clk~combout ), VCC, , \data[40][3]~36_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[40][3]~36_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[40][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[40][2] .lut_mask = "ff00";
defparam \data[40][2] .operation_mode = "normal";
defparam \data[40][2] .output_mode = "reg_only";
defparam \data[40][2] .register_cascade_mode = "off";
defparam \data[40][2] .sum_lutc_input = "datac";
defparam \data[40][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y26_N0
stratix_lcell \data[36][2] (
// Equation(s):
// \Mux10~3  = (\Mux10~2  & ((\data[40][2]~regout ) # ((!count4[1])))) # (!\Mux10~2  & (((data[36][2] & count4[1]))))

	.clk(\clk~combout ),
	.dataa(\Mux10~2 ),
	.datab(\data[40][2]~regout ),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[36][7]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~3 ),
	.regout(\data[36][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[36][2] .lut_mask = "d8aa";
defparam \data[36][2] .operation_mode = "normal";
defparam \data[36][2] .output_mode = "comb_only";
defparam \data[36][2] .register_cascade_mode = "off";
defparam \data[36][2] .sum_lutc_input = "qfbk";
defparam \data[36][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y27_N9
stratix_lcell \Mux10~6 (
// Equation(s):
// \Mux10~6_combout  = (count4[0] & (((count4[3]) # (\Mux10~3 )))) # (!count4[0] & (\Mux10~5  & (!count4[3])))

	.clk(gnd),
	.dataa(count4[0]),
	.datab(\Mux10~5 ),
	.datac(count4[3]),
	.datad(\Mux10~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~6 .lut_mask = "aea4";
defparam \Mux10~6 .operation_mode = "normal";
defparam \Mux10~6 .output_mode = "comb_only";
defparam \Mux10~6 .register_cascade_mode = "off";
defparam \Mux10~6 .sum_lutc_input = "datac";
defparam \Mux10~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y27_N1
stratix_lcell \Mux10~9 (
// Equation(s):
// \Mux10~9_combout  = (count4[3] & ((\Mux10~6_combout  & (\Mux10~8 )) # (!\Mux10~6_combout  & ((\Mux10~1 ))))) # (!count4[3] & (((\Mux10~6_combout ))))

	.clk(gnd),
	.dataa(\Mux10~8 ),
	.datab(count4[3]),
	.datac(\Mux10~1 ),
	.datad(\Mux10~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~9 .lut_mask = "bbc0";
defparam \Mux10~9 .operation_mode = "normal";
defparam \Mux10~9 .output_mode = "comb_only";
defparam \Mux10~9 .register_cascade_mode = "off";
defparam \Mux10~9 .sum_lutc_input = "datac";
defparam \Mux10~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N1
stratix_lcell \Add17~0 (
// Equation(s):
// \Add17~0_combout  = \Mux9~4_combout  $ ((\Mux10~9_combout ))
// \Add17~2  = CARRY((\Mux9~4_combout  & (\Mux10~9_combout )))
// \Add17~2COUT1_56  = CARRY((\Mux9~4_combout  & (\Mux10~9_combout )))

	.clk(gnd),
	.dataa(\Mux9~4_combout ),
	.datab(\Mux10~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add17~2 ),
	.cout1(\Add17~2COUT1_56 ));
// synopsys translate_off
defparam \Add17~0 .lut_mask = "6688";
defparam \Add17~0 .operation_mode = "arithmetic";
defparam \Add17~0 .output_mode = "comb_only";
defparam \Add17~0 .register_cascade_mode = "off";
defparam \Add17~0 .sum_lutc_input = "datac";
defparam \Add17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N2
stratix_lcell \Add17~7 (
// Equation(s):
// \Add17~7_combout  = \Mux18~12_combout  $ (\Mux46~9_combout  $ ((\Add17~2 )))
// \Add17~9  = CARRY((\Mux18~12_combout  & (!\Mux46~9_combout  & !\Add17~2 )) # (!\Mux18~12_combout  & ((!\Add17~2 ) # (!\Mux46~9_combout ))))
// \Add17~9COUT1_58  = CARRY((\Mux18~12_combout  & (!\Mux46~9_combout  & !\Add17~2COUT1_56 )) # (!\Mux18~12_combout  & ((!\Add17~2COUT1_56 ) # (!\Mux46~9_combout ))))

	.clk(gnd),
	.dataa(\Mux18~12_combout ),
	.datab(\Mux46~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add17~2 ),
	.cin1(\Add17~2COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~7_combout ),
	.regout(),
	.cout(),
	.cout0(\Add17~9 ),
	.cout1(\Add17~9COUT1_58 ));
// synopsys translate_off
defparam \Add17~7 .cin0_used = "true";
defparam \Add17~7 .cin1_used = "true";
defparam \Add17~7 .lut_mask = "9617";
defparam \Add17~7 .operation_mode = "arithmetic";
defparam \Add17~7 .output_mode = "comb_only";
defparam \Add17~7 .register_cascade_mode = "off";
defparam \Add17~7 .sum_lutc_input = "cin";
defparam \Add17~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N3
stratix_lcell \Add17~14 (
// Equation(s):
// \Add17~14_combout  = \Mux45~9_combout  $ (\Mux17~4_combout  $ ((!\Add17~9 )))
// \Add17~16  = CARRY((\Mux45~9_combout  & ((\Mux17~4_combout ) # (!\Add17~9 ))) # (!\Mux45~9_combout  & (\Mux17~4_combout  & !\Add17~9 )))
// \Add17~16COUT1_60  = CARRY((\Mux45~9_combout  & ((\Mux17~4_combout ) # (!\Add17~9COUT1_58 ))) # (!\Mux45~9_combout  & (\Mux17~4_combout  & !\Add17~9COUT1_58 )))

	.clk(gnd),
	.dataa(\Mux45~9_combout ),
	.datab(\Mux17~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add17~9 ),
	.cin1(\Add17~9COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~14_combout ),
	.regout(),
	.cout(),
	.cout0(\Add17~16 ),
	.cout1(\Add17~16COUT1_60 ));
// synopsys translate_off
defparam \Add17~14 .cin0_used = "true";
defparam \Add17~14 .cin1_used = "true";
defparam \Add17~14 .lut_mask = "698e";
defparam \Add17~14 .operation_mode = "arithmetic";
defparam \Add17~14 .output_mode = "comb_only";
defparam \Add17~14 .register_cascade_mode = "off";
defparam \Add17~14 .sum_lutc_input = "cin";
defparam \Add17~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N4
stratix_lcell \Add17~21 (
// Equation(s):
// \Add17~21_combout  = \Mux16~4_combout  $ (\Mux44~9_combout  $ ((\Add17~16 )))
// \Add17~23  = CARRY((\Mux16~4_combout  & (!\Mux44~9_combout  & !\Add17~16COUT1_60 )) # (!\Mux16~4_combout  & ((!\Add17~16COUT1_60 ) # (!\Mux44~9_combout ))))

	.clk(gnd),
	.dataa(\Mux16~4_combout ),
	.datab(\Mux44~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add17~16 ),
	.cin1(\Add17~16COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~21_combout ),
	.regout(),
	.cout(\Add17~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~21 .cin0_used = "true";
defparam \Add17~21 .cin1_used = "true";
defparam \Add17~21 .lut_mask = "9617";
defparam \Add17~21 .operation_mode = "arithmetic";
defparam \Add17~21 .output_mode = "comb_only";
defparam \Add17~21 .register_cascade_mode = "off";
defparam \Add17~21 .sum_lutc_input = "cin";
defparam \Add17~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y24_N9
stratix_lcell \Mux43~5 (
// Equation(s):
// \Mux43~5_combout  = (\Mux43~4  & (((\data[47][6]~regout )) # (!\Mux43~1_combout ))) # (!\Mux43~4  & (\Mux43~1_combout  & (\Mux43~3 )))

	.clk(gnd),
	.dataa(\Mux43~4 ),
	.datab(\Mux43~1_combout ),
	.datac(\Mux43~3 ),
	.datad(\data[47][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux43~5 .lut_mask = "ea62";
defparam \Mux43~5 .operation_mode = "normal";
defparam \Mux43~5 .output_mode = "comb_only";
defparam \Mux43~5 .register_cascade_mode = "off";
defparam \Mux43~5 .sum_lutc_input = "datac";
defparam \Mux43~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N1
stratix_lcell \Mux43~10 (
// Equation(s):
// \Mux43~10_combout  = ((count4[2] & (\Mux43~7 )) # (!count4[2] & ((\Mux43~9 ))))

	.clk(gnd),
	.dataa(\Mux43~7 ),
	.datab(vcc),
	.datac(\Mux43~9 ),
	.datad(count4[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux43~10 .lut_mask = "aaf0";
defparam \Mux43~10 .operation_mode = "normal";
defparam \Mux43~10 .output_mode = "comb_only";
defparam \Mux43~10 .register_cascade_mode = "off";
defparam \Mux43~10 .sum_lutc_input = "datac";
defparam \Mux43~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N2
stratix_lcell \Mux43~11 (
// Equation(s):
// \Mux43~11_combout  = ((count4[1] & (\Mux43~5_combout )) # (!count4[1] & ((\Mux43~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux43~5_combout ),
	.datac(\Mux43~10_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux43~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux43~11 .lut_mask = "ccf0";
defparam \Mux43~11 .operation_mode = "normal";
defparam \Mux43~11 .output_mode = "comb_only";
defparam \Mux43~11 .register_cascade_mode = "off";
defparam \Mux43~11 .sum_lutc_input = "datac";
defparam \Mux43~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N5
stratix_lcell \Add17~28 (
// Equation(s):
// \Add17~28_combout  = \Mux43~11_combout  $ (\Mux15~4_combout  $ ((!\Add17~23 )))
// \Add17~30  = CARRY((\Mux43~11_combout  & ((\Mux15~4_combout ) # (!\Add17~23 ))) # (!\Mux43~11_combout  & (\Mux15~4_combout  & !\Add17~23 )))
// \Add17~30COUT1_62  = CARRY((\Mux43~11_combout  & ((\Mux15~4_combout ) # (!\Add17~23 ))) # (!\Mux43~11_combout  & (\Mux15~4_combout  & !\Add17~23 )))

	.clk(gnd),
	.dataa(\Mux43~11_combout ),
	.datab(\Mux15~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add17~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~28_combout ),
	.regout(),
	.cout(),
	.cout0(\Add17~30 ),
	.cout1(\Add17~30COUT1_62 ));
// synopsys translate_off
defparam \Add17~28 .cin_used = "true";
defparam \Add17~28 .lut_mask = "698e";
defparam \Add17~28 .operation_mode = "arithmetic";
defparam \Add17~28 .output_mode = "comb_only";
defparam \Add17~28 .register_cascade_mode = "off";
defparam \Add17~28 .sum_lutc_input = "cin";
defparam \Add17~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N6
stratix_lcell \Add17~35 (
// Equation(s):
// \Add17~35_combout  = (\Mux42~9_combout  $ (((!\Add17~23  & \Add17~30 ) # (\Add17~23  & \Add17~30COUT1_62 ))))
// \Add17~37  = CARRY(((!\Add17~30 ) # (!\Mux42~9_combout )))
// \Add17~37COUT1_64  = CARRY(((!\Add17~30COUT1_62 ) # (!\Mux42~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux42~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add17~23 ),
	.cin0(\Add17~30 ),
	.cin1(\Add17~30COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add17~37 ),
	.cout1(\Add17~37COUT1_64 ));
// synopsys translate_off
defparam \Add17~35 .cin0_used = "true";
defparam \Add17~35 .cin1_used = "true";
defparam \Add17~35 .cin_used = "true";
defparam \Add17~35 .lut_mask = "3c3f";
defparam \Add17~35 .operation_mode = "arithmetic";
defparam \Add17~35 .output_mode = "comb_only";
defparam \Add17~35 .register_cascade_mode = "off";
defparam \Add17~35 .sum_lutc_input = "cin";
defparam \Add17~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y20_N1
stratix_lcell \Add26~0 (
// Equation(s):
// \Add26~0_combout  = \Mux7~9_combout  $ ((\Mux46~9_combout ))
// \Add26~2  = CARRY((\Mux7~9_combout  & (\Mux46~9_combout )))
// \Add26~2COUT1_36  = CARRY((\Mux7~9_combout  & (\Mux46~9_combout )))

	.clk(gnd),
	.dataa(\Mux7~9_combout ),
	.datab(\Mux46~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add26~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add26~2 ),
	.cout1(\Add26~2COUT1_36 ));
// synopsys translate_off
defparam \Add26~0 .lut_mask = "6688";
defparam \Add26~0 .operation_mode = "arithmetic";
defparam \Add26~0 .output_mode = "comb_only";
defparam \Add26~0 .register_cascade_mode = "off";
defparam \Add26~0 .sum_lutc_input = "datac";
defparam \Add26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y20_N2
stratix_lcell \Add26~5 (
// Equation(s):
// \Add26~5_combout  = \Mux45~9_combout  $ (\Mux6~9_combout  $ ((\Add26~2 )))
// \Add26~7  = CARRY((\Mux45~9_combout  & (!\Mux6~9_combout  & !\Add26~2 )) # (!\Mux45~9_combout  & ((!\Add26~2 ) # (!\Mux6~9_combout ))))
// \Add26~7COUT1_38  = CARRY((\Mux45~9_combout  & (!\Mux6~9_combout  & !\Add26~2COUT1_36 )) # (!\Mux45~9_combout  & ((!\Add26~2COUT1_36 ) # (!\Mux6~9_combout ))))

	.clk(gnd),
	.dataa(\Mux45~9_combout ),
	.datab(\Mux6~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add26~2 ),
	.cin1(\Add26~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add26~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add26~7 ),
	.cout1(\Add26~7COUT1_38 ));
// synopsys translate_off
defparam \Add26~5 .cin0_used = "true";
defparam \Add26~5 .cin1_used = "true";
defparam \Add26~5 .lut_mask = "9617";
defparam \Add26~5 .operation_mode = "arithmetic";
defparam \Add26~5 .output_mode = "comb_only";
defparam \Add26~5 .register_cascade_mode = "off";
defparam \Add26~5 .sum_lutc_input = "cin";
defparam \Add26~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y20_N3
stratix_lcell \Add26~10 (
// Equation(s):
// \Add26~10_combout  = \Mux5~9_combout  $ (\Mux44~9_combout  $ ((!\Add26~7 )))
// \Add26~12  = CARRY((\Mux5~9_combout  & ((\Mux44~9_combout ) # (!\Add26~7 ))) # (!\Mux5~9_combout  & (\Mux44~9_combout  & !\Add26~7 )))
// \Add26~12COUT1_40  = CARRY((\Mux5~9_combout  & ((\Mux44~9_combout ) # (!\Add26~7COUT1_38 ))) # (!\Mux5~9_combout  & (\Mux44~9_combout  & !\Add26~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Mux5~9_combout ),
	.datab(\Mux44~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add26~7 ),
	.cin1(\Add26~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add26~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add26~12 ),
	.cout1(\Add26~12COUT1_40 ));
// synopsys translate_off
defparam \Add26~10 .cin0_used = "true";
defparam \Add26~10 .cin1_used = "true";
defparam \Add26~10 .lut_mask = "698e";
defparam \Add26~10 .operation_mode = "arithmetic";
defparam \Add26~10 .output_mode = "comb_only";
defparam \Add26~10 .register_cascade_mode = "off";
defparam \Add26~10 .sum_lutc_input = "cin";
defparam \Add26~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y20_N4
stratix_lcell \Add26~15 (
// Equation(s):
// \Add26~15_combout  = \Mux4~9_combout  $ (\Mux43~11_combout  $ ((\Add26~12 )))
// \Add26~17  = CARRY((\Mux4~9_combout  & (!\Mux43~11_combout  & !\Add26~12COUT1_40 )) # (!\Mux4~9_combout  & ((!\Add26~12COUT1_40 ) # (!\Mux43~11_combout ))))

	.clk(gnd),
	.dataa(\Mux4~9_combout ),
	.datab(\Mux43~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add26~12 ),
	.cin1(\Add26~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add26~15_combout ),
	.regout(),
	.cout(\Add26~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add26~15 .cin0_used = "true";
defparam \Add26~15 .cin1_used = "true";
defparam \Add26~15 .lut_mask = "9617";
defparam \Add26~15 .operation_mode = "arithmetic";
defparam \Add26~15 .output_mode = "comb_only";
defparam \Add26~15 .register_cascade_mode = "off";
defparam \Add26~15 .sum_lutc_input = "cin";
defparam \Add26~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y20_N5
stratix_lcell \Add26~20 (
// Equation(s):
// \Add26~20_combout  = \Mux42~9_combout  $ (\Mux3~9_combout  $ ((!\Add26~17 )))
// \Add26~22  = CARRY((\Mux42~9_combout  & ((\Mux3~9_combout ) # (!\Add26~17 ))) # (!\Mux42~9_combout  & (\Mux3~9_combout  & !\Add26~17 )))
// \Add26~22COUT1_42  = CARRY((\Mux42~9_combout  & ((\Mux3~9_combout ) # (!\Add26~17 ))) # (!\Mux42~9_combout  & (\Mux3~9_combout  & !\Add26~17 )))

	.clk(gnd),
	.dataa(\Mux42~9_combout ),
	.datab(\Mux3~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add26~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add26~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add26~22 ),
	.cout1(\Add26~22COUT1_42 ));
// synopsys translate_off
defparam \Add26~20 .cin_used = "true";
defparam \Add26~20 .lut_mask = "698e";
defparam \Add26~20 .operation_mode = "arithmetic";
defparam \Add26~20 .output_mode = "comb_only";
defparam \Add26~20 .register_cascade_mode = "off";
defparam \Add26~20 .sum_lutc_input = "cin";
defparam \Add26~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y20_N6
stratix_lcell \Add26~25 (
// Equation(s):
// \Add26~25_combout  = ((((!\Add26~17  & \Add26~22 ) # (\Add26~17  & \Add26~22COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add26~17 ),
	.cin0(\Add26~22 ),
	.cin1(\Add26~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add26~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add26~25 .cin0_used = "true";
defparam \Add26~25 .cin1_used = "true";
defparam \Add26~25 .cin_used = "true";
defparam \Add26~25 .lut_mask = "f0f0";
defparam \Add26~25 .operation_mode = "normal";
defparam \Add26~25 .output_mode = "comb_only";
defparam \Add26~25 .register_cascade_mode = "off";
defparam \Add26~25 .sum_lutc_input = "cin";
defparam \Add26~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y25_N5
stratix_lcell \data[2][2] (
// Equation(s):
// \Mux52~2  = (count4[2] & ((\data[6][2]~regout ) # ((count4[1])))) # (!count4[2] & (((data[2][2] & !count4[1]))))
// \data[2][2]~regout  = DFFEAS(\Mux52~2 , GLOBAL(\clk~combout ), VCC, , \data[2][6]~9_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[6][2]~regout ),
	.datab(count4[2]),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~2 ),
	.regout(\data[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][2] .lut_mask = "ccb8";
defparam \data[2][2] .operation_mode = "normal";
defparam \data[2][2] .output_mode = "reg_and_comb";
defparam \data[2][2] .register_cascade_mode = "off";
defparam \data[2][2] .sum_lutc_input = "qfbk";
defparam \data[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N9
stratix_lcell \data[10][2] (
// Equation(s):
// \data_out~43  = (count[3] & (((data[10][2]) # (count[2])))) # (!count[3] & (\data[2][2]~regout  & ((!count[2]))))
// \data[10][2]~regout  = DFFEAS(\data_out~43 , GLOBAL(\clk~combout ), VCC, , \data[10][7]~8_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[2][2]~regout ),
	.datab(count[3]),
	.datac(\data~24 ),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[10][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~43 ),
	.regout(\data[10][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][2] .lut_mask = "cce2";
defparam \data[10][2] .operation_mode = "normal";
defparam \data[10][2] .output_mode = "reg_and_comb";
defparam \data[10][2] .register_cascade_mode = "off";
defparam \data[10][2] .sum_lutc_input = "qfbk";
defparam \data[10][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N7
stratix_lcell \data[14][2] (
// Equation(s):
// \Mux52~7  = (count4[2] & (((data[14][2]) # (count4[1])))) # (!count4[2] & (\data[10][2]~regout  & ((!count4[1]))))
// \data[14][2]~regout  = DFFEAS(\Mux52~7 , GLOBAL(\clk~combout ), VCC, , \data[14][5]~10_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[10][2]~regout ),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[14][5]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~7 ),
	.regout(\data[14][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][2] .lut_mask = "aae4";
defparam \data[14][2] .operation_mode = "normal";
defparam \data[14][2] .output_mode = "reg_and_comb";
defparam \data[14][2] .register_cascade_mode = "off";
defparam \data[14][2] .sum_lutc_input = "qfbk";
defparam \data[14][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N4
stratix_lcell \data[6][2] (
// Equation(s):
// \data_out~44  = (count[2] & ((\data_out~43  & (\data[14][2]~regout )) # (!\data_out~43  & ((data[6][2]))))) # (!count[2] & (((\data_out~43 ))))
// \data[6][2]~regout  = DFFEAS(\data_out~44 , GLOBAL(\clk~combout ), VCC, , \data[6][6]~7_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[14][2]~regout ),
	.datab(count[2]),
	.datac(\data~24 ),
	.datad(\data_out~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[6][6]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~44 ),
	.regout(\data[6][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][2] .lut_mask = "bbc0";
defparam \data[6][2] .operation_mode = "normal";
defparam \data[6][2] .output_mode = "reg_and_comb";
defparam \data[6][2] .register_cascade_mode = "off";
defparam \data[6][2] .sum_lutc_input = "qfbk";
defparam \data[6][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y27_N2
stratix_lcell \data[8][2] (
// Equation(s):
// \Mux52~3  = (count4[1] & ((\Mux52~2  & ((data[8][2]))) # (!\Mux52~2  & (\data[4][2]~regout )))) # (!count4[1] & (((\Mux52~2 ))))
// \data[8][2]~regout  = DFFEAS(\Mux52~3 , GLOBAL(\clk~combout ), VCC, , \data[8][4]~12_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(\data[4][2]~regout ),
	.datac(\data~24 ),
	.datad(\Mux52~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[8][4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~3 ),
	.regout(\data[8][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][2] .lut_mask = "f588";
defparam \data[8][2] .operation_mode = "normal";
defparam \data[8][2] .output_mode = "reg_and_comb";
defparam \data[8][2] .register_cascade_mode = "off";
defparam \data[8][2] .sum_lutc_input = "qfbk";
defparam \data[8][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N1
stratix_lcell \data[4][2] (
// Equation(s):
// \data_out~45  = (\data_out~7_combout  & ((\data_out~6_combout ) # ((data[4][2])))) # (!\data_out~7_combout  & (!\data_out~6_combout  & ((\data[8][2]~regout ))))
// \data[4][2]~regout  = DFFEAS(\data_out~45 , GLOBAL(\clk~combout ), VCC, , \data[4][4]~11_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~7_combout ),
	.datab(\data_out~6_combout ),
	.datac(\data~24 ),
	.datad(\data[8][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4][4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~45 ),
	.regout(\data[4][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][2] .lut_mask = "b9a8";
defparam \data[4][2] .operation_mode = "normal";
defparam \data[4][2] .output_mode = "reg_and_comb";
defparam \data[4][2] .register_cascade_mode = "off";
defparam \data[4][2] .sum_lutc_input = "qfbk";
defparam \data[4][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y22_N9
stratix_lcell \data[1][2] (
// Equation(s):
// \Mux52~4  = (count4[1] & (count4[2])) # (!count4[1] & ((count4[2] & ((\data[5][2]~regout ))) # (!count4[2] & (data[1][2]))))
// \data[1][2]~regout  = DFFEAS(\Mux52~4 , GLOBAL(\clk~combout ), VCC, , \data[1][6]~19_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(count4[2]),
	.datac(\data~24 ),
	.datad(\data[5][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[1][6]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~4 ),
	.regout(\data[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][2] .lut_mask = "dc98";
defparam \data[1][2] .operation_mode = "normal";
defparam \data[1][2] .output_mode = "reg_and_comb";
defparam \data[1][2] .register_cascade_mode = "off";
defparam \data[1][2] .sum_lutc_input = "qfbk";
defparam \data[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y22_N6
stratix_lcell \data[5][2] (
// Equation(s):
// \data_out~50  = (count[2] & ((count[3]) # ((data[5][2])))) # (!count[2] & (!count[3] & ((\data[1][2]~regout ))))
// \data[5][2]~regout  = DFFEAS(\data_out~50 , GLOBAL(\clk~combout ), VCC, , \data[5][3]~18_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count[2]),
	.datab(count[3]),
	.datac(\data~24 ),
	.datad(\data[1][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[5][3]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~50 ),
	.regout(\data[5][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][2] .lut_mask = "b9a8";
defparam \data[5][2] .operation_mode = "normal";
defparam \data[5][2] .output_mode = "reg_and_comb";
defparam \data[5][2] .register_cascade_mode = "off";
defparam \data[5][2] .sum_lutc_input = "qfbk";
defparam \data[5][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y23_N8
stratix_lcell \data[9][2] (
// Equation(s):
// \data_out~51  = (count[3] & ((\data_out~50  & ((\data[13][2]~regout ))) # (!\data_out~50  & (data[9][2])))) # (!count[3] & (\data_out~50 ))
// \data[9][2]~regout  = DFFEAS(\data_out~51 , GLOBAL(\clk~combout ), VCC, , \data[9][4]~17_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count[3]),
	.datab(\data_out~50 ),
	.datac(\data~24 ),
	.datad(\data[13][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[9][4]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~51 ),
	.regout(\data[9][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][2] .lut_mask = "ec64";
defparam \data[9][2] .operation_mode = "normal";
defparam \data[9][2] .output_mode = "reg_and_comb";
defparam \data[9][2] .register_cascade_mode = "off";
defparam \data[9][2] .sum_lutc_input = "qfbk";
defparam \data[9][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N5
stratix_lcell \data[13][2] (
// Equation(s):
// \Mux52~0  = (count4[2] & ((count4[1]) # ((data[13][2])))) # (!count4[2] & (!count4[1] & ((\data[9][2]~regout ))))
// \data[13][2]~regout  = DFFEAS(\Mux52~0 , GLOBAL(\clk~combout ), VCC, , \data[13][4]~20_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(count4[1]),
	.datac(\data~24 ),
	.datad(\data[9][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[13][4]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~0 ),
	.regout(\data[13][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][2] .lut_mask = "b9a8";
defparam \data[13][2] .operation_mode = "normal";
defparam \data[13][2] .output_mode = "reg_and_comb";
defparam \data[13][2] .register_cascade_mode = "off";
defparam \data[13][2] .sum_lutc_input = "qfbk";
defparam \data[13][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N5
stratix_lcell \data[3][2] (
// Equation(s):
// \data_out~52  = (\data_out~20_combout  & (((\data_out~23_combout )))) # (!\data_out~20_combout  & ((\data_out~23_combout  & (\data_out~51 )) # (!\data_out~23_combout  & ((data[3][2])))))
// \data[3][2]~regout  = DFFEAS(\data_out~52 , GLOBAL(\clk~combout ), VCC, , \data[3][1]~21_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~20_combout ),
	.datab(\data_out~51 ),
	.datac(\data~24 ),
	.datad(\data_out~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[3][1]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~52 ),
	.regout(\data[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][2] .lut_mask = "ee50";
defparam \data[3][2] .operation_mode = "normal";
defparam \data[3][2] .output_mode = "reg_and_comb";
defparam \data[3][2] .register_cascade_mode = "off";
defparam \data[3][2] .sum_lutc_input = "qfbk";
defparam \data[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N6
stratix_lcell \data[7][2] (
// Equation(s):
// \Mux52~5  = (\Mux52~4  & (((data[7][2])) # (!count4[1]))) # (!\Mux52~4  & (count4[1] & ((\data[3][2]~regout ))))
// \data[7][2]~regout  = DFFEAS(\Mux52~5 , GLOBAL(\clk~combout ), VCC, , \data[7][6]~22_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux52~4 ),
	.datab(count4[1]),
	.datac(\data~24 ),
	.datad(\data[3][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7][6]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~5 ),
	.regout(\data[7][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][2] .lut_mask = "e6a2";
defparam \data[7][2] .operation_mode = "normal";
defparam \data[7][2] .output_mode = "reg_and_comb";
defparam \data[7][2] .register_cascade_mode = "off";
defparam \data[7][2] .sum_lutc_input = "qfbk";
defparam \data[7][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y26_N6
stratix_lcell \Mux52~6 (
// Equation(s):
// \Mux52~6_combout  = (count4[3] & (count4[0])) # (!count4[3] & ((count4[0] & (\Mux52~3 )) # (!count4[0] & ((\Mux52~5 )))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(count4[0]),
	.datac(\Mux52~3 ),
	.datad(\Mux52~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux52~6 .lut_mask = "d9c8";
defparam \Mux52~6 .operation_mode = "normal";
defparam \Mux52~6 .output_mode = "comb_only";
defparam \Mux52~6 .register_cascade_mode = "off";
defparam \Mux52~6 .sum_lutc_input = "datac";
defparam \Mux52~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N6
stratix_lcell \data[12][2] (
// Equation(s):
// \data_out~46  = (\data_out~6_combout  & ((\data_out~45  & ((data[12][2]))) # (!\data_out~45  & (\data_out~44 )))) # (!\data_out~6_combout  & (((\data_out~45 ))))
// \data[12][2]~regout  = DFFEAS(\data_out~46 , GLOBAL(\clk~combout ), VCC, , \data[12][2]~13_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~44 ),
	.datab(\data_out~6_combout ),
	.datac(\data~24 ),
	.datad(\data_out~45 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[12][2]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~46 ),
	.regout(\data[12][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][2] .lut_mask = "f388";
defparam \data[12][2] .operation_mode = "normal";
defparam \data[12][2] .output_mode = "reg_and_comb";
defparam \data[12][2] .register_cascade_mode = "off";
defparam \data[12][2] .sum_lutc_input = "qfbk";
defparam \data[12][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N2
stratix_lcell \data[11][2] (
// Equation(s):
// \data_out~53  = (\data_out~20_combout  & ((\data_out~52  & (\data[7][2]~regout )) # (!\data_out~52  & ((data[11][2]))))) # (!\data_out~20_combout  & (((\data_out~52 ))))
// \data[11][2]~regout  = DFFEAS(\data_out~53 , GLOBAL(\clk~combout ), VCC, , \data[11][0]~16_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[7][2]~regout ),
	.datab(\data_out~20_combout ),
	.datac(\data~24 ),
	.datad(\data_out~52 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[11][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~53 ),
	.regout(\data[11][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][2] .lut_mask = "bbc0";
defparam \data[11][2] .operation_mode = "normal";
defparam \data[11][2] .output_mode = "reg_and_comb";
defparam \data[11][2] .register_cascade_mode = "off";
defparam \data[11][2] .sum_lutc_input = "qfbk";
defparam \data[11][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y26_N2
stratix_lcell \data[15][2] (
// Equation(s):
// \Mux52~1  = (count4[1] & ((\Mux52~0  & ((data[15][2]))) # (!\Mux52~0  & (\data[11][2]~regout )))) # (!count4[1] & (((\Mux52~0 ))))
// \data[15][2]~regout  = DFFEAS(\Mux52~1 , GLOBAL(\clk~combout ), VCC, , \data[15][5]~15_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data[11][2]~regout ),
	.datab(count4[1]),
	.datac(\data~24 ),
	.datad(\Mux52~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[15][5]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~1 ),
	.regout(\data[15][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][2] .lut_mask = "f388";
defparam \data[15][2] .operation_mode = "normal";
defparam \data[15][2] .output_mode = "reg_and_comb";
defparam \data[15][2] .register_cascade_mode = "off";
defparam \data[15][2] .sum_lutc_input = "qfbk";
defparam \data[15][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y26_N2
stratix_lcell \data[0][2] (
// Equation(s):
// \data_out~49  = (\data_out~16_combout  & (\data_out~18_combout )) # (!\data_out~16_combout  & ((\data_out~18_combout  & (data[0][2])) # (!\data_out~18_combout  & ((\data[15][2]~regout )))))
// \data[0][2]~regout  = DFFEAS(\data_out~49 , GLOBAL(\clk~combout ), VCC, , \data[0][0]~14_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~16_combout ),
	.datab(\data_out~18_combout ),
	.datac(\data~24 ),
	.datad(\data[15][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[0][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~49 ),
	.regout(\data[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][2] .lut_mask = "d9c8";
defparam \data[0][2] .operation_mode = "normal";
defparam \data[0][2] .output_mode = "reg_and_comb";
defparam \data[0][2] .register_cascade_mode = "off";
defparam \data[0][2] .sum_lutc_input = "qfbk";
defparam \data[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y26_N5
stratix_lcell \Mux52~8 (
// Equation(s):
// \Mux52~8_combout  = (count4[1] & ((\Mux52~7  & ((\data[0][2]~regout ))) # (!\Mux52~7  & (\data[12][2]~regout )))) # (!count4[1] & (((\Mux52~7 ))))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(\data[12][2]~regout ),
	.datac(\Mux52~7 ),
	.datad(\data[0][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux52~8 .lut_mask = "f858";
defparam \Mux52~8 .operation_mode = "normal";
defparam \Mux52~8 .output_mode = "comb_only";
defparam \Mux52~8 .register_cascade_mode = "off";
defparam \Mux52~8 .sum_lutc_input = "datac";
defparam \Mux52~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y26_N2
stratix_lcell \Mux52~9 (
// Equation(s):
// \Mux52~9_combout  = (count4[3] & ((\Mux52~6_combout  & (\Mux52~8_combout )) # (!\Mux52~6_combout  & ((\Mux52~1 ))))) # (!count4[3] & (\Mux52~6_combout ))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux52~6_combout ),
	.datac(\Mux52~8_combout ),
	.datad(\Mux52~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux52~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux52~9 .lut_mask = "e6c4";
defparam \Mux52~9 .operation_mode = "normal";
defparam \Mux52~9 .output_mode = "comb_only";
defparam \Mux52~9 .register_cascade_mode = "off";
defparam \Mux52~9 .sum_lutc_input = "datac";
defparam \Mux52~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N1
stratix_lcell \Add27~0 (
// Equation(s):
// \Add27~0_combout  = \Mux52~9_combout  $ ((\Add26~0_combout ))
// \Add27~2  = CARRY((\Mux52~9_combout  & (\Add26~0_combout )))
// \Add27~2COUT1_42  = CARRY((\Mux52~9_combout  & (\Add26~0_combout )))

	.clk(gnd),
	.dataa(\Mux52~9_combout ),
	.datab(\Add26~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add27~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add27~2 ),
	.cout1(\Add27~2COUT1_42 ));
// synopsys translate_off
defparam \Add27~0 .lut_mask = "6688";
defparam \Add27~0 .operation_mode = "arithmetic";
defparam \Add27~0 .output_mode = "comb_only";
defparam \Add27~0 .register_cascade_mode = "off";
defparam \Add27~0 .sum_lutc_input = "datac";
defparam \Add27~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N2
stratix_lcell \Add27~5 (
// Equation(s):
// \Add27~5_combout  = \Add26~5_combout  $ (\Mux51~9_combout  $ ((\Add27~2 )))
// \Add27~7  = CARRY((\Add26~5_combout  & (!\Mux51~9_combout  & !\Add27~2 )) # (!\Add26~5_combout  & ((!\Add27~2 ) # (!\Mux51~9_combout ))))
// \Add27~7COUT1_44  = CARRY((\Add26~5_combout  & (!\Mux51~9_combout  & !\Add27~2COUT1_42 )) # (!\Add26~5_combout  & ((!\Add27~2COUT1_42 ) # (!\Mux51~9_combout ))))

	.clk(gnd),
	.dataa(\Add26~5_combout ),
	.datab(\Mux51~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add27~2 ),
	.cin1(\Add27~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add27~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add27~7 ),
	.cout1(\Add27~7COUT1_44 ));
// synopsys translate_off
defparam \Add27~5 .cin0_used = "true";
defparam \Add27~5 .cin1_used = "true";
defparam \Add27~5 .lut_mask = "9617";
defparam \Add27~5 .operation_mode = "arithmetic";
defparam \Add27~5 .output_mode = "comb_only";
defparam \Add27~5 .register_cascade_mode = "off";
defparam \Add27~5 .sum_lutc_input = "cin";
defparam \Add27~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N3
stratix_lcell \Add27~10 (
// Equation(s):
// \Add27~10_combout  = \Mux50~9_combout  $ (\Add26~10_combout  $ ((!\Add27~7 )))
// \Add27~12  = CARRY((\Mux50~9_combout  & ((\Add26~10_combout ) # (!\Add27~7 ))) # (!\Mux50~9_combout  & (\Add26~10_combout  & !\Add27~7 )))
// \Add27~12COUT1_46  = CARRY((\Mux50~9_combout  & ((\Add26~10_combout ) # (!\Add27~7COUT1_44 ))) # (!\Mux50~9_combout  & (\Add26~10_combout  & !\Add27~7COUT1_44 )))

	.clk(gnd),
	.dataa(\Mux50~9_combout ),
	.datab(\Add26~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add27~7 ),
	.cin1(\Add27~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add27~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add27~12 ),
	.cout1(\Add27~12COUT1_46 ));
// synopsys translate_off
defparam \Add27~10 .cin0_used = "true";
defparam \Add27~10 .cin1_used = "true";
defparam \Add27~10 .lut_mask = "698e";
defparam \Add27~10 .operation_mode = "arithmetic";
defparam \Add27~10 .output_mode = "comb_only";
defparam \Add27~10 .register_cascade_mode = "off";
defparam \Add27~10 .sum_lutc_input = "cin";
defparam \Add27~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N4
stratix_lcell \Add27~15 (
// Equation(s):
// \Add27~15_combout  = \Mux49~9_combout  $ (\Add26~15_combout  $ ((\Add27~12 )))
// \Add27~17  = CARRY((\Mux49~9_combout  & (!\Add26~15_combout  & !\Add27~12COUT1_46 )) # (!\Mux49~9_combout  & ((!\Add27~12COUT1_46 ) # (!\Add26~15_combout ))))

	.clk(gnd),
	.dataa(\Mux49~9_combout ),
	.datab(\Add26~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add27~12 ),
	.cin1(\Add27~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add27~15_combout ),
	.regout(),
	.cout(\Add27~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add27~15 .cin0_used = "true";
defparam \Add27~15 .cin1_used = "true";
defparam \Add27~15 .lut_mask = "9617";
defparam \Add27~15 .operation_mode = "arithmetic";
defparam \Add27~15 .output_mode = "comb_only";
defparam \Add27~15 .register_cascade_mode = "off";
defparam \Add27~15 .sum_lutc_input = "cin";
defparam \Add27~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N5
stratix_lcell \Add27~20 (
// Equation(s):
// \Add27~20_combout  = \Add26~20_combout  $ (\Mux48~9_combout  $ ((!\Add27~17 )))
// \Add27~22  = CARRY((\Add26~20_combout  & ((\Mux48~9_combout ) # (!\Add27~17 ))) # (!\Add26~20_combout  & (\Mux48~9_combout  & !\Add27~17 )))
// \Add27~22COUT1_48  = CARRY((\Add26~20_combout  & ((\Mux48~9_combout ) # (!\Add27~17 ))) # (!\Add26~20_combout  & (\Mux48~9_combout  & !\Add27~17 )))

	.clk(gnd),
	.dataa(\Add26~20_combout ),
	.datab(\Mux48~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add27~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add27~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add27~22 ),
	.cout1(\Add27~22COUT1_48 ));
// synopsys translate_off
defparam \Add27~20 .cin_used = "true";
defparam \Add27~20 .lut_mask = "698e";
defparam \Add27~20 .operation_mode = "arithmetic";
defparam \Add27~20 .output_mode = "comb_only";
defparam \Add27~20 .register_cascade_mode = "off";
defparam \Add27~20 .sum_lutc_input = "cin";
defparam \Add27~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N6
stratix_lcell \Add27~25 (
// Equation(s):
// \Add27~25_combout  = \Mux47~9_combout  $ (\Add26~25_combout  $ (((!\Add27~17  & \Add27~22 ) # (\Add27~17  & \Add27~22COUT1_48 ))))
// \Add27~27  = CARRY((\Mux47~9_combout  & (!\Add26~25_combout  & !\Add27~22 )) # (!\Mux47~9_combout  & ((!\Add27~22 ) # (!\Add26~25_combout ))))
// \Add27~27COUT1_50  = CARRY((\Mux47~9_combout  & (!\Add26~25_combout  & !\Add27~22COUT1_48 )) # (!\Mux47~9_combout  & ((!\Add27~22COUT1_48 ) # (!\Add26~25_combout ))))

	.clk(gnd),
	.dataa(\Mux47~9_combout ),
	.datab(\Add26~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add27~17 ),
	.cin0(\Add27~22 ),
	.cin1(\Add27~22COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add27~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add27~27 ),
	.cout1(\Add27~27COUT1_50 ));
// synopsys translate_off
defparam \Add27~25 .cin0_used = "true";
defparam \Add27~25 .cin1_used = "true";
defparam \Add27~25 .cin_used = "true";
defparam \Add27~25 .lut_mask = "9617";
defparam \Add27~25 .operation_mode = "arithmetic";
defparam \Add27~25 .output_mode = "comb_only";
defparam \Add27~25 .register_cascade_mode = "off";
defparam \Add27~25 .sum_lutc_input = "cin";
defparam \Add27~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N0
stratix_lcell \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = (\Add19~0_combout  & (((\Add19~1_combout ) # (\Mux0~13 )))) # (!\Add19~0_combout  & (\Mux0~14  & (!\Add19~1_combout )))

	.clk(gnd),
	.dataa(\Add19~0_combout ),
	.datab(\Mux0~14 ),
	.datac(\Add19~1_combout ),
	.datad(\Mux0~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~7 .lut_mask = "aea4";
defparam \Mux1~7 .operation_mode = "normal";
defparam \Mux1~7 .output_mode = "comb_only";
defparam \Mux1~7 .register_cascade_mode = "off";
defparam \Mux1~7 .sum_lutc_input = "datac";
defparam \Mux1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N2
stratix_lcell \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = (\Mux1~7_combout  & (((\Mux0~15_combout ) # (!\Add19~1_combout )))) # (!\Mux1~7_combout  & (\Mux0~12  & (\Add19~1_combout )))

	.clk(gnd),
	.dataa(\Mux0~12 ),
	.datab(\Mux1~7_combout ),
	.datac(\Add19~1_combout ),
	.datad(\Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~8 .lut_mask = "ec2c";
defparam \Mux1~8 .operation_mode = "normal";
defparam \Mux1~8 .output_mode = "comb_only";
defparam \Mux1~8 .register_cascade_mode = "off";
defparam \Mux1~8 .sum_lutc_input = "datac";
defparam \Mux1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N3
stratix_lcell \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = (\Add19~1_combout  & (((\Mux0~9_combout ) # (\Add19~0_combout )))) # (!\Add19~1_combout  & (\Mux0~10  & ((!\Add19~0_combout ))))

	.clk(gnd),
	.dataa(\Mux0~10 ),
	.datab(\Mux0~9_combout ),
	.datac(\Add19~1_combout ),
	.datad(\Add19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~5 .lut_mask = "f0ca";
defparam \Mux1~5 .operation_mode = "normal";
defparam \Mux1~5 .output_mode = "comb_only";
defparam \Mux1~5 .register_cascade_mode = "off";
defparam \Mux1~5 .sum_lutc_input = "datac";
defparam \Mux1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N8
stratix_lcell \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = (\Mux1~5_combout  & (((\Mux0~11_combout )) # (!\Add19~0_combout ))) # (!\Mux1~5_combout  & (\Add19~0_combout  & (\Mux0~8 )))

	.clk(gnd),
	.dataa(\Mux1~5_combout ),
	.datab(\Add19~0_combout ),
	.datac(\Mux0~8 ),
	.datad(\Mux0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~6 .lut_mask = "ea62";
defparam \Mux1~6 .operation_mode = "normal";
defparam \Mux1~6 .output_mode = "comb_only";
defparam \Mux1~6 .register_cascade_mode = "off";
defparam \Mux1~6 .sum_lutc_input = "datac";
defparam \Mux1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N3
stratix_lcell \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = ((count4[1] & ((\Mux1~6_combout ))) # (!count4[1] & (\Mux1~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux1~8_combout ),
	.datac(\Mux1~6_combout ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~9 .lut_mask = "f0cc";
defparam \Mux1~9 .operation_mode = "normal";
defparam \Mux1~9 .output_mode = "comb_only";
defparam \Mux1~9 .register_cascade_mode = "off";
defparam \Mux1~9 .sum_lutc_input = "datac";
defparam \Mux1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N8
stratix_lcell \Mux1~10 (
// Equation(s):
// \Mux1~10_combout  = (count4[3] & ((\Add19~2_combout  & ((\Mux1~4_combout ))) # (!\Add19~2_combout  & (\Mux1~9_combout )))) # (!count4[3] & (\Mux1~9_combout ))

	.clk(gnd),
	.dataa(\Mux1~9_combout ),
	.datab(count4[3]),
	.datac(\Mux1~4_combout ),
	.datad(\Add19~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~10 .lut_mask = "e2aa";
defparam \Mux1~10 .operation_mode = "normal";
defparam \Mux1~10 .output_mode = "comb_only";
defparam \Mux1~10 .register_cascade_mode = "off";
defparam \Mux1~10 .sum_lutc_input = "datac";
defparam \Mux1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N1
stratix_lcell \Add8~0 (
// Equation(s):
// \Add8~0_combout  = \Mux1~10_combout  $ ((\Mux46~9_combout ))
// \Add8~2  = CARRY((\Mux1~10_combout  & (\Mux46~9_combout )))
// \Add8~2COUT1_36  = CARRY((\Mux1~10_combout  & (\Mux46~9_combout )))

	.clk(gnd),
	.dataa(\Mux1~10_combout ),
	.datab(\Mux46~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~2 ),
	.cout1(\Add8~2COUT1_36 ));
// synopsys translate_off
defparam \Add8~0 .lut_mask = "6688";
defparam \Add8~0 .operation_mode = "arithmetic";
defparam \Add8~0 .output_mode = "comb_only";
defparam \Add8~0 .register_cascade_mode = "off";
defparam \Add8~0 .sum_lutc_input = "datac";
defparam \Add8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N2
stratix_lcell \Add8~5 (
// Equation(s):
// \Add8~5_combout  = \Mux45~9_combout  $ (\Mux26~10_combout  $ ((\Add8~2 )))
// \Add8~7  = CARRY((\Mux45~9_combout  & (!\Mux26~10_combout  & !\Add8~2 )) # (!\Mux45~9_combout  & ((!\Add8~2 ) # (!\Mux26~10_combout ))))
// \Add8~7COUT1_38  = CARRY((\Mux45~9_combout  & (!\Mux26~10_combout  & !\Add8~2COUT1_36 )) # (!\Mux45~9_combout  & ((!\Add8~2COUT1_36 ) # (!\Mux26~10_combout ))))

	.clk(gnd),
	.dataa(\Mux45~9_combout ),
	.datab(\Mux26~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~2 ),
	.cin1(\Add8~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~7 ),
	.cout1(\Add8~7COUT1_38 ));
// synopsys translate_off
defparam \Add8~5 .cin0_used = "true";
defparam \Add8~5 .cin1_used = "true";
defparam \Add8~5 .lut_mask = "9617";
defparam \Add8~5 .operation_mode = "arithmetic";
defparam \Add8~5 .output_mode = "comb_only";
defparam \Add8~5 .register_cascade_mode = "off";
defparam \Add8~5 .sum_lutc_input = "cin";
defparam \Add8~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N3
stratix_lcell \Add8~10 (
// Equation(s):
// \Add8~10_combout  = \Mux44~9_combout  $ (\Mux25~10_combout  $ ((!\Add8~7 )))
// \Add8~12  = CARRY((\Mux44~9_combout  & ((\Mux25~10_combout ) # (!\Add8~7 ))) # (!\Mux44~9_combout  & (\Mux25~10_combout  & !\Add8~7 )))
// \Add8~12COUT1_40  = CARRY((\Mux44~9_combout  & ((\Mux25~10_combout ) # (!\Add8~7COUT1_38 ))) # (!\Mux44~9_combout  & (\Mux25~10_combout  & !\Add8~7COUT1_38 )))

	.clk(gnd),
	.dataa(\Mux44~9_combout ),
	.datab(\Mux25~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~7 ),
	.cin1(\Add8~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~12 ),
	.cout1(\Add8~12COUT1_40 ));
// synopsys translate_off
defparam \Add8~10 .cin0_used = "true";
defparam \Add8~10 .cin1_used = "true";
defparam \Add8~10 .lut_mask = "698e";
defparam \Add8~10 .operation_mode = "arithmetic";
defparam \Add8~10 .output_mode = "comb_only";
defparam \Add8~10 .register_cascade_mode = "off";
defparam \Add8~10 .sum_lutc_input = "cin";
defparam \Add8~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N4
stratix_lcell \Add8~15 (
// Equation(s):
// \Add8~15_combout  = \Mux24~10_combout  $ (\Mux43~11_combout  $ ((\Add8~12 )))
// \Add8~17  = CARRY((\Mux24~10_combout  & (!\Mux43~11_combout  & !\Add8~12COUT1_40 )) # (!\Mux24~10_combout  & ((!\Add8~12COUT1_40 ) # (!\Mux43~11_combout ))))

	.clk(gnd),
	.dataa(\Mux24~10_combout ),
	.datab(\Mux43~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~12 ),
	.cin1(\Add8~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~15_combout ),
	.regout(),
	.cout(\Add8~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add8~15 .cin0_used = "true";
defparam \Add8~15 .cin1_used = "true";
defparam \Add8~15 .lut_mask = "9617";
defparam \Add8~15 .operation_mode = "arithmetic";
defparam \Add8~15 .output_mode = "comb_only";
defparam \Add8~15 .register_cascade_mode = "off";
defparam \Add8~15 .sum_lutc_input = "cin";
defparam \Add8~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N5
stratix_lcell \Add8~20 (
// Equation(s):
// \Add8~20_combout  = \Mux23~10_combout  $ (\Mux42~9_combout  $ ((!\Add8~17 )))
// \Add8~22  = CARRY((\Mux23~10_combout  & ((\Mux42~9_combout ) # (!\Add8~17 ))) # (!\Mux23~10_combout  & (\Mux42~9_combout  & !\Add8~17 )))
// \Add8~22COUT1_42  = CARRY((\Mux23~10_combout  & ((\Mux42~9_combout ) # (!\Add8~17 ))) # (!\Mux23~10_combout  & (\Mux42~9_combout  & !\Add8~17 )))

	.clk(gnd),
	.dataa(\Mux23~10_combout ),
	.datab(\Mux42~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add8~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~22 ),
	.cout1(\Add8~22COUT1_42 ));
// synopsys translate_off
defparam \Add8~20 .cin_used = "true";
defparam \Add8~20 .lut_mask = "698e";
defparam \Add8~20 .operation_mode = "arithmetic";
defparam \Add8~20 .output_mode = "comb_only";
defparam \Add8~20 .register_cascade_mode = "off";
defparam \Add8~20 .sum_lutc_input = "cin";
defparam \Add8~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N6
stratix_lcell \Add8~25 (
// Equation(s):
// \Add8~25_combout  = ((((!\Add8~17  & \Add8~22 ) # (\Add8~17  & \Add8~22COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add8~17 ),
	.cin0(\Add8~22 ),
	.cin1(\Add8~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add8~25 .cin0_used = "true";
defparam \Add8~25 .cin1_used = "true";
defparam \Add8~25 .cin_used = "true";
defparam \Add8~25 .lut_mask = "f0f0";
defparam \Add8~25 .operation_mode = "normal";
defparam \Add8~25 .output_mode = "comb_only";
defparam \Add8~25 .register_cascade_mode = "off";
defparam \Add8~25 .sum_lutc_input = "cin";
defparam \Add8~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N3
stratix_lcell \data[25][2] (
// Equation(s):
// \data[25][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[25][3]~46_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[25][3]~46_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[25][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][2] .lut_mask = "0000";
defparam \data[25][2] .operation_mode = "normal";
defparam \data[25][2] .output_mode = "reg_only";
defparam \data[25][2] .register_cascade_mode = "off";
defparam \data[25][2] .sum_lutc_input = "datac";
defparam \data[25][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y23_N7
stratix_lcell \data[29][2] (
// Equation(s):
// \Mux2~0  = (count4[2] & (((data[29][2]) # (count4[1])))) # (!count4[2] & (\data[25][2]~regout  & ((!count4[1]))))

	.clk(\clk~combout ),
	.dataa(\data[25][2]~regout ),
	.datab(count4[2]),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[29][2]~45_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0 ),
	.regout(\data[29][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][2] .lut_mask = "cce2";
defparam \data[29][2] .operation_mode = "normal";
defparam \data[29][2] .output_mode = "comb_only";
defparam \data[29][2] .register_cascade_mode = "off";
defparam \data[29][2] .sum_lutc_input = "qfbk";
defparam \data[29][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y23_N3
stratix_lcell \data[27][2] (
// Equation(s):
// \Mux2~1  = (\Mux2~0  & ((\data[31][2]~regout ) # ((!count4[1])))) # (!\Mux2~0  & (((data[27][2] & count4[1]))))

	.clk(\clk~combout ),
	.dataa(\Mux2~0 ),
	.datab(\data[31][2]~regout ),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[27][5]~44_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~1 ),
	.regout(\data[27][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][2] .lut_mask = "d8aa";
defparam \data[27][2] .operation_mode = "normal";
defparam \data[27][2] .output_mode = "comb_only";
defparam \data[27][2] .register_cascade_mode = "off";
defparam \data[27][2] .sum_lutc_input = "qfbk";
defparam \data[27][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y24_N1
stratix_lcell \data[26][2] (
// Equation(s):
// \data[26][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[26][5]~57_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[26][5]~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[26][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][2] .lut_mask = "0000";
defparam \data[26][2] .operation_mode = "normal";
defparam \data[26][2] .output_mode = "reg_only";
defparam \data[26][2] .register_cascade_mode = "off";
defparam \data[26][2] .sum_lutc_input = "datac";
defparam \data[26][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y23_N9
stratix_lcell \data[30][2] (
// Equation(s):
// \Mux2~7  = (count4[2] & (((data[30][2]) # (count4[1])))) # (!count4[2] & (\data[26][2]~regout  & ((!count4[1]))))

	.clk(\clk~combout ),
	.dataa(\data[26][2]~regout ),
	.datab(count4[2]),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[30][7]~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~7 ),
	.regout(\data[30][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][2] .lut_mask = "cce2";
defparam \data[30][2] .operation_mode = "normal";
defparam \data[30][2] .output_mode = "comb_only";
defparam \data[30][2] .register_cascade_mode = "off";
defparam \data[30][2] .sum_lutc_input = "qfbk";
defparam \data[30][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y22_N4
stratix_lcell \data[28][2] (
// Equation(s):
// \Mux2~8  = (count4[1] & ((\Mux2~7  & ((\data[0][2]~regout ))) # (!\Mux2~7  & (data[28][2])))) # (!count4[1] & (\Mux2~7 ))

	.clk(\clk~combout ),
	.dataa(count4[1]),
	.datab(\Mux2~7 ),
	.datac(\data~24 ),
	.datad(\data[0][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[28][2]~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~8 ),
	.regout(\data[28][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][2] .lut_mask = "ec64";
defparam \data[28][2] .operation_mode = "normal";
defparam \data[28][2] .output_mode = "comb_only";
defparam \data[28][2] .register_cascade_mode = "off";
defparam \data[28][2] .sum_lutc_input = "qfbk";
defparam \data[28][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y22_N4
stratix_lcell \data[17][2] (
// Equation(s):
// \data[17][2]~regout  = DFFEAS((((\data~24 ))), GLOBAL(\clk~combout ), VCC, , \data[17][4]~53_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[17][4]~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[17][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][2] .lut_mask = "ff00";
defparam \data[17][2] .operation_mode = "normal";
defparam \data[17][2] .output_mode = "reg_only";
defparam \data[17][2] .register_cascade_mode = "off";
defparam \data[17][2] .sum_lutc_input = "datac";
defparam \data[17][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N8
stratix_lcell \data[21][2] (
// Equation(s):
// \Mux2~4  = (count4[2] & ((count4[1]) # ((data[21][2])))) # (!count4[2] & (!count4[1] & ((\data[17][2]~regout ))))

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(count4[1]),
	.datac(\data~24 ),
	.datad(\data[17][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[21][3]~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~4 ),
	.regout(\data[21][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][2] .lut_mask = "b9a8";
defparam \data[21][2] .operation_mode = "normal";
defparam \data[21][2] .output_mode = "comb_only";
defparam \data[21][2] .register_cascade_mode = "off";
defparam \data[21][2] .sum_lutc_input = "qfbk";
defparam \data[21][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y23_N4
stratix_lcell \data[23][2] (
// Equation(s):
// \data[23][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[23][7]~54_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[23][7]~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[23][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][2] .lut_mask = "0000";
defparam \data[23][2] .operation_mode = "normal";
defparam \data[23][2] .output_mode = "reg_only";
defparam \data[23][2] .register_cascade_mode = "off";
defparam \data[23][2] .sum_lutc_input = "datac";
defparam \data[23][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y23_N7
stratix_lcell \data[19][2] (
// Equation(s):
// \Mux2~5  = (\Mux2~4  & ((\data[23][2]~regout ) # ((!count4[1])))) # (!\Mux2~4  & (((data[19][2] & count4[1]))))

	.clk(\clk~combout ),
	.dataa(\Mux2~4 ),
	.datab(\data[23][2]~regout ),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[19][5]~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~5 ),
	.regout(\data[19][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][2] .lut_mask = "d8aa";
defparam \data[19][2] .operation_mode = "normal";
defparam \data[19][2] .output_mode = "comb_only";
defparam \data[19][2] .register_cascade_mode = "off";
defparam \data[19][2] .sum_lutc_input = "qfbk";
defparam \data[19][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y23_N2
stratix_lcell \data[24][2] (
// Equation(s):
// \data[24][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[24][4]~50_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[24][4]~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[24][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][2] .lut_mask = "0000";
defparam \data[24][2] .operation_mode = "normal";
defparam \data[24][2] .output_mode = "reg_only";
defparam \data[24][2] .register_cascade_mode = "off";
defparam \data[24][2] .sum_lutc_input = "datac";
defparam \data[24][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y23_N2
stratix_lcell \data[18][2] (
// Equation(s):
// \data[18][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[18][4]~49_combout , \data~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[18][4]~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[18][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][2] .lut_mask = "0000";
defparam \data[18][2] .operation_mode = "normal";
defparam \data[18][2] .output_mode = "reg_only";
defparam \data[18][2] .register_cascade_mode = "off";
defparam \data[18][2] .sum_lutc_input = "datac";
defparam \data[18][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X27_Y22_N1
stratix_lcell \data[22][2] (
// Equation(s):
// \Mux2~2  = (count4[2] & (((data[22][2]) # (count4[1])))) # (!count4[2] & (\data[18][2]~regout  & ((!count4[1]))))

	.clk(\clk~combout ),
	.dataa(count4[2]),
	.datab(\data[18][2]~regout ),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[22][6]~48_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~2 ),
	.regout(\data[22][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][2] .lut_mask = "aae4";
defparam \data[22][2] .operation_mode = "normal";
defparam \data[22][2] .output_mode = "comb_only";
defparam \data[22][2] .register_cascade_mode = "off";
defparam \data[22][2] .sum_lutc_input = "qfbk";
defparam \data[22][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y22_N3
stratix_lcell \data[20][2] (
// Equation(s):
// \Mux2~3  = (\Mux2~2  & ((\data[24][2]~regout ) # ((!count4[1])))) # (!\Mux2~2  & (((data[20][2] & count4[1]))))

	.clk(\clk~combout ),
	.dataa(\data[24][2]~regout ),
	.datab(\Mux2~2 ),
	.datac(\data~24 ),
	.datad(count4[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[20][6]~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~3 ),
	.regout(\data[20][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][2] .lut_mask = "b8cc";
defparam \data[20][2] .operation_mode = "normal";
defparam \data[20][2] .output_mode = "comb_only";
defparam \data[20][2] .register_cascade_mode = "off";
defparam \data[20][2] .sum_lutc_input = "qfbk";
defparam \data[20][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y22_N2
stratix_lcell \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = (count4[3] & (((count4[0])))) # (!count4[3] & ((count4[0] & ((\Mux2~3 ))) # (!count4[0] & (\Mux2~5 ))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Mux2~5 ),
	.datac(\Mux2~3 ),
	.datad(count4[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~6 .lut_mask = "fa44";
defparam \Mux2~6 .operation_mode = "normal";
defparam \Mux2~6 .output_mode = "comb_only";
defparam \Mux2~6 .register_cascade_mode = "off";
defparam \Mux2~6 .sum_lutc_input = "datac";
defparam \Mux2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N2
stratix_lcell \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = (count4[3] & ((\Mux2~6_combout  & ((\Mux2~8 ))) # (!\Mux2~6_combout  & (\Mux2~1 )))) # (!count4[3] & (((\Mux2~6_combout ))))

	.clk(gnd),
	.dataa(\Mux2~1 ),
	.datab(\Mux2~8 ),
	.datac(count4[3]),
	.datad(\Mux2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~9 .lut_mask = "cfa0";
defparam \Mux2~9 .operation_mode = "normal";
defparam \Mux2~9 .output_mode = "comb_only";
defparam \Mux2~9 .register_cascade_mode = "off";
defparam \Mux2~9 .sum_lutc_input = "datac";
defparam \Mux2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N1
stratix_lcell \Add9~0 (
// Equation(s):
// \Add9~0_combout  = \Add8~0_combout  $ ((\Mux2~9_combout ))
// \Add9~2  = CARRY((\Add8~0_combout  & (\Mux2~9_combout )))
// \Add9~2COUT1_42  = CARRY((\Add8~0_combout  & (\Mux2~9_combout )))

	.clk(gnd),
	.dataa(\Add8~0_combout ),
	.datab(\Mux2~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add9~2 ),
	.cout1(\Add9~2COUT1_42 ));
// synopsys translate_off
defparam \Add9~0 .lut_mask = "6688";
defparam \Add9~0 .operation_mode = "arithmetic";
defparam \Add9~0 .output_mode = "comb_only";
defparam \Add9~0 .register_cascade_mode = "off";
defparam \Add9~0 .sum_lutc_input = "datac";
defparam \Add9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N2
stratix_lcell \Add9~5 (
// Equation(s):
// \Add9~5_combout  = \Mux7~9_combout  $ (\Add8~5_combout  $ ((\Add9~2 )))
// \Add9~7  = CARRY((\Mux7~9_combout  & (!\Add8~5_combout  & !\Add9~2 )) # (!\Mux7~9_combout  & ((!\Add9~2 ) # (!\Add8~5_combout ))))
// \Add9~7COUT1_44  = CARRY((\Mux7~9_combout  & (!\Add8~5_combout  & !\Add9~2COUT1_42 )) # (!\Mux7~9_combout  & ((!\Add9~2COUT1_42 ) # (!\Add8~5_combout ))))

	.clk(gnd),
	.dataa(\Mux7~9_combout ),
	.datab(\Add8~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add9~2 ),
	.cin1(\Add9~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add9~7 ),
	.cout1(\Add9~7COUT1_44 ));
// synopsys translate_off
defparam \Add9~5 .cin0_used = "true";
defparam \Add9~5 .cin1_used = "true";
defparam \Add9~5 .lut_mask = "9617";
defparam \Add9~5 .operation_mode = "arithmetic";
defparam \Add9~5 .output_mode = "comb_only";
defparam \Add9~5 .register_cascade_mode = "off";
defparam \Add9~5 .sum_lutc_input = "cin";
defparam \Add9~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N3
stratix_lcell \Add9~10 (
// Equation(s):
// \Add9~10_combout  = \Add8~10_combout  $ (\Mux6~9_combout  $ ((!\Add9~7 )))
// \Add9~12  = CARRY((\Add8~10_combout  & ((\Mux6~9_combout ) # (!\Add9~7 ))) # (!\Add8~10_combout  & (\Mux6~9_combout  & !\Add9~7 )))
// \Add9~12COUT1_46  = CARRY((\Add8~10_combout  & ((\Mux6~9_combout ) # (!\Add9~7COUT1_44 ))) # (!\Add8~10_combout  & (\Mux6~9_combout  & !\Add9~7COUT1_44 )))

	.clk(gnd),
	.dataa(\Add8~10_combout ),
	.datab(\Mux6~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add9~7 ),
	.cin1(\Add9~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add9~12 ),
	.cout1(\Add9~12COUT1_46 ));
// synopsys translate_off
defparam \Add9~10 .cin0_used = "true";
defparam \Add9~10 .cin1_used = "true";
defparam \Add9~10 .lut_mask = "698e";
defparam \Add9~10 .operation_mode = "arithmetic";
defparam \Add9~10 .output_mode = "comb_only";
defparam \Add9~10 .register_cascade_mode = "off";
defparam \Add9~10 .sum_lutc_input = "cin";
defparam \Add9~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N4
stratix_lcell \Add9~15 (
// Equation(s):
// \Add9~15_combout  = \Mux5~9_combout  $ (\Add8~15_combout  $ ((\Add9~12 )))
// \Add9~17  = CARRY((\Mux5~9_combout  & (!\Add8~15_combout  & !\Add9~12COUT1_46 )) # (!\Mux5~9_combout  & ((!\Add9~12COUT1_46 ) # (!\Add8~15_combout ))))

	.clk(gnd),
	.dataa(\Mux5~9_combout ),
	.datab(\Add8~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add9~12 ),
	.cin1(\Add9~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~15_combout ),
	.regout(),
	.cout(\Add9~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add9~15 .cin0_used = "true";
defparam \Add9~15 .cin1_used = "true";
defparam \Add9~15 .lut_mask = "9617";
defparam \Add9~15 .operation_mode = "arithmetic";
defparam \Add9~15 .output_mode = "comb_only";
defparam \Add9~15 .register_cascade_mode = "off";
defparam \Add9~15 .sum_lutc_input = "cin";
defparam \Add9~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N5
stratix_lcell \Add9~20 (
// Equation(s):
// \Add9~20_combout  = \Mux4~9_combout  $ (\Add8~20_combout  $ ((!\Add9~17 )))
// \Add9~22  = CARRY((\Mux4~9_combout  & ((\Add8~20_combout ) # (!\Add9~17 ))) # (!\Mux4~9_combout  & (\Add8~20_combout  & !\Add9~17 )))
// \Add9~22COUT1_48  = CARRY((\Mux4~9_combout  & ((\Add8~20_combout ) # (!\Add9~17 ))) # (!\Mux4~9_combout  & (\Add8~20_combout  & !\Add9~17 )))

	.clk(gnd),
	.dataa(\Mux4~9_combout ),
	.datab(\Add8~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add9~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add9~22 ),
	.cout1(\Add9~22COUT1_48 ));
// synopsys translate_off
defparam \Add9~20 .cin_used = "true";
defparam \Add9~20 .lut_mask = "698e";
defparam \Add9~20 .operation_mode = "arithmetic";
defparam \Add9~20 .output_mode = "comb_only";
defparam \Add9~20 .register_cascade_mode = "off";
defparam \Add9~20 .sum_lutc_input = "cin";
defparam \Add9~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N6
stratix_lcell \Add9~25 (
// Equation(s):
// \Add9~25_combout  = \Mux3~9_combout  $ (\Add8~25_combout  $ (((!\Add9~17  & \Add9~22 ) # (\Add9~17  & \Add9~22COUT1_48 ))))
// \Add9~27  = CARRY((\Mux3~9_combout  & (!\Add8~25_combout  & !\Add9~22 )) # (!\Mux3~9_combout  & ((!\Add9~22 ) # (!\Add8~25_combout ))))
// \Add9~27COUT1_50  = CARRY((\Mux3~9_combout  & (!\Add8~25_combout  & !\Add9~22COUT1_48 )) # (!\Mux3~9_combout  & ((!\Add9~22COUT1_48 ) # (!\Add8~25_combout ))))

	.clk(gnd),
	.dataa(\Mux3~9_combout ),
	.datab(\Add8~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add9~17 ),
	.cin0(\Add9~22 ),
	.cin1(\Add9~22COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add9~27 ),
	.cout1(\Add9~27COUT1_50 ));
// synopsys translate_off
defparam \Add9~25 .cin0_used = "true";
defparam \Add9~25 .cin1_used = "true";
defparam \Add9~25 .cin_used = "true";
defparam \Add9~25 .lut_mask = "9617";
defparam \Add9~25 .operation_mode = "arithmetic";
defparam \Add9~25 .output_mode = "comb_only";
defparam \Add9~25 .register_cascade_mode = "off";
defparam \Add9~25 .sum_lutc_input = "cin";
defparam \Add9~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N9
stratix_lcell \Add17~40 (
// Equation(s):
// \Add17~40_combout  = (rcount[1] & (((\Add27~25_combout )))) # (!rcount[1] & (((\Add9~25_combout ))))

	.clk(gnd),
	.dataa(rcount[1]),
	.datab(vcc),
	.datac(\Add27~25_combout ),
	.datad(\Add9~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~40 .lut_mask = "f5a0";
defparam \Add17~40 .operation_mode = "normal";
defparam \Add17~40 .output_mode = "comb_only";
defparam \Add17~40 .register_cascade_mode = "off";
defparam \Add17~40 .sum_lutc_input = "datac";
defparam \Add17~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N8
stratix_lcell \Add17~41 (
// Equation(s):
// \Add17~41_combout  = (rcount[0] & (\Add17~35_combout )) # (!rcount[0] & (((\Add17~40_combout ))))

	.clk(gnd),
	.dataa(rcount[0]),
	.datab(\Add17~35_combout ),
	.datac(vcc),
	.datad(\Add17~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~41 .lut_mask = "dd88";
defparam \Add17~41 .operation_mode = "normal";
defparam \Add17~41 .output_mode = "comb_only";
defparam \Add17~41 .register_cascade_mode = "off";
defparam \Add17~41 .sum_lutc_input = "datac";
defparam \Add17~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N0
stratix_lcell \Add16~33 (
// Equation(s):
// \Add16~33_combout  = ((rcount[1] & (\Add24~20_combout )) # (!rcount[1] & ((\Add7~20_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add24~20_combout ),
	.datac(\Add7~20_combout ),
	.datad(rcount[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~33 .lut_mask = "ccf0";
defparam \Add16~33 .operation_mode = "normal";
defparam \Add16~33 .output_mode = "comb_only";
defparam \Add16~33 .register_cascade_mode = "off";
defparam \Add16~33 .sum_lutc_input = "datac";
defparam \Add16~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N0
stratix_lcell \Add16~0 (
// Equation(s):
// \Add16~0_combout  = \Add14~0_combout  $ ((\Add15~0_combout ))
// \Add16~2  = CARRY((\Add14~0_combout  & (\Add15~0_combout )))
// \Add16~2COUT1_63  = CARRY((\Add14~0_combout  & (\Add15~0_combout )))

	.clk(gnd),
	.dataa(\Add14~0_combout ),
	.datab(\Add15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add16~2 ),
	.cout1(\Add16~2COUT1_63 ));
// synopsys translate_off
defparam \Add16~0 .lut_mask = "6688";
defparam \Add16~0 .operation_mode = "arithmetic";
defparam \Add16~0 .output_mode = "comb_only";
defparam \Add16~0 .register_cascade_mode = "off";
defparam \Add16~0 .sum_lutc_input = "datac";
defparam \Add16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N1
stratix_lcell \Add16~7 (
// Equation(s):
// \Add16~7_combout  = \Add14~5_combout  $ (\Add15~5_combout  $ ((\Add16~2 )))
// \Add16~9  = CARRY((\Add14~5_combout  & (!\Add15~5_combout  & !\Add16~2 )) # (!\Add14~5_combout  & ((!\Add16~2 ) # (!\Add15~5_combout ))))
// \Add16~9COUT1_65  = CARRY((\Add14~5_combout  & (!\Add15~5_combout  & !\Add16~2COUT1_63 )) # (!\Add14~5_combout  & ((!\Add16~2COUT1_63 ) # (!\Add15~5_combout ))))

	.clk(gnd),
	.dataa(\Add14~5_combout ),
	.datab(\Add15~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add16~2 ),
	.cin1(\Add16~2COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~7_combout ),
	.regout(),
	.cout(),
	.cout0(\Add16~9 ),
	.cout1(\Add16~9COUT1_65 ));
// synopsys translate_off
defparam \Add16~7 .cin0_used = "true";
defparam \Add16~7 .cin1_used = "true";
defparam \Add16~7 .lut_mask = "9617";
defparam \Add16~7 .operation_mode = "arithmetic";
defparam \Add16~7 .output_mode = "comb_only";
defparam \Add16~7 .register_cascade_mode = "off";
defparam \Add16~7 .sum_lutc_input = "cin";
defparam \Add16~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N2
stratix_lcell \Add16~14 (
// Equation(s):
// \Add16~14_combout  = \Add14~10_combout  $ (\Add15~10_combout  $ ((!\Add16~9 )))
// \Add16~16  = CARRY((\Add14~10_combout  & ((\Add15~10_combout ) # (!\Add16~9 ))) # (!\Add14~10_combout  & (\Add15~10_combout  & !\Add16~9 )))
// \Add16~16COUT1_67  = CARRY((\Add14~10_combout  & ((\Add15~10_combout ) # (!\Add16~9COUT1_65 ))) # (!\Add14~10_combout  & (\Add15~10_combout  & !\Add16~9COUT1_65 )))

	.clk(gnd),
	.dataa(\Add14~10_combout ),
	.datab(\Add15~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add16~9 ),
	.cin1(\Add16~9COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~14_combout ),
	.regout(),
	.cout(),
	.cout0(\Add16~16 ),
	.cout1(\Add16~16COUT1_67 ));
// synopsys translate_off
defparam \Add16~14 .cin0_used = "true";
defparam \Add16~14 .cin1_used = "true";
defparam \Add16~14 .lut_mask = "698e";
defparam \Add16~14 .operation_mode = "arithmetic";
defparam \Add16~14 .output_mode = "comb_only";
defparam \Add16~14 .register_cascade_mode = "off";
defparam \Add16~14 .sum_lutc_input = "cin";
defparam \Add16~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N3
stratix_lcell \Add16~21 (
// Equation(s):
// \Add16~21_combout  = \Add14~15_combout  $ (\Add15~15_combout  $ ((\Add16~16 )))
// \Add16~23  = CARRY((\Add14~15_combout  & (!\Add15~15_combout  & !\Add16~16 )) # (!\Add14~15_combout  & ((!\Add16~16 ) # (!\Add15~15_combout ))))
// \Add16~23COUT1_69  = CARRY((\Add14~15_combout  & (!\Add15~15_combout  & !\Add16~16COUT1_67 )) # (!\Add14~15_combout  & ((!\Add16~16COUT1_67 ) # (!\Add15~15_combout ))))

	.clk(gnd),
	.dataa(\Add14~15_combout ),
	.datab(\Add15~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add16~16 ),
	.cin1(\Add16~16COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~21_combout ),
	.regout(),
	.cout(),
	.cout0(\Add16~23 ),
	.cout1(\Add16~23COUT1_69 ));
// synopsys translate_off
defparam \Add16~21 .cin0_used = "true";
defparam \Add16~21 .cin1_used = "true";
defparam \Add16~21 .lut_mask = "9617";
defparam \Add16~21 .operation_mode = "arithmetic";
defparam \Add16~21 .output_mode = "comb_only";
defparam \Add16~21 .register_cascade_mode = "off";
defparam \Add16~21 .sum_lutc_input = "cin";
defparam \Add16~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N4
stratix_lcell \Add16~28 (
// Equation(s):
// \Add16~28_combout  = \Add14~20_combout  $ (\Add15~20_combout  $ ((!\Add16~23 )))
// \Add16~30  = CARRY((\Add14~20_combout  & ((\Add15~20_combout ) # (!\Add16~23COUT1_69 ))) # (!\Add14~20_combout  & (\Add15~20_combout  & !\Add16~23COUT1_69 )))

	.clk(gnd),
	.dataa(\Add14~20_combout ),
	.datab(\Add15~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add16~23 ),
	.cin1(\Add16~23COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~28_combout ),
	.regout(),
	.cout(\Add16~30 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~28 .cin0_used = "true";
defparam \Add16~28 .cin1_used = "true";
defparam \Add16~28 .lut_mask = "698e";
defparam \Add16~28 .operation_mode = "arithmetic";
defparam \Add16~28 .output_mode = "comb_only";
defparam \Add16~28 .register_cascade_mode = "off";
defparam \Add16~28 .sum_lutc_input = "cin";
defparam \Add16~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y21_N2
stratix_lcell \Add16~34 (
// Equation(s):
// \Add16~34_combout  = ((rcount[0] & ((\Add16~28_combout ))) # (!rcount[0] & (\Add16~33_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add16~33_combout ),
	.datac(\Add16~28_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~34 .lut_mask = "f0cc";
defparam \Add16~34 .operation_mode = "normal";
defparam \Add16~34 .output_mode = "comb_only";
defparam \Add16~34 .register_cascade_mode = "off";
defparam \Add16~34 .sum_lutc_input = "datac";
defparam \Add16~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N8
stratix_lcell \Add17~33 (
// Equation(s):
// \Add17~33_combout  = (rcount[1] & (\Add27~20_combout )) # (!rcount[1] & (((\Add9~20_combout ))))

	.clk(gnd),
	.dataa(rcount[1]),
	.datab(\Add27~20_combout ),
	.datac(\Add9~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~33 .lut_mask = "d8d8";
defparam \Add17~33 .operation_mode = "normal";
defparam \Add17~33 .output_mode = "comb_only";
defparam \Add17~33 .register_cascade_mode = "off";
defparam \Add17~33 .sum_lutc_input = "datac";
defparam \Add17~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N9
stratix_lcell \Add17~34 (
// Equation(s):
// \Add17~34_combout  = ((rcount[0] & (\Add17~28_combout )) # (!rcount[0] & ((\Add17~33_combout ))))

	.clk(gnd),
	.dataa(\Add17~28_combout ),
	.datab(vcc),
	.datac(\Add17~33_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~34 .lut_mask = "aaf0";
defparam \Add17~34 .operation_mode = "normal";
defparam \Add17~34 .output_mode = "comb_only";
defparam \Add17~34 .register_cascade_mode = "off";
defparam \Add17~34 .sum_lutc_input = "datac";
defparam \Add17~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N8
stratix_lcell \Add17~26 (
// Equation(s):
// \Add17~26_combout  = (rcount[1] & (((\Add27~15_combout )))) # (!rcount[1] & (\Add9~15_combout ))

	.clk(gnd),
	.dataa(\Add9~15_combout ),
	.datab(rcount[1]),
	.datac(vcc),
	.datad(\Add27~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~26 .lut_mask = "ee22";
defparam \Add17~26 .operation_mode = "normal";
defparam \Add17~26 .output_mode = "comb_only";
defparam \Add17~26 .register_cascade_mode = "off";
defparam \Add17~26 .sum_lutc_input = "datac";
defparam \Add17~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N9
stratix_lcell \Add17~27 (
// Equation(s):
// \Add17~27_combout  = ((rcount[0] & (\Add17~21_combout )) # (!rcount[0] & ((\Add17~26_combout ))))

	.clk(gnd),
	.dataa(\Add17~21_combout ),
	.datab(\Add17~26_combout ),
	.datac(vcc),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~27 .lut_mask = "aacc";
defparam \Add17~27 .operation_mode = "normal";
defparam \Add17~27 .output_mode = "comb_only";
defparam \Add17~27 .register_cascade_mode = "off";
defparam \Add17~27 .sum_lutc_input = "datac";
defparam \Add17~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N3
stratix_lcell \Add16~19 (
// Equation(s):
// \Add16~19_combout  = (rcount[1] & (\Add24~10_combout )) # (!rcount[1] & (((\Add7~10_combout ))))

	.clk(gnd),
	.dataa(\Add24~10_combout ),
	.datab(rcount[1]),
	.datac(\Add7~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~19 .lut_mask = "b8b8";
defparam \Add16~19 .operation_mode = "normal";
defparam \Add16~19 .output_mode = "comb_only";
defparam \Add16~19 .register_cascade_mode = "off";
defparam \Add16~19 .sum_lutc_input = "datac";
defparam \Add16~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N4
stratix_lcell \Add16~20 (
// Equation(s):
// \Add16~20_combout  = ((rcount[0] & (\Add16~14_combout )) # (!rcount[0] & ((\Add16~19_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add16~14_combout ),
	.datac(\Add16~19_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~20 .lut_mask = "ccf0";
defparam \Add16~20 .operation_mode = "normal";
defparam \Add16~20 .output_mode = "comb_only";
defparam \Add16~20 .register_cascade_mode = "off";
defparam \Add16~20 .sum_lutc_input = "datac";
defparam \Add16~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N0
stratix_lcell \Add17~19 (
// Equation(s):
// \Add17~19_combout  = (rcount[1] & (((\Add27~10_combout )))) # (!rcount[1] & (((\Add9~10_combout ))))

	.clk(gnd),
	.dataa(rcount[1]),
	.datab(vcc),
	.datac(\Add9~10_combout ),
	.datad(\Add27~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~19 .lut_mask = "fa50";
defparam \Add17~19 .operation_mode = "normal";
defparam \Add17~19 .output_mode = "comb_only";
defparam \Add17~19 .register_cascade_mode = "off";
defparam \Add17~19 .sum_lutc_input = "datac";
defparam \Add17~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N0
stratix_lcell \Add17~20 (
// Equation(s):
// \Add17~20_combout  = (rcount[0] & (((\Add17~14_combout )))) # (!rcount[0] & (((\Add17~19_combout ))))

	.clk(gnd),
	.dataa(rcount[0]),
	.datab(vcc),
	.datac(\Add17~14_combout ),
	.datad(\Add17~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~20 .lut_mask = "f5a0";
defparam \Add17~20 .operation_mode = "normal";
defparam \Add17~20 .output_mode = "comb_only";
defparam \Add17~20 .register_cascade_mode = "off";
defparam \Add17~20 .sum_lutc_input = "datac";
defparam \Add17~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N0
stratix_lcell \Add16~12 (
// Equation(s):
// \Add16~12_combout  = (rcount[1] & (((\Add24~5_combout )))) # (!rcount[1] & (\Add7~5_combout ))

	.clk(gnd),
	.dataa(\Add7~5_combout ),
	.datab(\Add24~5_combout ),
	.datac(rcount[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~12 .lut_mask = "caca";
defparam \Add16~12 .operation_mode = "normal";
defparam \Add16~12 .output_mode = "comb_only";
defparam \Add16~12 .register_cascade_mode = "off";
defparam \Add16~12 .sum_lutc_input = "datac";
defparam \Add16~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N8
stratix_lcell \Add16~13 (
// Equation(s):
// \Add16~13_combout  = (rcount[0] & (((\Add16~7_combout )))) # (!rcount[0] & (\Add16~12_combout ))

	.clk(gnd),
	.dataa(\Add16~12_combout ),
	.datab(rcount[0]),
	.datac(\Add16~7_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~13 .lut_mask = "e2e2";
defparam \Add16~13 .operation_mode = "normal";
defparam \Add16~13 .output_mode = "comb_only";
defparam \Add16~13 .register_cascade_mode = "off";
defparam \Add16~13 .sum_lutc_input = "datac";
defparam \Add16~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N0
stratix_lcell \Add17~12 (
// Equation(s):
// \Add17~12_combout  = ((rcount[1] & ((\Add27~5_combout ))) # (!rcount[1] & (\Add9~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(rcount[1]),
	.datac(\Add9~5_combout ),
	.datad(\Add27~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~12 .lut_mask = "fc30";
defparam \Add17~12 .operation_mode = "normal";
defparam \Add17~12 .output_mode = "comb_only";
defparam \Add17~12 .register_cascade_mode = "off";
defparam \Add17~12 .sum_lutc_input = "datac";
defparam \Add17~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N2
stratix_lcell \Add17~13 (
// Equation(s):
// \Add17~13_combout  = ((rcount[0] & (\Add17~7_combout )) # (!rcount[0] & ((\Add17~12_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add17~7_combout ),
	.datac(\Add17~12_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~13 .lut_mask = "ccf0";
defparam \Add17~13 .operation_mode = "normal";
defparam \Add17~13 .output_mode = "comb_only";
defparam \Add17~13 .register_cascade_mode = "off";
defparam \Add17~13 .sum_lutc_input = "datac";
defparam \Add17~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N1
stratix_lcell \Add17~5 (
// Equation(s):
// \Add17~5_combout  = (rcount[1] & (((\Add27~0_combout )))) # (!rcount[1] & (((\Add9~0_combout ))))

	.clk(gnd),
	.dataa(rcount[1]),
	.datab(vcc),
	.datac(\Add27~0_combout ),
	.datad(\Add9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~5 .lut_mask = "f5a0";
defparam \Add17~5 .operation_mode = "normal";
defparam \Add17~5 .output_mode = "comb_only";
defparam \Add17~5 .register_cascade_mode = "off";
defparam \Add17~5 .sum_lutc_input = "datac";
defparam \Add17~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y20_N8
stratix_lcell \Add17~6 (
// Equation(s):
// \Add17~6_combout  = ((rcount[0] & ((\Add17~0_combout ))) # (!rcount[0] & (\Add17~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add17~5_combout ),
	.datac(\Add17~0_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~6 .lut_mask = "f0cc";
defparam \Add17~6 .operation_mode = "normal";
defparam \Add17~6 .output_mode = "comb_only";
defparam \Add17~6 .register_cascade_mode = "off";
defparam \Add17~6 .sum_lutc_input = "datac";
defparam \Add17~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N0
stratix_lcell \Add10~1 (
// Equation(s):
// \Add10~1_combout  = \Add16~6_combout  $ ((\Add17~6_combout ))
// \Add10~3  = CARRY((\Add16~6_combout  & (\Add17~6_combout )))
// \Add10~3COUT1_57  = CARRY((\Add16~6_combout  & (\Add17~6_combout )))

	.clk(gnd),
	.dataa(\Add16~6_combout ),
	.datab(\Add17~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~1_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~3 ),
	.cout1(\Add10~3COUT1_57 ));
// synopsys translate_off
defparam \Add10~1 .lut_mask = "6688";
defparam \Add10~1 .operation_mode = "arithmetic";
defparam \Add10~1 .output_mode = "comb_only";
defparam \Add10~1 .register_cascade_mode = "off";
defparam \Add10~1 .sum_lutc_input = "datac";
defparam \Add10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N1
stratix_lcell \Add10~7 (
// Equation(s):
// \Add10~7_combout  = \Add16~13_combout  $ (\Add17~13_combout  $ ((\Add10~3 )))
// \Add10~9  = CARRY((\Add16~13_combout  & (!\Add17~13_combout  & !\Add10~3 )) # (!\Add16~13_combout  & ((!\Add10~3 ) # (!\Add17~13_combout ))))
// \Add10~9COUT1_59  = CARRY((\Add16~13_combout  & (!\Add17~13_combout  & !\Add10~3COUT1_57 )) # (!\Add16~13_combout  & ((!\Add10~3COUT1_57 ) # (!\Add17~13_combout ))))

	.clk(gnd),
	.dataa(\Add16~13_combout ),
	.datab(\Add17~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add10~3 ),
	.cin1(\Add10~3COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~7_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~9 ),
	.cout1(\Add10~9COUT1_59 ));
// synopsys translate_off
defparam \Add10~7 .cin0_used = "true";
defparam \Add10~7 .cin1_used = "true";
defparam \Add10~7 .lut_mask = "9617";
defparam \Add10~7 .operation_mode = "arithmetic";
defparam \Add10~7 .output_mode = "comb_only";
defparam \Add10~7 .register_cascade_mode = "off";
defparam \Add10~7 .sum_lutc_input = "cin";
defparam \Add10~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N2
stratix_lcell \Add10~13 (
// Equation(s):
// \Add10~13_combout  = \Add16~20_combout  $ (\Add17~20_combout  $ ((!\Add10~9 )))
// \Add10~15  = CARRY((\Add16~20_combout  & ((\Add17~20_combout ) # (!\Add10~9 ))) # (!\Add16~20_combout  & (\Add17~20_combout  & !\Add10~9 )))
// \Add10~15COUT1_61  = CARRY((\Add16~20_combout  & ((\Add17~20_combout ) # (!\Add10~9COUT1_59 ))) # (!\Add16~20_combout  & (\Add17~20_combout  & !\Add10~9COUT1_59 )))

	.clk(gnd),
	.dataa(\Add16~20_combout ),
	.datab(\Add17~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add10~9 ),
	.cin1(\Add10~9COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~13_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~15 ),
	.cout1(\Add10~15COUT1_61 ));
// synopsys translate_off
defparam \Add10~13 .cin0_used = "true";
defparam \Add10~13 .cin1_used = "true";
defparam \Add10~13 .lut_mask = "698e";
defparam \Add10~13 .operation_mode = "arithmetic";
defparam \Add10~13 .output_mode = "comb_only";
defparam \Add10~13 .register_cascade_mode = "off";
defparam \Add10~13 .sum_lutc_input = "cin";
defparam \Add10~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N3
stratix_lcell \Add10~19 (
// Equation(s):
// \Add10~19_combout  = \Add16~27_combout  $ (\Add17~27_combout  $ ((\Add10~15 )))
// \Add10~21  = CARRY((\Add16~27_combout  & (!\Add17~27_combout  & !\Add10~15 )) # (!\Add16~27_combout  & ((!\Add10~15 ) # (!\Add17~27_combout ))))
// \Add10~21COUT1_63  = CARRY((\Add16~27_combout  & (!\Add17~27_combout  & !\Add10~15COUT1_61 )) # (!\Add16~27_combout  & ((!\Add10~15COUT1_61 ) # (!\Add17~27_combout ))))

	.clk(gnd),
	.dataa(\Add16~27_combout ),
	.datab(\Add17~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add10~15 ),
	.cin1(\Add10~15COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~19_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~21 ),
	.cout1(\Add10~21COUT1_63 ));
// synopsys translate_off
defparam \Add10~19 .cin0_used = "true";
defparam \Add10~19 .cin1_used = "true";
defparam \Add10~19 .lut_mask = "9617";
defparam \Add10~19 .operation_mode = "arithmetic";
defparam \Add10~19 .output_mode = "comb_only";
defparam \Add10~19 .register_cascade_mode = "off";
defparam \Add10~19 .sum_lutc_input = "cin";
defparam \Add10~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N4
stratix_lcell \Add10~25 (
// Equation(s):
// \Add10~25_combout  = \Add16~34_combout  $ (\Add17~34_combout  $ ((!\Add10~21 )))
// \Add10~27  = CARRY((\Add16~34_combout  & ((\Add17~34_combout ) # (!\Add10~21COUT1_63 ))) # (!\Add16~34_combout  & (\Add17~34_combout  & !\Add10~21COUT1_63 )))

	.clk(gnd),
	.dataa(\Add16~34_combout ),
	.datab(\Add17~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add10~21 ),
	.cin1(\Add10~21COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~25_combout ),
	.regout(),
	.cout(\Add10~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~25 .cin0_used = "true";
defparam \Add10~25 .cin1_used = "true";
defparam \Add10~25 .lut_mask = "698e";
defparam \Add10~25 .operation_mode = "arithmetic";
defparam \Add10~25 .output_mode = "comb_only";
defparam \Add10~25 .register_cascade_mode = "off";
defparam \Add10~25 .sum_lutc_input = "cin";
defparam \Add10~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N5
stratix_lcell \Add10~31 (
// Equation(s):
// \Add10~31_combout  = \Add16~41_combout  $ (\Add17~41_combout  $ ((\Add10~27 )))
// \Add10~33  = CARRY((\Add16~41_combout  & (!\Add17~41_combout  & !\Add10~27 )) # (!\Add16~41_combout  & ((!\Add10~27 ) # (!\Add17~41_combout ))))
// \Add10~33COUT1_65  = CARRY((\Add16~41_combout  & (!\Add17~41_combout  & !\Add10~27 )) # (!\Add16~41_combout  & ((!\Add10~27 ) # (!\Add17~41_combout ))))

	.clk(gnd),
	.dataa(\Add16~41_combout ),
	.datab(\Add17~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add10~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~31_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~33 ),
	.cout1(\Add10~33COUT1_65 ));
// synopsys translate_off
defparam \Add10~31 .cin_used = "true";
defparam \Add10~31 .lut_mask = "9617";
defparam \Add10~31 .operation_mode = "arithmetic";
defparam \Add10~31 .output_mode = "comb_only";
defparam \Add10~31 .register_cascade_mode = "off";
defparam \Add10~31 .sum_lutc_input = "cin";
defparam \Add10~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N6
stratix_lcell \Add10~36 (
// Equation(s):
// \Add10~36_combout  = ((\Add10~31_combout  & ((!rcount[0]) # (!rcount[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(rcount[1]),
	.datac(\Add10~31_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~36 .lut_mask = "30f0";
defparam \Add10~36 .operation_mode = "normal";
defparam \Add10~36 .output_mode = "comb_only";
defparam \Add10~36 .register_cascade_mode = "off";
defparam \Add10~36 .sum_lutc_input = "datac";
defparam \Add10~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N2
stratix_lcell \data_out~89 (
// Equation(s):
// \data_out~89_combout  = (\data_out~3_combout  & ((\data_out~10_combout  & ((\data_out~88 ))) # (!\data_out~10_combout  & (\Add10~36_combout )))) # (!\data_out~3_combout  & (\data_out~10_combout ))

	.clk(gnd),
	.dataa(\data_out~3_combout ),
	.datab(\data_out~10_combout ),
	.datac(\Add10~36_combout ),
	.datad(\data_out~88 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~89 .lut_mask = "ec64";
defparam \data_out~89 .operation_mode = "normal";
defparam \data_out~89 .output_mode = "comb_only";
defparam \data_out~89 .register_cascade_mode = "off";
defparam \data_out~89 .sum_lutc_input = "datac";
defparam \data_out~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y21_N0
stratix_lcell \data_out~90 (
// Equation(s):
// \data_out~90_combout  = (\data_out~89_combout  & ((\data_in~combout [5]) # ((\data_out~3_combout )))) # (!\data_out~89_combout  & (((\data_out~84  & !\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\data_in~combout [5]),
	.datab(\data_out~84 ),
	.datac(\data_out~89_combout ),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~90 .lut_mask = "f0ac";
defparam \data_out~90 .operation_mode = "normal";
defparam \data_out~90 .output_mode = "comb_only";
defparam \data_out~90 .register_cascade_mode = "off";
defparam \data_out~90 .sum_lutc_input = "datac";
defparam \data_out~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y21_N1
stratix_lcell \data[15][5] (
// Equation(s):
// \data_out~91  = (\data_out~18_combout  & (\data_out~16_combout )) # (!\data_out~18_combout  & ((\data_out~16_combout  & ((\data_out~90_combout ))) # (!\data_out~16_combout  & (data[15][5]))))
// \data[15][5]~regout  = DFFEAS(\data_out~91 , GLOBAL(\clk~combout ), VCC, , \data[15][5]~15_combout , \data~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~18_combout ),
	.datab(\data_out~16_combout ),
	.datac(\data~27 ),
	.datad(\data_out~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[15][5]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~91 ),
	.regout(\data[15][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][5] .lut_mask = "dc98";
defparam \data[15][5] .operation_mode = "normal";
defparam \data[15][5] .output_mode = "reg_and_comb";
defparam \data[15][5] .register_cascade_mode = "off";
defparam \data[15][5] .sum_lutc_input = "qfbk";
defparam \data[15][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y22_N8
stratix_lcell \Mux21~7 (
// Equation(s):
// \Mux21~7_combout  = ((count4[0] & ((\data[15][5]~regout ))) # (!count4[0] & (\data[14][5]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[0]),
	.datac(\data[14][5]~regout ),
	.datad(\data[15][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~7 .lut_mask = "fc30";
defparam \Mux21~7 .operation_mode = "normal";
defparam \Mux21~7 .output_mode = "comb_only";
defparam \Mux21~7 .register_cascade_mode = "off";
defparam \Mux21~7 .sum_lutc_input = "datac";
defparam \Mux21~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N1
stratix_lcell \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (\Add19~1_combout  & (((\Add19~0_combout )))) # (!\Add19~1_combout  & ((\Add19~0_combout  & ((\Mux21~5_combout ))) # (!\Add19~0_combout  & (\Mux21~6_combout ))))

	.clk(gnd),
	.dataa(\Add19~1_combout ),
	.datab(\Mux21~6_combout ),
	.datac(\Mux21~5_combout ),
	.datad(\Add19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = "fa44";
defparam \Mux25~2 .operation_mode = "normal";
defparam \Mux25~2 .output_mode = "comb_only";
defparam \Mux25~2 .register_cascade_mode = "off";
defparam \Mux25~2 .sum_lutc_input = "datac";
defparam \Mux25~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N3
stratix_lcell \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = (\Add19~1_combout  & ((\Mux25~2_combout  & (\Mux21~7_combout )) # (!\Mux25~2_combout  & ((\Mux21~4_combout ))))) # (!\Add19~1_combout  & (((\Mux25~2_combout ))))

	.clk(gnd),
	.dataa(\Add19~1_combout ),
	.datab(\Mux21~7_combout ),
	.datac(\Mux25~2_combout ),
	.datad(\Mux21~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~3 .lut_mask = "dad0";
defparam \Mux25~3 .operation_mode = "normal";
defparam \Mux25~3 .output_mode = "comb_only";
defparam \Mux25~3 .register_cascade_mode = "off";
defparam \Mux25~3 .sum_lutc_input = "datac";
defparam \Mux25~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N8
stratix_lcell \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ((count4[1] & (\Mux25~1_combout )) # (!count4[1] & ((\Mux25~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(count4[1]),
	.datac(\Mux25~1_combout ),
	.datad(\Mux25~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~4 .lut_mask = "f3c0";
defparam \Mux25~4 .operation_mode = "normal";
defparam \Mux25~4 .output_mode = "comb_only";
defparam \Mux25~4 .register_cascade_mode = "off";
defparam \Mux25~4 .sum_lutc_input = "datac";
defparam \Mux25~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N9
stratix_lcell \Add11~20 (
// Equation(s):
// \Add11~20_combout  = (((!\Add11~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add11~17 ),
	.cin1(\Add11~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add11~20 .cin0_used = "true";
defparam \Add11~20 .cin1_used = "true";
defparam \Add11~20 .lut_mask = "0f0f";
defparam \Add11~20 .operation_mode = "normal";
defparam \Add11~20 .output_mode = "comb_only";
defparam \Add11~20 .register_cascade_mode = "off";
defparam \Add11~20 .sum_lutc_input = "cin";
defparam \Add11~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y23_N7
stratix_lcell \Add14~30 (
// Equation(s):
// \Add14~30_combout  = (((!(!\Add14~17  & \Add14~27 ) # (\Add14~17  & \Add14~27COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add14~17 ),
	.cin0(\Add14~27 ),
	.cin1(\Add14~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add14~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add14~30 .cin0_used = "true";
defparam \Add14~30 .cin1_used = "true";
defparam \Add14~30 .cin_used = "true";
defparam \Add14~30 .lut_mask = "0f0f";
defparam \Add14~30 .operation_mode = "normal";
defparam \Add14~30 .output_mode = "comb_only";
defparam \Add14~30 .register_cascade_mode = "off";
defparam \Add14~30 .sum_lutc_input = "cin";
defparam \Add14~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N6
stratix_lcell \Add16~42 (
// Equation(s):
// \Add16~42_combout  = \Add14~30_combout  $ ((((!(!\Add16~30  & \Add16~37 ) # (\Add16~30  & \Add16~37COUT1_71 )))))
// \Add16~44  = CARRY((\Add14~30_combout  & ((!\Add16~37 ))))
// \Add16~44COUT1_73  = CARRY((\Add14~30_combout  & ((!\Add16~37COUT1_71 ))))

	.clk(gnd),
	.dataa(\Add14~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add16~30 ),
	.cin0(\Add16~37 ),
	.cin1(\Add16~37COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~42_combout ),
	.regout(),
	.cout(),
	.cout0(\Add16~44 ),
	.cout1(\Add16~44COUT1_73 ));
// synopsys translate_off
defparam \Add16~42 .cin0_used = "true";
defparam \Add16~42 .cin1_used = "true";
defparam \Add16~42 .cin_used = "true";
defparam \Add16~42 .lut_mask = "a50a";
defparam \Add16~42 .operation_mode = "arithmetic";
defparam \Add16~42 .output_mode = "comb_only";
defparam \Add16~42 .register_cascade_mode = "off";
defparam \Add16~42 .sum_lutc_input = "cin";
defparam \Add16~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N7
stratix_lcell \Add16~49 (
// Equation(s):
// \Add16~49_combout  = ((((!\Add16~30  & \Add16~44 ) # (\Add16~30  & \Add16~44COUT1_73 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add16~30 ),
	.cin0(\Add16~44 ),
	.cin1(\Add16~44COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~49 .cin0_used = "true";
defparam \Add16~49 .cin1_used = "true";
defparam \Add16~49 .cin_used = "true";
defparam \Add16~49 .lut_mask = "f0f0";
defparam \Add16~49 .operation_mode = "normal";
defparam \Add16~49 .output_mode = "comb_only";
defparam \Add16~49 .register_cascade_mode = "off";
defparam \Add16~49 .sum_lutc_input = "cin";
defparam \Add16~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y22_N9
stratix_lcell \Add16~54 (
// Equation(s):
// \Add16~54_combout  = ((rcount[0] & (\Add16~49_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(rcount[0]),
	.datac(\Add16~49_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~54 .lut_mask = "c0c0";
defparam \Add16~54 .operation_mode = "normal";
defparam \Add16~54 .output_mode = "comb_only";
defparam \Add16~54 .register_cascade_mode = "off";
defparam \Add16~54 .sum_lutc_input = "datac";
defparam \Add16~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N7
stratix_lcell \Add24~30 (
// Equation(s):
// \Add24~30_combout  = (((!(!\Add24~17  & \Add24~27 ) # (\Add24~17  & \Add24~27COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add24~17 ),
	.cin0(\Add24~27 ),
	.cin1(\Add24~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add24~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add24~30 .cin0_used = "true";
defparam \Add24~30 .cin1_used = "true";
defparam \Add24~30 .cin_used = "true";
defparam \Add24~30 .lut_mask = "0f0f";
defparam \Add24~30 .operation_mode = "normal";
defparam \Add24~30 .output_mode = "comb_only";
defparam \Add24~30 .register_cascade_mode = "off";
defparam \Add24~30 .sum_lutc_input = "cin";
defparam \Add24~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N7
stratix_lcell \Add7~30 (
// Equation(s):
// \Add7~30_combout  = (((!(!\Add7~17  & \Add7~27 ) # (\Add7~17  & \Add7~27COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add7~17 ),
	.cin0(\Add7~27 ),
	.cin1(\Add7~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add7~30 .cin0_used = "true";
defparam \Add7~30 .cin1_used = "true";
defparam \Add7~30 .cin_used = "true";
defparam \Add7~30 .lut_mask = "0f0f";
defparam \Add7~30 .operation_mode = "normal";
defparam \Add7~30 .output_mode = "comb_only";
defparam \Add7~30 .register_cascade_mode = "off";
defparam \Add7~30 .sum_lutc_input = "cin";
defparam \Add7~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y24_N8
stratix_lcell \Add16~47 (
// Equation(s):
// \Add16~47_combout  = ((rcount[1] & (\Add24~30_combout )) # (!rcount[1] & ((\Add7~30_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(rcount[1]),
	.datac(\Add24~30_combout ),
	.datad(\Add7~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~47 .lut_mask = "f3c0";
defparam \Add16~47 .operation_mode = "normal";
defparam \Add16~47 .output_mode = "comb_only";
defparam \Add16~47 .register_cascade_mode = "off";
defparam \Add16~47 .sum_lutc_input = "datac";
defparam \Add16~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N8
stratix_lcell \Add16~48 (
// Equation(s):
// \Add16~48_combout  = ((rcount[0] & (\Add16~42_combout )) # (!rcount[0] & ((\Add16~47_combout ))))

	.clk(gnd),
	.dataa(\Add16~42_combout ),
	.datab(vcc),
	.datac(\Add16~47_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~48 .lut_mask = "aaf0";
defparam \Add16~48 .operation_mode = "normal";
defparam \Add16~48 .output_mode = "comb_only";
defparam \Add16~48 .register_cascade_mode = "off";
defparam \Add16~48 .sum_lutc_input = "datac";
defparam \Add16~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N7
stratix_lcell \Add17~42 (
// Equation(s):
// \Add17~42_combout  = (((!(!\Add17~23  & \Add17~37 ) # (\Add17~23  & \Add17~37COUT1_64 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add17~23 ),
	.cin0(\Add17~37 ),
	.cin1(\Add17~37COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~42 .cin0_used = "true";
defparam \Add17~42 .cin1_used = "true";
defparam \Add17~42 .cin_used = "true";
defparam \Add17~42 .lut_mask = "0f0f";
defparam \Add17~42 .operation_mode = "normal";
defparam \Add17~42 .output_mode = "comb_only";
defparam \Add17~42 .register_cascade_mode = "off";
defparam \Add17~42 .sum_lutc_input = "cin";
defparam \Add17~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N7
stratix_lcell \Add27~30 (
// Equation(s):
// \Add27~30_combout  = (((!(!\Add27~17  & \Add27~27 ) # (\Add27~17  & \Add27~27COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add27~17 ),
	.cin0(\Add27~27 ),
	.cin1(\Add27~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add27~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add27~30 .cin0_used = "true";
defparam \Add27~30 .cin1_used = "true";
defparam \Add27~30 .cin_used = "true";
defparam \Add27~30 .lut_mask = "0f0f";
defparam \Add27~30 .operation_mode = "normal";
defparam \Add27~30 .output_mode = "comb_only";
defparam \Add27~30 .register_cascade_mode = "off";
defparam \Add27~30 .sum_lutc_input = "cin";
defparam \Add27~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N7
stratix_lcell \Add9~30 (
// Equation(s):
// \Add9~30_combout  = (((!(!\Add9~17  & \Add9~27 ) # (\Add9~17  & \Add9~27COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add9~17 ),
	.cin0(\Add9~27 ),
	.cin1(\Add9~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add9~30 .cin0_used = "true";
defparam \Add9~30 .cin1_used = "true";
defparam \Add9~30 .cin_used = "true";
defparam \Add9~30 .lut_mask = "0f0f";
defparam \Add9~30 .operation_mode = "normal";
defparam \Add9~30 .output_mode = "comb_only";
defparam \Add9~30 .register_cascade_mode = "off";
defparam \Add9~30 .sum_lutc_input = "cin";
defparam \Add9~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N9
stratix_lcell \Add17~47 (
// Equation(s):
// \Add17~47_combout  = (rcount[1] & (\Add27~30_combout )) # (!rcount[1] & (((\Add9~30_combout ))))

	.clk(gnd),
	.dataa(\Add27~30_combout ),
	.datab(rcount[1]),
	.datac(\Add9~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~47 .lut_mask = "b8b8";
defparam \Add17~47 .operation_mode = "normal";
defparam \Add17~47 .output_mode = "comb_only";
defparam \Add17~47 .register_cascade_mode = "off";
defparam \Add17~47 .sum_lutc_input = "datac";
defparam \Add17~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N5
stratix_lcell \Add17~48 (
// Equation(s):
// \Add17~48_combout  = (rcount[0] & (\Add17~42_combout )) # (!rcount[0] & (((\Add17~47_combout ))))

	.clk(gnd),
	.dataa(rcount[0]),
	.datab(\Add17~42_combout ),
	.datac(vcc),
	.datad(\Add17~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add17~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add17~48 .lut_mask = "dd88";
defparam \Add17~48 .operation_mode = "normal";
defparam \Add17~48 .output_mode = "comb_only";
defparam \Add17~48 .register_cascade_mode = "off";
defparam \Add17~48 .sum_lutc_input = "datac";
defparam \Add17~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N6
stratix_lcell \Add10~37 (
// Equation(s):
// \Add10~37_combout  = \Add16~48_combout  $ (\Add17~48_combout  $ ((!(!\Add10~27  & \Add10~33 ) # (\Add10~27  & \Add10~33COUT1_65 ))))
// \Add10~39  = CARRY((\Add16~48_combout  & ((\Add17~48_combout ) # (!\Add10~33 ))) # (!\Add16~48_combout  & (\Add17~48_combout  & !\Add10~33 )))
// \Add10~39COUT1_67  = CARRY((\Add16~48_combout  & ((\Add17~48_combout ) # (!\Add10~33COUT1_65 ))) # (!\Add16~48_combout  & (\Add17~48_combout  & !\Add10~33COUT1_65 )))

	.clk(gnd),
	.dataa(\Add16~48_combout ),
	.datab(\Add17~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add10~27 ),
	.cin0(\Add10~33 ),
	.cin1(\Add10~33COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~37_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~39 ),
	.cout1(\Add10~39COUT1_67 ));
// synopsys translate_off
defparam \Add10~37 .cin0_used = "true";
defparam \Add10~37 .cin1_used = "true";
defparam \Add10~37 .cin_used = "true";
defparam \Add10~37 .lut_mask = "698e";
defparam \Add10~37 .operation_mode = "arithmetic";
defparam \Add10~37 .output_mode = "comb_only";
defparam \Add10~37 .register_cascade_mode = "off";
defparam \Add10~37 .sum_lutc_input = "cin";
defparam \Add10~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N7
stratix_lcell \Add10~43 (
// Equation(s):
// \Add10~43_combout  = \Add16~54_combout  $ (((((!\Add10~27  & \Add10~39 ) # (\Add10~27  & \Add10~39COUT1_67 )))))

	.clk(gnd),
	.dataa(\Add16~54_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add10~27 ),
	.cin0(\Add10~39 ),
	.cin1(\Add10~39COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~43 .cin0_used = "true";
defparam \Add10~43 .cin1_used = "true";
defparam \Add10~43 .cin_used = "true";
defparam \Add10~43 .lut_mask = "5a5a";
defparam \Add10~43 .operation_mode = "normal";
defparam \Add10~43 .output_mode = "comb_only";
defparam \Add10~43 .register_cascade_mode = "off";
defparam \Add10~43 .sum_lutc_input = "cin";
defparam \Add10~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N7
stratix_lcell \Add10~48 (
// Equation(s):
// \Add10~48_combout  = ((\Add10~43_combout  & ((!rcount[0]) # (!rcount[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add10~43_combout ),
	.datac(rcount[1]),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~48 .lut_mask = "0ccc";
defparam \Add10~48 .operation_mode = "normal";
defparam \Add10~48 .output_mode = "comb_only";
defparam \Add10~48 .register_cascade_mode = "off";
defparam \Add10~48 .sum_lutc_input = "datac";
defparam \Add10~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y22_N1
stratix_lcell \data_out~117 (
// Equation(s):
// \data_out~117_combout  = (\data_out~10_combout  & (((\data_out~116 ) # (!\data_out~3_combout )))) # (!\data_out~10_combout  & (\Add10~48_combout  & ((\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\Add10~48_combout ),
	.datab(\data_out~10_combout ),
	.datac(\data_out~116 ),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~117_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~117 .lut_mask = "e2cc";
defparam \data_out~117 .operation_mode = "normal";
defparam \data_out~117 .output_mode = "comb_only";
defparam \data_out~117 .register_cascade_mode = "off";
defparam \data_out~117 .sum_lutc_input = "datac";
defparam \data_out~117 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y22_N5
stratix_lcell \data_out~118 (
// Equation(s):
// \data_out~118_combout  = (\data_out~117_combout  & (((\data_in~combout [7]) # (\data_out~3_combout )))) # (!\data_out~117_combout  & (\data_out~112  & ((!\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\data_out~112 ),
	.datab(\data_in~combout [7]),
	.datac(\data_out~117_combout ),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~118_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~118 .lut_mask = "f0ca";
defparam \data_out~118 .operation_mode = "normal";
defparam \data_out~118 .output_mode = "comb_only";
defparam \data_out~118 .register_cascade_mode = "off";
defparam \data_out~118 .sum_lutc_input = "datac";
defparam \data_out~118 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y21_N9
stratix_lcell \data[15][7] (
// Equation(s):
// \data_out~119  = (\data_out~18_combout  & (\data_out~16_combout )) # (!\data_out~18_combout  & ((\data_out~16_combout  & ((\data_out~118_combout ))) # (!\data_out~16_combout  & (data[15][7]))))
// \data[15][7]~regout  = DFFEAS(\data_out~119 , GLOBAL(\clk~combout ), VCC, , \data[15][5]~15_combout , \data~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~18_combout ),
	.datab(\data_out~16_combout ),
	.datac(\data~29 ),
	.datad(\data_out~118_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[15][5]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~119 ),
	.regout(\data[15][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][7] .lut_mask = "dc98";
defparam \data[15][7] .operation_mode = "normal";
defparam \data[15][7] .output_mode = "reg_and_comb";
defparam \data[15][7] .register_cascade_mode = "off";
defparam \data[15][7] .sum_lutc_input = "qfbk";
defparam \data[15][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N4
stratix_lcell \Mux19~7 (
// Equation(s):
// \Mux19~7_combout  = ((count4[0] & ((\data[15][7]~regout ))) # (!count4[0] & (\data[14][7]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[14][7]~regout ),
	.datac(count4[0]),
	.datad(\data[15][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~7 .lut_mask = "fc0c";
defparam \Mux19~7 .operation_mode = "normal";
defparam \Mux19~7 .output_mode = "comb_only";
defparam \Mux19~7 .register_cascade_mode = "off";
defparam \Mux19~7 .sum_lutc_input = "datac";
defparam \Mux19~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N3
stratix_lcell \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (\Mux23~2_combout  & ((\Mux19~7_combout ) # ((!\Add19~1_combout )))) # (!\Mux23~2_combout  & (((\Add19~1_combout  & \Mux19~4_combout ))))

	.clk(gnd),
	.dataa(\Mux23~2_combout ),
	.datab(\Mux19~7_combout ),
	.datac(\Add19~1_combout ),
	.datad(\Mux19~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = "da8a";
defparam \Mux23~3 .operation_mode = "normal";
defparam \Mux23~3 .output_mode = "comb_only";
defparam \Mux23~3 .register_cascade_mode = "off";
defparam \Mux23~3 .sum_lutc_input = "datac";
defparam \Mux23~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N0
stratix_lcell \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\Add19~0_combout  & (((\Add19~1_combout )))) # (!\Add19~0_combout  & ((\Add19~1_combout  & ((\Mux19~1_combout ))) # (!\Add19~1_combout  & (\Mux19~2_combout ))))

	.clk(gnd),
	.dataa(\Add19~0_combout ),
	.datab(\Mux19~2_combout ),
	.datac(\Add19~1_combout ),
	.datad(\Mux19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = "f4a4";
defparam \Mux23~0 .operation_mode = "normal";
defparam \Mux23~0 .output_mode = "comb_only";
defparam \Mux23~0 .register_cascade_mode = "off";
defparam \Mux23~0 .sum_lutc_input = "datac";
defparam \Mux23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N2
stratix_lcell \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout  & (((\Mux19~3_combout ) # (!\Add19~0_combout )))) # (!\Mux23~0_combout  & (\Mux19~0_combout  & (\Add19~0_combout )))

	.clk(gnd),
	.dataa(\Mux19~0_combout ),
	.datab(\Mux23~0_combout ),
	.datac(\Add19~0_combout ),
	.datad(\Mux19~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = "ec2c";
defparam \Mux23~1 .operation_mode = "normal";
defparam \Mux23~1 .output_mode = "comb_only";
defparam \Mux23~1 .register_cascade_mode = "off";
defparam \Mux23~1 .sum_lutc_input = "datac";
defparam \Mux23~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N6
stratix_lcell \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (count4[1] & (((\Mux23~1_combout )))) # (!count4[1] & (((\Mux23~3_combout ))))

	.clk(gnd),
	.dataa(count4[1]),
	.datab(vcc),
	.datac(\Mux23~3_combout ),
	.datad(\Mux23~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = "fa50";
defparam \Mux23~4 .operation_mode = "normal";
defparam \Mux23~4 .output_mode = "comb_only";
defparam \Mux23~4 .register_cascade_mode = "off";
defparam \Mux23~4 .sum_lutc_input = "datac";
defparam \Mux23~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y26_N5
stratix_lcell \Mux23~10 (
// Equation(s):
// \Mux23~10_combout  = (count4[3] & ((\Add19~2_combout  & ((\Mux23~4_combout ))) # (!\Add19~2_combout  & (\Mux23~9_combout )))) # (!count4[3] & (((\Mux23~9_combout ))))

	.clk(gnd),
	.dataa(count4[3]),
	.datab(\Add19~2_combout ),
	.datac(\Mux23~9_combout ),
	.datad(\Mux23~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~10 .lut_mask = "f870";
defparam \Mux23~10 .operation_mode = "normal";
defparam \Mux23~10 .output_mode = "comb_only";
defparam \Mux23~10 .register_cascade_mode = "off";
defparam \Mux23~10 .sum_lutc_input = "datac";
defparam \Mux23~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N9
stratix_lcell \Add16~26 (
// Equation(s):
// \Add16~26_combout  = ((rcount[1] & (\Add24~15_combout )) # (!rcount[1] & ((\Add7~15_combout ))))

	.clk(gnd),
	.dataa(\Add24~15_combout ),
	.datab(vcc),
	.datac(\Add7~15_combout ),
	.datad(rcount[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~26 .lut_mask = "aaf0";
defparam \Add16~26 .operation_mode = "normal";
defparam \Add16~26 .output_mode = "comb_only";
defparam \Add16~26 .register_cascade_mode = "off";
defparam \Add16~26 .sum_lutc_input = "datac";
defparam \Add16~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N8
stratix_lcell \Add16~27 (
// Equation(s):
// \Add16~27_combout  = ((rcount[0] & ((\Add16~21_combout ))) # (!rcount[0] & (\Add16~26_combout )))

	.clk(gnd),
	.dataa(\Add16~26_combout ),
	.datab(vcc),
	.datac(\Add16~21_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~27 .lut_mask = "f0aa";
defparam \Add16~27 .operation_mode = "normal";
defparam \Add16~27 .output_mode = "comb_only";
defparam \Add16~27 .register_cascade_mode = "off";
defparam \Add16~27 .sum_lutc_input = "datac";
defparam \Add16~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N0
stratix_lcell \Add10~24 (
// Equation(s):
// \Add10~24_combout  = ((\Add10~19_combout  & ((!rcount[0]) # (!rcount[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(rcount[1]),
	.datac(\Add10~19_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~24 .lut_mask = "30f0";
defparam \Add10~24 .operation_mode = "normal";
defparam \Add10~24 .output_mode = "comb_only";
defparam \Add10~24 .register_cascade_mode = "off";
defparam \Add10~24 .sum_lutc_input = "datac";
defparam \Add10~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N3
stratix_lcell \data_out~61 (
// Equation(s):
// \data_out~61_combout  = (\data_out~10_combout  & (((\data_out~60 ) # (!\data_out~3_combout )))) # (!\data_out~10_combout  & (\Add10~24_combout  & ((\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\data_out~10_combout ),
	.datab(\Add10~24_combout ),
	.datac(\data_out~60 ),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~61 .lut_mask = "e4aa";
defparam \data_out~61 .operation_mode = "normal";
defparam \data_out~61 .output_mode = "comb_only";
defparam \data_out~61 .register_cascade_mode = "off";
defparam \data_out~61 .sum_lutc_input = "datac";
defparam \data_out~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N8
stratix_lcell \data_out~62 (
// Equation(s):
// \data_out~62_combout  = (\data_out~3_combout  & (((\data_out~61_combout )))) # (!\data_out~3_combout  & ((\data_out~61_combout  & (\data_in~combout [3])) # (!\data_out~61_combout  & ((\data_out~56 )))))

	.clk(gnd),
	.dataa(\data_out~3_combout ),
	.datab(\data_in~combout [3]),
	.datac(\data_out~56 ),
	.datad(\data_out~61_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~62 .lut_mask = "ee50";
defparam \data_out~62 .operation_mode = "normal";
defparam \data_out~62 .output_mode = "comb_only";
defparam \data_out~62 .register_cascade_mode = "off";
defparam \data_out~62 .sum_lutc_input = "datac";
defparam \data_out~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y21_N7
stratix_lcell \data[15][3] (
// Equation(s):
// \data_out~63  = (\data_out~18_combout  & (((\data_out~16_combout )))) # (!\data_out~18_combout  & ((\data_out~16_combout  & (\data_out~62_combout )) # (!\data_out~16_combout  & ((data[15][3])))))
// \data[15][3]~regout  = DFFEAS(\data_out~63 , GLOBAL(\clk~combout ), VCC, , \data[15][5]~15_combout , \data~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_out~18_combout ),
	.datab(\data_out~62_combout ),
	.datac(\data~25 ),
	.datad(\data_out~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[15][5]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~63 ),
	.regout(\data[15][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][3] .lut_mask = "ee50";
defparam \data[15][3] .operation_mode = "normal";
defparam \data[15][3] .output_mode = "reg_and_comb";
defparam \data[15][3] .register_cascade_mode = "off";
defparam \data[15][3] .sum_lutc_input = "qfbk";
defparam \data[15][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N6
stratix_lcell \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = (\Mux51~0  & ((\data[15][3]~regout ) # ((!count4[3])))) # (!\Mux51~0  & (((\data[11][3]~regout  & count4[3]))))

	.clk(gnd),
	.dataa(\data[15][3]~regout ),
	.datab(\data[11][3]~regout ),
	.datac(\Mux51~0 ),
	.datad(count4[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux51~1 .lut_mask = "acf0";
defparam \Mux51~1 .operation_mode = "normal";
defparam \Mux51~1 .output_mode = "comb_only";
defparam \Mux51~1 .register_cascade_mode = "off";
defparam \Mux51~1 .sum_lutc_input = "datac";
defparam \Mux51~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N0
stratix_lcell \Mux51~6 (
// Equation(s):
// \Mux51~6_combout  = (count4[1] & (((count4[0])))) # (!count4[1] & ((count4[0] & ((\Mux51~3 ))) # (!count4[0] & (\Mux51~5 ))))

	.clk(gnd),
	.dataa(\Mux51~5 ),
	.datab(count4[1]),
	.datac(count4[0]),
	.datad(\Mux51~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux51~6 .lut_mask = "f2c2";
defparam \Mux51~6 .operation_mode = "normal";
defparam \Mux51~6 .output_mode = "comb_only";
defparam \Mux51~6 .register_cascade_mode = "off";
defparam \Mux51~6 .sum_lutc_input = "datac";
defparam \Mux51~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N4
stratix_lcell \Mux51~9 (
// Equation(s):
// \Mux51~9_combout  = (count4[1] & ((\Mux51~6_combout  & (\Mux51~8 )) # (!\Mux51~6_combout  & ((\Mux51~1_combout ))))) # (!count4[1] & (((\Mux51~6_combout ))))

	.clk(gnd),
	.dataa(\Mux51~8 ),
	.datab(count4[1]),
	.datac(\Mux51~1_combout ),
	.datad(\Mux51~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux51~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux51~9 .lut_mask = "bbc0";
defparam \Mux51~9 .operation_mode = "normal";
defparam \Mux51~9 .output_mode = "comb_only";
defparam \Mux51~9 .register_cascade_mode = "off";
defparam \Mux51~9 .sum_lutc_input = "datac";
defparam \Mux51~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y25_N8
stratix_lcell \Add16~5 (
// Equation(s):
// \Add16~5_combout  = ((rcount[1] & ((\Add24~0_combout ))) # (!rcount[1] & (\Add7~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add7~0_combout ),
	.datac(\Add24~0_combout ),
	.datad(rcount[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~5 .lut_mask = "f0cc";
defparam \Add16~5 .operation_mode = "normal";
defparam \Add16~5 .output_mode = "comb_only";
defparam \Add16~5 .register_cascade_mode = "off";
defparam \Add16~5 .sum_lutc_input = "datac";
defparam \Add16~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N1
stratix_lcell \Add16~6 (
// Equation(s):
// \Add16~6_combout  = ((rcount[0] & (\Add16~0_combout )) # (!rcount[0] & ((\Add16~5_combout ))))

	.clk(gnd),
	.dataa(\Add16~0_combout ),
	.datab(vcc),
	.datac(\Add16~5_combout ),
	.datad(rcount[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add16~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add16~6 .lut_mask = "aaf0";
defparam \Add16~6 .operation_mode = "normal";
defparam \Add16~6 .output_mode = "comb_only";
defparam \Add16~6 .register_cascade_mode = "off";
defparam \Add16~6 .sum_lutc_input = "datac";
defparam \Add16~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N2
stratix_lcell \Add10~6 (
// Equation(s):
// \Add10~6_combout  = (\Add10~1_combout  & (((!rcount[1]) # (!rcount[0]))))

	.clk(gnd),
	.dataa(\Add10~1_combout ),
	.datab(vcc),
	.datac(rcount[0]),
	.datad(rcount[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~6 .lut_mask = "0aaa";
defparam \Add10~6 .operation_mode = "normal";
defparam \Add10~6 .output_mode = "comb_only";
defparam \Add10~6 .register_cascade_mode = "off";
defparam \Add10~6 .sum_lutc_input = "datac";
defparam \Add10~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y25_N7
stratix_lcell \data[2][0] (
// Equation(s):
// \data[2][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[2][6]~9_combout , \data~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[2][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][0] .lut_mask = "0000";
defparam \data[2][0] .operation_mode = "normal";
defparam \data[2][0] .output_mode = "reg_only";
defparam \data[2][0] .register_cascade_mode = "off";
defparam \data[2][0] .sum_lutc_input = "datac";
defparam \data[2][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N0
stratix_lcell \data[10][0] (
// Equation(s):
// \data_out~4  = (count[3] & (((data[10][0]) # (count[2])))) # (!count[3] & (\data[2][0]~regout  & ((!count[2]))))

	.clk(\clk~combout ),
	.dataa(\data[2][0]~regout ),
	.datab(count[3]),
	.datac(\data~0 ),
	.datad(count[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[10][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~4 ),
	.regout(\data[10][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][0] .lut_mask = "cce2";
defparam \data[10][0] .operation_mode = "normal";
defparam \data[10][0] .output_mode = "comb_only";
defparam \data[10][0] .register_cascade_mode = "off";
defparam \data[10][0] .sum_lutc_input = "qfbk";
defparam \data[10][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N8
stratix_lcell \data[14][0] (
// Equation(s):
// \data[14][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[14][5]~10_combout , \data~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[14][5]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[14][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][0] .lut_mask = "0000";
defparam \data[14][0] .operation_mode = "normal";
defparam \data[14][0] .output_mode = "reg_only";
defparam \data[14][0] .register_cascade_mode = "off";
defparam \data[14][0] .sum_lutc_input = "datac";
defparam \data[14][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N5
stratix_lcell \data[6][0] (
// Equation(s):
// \data_out~5  = (\data_out~4  & (((\data[14][0]~regout )) # (!count[2]))) # (!\data_out~4  & (count[2] & (data[6][0])))

	.clk(\clk~combout ),
	.dataa(\data_out~4 ),
	.datab(count[2]),
	.datac(\data~0 ),
	.datad(\data[14][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[6][6]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~5 ),
	.regout(\data[6][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][0] .lut_mask = "ea62";
defparam \data[6][0] .operation_mode = "normal";
defparam \data[6][0] .output_mode = "comb_only";
defparam \data[6][0] .register_cascade_mode = "off";
defparam \data[6][0] .sum_lutc_input = "qfbk";
defparam \data[6][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y23_N2
stratix_lcell \data[8][0] (
// Equation(s):
// \data[8][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[8][4]~12_combout , \data~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[8][4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[8][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][0] .lut_mask = "0000";
defparam \data[8][0] .operation_mode = "normal";
defparam \data[8][0] .output_mode = "reg_only";
defparam \data[8][0] .register_cascade_mode = "off";
defparam \data[8][0] .sum_lutc_input = "datac";
defparam \data[8][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N5
stratix_lcell \data[4][0] (
// Equation(s):
// \data_out~8  = (\data_out~6_combout  & (((\data_out~7_combout )))) # (!\data_out~6_combout  & ((\data_out~7_combout  & ((data[4][0]))) # (!\data_out~7_combout  & (\data[8][0]~regout ))))

	.clk(\clk~combout ),
	.dataa(\data[8][0]~regout ),
	.datab(\data_out~6_combout ),
	.datac(\data~0 ),
	.datad(\data_out~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4][4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~8 ),
	.regout(\data[4][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][0] .lut_mask = "fc22";
defparam \data[4][0] .operation_mode = "normal";
defparam \data[4][0] .output_mode = "comb_only";
defparam \data[4][0] .register_cascade_mode = "off";
defparam \data[4][0] .sum_lutc_input = "qfbk";
defparam \data[4][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y21_N9
stratix_lcell \data[12][0] (
// Equation(s):
// \data_out~9  = (\data_out~6_combout  & ((\data_out~8  & ((data[12][0]))) # (!\data_out~8  & (\data_out~5 )))) # (!\data_out~6_combout  & (((\data_out~8 ))))

	.clk(\clk~combout ),
	.dataa(\data_out~5 ),
	.datab(\data_out~6_combout ),
	.datac(\data~0 ),
	.datad(\data_out~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[12][2]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~9 ),
	.regout(\data[12][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][0] .lut_mask = "f388";
defparam \data[12][0] .operation_mode = "normal";
defparam \data[12][0] .output_mode = "comb_only";
defparam \data[12][0] .register_cascade_mode = "off";
defparam \data[12][0] .sum_lutc_input = "qfbk";
defparam \data[12][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y21_N3
stratix_lcell \data_out~11 (
// Equation(s):
// \data_out~11_combout  = (\data_out~10_combout  & (((\data_out~9 ) # (!\data_out~3_combout )))) # (!\data_out~10_combout  & (\Add10~6_combout  & ((\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\Add10~6_combout ),
	.datab(\data_out~9 ),
	.datac(\data_out~10_combout ),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~11 .lut_mask = "caf0";
defparam \data_out~11 .operation_mode = "normal";
defparam \data_out~11 .output_mode = "comb_only";
defparam \data_out~11 .register_cascade_mode = "off";
defparam \data_out~11 .sum_lutc_input = "datac";
defparam \data_out~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y25_N2
stratix_lcell \data[16][0] (
// Equation(s):
// \data[16][0]~regout  = DFFEAS((((\data~0 ))), GLOBAL(\clk~combout ), VCC, , \data[16][3]~6_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[16][3]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[16][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][0] .lut_mask = "ff00";
defparam \data[16][0] .operation_mode = "normal";
defparam \data[16][0] .output_mode = "reg_only";
defparam \data[16][0] .register_cascade_mode = "off";
defparam \data[16][0] .sum_lutc_input = "datac";
defparam \data[16][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N8
stratix_lcell \data[32][0] (
// Equation(s):
// \data_out~1  = (\state.S3~regout  & ((\data_out~0_combout ) # ((data[32][0])))) # (!\state.S3~regout  & (!\data_out~0_combout  & ((\data[47][0]~regout ))))

	.clk(\clk~combout ),
	.dataa(\state.S3~regout ),
	.datab(\data_out~0_combout ),
	.datac(\data~0 ),
	.datad(\data[47][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[32][3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~1 ),
	.regout(\data[32][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][0] .lut_mask = "b9a8";
defparam \data[32][0] .operation_mode = "normal";
defparam \data[32][0] .output_mode = "comb_only";
defparam \data[32][0] .register_cascade_mode = "off";
defparam \data[32][0] .sum_lutc_input = "qfbk";
defparam \data[32][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N5
stratix_lcell \data[31][0] (
// Equation(s):
// \data_out~2  = (\data_out~0_combout  & ((\data_out~1  & (\data[16][0]~regout )) # (!\data_out~1  & ((data[31][0]))))) # (!\data_out~0_combout  & (((\data_out~1 ))))

	.clk(\clk~combout ),
	.dataa(\data_out~0_combout ),
	.datab(\data[16][0]~regout ),
	.datac(\data~0 ),
	.datad(\data_out~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~2 ),
	.regout(\data[31][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][0] .lut_mask = "dda0";
defparam \data[31][0] .operation_mode = "normal";
defparam \data[31][0] .output_mode = "comb_only";
defparam \data[31][0] .register_cascade_mode = "off";
defparam \data[31][0] .sum_lutc_input = "qfbk";
defparam \data[31][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N9
stratix_lcell \data_out~12 (
// Equation(s):
// \data_out~12_combout  = (\data_out~11_combout  & (((\data_in~combout [0]) # (\data_out~3_combout )))) # (!\data_out~11_combout  & (\data_out~2  & ((!\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\data_out~11_combout ),
	.datab(\data_out~2 ),
	.datac(\data_in~combout [0]),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~12 .lut_mask = "aae4";
defparam \data_out~12 .operation_mode = "normal";
defparam \data_out~12 .output_mode = "comb_only";
defparam \data_out~12 .register_cascade_mode = "off";
defparam \data_out~12 .sum_lutc_input = "datac";
defparam \data_out~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y24_N7
stratix_lcell \data_out~26 (
// Equation(s):
// \data_out~26_combout  = (\data_out~16_combout  & ((\data_out~19  & (\data_out~25 )) # (!\data_out~19  & ((\data_out~12_combout ))))) # (!\data_out~16_combout  & (\data_out~19 ))

	.clk(gnd),
	.dataa(\data_out~16_combout ),
	.datab(\data_out~19 ),
	.datac(\data_out~25 ),
	.datad(\data_out~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~26 .lut_mask = "e6c4";
defparam \data_out~26 .operation_mode = "normal";
defparam \data_out~26 .output_mode = "comb_only";
defparam \data_out~26 .register_cascade_mode = "off";
defparam \data_out~26 .sum_lutc_input = "datac";
defparam \data_out~26 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \clk~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.ddioregout(),
	.padio(clk),
	.dqsundelayedout());
// synopsys translate_off
defparam \clk~I .ddio_mode = "none";
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \data_in[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [1]),
	.regout(),
	.ddioregout(),
	.padio(data_in[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[1]~I .ddio_mode = "none";
defparam \data_in[1]~I .input_async_reset = "none";
defparam \data_in[1]~I .input_power_up = "low";
defparam \data_in[1]~I .input_register_mode = "none";
defparam \data_in[1]~I .input_sync_reset = "none";
defparam \data_in[1]~I .oe_async_reset = "none";
defparam \data_in[1]~I .oe_power_up = "low";
defparam \data_in[1]~I .oe_register_mode = "none";
defparam \data_in[1]~I .oe_sync_reset = "none";
defparam \data_in[1]~I .operation_mode = "input";
defparam \data_in[1]~I .output_async_reset = "none";
defparam \data_in[1]~I .output_power_up = "low";
defparam \data_in[1]~I .output_register_mode = "none";
defparam \data_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X33_Y24_N3
stratix_lcell \data[47][1] (
// Equation(s):
// \data~23  = ((!\rst~combout  & ((\data_in~combout [1]))))
// \data[47][1]~regout  = DFFEAS(\data~23 , GLOBAL(\clk~combout ), VCC, , \data[47][1]~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[47][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~23 ),
	.regout(\data[47][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[47][1] .lut_mask = "3300";
defparam \data[47][1] .operation_mode = "normal";
defparam \data[47][1] .output_mode = "reg_and_comb";
defparam \data[47][1] .register_cascade_mode = "off";
defparam \data[47][1] .sum_lutc_input = "datac";
defparam \data[47][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N9
stratix_lcell \Add10~12 (
// Equation(s):
// \Add10~12_combout  = ((\Add10~7_combout  & ((!rcount[1]) # (!rcount[0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(rcount[0]),
	.datac(\Add10~7_combout ),
	.datad(rcount[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~12 .lut_mask = "30f0";
defparam \Add10~12 .operation_mode = "normal";
defparam \Add10~12 .output_mode = "comb_only";
defparam \Add10~12 .register_cascade_mode = "off";
defparam \Add10~12 .sum_lutc_input = "datac";
defparam \Add10~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y25_N7
stratix_lcell \data[12][1] (
// Equation(s):
// \data[12][1]~regout  = DFFEAS((((\data~23 ))), GLOBAL(\clk~combout ), VCC, , \data[12][2]~13_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[12][2]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[12][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][1] .lut_mask = "ff00";
defparam \data[12][1] .operation_mode = "normal";
defparam \data[12][1] .output_mode = "reg_only";
defparam \data[12][1] .register_cascade_mode = "off";
defparam \data[12][1] .sum_lutc_input = "datac";
defparam \data[12][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y23_N0
stratix_lcell \data[14][1] (
// Equation(s):
// \data[14][1]~regout  = DFFEAS((((\data~23 ))), GLOBAL(\clk~combout ), VCC, , \data[14][5]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[14][5]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[14][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][1] .lut_mask = "ff00";
defparam \data[14][1] .operation_mode = "normal";
defparam \data[14][1] .output_mode = "reg_only";
defparam \data[14][1] .register_cascade_mode = "off";
defparam \data[14][1] .sum_lutc_input = "datac";
defparam \data[14][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y25_N6
stratix_lcell \data[2][1] (
// Equation(s):
// \data[2][1]~regout  = DFFEAS((((\data~23 ))), GLOBAL(\clk~combout ), VCC, , \data[2][6]~9_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][1] .lut_mask = "ff00";
defparam \data[2][1] .operation_mode = "normal";
defparam \data[2][1] .output_mode = "reg_only";
defparam \data[2][1] .register_cascade_mode = "off";
defparam \data[2][1] .sum_lutc_input = "datac";
defparam \data[2][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y25_N3
stratix_lcell \data[10][1] (
// Equation(s):
// \data_out~29  = (count[2] & (count[3])) # (!count[2] & ((count[3] & (data[10][1])) # (!count[3] & ((\data[2][1]~regout )))))

	.clk(\clk~combout ),
	.dataa(count[2]),
	.datab(count[3]),
	.datac(\data~23 ),
	.datad(\data[2][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[10][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~29 ),
	.regout(\data[10][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][1] .lut_mask = "d9c8";
defparam \data[10][1] .operation_mode = "normal";
defparam \data[10][1] .output_mode = "comb_only";
defparam \data[10][1] .register_cascade_mode = "off";
defparam \data[10][1] .sum_lutc_input = "qfbk";
defparam \data[10][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N9
stratix_lcell \data[6][1] (
// Equation(s):
// \data_out~30  = (count[2] & ((\data_out~29  & (\data[14][1]~regout )) # (!\data_out~29  & ((data[6][1]))))) # (!count[2] & (((\data_out~29 ))))

	.clk(\clk~combout ),
	.dataa(count[2]),
	.datab(\data[14][1]~regout ),
	.datac(\data~23 ),
	.datad(\data_out~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[6][6]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~30 ),
	.regout(\data[6][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][1] .lut_mask = "dda0";
defparam \data[6][1] .operation_mode = "normal";
defparam \data[6][1] .output_mode = "comb_only";
defparam \data[6][1] .register_cascade_mode = "off";
defparam \data[6][1] .sum_lutc_input = "qfbk";
defparam \data[6][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N8
stratix_lcell \data[8][1] (
// Equation(s):
// \data_out~31  = (\data_out~6_combout  & ((\data_out~7_combout ) # ((\data_out~30 )))) # (!\data_out~6_combout  & (!\data_out~7_combout  & (data[8][1])))

	.clk(\clk~combout ),
	.dataa(\data_out~6_combout ),
	.datab(\data_out~7_combout ),
	.datac(\data~23 ),
	.datad(\data_out~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[8][4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~31 ),
	.regout(\data[8][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][1] .lut_mask = "ba98";
defparam \data[8][1] .operation_mode = "normal";
defparam \data[8][1] .output_mode = "comb_only";
defparam \data[8][1] .register_cascade_mode = "off";
defparam \data[8][1] .sum_lutc_input = "qfbk";
defparam \data[8][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N6
stratix_lcell \data[4][1] (
// Equation(s):
// \data_out~32  = (\data_out~7_combout  & ((\data_out~31  & (\data[12][1]~regout )) # (!\data_out~31  & ((data[4][1]))))) # (!\data_out~7_combout  & (((\data_out~31 ))))

	.clk(\clk~combout ),
	.dataa(\data[12][1]~regout ),
	.datab(\data_out~7_combout ),
	.datac(\data~23 ),
	.datad(\data_out~31 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4][4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~32 ),
	.regout(\data[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][1] .lut_mask = "bbc0";
defparam \data[4][1] .operation_mode = "normal";
defparam \data[4][1] .output_mode = "comb_only";
defparam \data[4][1] .register_cascade_mode = "off";
defparam \data[4][1] .sum_lutc_input = "qfbk";
defparam \data[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N3
stratix_lcell \data_out~33 (
// Equation(s):
// \data_out~33_combout  = (\data_out~10_combout  & (((\data_out~32 ) # (!\data_out~3_combout )))) # (!\data_out~10_combout  & (\Add10~12_combout  & ((\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\Add10~12_combout ),
	.datab(\data_out~32 ),
	.datac(\data_out~10_combout ),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~33 .lut_mask = "caf0";
defparam \data_out~33 .operation_mode = "normal";
defparam \data_out~33 .output_mode = "comb_only";
defparam \data_out~33 .register_cascade_mode = "off";
defparam \data_out~33 .sum_lutc_input = "datac";
defparam \data_out~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N2
stratix_lcell \data[32][1] (
// Equation(s):
// \data_out~27  = (\state.S3~regout  & ((\data_out~0_combout ) # ((data[32][1])))) # (!\state.S3~regout  & (!\data_out~0_combout  & ((\data[47][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\state.S3~regout ),
	.datab(\data_out~0_combout ),
	.datac(\data~23 ),
	.datad(\data[47][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[32][3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~27 ),
	.regout(\data[32][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][1] .lut_mask = "b9a8";
defparam \data[32][1] .operation_mode = "normal";
defparam \data[32][1] .output_mode = "comb_only";
defparam \data[32][1] .register_cascade_mode = "off";
defparam \data[32][1] .sum_lutc_input = "qfbk";
defparam \data[32][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y21_N6
stratix_lcell \data[16][1] (
// Equation(s):
// \data[16][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[16][3]~6_combout , \data~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[16][3]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[16][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][1] .lut_mask = "0000";
defparam \data[16][1] .operation_mode = "normal";
defparam \data[16][1] .output_mode = "reg_only";
defparam \data[16][1] .register_cascade_mode = "off";
defparam \data[16][1] .sum_lutc_input = "datac";
defparam \data[16][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y20_N2
stratix_lcell \data[31][1] (
// Equation(s):
// \data_out~28  = (\data_out~0_combout  & ((\data_out~27  & ((\data[16][1]~regout ))) # (!\data_out~27  & (data[31][1])))) # (!\data_out~0_combout  & (\data_out~27 ))

	.clk(\clk~combout ),
	.dataa(\data_out~0_combout ),
	.datab(\data_out~27 ),
	.datac(\data~23 ),
	.datad(\data[16][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~28 ),
	.regout(\data[31][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][1] .lut_mask = "ec64";
defparam \data[31][1] .operation_mode = "normal";
defparam \data[31][1] .output_mode = "comb_only";
defparam \data[31][1] .register_cascade_mode = "off";
defparam \data[31][1] .sum_lutc_input = "qfbk";
defparam \data[31][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N6
stratix_lcell \data_out~34 (
// Equation(s):
// \data_out~34_combout  = (\data_out~33_combout  & (((\data_in~combout [1]) # (\data_out~3_combout )))) # (!\data_out~33_combout  & (\data_out~28  & ((!\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\data_out~33_combout ),
	.datab(\data_out~28 ),
	.datac(\data_in~combout [1]),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~34 .lut_mask = "aae4";
defparam \data_out~34 .operation_mode = "normal";
defparam \data_out~34 .output_mode = "comb_only";
defparam \data_out~34 .register_cascade_mode = "off";
defparam \data_out~34 .sum_lutc_input = "datac";
defparam \data_out~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y21_N5
stratix_lcell \data[15][1] (
// Equation(s):
// \data_out~35  = (\data_out~18_combout  & (\data_out~16_combout )) # (!\data_out~18_combout  & ((\data_out~16_combout  & ((\data_out~34_combout ))) # (!\data_out~16_combout  & (data[15][1]))))

	.clk(\clk~combout ),
	.dataa(\data_out~18_combout ),
	.datab(\data_out~16_combout ),
	.datac(\data~23 ),
	.datad(\data_out~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[15][5]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~35 ),
	.regout(\data[15][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][1] .lut_mask = "dc98";
defparam \data[15][1] .operation_mode = "normal";
defparam \data[15][1] .output_mode = "comb_only";
defparam \data[15][1] .register_cascade_mode = "off";
defparam \data[15][1] .sum_lutc_input = "qfbk";
defparam \data[15][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N1
stratix_lcell \data[13][1] (
// Equation(s):
// \data[13][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[13][4]~20_combout , \data~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[13][4]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[13][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][1] .lut_mask = "0000";
defparam \data[13][1] .operation_mode = "normal";
defparam \data[13][1] .output_mode = "reg_only";
defparam \data[13][1] .register_cascade_mode = "off";
defparam \data[13][1] .sum_lutc_input = "datac";
defparam \data[13][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y26_N8
stratix_lcell \data[1][1] (
// Equation(s):
// \data[1][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[1][6]~19_combout , \data~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[1][6]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][1] .lut_mask = "0000";
defparam \data[1][1] .operation_mode = "normal";
defparam \data[1][1] .output_mode = "reg_only";
defparam \data[1][1] .register_cascade_mode = "off";
defparam \data[1][1] .sum_lutc_input = "datac";
defparam \data[1][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y26_N6
stratix_lcell \data[5][1] (
// Equation(s):
// \data_out~36  = (count[2] & (((data[5][1]) # (count[3])))) # (!count[2] & (\data[1][1]~regout  & ((!count[3]))))

	.clk(\clk~combout ),
	.dataa(\data[1][1]~regout ),
	.datab(count[2]),
	.datac(\data~23 ),
	.datad(count[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[5][3]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~36 ),
	.regout(\data[5][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][1] .lut_mask = "cce2";
defparam \data[5][1] .operation_mode = "normal";
defparam \data[5][1] .output_mode = "comb_only";
defparam \data[5][1] .register_cascade_mode = "off";
defparam \data[5][1] .sum_lutc_input = "qfbk";
defparam \data[5][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y23_N6
stratix_lcell \data[9][1] (
// Equation(s):
// \data_out~37  = (\data_out~36  & ((\data[13][1]~regout ) # ((!count[3])))) # (!\data_out~36  & (((data[9][1] & count[3]))))

	.clk(\clk~combout ),
	.dataa(\data[13][1]~regout ),
	.datab(\data_out~36 ),
	.datac(\data~23 ),
	.datad(count[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[9][4]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~37 ),
	.regout(\data[9][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][1] .lut_mask = "b8cc";
defparam \data[9][1] .operation_mode = "normal";
defparam \data[9][1] .output_mode = "comb_only";
defparam \data[9][1] .register_cascade_mode = "off";
defparam \data[9][1] .sum_lutc_input = "qfbk";
defparam \data[9][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N1
stratix_lcell \data[3][1] (
// Equation(s):
// \data[3][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \data[3][1]~21_combout , \data~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[3][1]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][1] .lut_mask = "0000";
defparam \data[3][1] .operation_mode = "normal";
defparam \data[3][1] .output_mode = "reg_only";
defparam \data[3][1] .register_cascade_mode = "off";
defparam \data[3][1] .sum_lutc_input = "datac";
defparam \data[3][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N8
stratix_lcell \data[11][1] (
// Equation(s):
// \data_out~38  = (\data_out~20_combout  & ((\data_out~23_combout ) # ((data[11][1])))) # (!\data_out~20_combout  & (!\data_out~23_combout  & ((\data[3][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\data_out~20_combout ),
	.datab(\data_out~23_combout ),
	.datac(\data~23 ),
	.datad(\data[3][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[11][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~38 ),
	.regout(\data[11][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][1] .lut_mask = "b9a8";
defparam \data[11][1] .operation_mode = "normal";
defparam \data[11][1] .output_mode = "comb_only";
defparam \data[11][1] .register_cascade_mode = "off";
defparam \data[11][1] .sum_lutc_input = "qfbk";
defparam \data[11][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N9
stratix_lcell \data[7][1] (
// Equation(s):
// \data_out~39  = (\data_out~23_combout  & ((\data_out~38  & ((data[7][1]))) # (!\data_out~38  & (\data_out~37 )))) # (!\data_out~23_combout  & (((\data_out~38 ))))

	.clk(\clk~combout ),
	.dataa(\data_out~37 ),
	.datab(\data_out~23_combout ),
	.datac(\data~23 ),
	.datad(\data_out~38 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7][6]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~39 ),
	.regout(\data[7][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][1] .lut_mask = "f388";
defparam \data[7][1] .operation_mode = "normal";
defparam \data[7][1] .output_mode = "comb_only";
defparam \data[7][1] .register_cascade_mode = "off";
defparam \data[7][1] .sum_lutc_input = "qfbk";
defparam \data[7][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N2
stratix_lcell \data[0][1] (
// Equation(s):
// \data_out~40  = (\data_out~18_combout  & ((\data_out~35  & ((\data_out~39 ))) # (!\data_out~35  & (data[0][1])))) # (!\data_out~18_combout  & (\data_out~35 ))

	.clk(\clk~combout ),
	.dataa(\data_out~18_combout ),
	.datab(\data_out~35 ),
	.datac(\data~23 ),
	.datad(\data_out~39 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[0][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~40 ),
	.regout(\data[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][1] .lut_mask = "ec64";
defparam \data[0][1] .operation_mode = "normal";
defparam \data[0][1] .output_mode = "comb_only";
defparam \data[0][1] .register_cascade_mode = "off";
defparam \data[0][1] .sum_lutc_input = "qfbk";
defparam \data[0][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y22_N9
stratix_lcell \data[32][2] (
// Equation(s):
// \data_out~41  = (\state.S3~regout  & (((data[32][2]) # (\data_out~0_combout )))) # (!\state.S3~regout  & (\data[47][2]~regout  & ((!\data_out~0_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[47][2]~regout ),
	.datab(\state.S3~regout ),
	.datac(\data~24 ),
	.datad(\data_out~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[32][3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~41 ),
	.regout(\data[32][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][2] .lut_mask = "cce2";
defparam \data[32][2] .operation_mode = "normal";
defparam \data[32][2] .output_mode = "comb_only";
defparam \data[32][2] .register_cascade_mode = "off";
defparam \data[32][2] .sum_lutc_input = "qfbk";
defparam \data[32][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y21_N1
stratix_lcell \data[16][2] (
// Equation(s):
// \data_out~42  = (\data_out~0_combout  & ((\data_out~41  & (data[16][2])) # (!\data_out~41  & ((\data[31][2]~regout ))))) # (!\data_out~0_combout  & (\data_out~41 ))

	.clk(\clk~combout ),
	.dataa(\data_out~0_combout ),
	.datab(\data_out~41 ),
	.datac(\data~24 ),
	.datad(\data[31][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[16][3]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~42 ),
	.regout(\data[16][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][2] .lut_mask = "e6c4";
defparam \data[16][2] .operation_mode = "normal";
defparam \data[16][2] .output_mode = "comb_only";
defparam \data[16][2] .register_cascade_mode = "off";
defparam \data[16][2] .sum_lutc_input = "qfbk";
defparam \data[16][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y21_N8
stratix_lcell \Add10~18 (
// Equation(s):
// \Add10~18_combout  = (\Add10~13_combout  & (((!rcount[1]) # (!rcount[0]))))

	.clk(gnd),
	.dataa(\Add10~13_combout ),
	.datab(vcc),
	.datac(rcount[0]),
	.datad(rcount[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~18 .lut_mask = "0aaa";
defparam \Add10~18 .operation_mode = "normal";
defparam \Add10~18 .output_mode = "comb_only";
defparam \Add10~18 .register_cascade_mode = "off";
defparam \Add10~18 .sum_lutc_input = "datac";
defparam \Add10~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N7
stratix_lcell \data_out~47 (
// Equation(s):
// \data_out~47_combout  = (\data_out~10_combout  & (((\data_out~46 ) # (!\data_out~3_combout )))) # (!\data_out~10_combout  & (\Add10~18_combout  & ((\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\Add10~18_combout ),
	.datab(\data_out~46 ),
	.datac(\data_out~10_combout ),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~47 .lut_mask = "caf0";
defparam \data_out~47 .operation_mode = "normal";
defparam \data_out~47 .output_mode = "comb_only";
defparam \data_out~47 .register_cascade_mode = "off";
defparam \data_out~47 .sum_lutc_input = "datac";
defparam \data_out~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N4
stratix_lcell \data_out~48 (
// Equation(s):
// \data_out~48_combout  = (\data_out~47_combout  & ((\data_in~combout [2]) # ((\data_out~3_combout )))) # (!\data_out~47_combout  & (((\data_out~42  & !\data_out~3_combout ))))

	.clk(gnd),
	.dataa(\data_in~combout [2]),
	.datab(\data_out~42 ),
	.datac(\data_out~47_combout ),
	.datad(\data_out~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~48 .lut_mask = "f0ac";
defparam \data_out~48 .operation_mode = "normal";
defparam \data_out~48 .output_mode = "comb_only";
defparam \data_out~48 .register_cascade_mode = "off";
defparam \data_out~48 .sum_lutc_input = "datac";
defparam \data_out~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N5
stratix_lcell \data_out~54 (
// Equation(s):
// \data_out~54_combout  = (\data_out~16_combout  & ((\data_out~49  & ((\data_out~53 ))) # (!\data_out~49  & (\data_out~48_combout )))) # (!\data_out~16_combout  & (((\data_out~49 ))))

	.clk(gnd),
	.dataa(\data_out~48_combout ),
	.datab(\data_out~16_combout ),
	.datac(\data_out~53 ),
	.datad(\data_out~49 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~54 .lut_mask = "f388";
defparam \data_out~54 .operation_mode = "normal";
defparam \data_out~54 .output_mode = "comb_only";
defparam \data_out~54 .register_cascade_mode = "off";
defparam \data_out~54 .sum_lutc_input = "datac";
defparam \data_out~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y21_N4
stratix_lcell \data_out~68 (
// Equation(s):
// \data_out~68_combout  = (\data_out~18_combout  & ((\data_out~63  & (\data_out~67 )) # (!\data_out~63  & ((\data[0][3]~regout ))))) # (!\data_out~18_combout  & (((\data_out~63 ))))

	.clk(gnd),
	.dataa(\data_out~18_combout ),
	.datab(\data_out~67 ),
	.datac(\data_out~63 ),
	.datad(\data[0][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~68 .lut_mask = "dad0";
defparam \data_out~68 .operation_mode = "normal";
defparam \data_out~68 .output_mode = "comb_only";
defparam \data_out~68 .register_cascade_mode = "off";
defparam \data_out~68 .sum_lutc_input = "datac";
defparam \data_out~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N7
stratix_lcell \Add10~30 (
// Equation(s):
// \Add10~30_combout  = (\Add10~25_combout  & (((!rcount[0])) # (!rcount[1])))

	.clk(gnd),
	.dataa(rcount[1]),
	.datab(rcount[0]),
	.datac(\Add10~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~30 .lut_mask = "7070";
defparam \Add10~30 .operation_mode = "normal";
defparam \Add10~30 .output_mode = "comb_only";
defparam \Add10~30 .register_cascade_mode = "off";
defparam \Add10~30 .sum_lutc_input = "datac";
defparam \Add10~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N0
stratix_lcell \data_out~75 (
// Equation(s):
// \data_out~75_combout  = (\data_out~3_combout  & ((\data_out~10_combout  & ((\data_out~74 ))) # (!\data_out~10_combout  & (\Add10~30_combout )))) # (!\data_out~3_combout  & (\data_out~10_combout ))

	.clk(gnd),
	.dataa(\data_out~3_combout ),
	.datab(\data_out~10_combout ),
	.datac(\Add10~30_combout ),
	.datad(\data_out~74 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~75 .lut_mask = "ec64";
defparam \data_out~75 .operation_mode = "normal";
defparam \data_out~75 .output_mode = "comb_only";
defparam \data_out~75 .register_cascade_mode = "off";
defparam \data_out~75 .sum_lutc_input = "datac";
defparam \data_out~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N2
stratix_lcell \data_out~76 (
// Equation(s):
// \data_out~76_combout  = (\data_out~3_combout  & (((\data_out~75_combout )))) # (!\data_out~3_combout  & ((\data_out~75_combout  & (\data_in~combout [4])) # (!\data_out~75_combout  & ((\data_out~70 )))))

	.clk(gnd),
	.dataa(\data_out~3_combout ),
	.datab(\data_in~combout [4]),
	.datac(\data_out~70 ),
	.datad(\data_out~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~76 .lut_mask = "ee50";
defparam \data_out~76 .operation_mode = "normal";
defparam \data_out~76 .output_mode = "comb_only";
defparam \data_out~76 .register_cascade_mode = "off";
defparam \data_out~76 .sum_lutc_input = "datac";
defparam \data_out~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N7
stratix_lcell \data_out~82 (
// Equation(s):
// \data_out~82_combout  = (\data_out~77  & (((\data_out~81 ) # (!\data_out~16_combout )))) # (!\data_out~77  & (\data_out~76_combout  & ((\data_out~16_combout ))))

	.clk(gnd),
	.dataa(\data_out~76_combout ),
	.datab(\data_out~77 ),
	.datac(\data_out~81 ),
	.datad(\data_out~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~82 .lut_mask = "e2cc";
defparam \data_out~82 .operation_mode = "normal";
defparam \data_out~82 .output_mode = "comb_only";
defparam \data_out~82 .register_cascade_mode = "off";
defparam \data_out~82 .sum_lutc_input = "datac";
defparam \data_out~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N3
stratix_lcell \data_out~96 (
// Equation(s):
// \data_out~96_combout  = (\data_out~18_combout  & ((\data_out~91  & ((\data_out~95 ))) # (!\data_out~91  & (\data[0][5]~regout )))) # (!\data_out~18_combout  & (((\data_out~91 ))))

	.clk(gnd),
	.dataa(\data[0][5]~regout ),
	.datab(\data_out~18_combout ),
	.datac(\data_out~91 ),
	.datad(\data_out~95 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~96 .lut_mask = "f838";
defparam \data_out~96 .operation_mode = "normal";
defparam \data_out~96 .output_mode = "comb_only";
defparam \data_out~96 .register_cascade_mode = "off";
defparam \data_out~96 .sum_lutc_input = "datac";
defparam \data_out~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N0
stratix_lcell \Add10~42 (
// Equation(s):
// \Add10~42_combout  = (\Add10~37_combout  & (((!rcount[1])) # (!rcount[0])))

	.clk(gnd),
	.dataa(\Add10~37_combout ),
	.datab(rcount[0]),
	.datac(vcc),
	.datad(rcount[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~42 .lut_mask = "22aa";
defparam \Add10~42 .operation_mode = "normal";
defparam \Add10~42 .output_mode = "comb_only";
defparam \Add10~42 .register_cascade_mode = "off";
defparam \Add10~42 .sum_lutc_input = "datac";
defparam \Add10~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N4
stratix_lcell \data_out~103 (
// Equation(s):
// \data_out~103_combout  = (\data_out~10_combout  & (((\data_out~102 )) # (!\data_out~3_combout ))) # (!\data_out~10_combout  & (\data_out~3_combout  & ((\Add10~42_combout ))))

	.clk(gnd),
	.dataa(\data_out~10_combout ),
	.datab(\data_out~3_combout ),
	.datac(\data_out~102 ),
	.datad(\Add10~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~103 .lut_mask = "e6a2";
defparam \data_out~103 .operation_mode = "normal";
defparam \data_out~103 .output_mode = "comb_only";
defparam \data_out~103 .register_cascade_mode = "off";
defparam \data_out~103 .sum_lutc_input = "datac";
defparam \data_out~103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N5
stratix_lcell \data_out~104 (
// Equation(s):
// \data_out~104_combout  = (\data_out~3_combout  & (((\data_out~103_combout )))) # (!\data_out~3_combout  & ((\data_out~103_combout  & (\data_in~combout [6])) # (!\data_out~103_combout  & ((\data_out~98 )))))

	.clk(gnd),
	.dataa(\data_in~combout [6]),
	.datab(\data_out~3_combout ),
	.datac(\data_out~98 ),
	.datad(\data_out~103_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~104_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~104 .lut_mask = "ee30";
defparam \data_out~104 .operation_mode = "normal";
defparam \data_out~104 .output_mode = "comb_only";
defparam \data_out~104 .register_cascade_mode = "off";
defparam \data_out~104 .sum_lutc_input = "datac";
defparam \data_out~104 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N1
stratix_lcell \data_out~110 (
// Equation(s):
// \data_out~110_combout  = (\data_out~16_combout  & ((\data_out~105  & (\data_out~109 )) # (!\data_out~105  & ((\data_out~104_combout ))))) # (!\data_out~16_combout  & (((\data_out~105 ))))

	.clk(gnd),
	.dataa(\data_out~109 ),
	.datab(\data_out~16_combout ),
	.datac(\data_out~104_combout ),
	.datad(\data_out~105 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~110_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~110 .lut_mask = "bbc0";
defparam \data_out~110 .operation_mode = "normal";
defparam \data_out~110 .output_mode = "comb_only";
defparam \data_out~110 .register_cascade_mode = "off";
defparam \data_out~110 .sum_lutc_input = "datac";
defparam \data_out~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y21_N2
stratix_lcell \data_out~124 (
// Equation(s):
// \data_out~124_combout  = (\data_out~119  & (((\data_out~123 )) # (!\data_out~18_combout ))) # (!\data_out~119  & (\data_out~18_combout  & (\data[0][7]~regout )))

	.clk(gnd),
	.dataa(\data_out~119 ),
	.datab(\data_out~18_combout ),
	.datac(\data[0][7]~regout ),
	.datad(\data_out~123 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data_out~124_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out~124 .lut_mask = "ea62";
defparam \data_out~124 .operation_mode = "normal";
defparam \data_out~124 .output_mode = "comb_only";
defparam \data_out~124 .register_cascade_mode = "off";
defparam \data_out~124 .sum_lutc_input = "datac";
defparam \data_out~124 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y25_N9
stratix_lcell \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = ((\state.S0~regout ) # ((\state.S2~regout ) # (\state.S6~regout ))) # (!\state.S8~regout )

	.clk(gnd),
	.dataa(\state.S8~regout ),
	.datab(\state.S0~regout ),
	.datac(\state.S2~regout ),
	.datad(\state.S6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = "fffd";
defparam \WideOr7~0 .operation_mode = "normal";
defparam \WideOr7~0 .output_mode = "comb_only";
defparam \WideOr7~0 .register_cascade_mode = "off";
defparam \WideOr7~0 .sum_lutc_input = "datac";
defparam \WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N2
stratix_lcell WideOr6(
// Equation(s):
// \WideOr6~combout  = ((!\state.S1~regout  & (!\state.S2~regout  & !\state.S6~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\state.S1~regout ),
	.datac(\state.S2~regout ),
	.datad(\state.S6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr6~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr6.lut_mask = "0003";
defparam WideOr6.operation_mode = "normal";
defparam WideOr6.output_mode = "comb_only";
defparam WideOr6.register_cascade_mode = "off";
defparam WideOr6.sum_lutc_input = "datac";
defparam WideOr6.synch_mode = "off";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \data_out[0]~I (
	.datain(\data_out~26_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[0]~I .ddio_mode = "none";
defparam \data_out[0]~I .input_async_reset = "none";
defparam \data_out[0]~I .input_power_up = "low";
defparam \data_out[0]~I .input_register_mode = "none";
defparam \data_out[0]~I .input_sync_reset = "none";
defparam \data_out[0]~I .oe_async_reset = "none";
defparam \data_out[0]~I .oe_power_up = "low";
defparam \data_out[0]~I .oe_register_mode = "none";
defparam \data_out[0]~I .oe_sync_reset = "none";
defparam \data_out[0]~I .operation_mode = "output";
defparam \data_out[0]~I .output_async_reset = "none";
defparam \data_out[0]~I .output_power_up = "low";
defparam \data_out[0]~I .output_register_mode = "none";
defparam \data_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \data_out[1]~I (
	.datain(\data_out~40 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[1]~I .ddio_mode = "none";
defparam \data_out[1]~I .input_async_reset = "none";
defparam \data_out[1]~I .input_power_up = "low";
defparam \data_out[1]~I .input_register_mode = "none";
defparam \data_out[1]~I .input_sync_reset = "none";
defparam \data_out[1]~I .oe_async_reset = "none";
defparam \data_out[1]~I .oe_power_up = "low";
defparam \data_out[1]~I .oe_register_mode = "none";
defparam \data_out[1]~I .oe_sync_reset = "none";
defparam \data_out[1]~I .operation_mode = "output";
defparam \data_out[1]~I .output_async_reset = "none";
defparam \data_out[1]~I .output_power_up = "low";
defparam \data_out[1]~I .output_register_mode = "none";
defparam \data_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \data_out[2]~I (
	.datain(\data_out~54_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[2]~I .ddio_mode = "none";
defparam \data_out[2]~I .input_async_reset = "none";
defparam \data_out[2]~I .input_power_up = "low";
defparam \data_out[2]~I .input_register_mode = "none";
defparam \data_out[2]~I .input_sync_reset = "none";
defparam \data_out[2]~I .oe_async_reset = "none";
defparam \data_out[2]~I .oe_power_up = "low";
defparam \data_out[2]~I .oe_register_mode = "none";
defparam \data_out[2]~I .oe_sync_reset = "none";
defparam \data_out[2]~I .operation_mode = "output";
defparam \data_out[2]~I .output_async_reset = "none";
defparam \data_out[2]~I .output_power_up = "low";
defparam \data_out[2]~I .output_register_mode = "none";
defparam \data_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \data_out[3]~I (
	.datain(\data_out~68_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[3]~I .ddio_mode = "none";
defparam \data_out[3]~I .input_async_reset = "none";
defparam \data_out[3]~I .input_power_up = "low";
defparam \data_out[3]~I .input_register_mode = "none";
defparam \data_out[3]~I .input_sync_reset = "none";
defparam \data_out[3]~I .oe_async_reset = "none";
defparam \data_out[3]~I .oe_power_up = "low";
defparam \data_out[3]~I .oe_register_mode = "none";
defparam \data_out[3]~I .oe_sync_reset = "none";
defparam \data_out[3]~I .operation_mode = "output";
defparam \data_out[3]~I .output_async_reset = "none";
defparam \data_out[3]~I .output_power_up = "low";
defparam \data_out[3]~I .output_register_mode = "none";
defparam \data_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \data_out[4]~I (
	.datain(\data_out~82_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[4]~I .ddio_mode = "none";
defparam \data_out[4]~I .input_async_reset = "none";
defparam \data_out[4]~I .input_power_up = "low";
defparam \data_out[4]~I .input_register_mode = "none";
defparam \data_out[4]~I .input_sync_reset = "none";
defparam \data_out[4]~I .oe_async_reset = "none";
defparam \data_out[4]~I .oe_power_up = "low";
defparam \data_out[4]~I .oe_register_mode = "none";
defparam \data_out[4]~I .oe_sync_reset = "none";
defparam \data_out[4]~I .operation_mode = "output";
defparam \data_out[4]~I .output_async_reset = "none";
defparam \data_out[4]~I .output_power_up = "low";
defparam \data_out[4]~I .output_register_mode = "none";
defparam \data_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \data_out[5]~I (
	.datain(\data_out~96_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[5]~I .ddio_mode = "none";
defparam \data_out[5]~I .input_async_reset = "none";
defparam \data_out[5]~I .input_power_up = "low";
defparam \data_out[5]~I .input_register_mode = "none";
defparam \data_out[5]~I .input_sync_reset = "none";
defparam \data_out[5]~I .oe_async_reset = "none";
defparam \data_out[5]~I .oe_power_up = "low";
defparam \data_out[5]~I .oe_register_mode = "none";
defparam \data_out[5]~I .oe_sync_reset = "none";
defparam \data_out[5]~I .operation_mode = "output";
defparam \data_out[5]~I .output_async_reset = "none";
defparam \data_out[5]~I .output_power_up = "low";
defparam \data_out[5]~I .output_register_mode = "none";
defparam \data_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \data_out[6]~I (
	.datain(\data_out~110_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[6]~I .ddio_mode = "none";
defparam \data_out[6]~I .input_async_reset = "none";
defparam \data_out[6]~I .input_power_up = "low";
defparam \data_out[6]~I .input_register_mode = "none";
defparam \data_out[6]~I .input_sync_reset = "none";
defparam \data_out[6]~I .oe_async_reset = "none";
defparam \data_out[6]~I .oe_power_up = "low";
defparam \data_out[6]~I .oe_register_mode = "none";
defparam \data_out[6]~I .oe_sync_reset = "none";
defparam \data_out[6]~I .operation_mode = "output";
defparam \data_out[6]~I .output_async_reset = "none";
defparam \data_out[6]~I .output_power_up = "low";
defparam \data_out[6]~I .output_register_mode = "none";
defparam \data_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \data_out[7]~I (
	.datain(\data_out~124_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[7]~I .ddio_mode = "none";
defparam \data_out[7]~I .input_async_reset = "none";
defparam \data_out[7]~I .input_power_up = "low";
defparam \data_out[7]~I .input_register_mode = "none";
defparam \data_out[7]~I .input_sync_reset = "none";
defparam \data_out[7]~I .oe_async_reset = "none";
defparam \data_out[7]~I .oe_power_up = "low";
defparam \data_out[7]~I .oe_register_mode = "none";
defparam \data_out[7]~I .oe_sync_reset = "none";
defparam \data_out[7]~I .operation_mode = "output";
defparam \data_out[7]~I .output_async_reset = "none";
defparam \data_out[7]~I .output_power_up = "low";
defparam \data_out[7]~I .output_register_mode = "none";
defparam \data_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \out_valid~I (
	.datain(!\WideOr7~0_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(out_valid),
	.dqsundelayedout());
// synopsys translate_off
defparam \out_valid~I .ddio_mode = "none";
defparam \out_valid~I .input_async_reset = "none";
defparam \out_valid~I .input_power_up = "low";
defparam \out_valid~I .input_register_mode = "none";
defparam \out_valid~I .input_sync_reset = "none";
defparam \out_valid~I .oe_async_reset = "none";
defparam \out_valid~I .oe_power_up = "low";
defparam \out_valid~I .oe_register_mode = "none";
defparam \out_valid~I .oe_sync_reset = "none";
defparam \out_valid~I .operation_mode = "output";
defparam \out_valid~I .output_async_reset = "none";
defparam \out_valid~I .output_power_up = "low";
defparam \out_valid~I .output_register_mode = "none";
defparam \out_valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \busy~I (
	.datain(\WideOr6~combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(busy),
	.dqsundelayedout());
// synopsys translate_off
defparam \busy~I .ddio_mode = "none";
defparam \busy~I .input_async_reset = "none";
defparam \busy~I .input_power_up = "low";
defparam \busy~I .input_register_mode = "none";
defparam \busy~I .input_sync_reset = "none";
defparam \busy~I .oe_async_reset = "none";
defparam \busy~I .oe_power_up = "low";
defparam \busy~I .oe_register_mode = "none";
defparam \busy~I .oe_sync_reset = "none";
defparam \busy~I .operation_mode = "output";
defparam \busy~I .output_async_reset = "none";
defparam \busy~I .output_power_up = "low";
defparam \busy~I .output_register_mode = "none";
defparam \busy~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
