# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --trace ./rtl/include/alu_defines.sv ./rtl/include/riscv_defines.sv ./rtl/alu.sv ./rtl/reg_file.sv ./rtl/riscv_core.sv ./rtl/decoder.sv ./rtl/decompressor.sv ./rtl/controller.sv ./rtl/lsu.sv ./rtl/csr.sv ./rtl/fetch_stage.sv ./rtl/realign_buffer.sv ./rtl/dp_ram.sv ./rtl/riscv_top.sv -I./rtl/include --exe riscv_top_tb.cpp --top-module riscv_top"
S   4094112 158526243  1538994558   859759753  1521392681           0 "/usr/bin/verilator_bin"
T      7488    51194  1542032333   946011970  1542032333   946011970 "obj_dir/Vriscv_top.cpp"
T      4835    51193  1542032333   946011970  1542032333   946011970 "obj_dir/Vriscv_top.h"
T      1783    51208  1542032333   952011952  1542032333   952011952 "obj_dir/Vriscv_top.mk"
T       687    51190  1542032333   944011976  1542032333   944011976 "obj_dir/Vriscv_top__Dpi.cpp"
T       437    51189  1542032333   944011976  1542032333   944011976 "obj_dir/Vriscv_top__Dpi.h"
T      1682    51188  1542032333   944011976  1542032333   944011976 "obj_dir/Vriscv_top__Syms.cpp"
T      1379    51182  1542032333   944011976  1542032333   944011976 "obj_dir/Vriscv_top__Syms.h"
T     22953    51192  1542032333   946011970  1542032333   946011970 "obj_dir/Vriscv_top__Trace.cpp"
T     45837    51191  1542032333   945011973  1542032333   945011973 "obj_dir/Vriscv_top__Trace__Slow.cpp"
T       824    51199  1542032333   947011967  1542032333   947011967 "obj_dir/Vriscv_top___024unit.cpp"
T      1251    51197  1542032333   947011967  1542032333   947011967 "obj_dir/Vriscv_top___024unit.h"
T       912    51209  1542032333   952011952  1542032333   952011952 "obj_dir/Vriscv_top__ver.d"
T         0        0  1542032333   952011952  1542032333   952011952 "obj_dir/Vriscv_top__verFiles.dat"
T      1388    51207  1542032333   952011952  1542032333   952011952 "obj_dir/Vriscv_top_classes.mk"
T      7699    51204  1542032333   951011955  1542032333   951011955 "obj_dir/Vriscv_top_dp_ram.cpp"
T      1890    51203  1542032333   951011955  1542032333   951011955 "obj_dir/Vriscv_top_dp_ram.h"
T     25554    51206  1542032333   952011952  1542032333   952011952 "obj_dir/Vriscv_top_reg_file.cpp"
T      2170    51205  1542032333   951011955  1542032333   951011955 "obj_dir/Vriscv_top_reg_file.h"
T    198994    51202  1542032333   951011955  1542032333   951011955 "obj_dir/Vriscv_top_riscv_core.cpp"
T      6702    51201  1542032333   947011967  1542032333   947011967 "obj_dir/Vriscv_top_riscv_core.h"
T      1646    51196  1542032333   946011970  1542032333   946011970 "obj_dir/Vriscv_top_riscv_top.cpp"
T      1565    51195  1542032333   946011970  1542032333   946011970 "obj_dir/Vriscv_top_riscv_top.h"
S      3554 447634043  1542023772   823212704  1542023772   823212704 "rtl/alu.sv"
S      3139 447634022  1542023772   823212704  1542023772   823212704 "rtl/controller.sv"
S      1655 447634119  1542023772   823212704  1542023772   823212704 "rtl/csr.sv"
S      8456 447634023  1542023772   824212701  1542023772   824212701 "rtl/decoder.sv"
S      5457 447633240  1542023772   824212701  1542023772   824212701 "rtl/decompressor.sv"
S      2060 402738588  1542028877   626180760  1542028877   626180760 "rtl/dp_ram.sv"
S      1883 447634049  1542023772   824212701  1542023772   824212701 "rtl/fetch_stage.sv"
S       529 270008464  1542023772   824212701  1542023772   824212701 "rtl/include/alu_defines.sv"
S      2528 270008963  1542023772   825212698  1542023772   825212698 "rtl/include/riscv_defines.sv"
S      3283 447634070  1542023772   825212698  1542023772   825212698 "rtl/lsu.sv"
S      2482 402738611  1542023772   825212698  1542023772   825212698 "rtl/realign_buffer.sv"
S      1646 447634066  1542023772   825212698  1542023772   825212698 "rtl/reg_file.sv"
S      7264 447634065  1542023772   825212698  1542023772   825212698 "rtl/riscv_core.sv"
S      1853 447614009  1542023772   842212646  1542023772   842212646 "rtl/riscv_top.sv"
