
ubuntu-preinstalled/dpkg-statoverride:     file format elf32-littlearm


Disassembly of section .init:

000013f0 <.init>:
    13f0:	push	{r3, lr}
    13f4:	bl	1950 <fchmod@plt+0xf4>
    13f8:	pop	{r3, pc}

Disassembly of section .plt:

000013fc <calloc@plt-0x14>:
    13fc:	push	{lr}		; (str lr, [sp, #-4]!)
    1400:	ldr	lr, [pc, #4]	; 140c <calloc@plt-0x4>
    1404:	add	lr, pc, lr
    1408:	ldr	pc, [lr, #8]!
    140c:	andeq	r7, r1, r8, lsr sl

00001410 <calloc@plt>:
    1410:	add	ip, pc, #0, 12
    1414:	add	ip, ip, #94208	; 0x17000
    1418:	ldr	pc, [ip, #2616]!	; 0xa38

0000141c <selinux_status_updated@plt>:
    141c:	add	ip, pc, #0, 12
    1420:	add	ip, ip, #94208	; 0x17000
    1424:	ldr	pc, [ip, #2608]!	; 0xa30

00001428 <getpwnam@plt>:
    1428:	add	ip, pc, #0, 12
    142c:	add	ip, ip, #94208	; 0x17000
    1430:	ldr	pc, [ip, #2600]!	; 0xa28

00001434 <fsync@plt>:
    1434:	add	ip, pc, #0, 12
    1438:	add	ip, ip, #94208	; 0x17000
    143c:	ldr	pc, [ip, #2592]!	; 0xa20

00001440 <is_selinux_enabled@plt>:
    1440:	add	ip, pc, #0, 12
    1444:	add	ip, ip, #94208	; 0x17000
    1448:	ldr	pc, [ip, #2584]!	; 0xa18

0000144c <strcmp@plt>:
    144c:	add	ip, pc, #0, 12
    1450:	add	ip, ip, #94208	; 0x17000
    1454:	ldr	pc, [ip, #2576]!	; 0xa10

00001458 <__cxa_finalize@plt>:
    1458:	add	ip, pc, #0, 12
    145c:	add	ip, ip, #94208	; 0x17000
    1460:	ldr	pc, [ip, #2568]!	; 0xa08

00001464 <strtol@plt>:
    1464:	add	ip, pc, #0, 12
    1468:	add	ip, ip, #94208	; 0x17000
    146c:	ldr	pc, [ip, #2560]!	; 0xa00

00001470 <getpwuid@plt>:
    1470:	add	ip, pc, #0, 12
    1474:	add	ip, ip, #94208	; 0x17000
    1478:	ldr	pc, [ip, #2552]!	; 0x9f8

0000147c <read@plt>:
    147c:	add	ip, pc, #0, 12
    1480:	add	ip, ip, #94208	; 0x17000
    1484:	ldr	pc, [ip, #2544]!	; 0x9f0

00001488 <fflush@plt>:
    1488:	add	ip, pc, #0, 12
    148c:	add	ip, ip, #94208	; 0x17000
    1490:	ldr	pc, [ip, #2536]!	; 0x9e8

00001494 <_setjmp@plt>:
    1494:	add	ip, pc, #0, 12
    1498:	add	ip, ip, #94208	; 0x17000
    149c:	ldr	pc, [ip, #2528]!	; 0x9e0

000014a0 <strchrnul@plt>:
    14a0:	add	ip, pc, #0, 12
    14a4:	add	ip, ip, #94208	; 0x17000
    14a8:	ldr	pc, [ip, #2520]!	; 0x9d8

000014ac <free@plt>:
    14ac:			; <UNDEFINED> instruction: 0xe7fd4778
    14b0:	add	ip, pc, #0, 12
    14b4:	add	ip, ip, #94208	; 0x17000
    14b8:	ldr	pc, [ip, #2508]!	; 0x9cc

000014bc <fgets@plt>:
    14bc:	add	ip, pc, #0, 12
    14c0:	add	ip, ip, #94208	; 0x17000
    14c4:	ldr	pc, [ip, #2500]!	; 0x9c4

000014c8 <ferror@plt>:
    14c8:	add	ip, pc, #0, 12
    14cc:	add	ip, ip, #94208	; 0x17000
    14d0:	ldr	pc, [ip, #2492]!	; 0x9bc

000014d4 <strndup@plt>:
    14d4:	add	ip, pc, #0, 12
    14d8:	add	ip, ip, #94208	; 0x17000
    14dc:	ldr	pc, [ip, #2484]!	; 0x9b4

000014e0 <__vsnprintf_chk@plt>:
    14e0:	add	ip, pc, #0, 12
    14e4:	add	ip, ip, #94208	; 0x17000
    14e8:	ldr	pc, [ip, #2476]!	; 0x9ac

000014ec <memcpy@plt>:
    14ec:	add	ip, pc, #0, 12
    14f0:	add	ip, ip, #94208	; 0x17000
    14f4:	ldr	pc, [ip, #2468]!	; 0x9a4

000014f8 <_obstack_newchunk@plt>:
    14f8:	add	ip, pc, #0, 12
    14fc:	add	ip, ip, #94208	; 0x17000
    1500:	ldr	pc, [ip, #2460]!	; 0x99c

00001504 <dcgettext@plt>:
    1504:	add	ip, pc, #0, 12
    1508:	add	ip, ip, #94208	; 0x17000
    150c:	ldr	pc, [ip, #2452]!	; 0x994

00001510 <strdup@plt>:
    1510:	add	ip, pc, #0, 12
    1514:	add	ip, ip, #94208	; 0x17000
    1518:	ldr	pc, [ip, #2444]!	; 0x98c

0000151c <__stack_chk_fail@plt>:
    151c:	add	ip, pc, #0, 12
    1520:	add	ip, ip, #94208	; 0x17000
    1524:	ldr	pc, [ip, #2436]!	; 0x984

00001528 <obstack_free@plt>:
    1528:	add	ip, pc, #0, 12
    152c:	add	ip, ip, #94208	; 0x17000
    1530:	ldr	pc, [ip, #2428]!	; 0x97c

00001534 <_obstack_begin@plt>:
    1534:	add	ip, pc, #0, 12
    1538:	add	ip, ip, #94208	; 0x17000
    153c:	ldr	pc, [ip, #2420]!	; 0x974

00001540 <unlink@plt>:
    1540:			; <UNDEFINED> instruction: 0xe7fd4778
    1544:	add	ip, pc, #0, 12
    1548:	add	ip, ip, #94208	; 0x17000
    154c:	ldr	pc, [ip, #2408]!	; 0x968

00001550 <dup2@plt>:
    1550:	add	ip, pc, #0, 12
    1554:	add	ip, ip, #94208	; 0x17000
    1558:	ldr	pc, [ip, #2400]!	; 0x960

0000155c <realloc@plt>:
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #94208	; 0x17000
    1564:	ldr	pc, [ip, #2392]!	; 0x958

00001568 <dup@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #94208	; 0x17000
    1570:	ldr	pc, [ip, #2384]!	; 0x950

00001574 <textdomain@plt>:
    1574:			; <UNDEFINED> instruction: 0xe7fd4778
    1578:	add	ip, pc, #0, 12
    157c:	add	ip, ip, #94208	; 0x17000
    1580:	ldr	pc, [ip, #2372]!	; 0x944

00001584 <__fxstat64@plt>:
    1584:	add	ip, pc, #0, 12
    1588:	add	ip, ip, #94208	; 0x17000
    158c:	ldr	pc, [ip, #2364]!	; 0x93c

00001590 <selabel_close@plt>:
    1590:	add	ip, pc, #0, 12
    1594:	add	ip, ip, #94208	; 0x17000
    1598:	ldr	pc, [ip, #2356]!	; 0x934

0000159c <strcpy@plt>:
    159c:	add	ip, pc, #0, 12
    15a0:	add	ip, ip, #94208	; 0x17000
    15a4:	ldr	pc, [ip, #2348]!	; 0x92c

000015a8 <opendir@plt>:
    15a8:	add	ip, pc, #0, 12
    15ac:	add	ip, ip, #94208	; 0x17000
    15b0:	ldr	pc, [ip, #2340]!	; 0x924

000015b4 <fnmatch@plt>:
    15b4:	add	ip, pc, #0, 12
    15b8:	add	ip, ip, #94208	; 0x17000
    15bc:	ldr	pc, [ip, #2332]!	; 0x91c

000015c0 <open64@plt>:
    15c0:	add	ip, pc, #0, 12
    15c4:	add	ip, ip, #94208	; 0x17000
    15c8:	ldr	pc, [ip, #2324]!	; 0x914

000015cc <selinux_status_close@plt>:
    15cc:	add	ip, pc, #0, 12
    15d0:	add	ip, ip, #94208	; 0x17000
    15d4:	ldr	pc, [ip, #2316]!	; 0x90c

000015d8 <__asprintf_chk@plt>:
    15d8:	add	ip, pc, #0, 12
    15dc:	add	ip, ip, #94208	; 0x17000
    15e0:	ldr	pc, [ip, #2308]!	; 0x904

000015e4 <getenv@plt>:
    15e4:	add	ip, pc, #0, 12
    15e8:	add	ip, ip, #94208	; 0x17000
    15ec:	ldr	pc, [ip, #2300]!	; 0x8fc

000015f0 <malloc@plt>:
    15f0:	add	ip, pc, #0, 12
    15f4:	add	ip, ip, #94208	; 0x17000
    15f8:	ldr	pc, [ip, #2292]!	; 0x8f4

000015fc <__libc_start_main@plt>:
    15fc:	add	ip, pc, #0, 12
    1600:	add	ip, ip, #94208	; 0x17000
    1604:	ldr	pc, [ip, #2284]!	; 0x8ec

00001608 <strerror@plt>:
    1608:	add	ip, pc, #0, 12
    160c:	add	ip, ip, #94208	; 0x17000
    1610:	ldr	pc, [ip, #2276]!	; 0x8e4

00001614 <__vfprintf_chk@plt>:
    1614:	add	ip, pc, #0, 12
    1618:	add	ip, ip, #94208	; 0x17000
    161c:	ldr	pc, [ip, #2268]!	; 0x8dc

00001620 <__gmon_start__@plt>:
    1620:	add	ip, pc, #0, 12
    1624:	add	ip, ip, #94208	; 0x17000
    1628:	ldr	pc, [ip, #2260]!	; 0x8d4

0000162c <rename@plt>:
    162c:	add	ip, pc, #0, 12
    1630:	add	ip, ip, #94208	; 0x17000
    1634:	ldr	pc, [ip, #2252]!	; 0x8cc

00001638 <exit@plt>:
    1638:	add	ip, pc, #0, 12
    163c:	add	ip, ip, #94208	; 0x17000
    1640:	ldr	pc, [ip, #2244]!	; 0x8c4

00001644 <strlen@plt>:
    1644:	add	ip, pc, #0, 12
    1648:	add	ip, ip, #94208	; 0x17000
    164c:	ldr	pc, [ip, #2236]!	; 0x8bc

00001650 <selabel_open@plt>:
    1650:	add	ip, pc, #0, 12
    1654:	add	ip, ip, #94208	; 0x17000
    1658:	ldr	pc, [ip, #2228]!	; 0x8b4

0000165c <strchr@plt>:
    165c:	add	ip, pc, #0, 12
    1660:	add	ip, ip, #94208	; 0x17000
    1664:	ldr	pc, [ip, #2220]!	; 0x8ac

00001668 <chown@plt>:
    1668:	add	ip, pc, #0, 12
    166c:	add	ip, ip, #94208	; 0x17000
    1670:	ldr	pc, [ip, #2212]!	; 0x8a4

00001674 <__errno_location@plt>:
    1674:	add	ip, pc, #0, 12
    1678:	add	ip, ip, #94208	; 0x17000
    167c:	ldr	pc, [ip, #2204]!	; 0x89c

00001680 <__sprintf_chk@plt>:
    1680:	add	ip, pc, #0, 12
    1684:	add	ip, ip, #94208	; 0x17000
    1688:	ldr	pc, [ip, #2196]!	; 0x894

0000168c <__vasprintf_chk@plt>:
    168c:	add	ip, pc, #0, 12
    1690:	add	ip, ip, #94208	; 0x17000
    1694:	ldr	pc, [ip, #2188]!	; 0x88c

00001698 <setvbuf@plt>:
    1698:			; <UNDEFINED> instruction: 0xe7fd4778
    169c:	add	ip, pc, #0, 12
    16a0:	add	ip, ip, #94208	; 0x17000
    16a4:	ldr	pc, [ip, #2176]!	; 0x880

000016a8 <memset@plt>:
    16a8:	add	ip, pc, #0, 12
    16ac:	add	ip, ip, #94208	; 0x17000
    16b0:	ldr	pc, [ip, #2168]!	; 0x878

000016b4 <__printf_chk@plt>:
    16b4:	add	ip, pc, #0, 12
    16b8:	add	ip, ip, #94208	; 0x17000
    16bc:	ldr	pc, [ip, #2160]!	; 0x870

000016c0 <security_getenforce@plt>:
    16c0:	add	ip, pc, #0, 12
    16c4:	add	ip, ip, #94208	; 0x17000
    16c8:	ldr	pc, [ip, #2152]!	; 0x868

000016cc <link@plt>:
    16cc:	add	ip, pc, #0, 12
    16d0:	add	ip, ip, #94208	; 0x17000
    16d4:	ldr	pc, [ip, #2144]!	; 0x860

000016d8 <write@plt>:
    16d8:	add	ip, pc, #0, 12
    16dc:	add	ip, ip, #94208	; 0x17000
    16e0:	ldr	pc, [ip, #2136]!	; 0x858

000016e4 <fileno@plt>:
    16e4:	add	ip, pc, #0, 12
    16e8:	add	ip, ip, #94208	; 0x17000
    16ec:	ldr	pc, [ip, #2128]!	; 0x850

000016f0 <selinux_status_open@plt>:
    16f0:	add	ip, pc, #0, 12
    16f4:	add	ip, ip, #94208	; 0x17000
    16f8:	ldr	pc, [ip, #2120]!	; 0x848

000016fc <__fprintf_chk@plt>:
    16fc:	add	ip, pc, #0, 12
    1700:	add	ip, ip, #94208	; 0x17000
    1704:	ldr	pc, [ip, #2112]!	; 0x840

00001708 <memchr@plt>:
    1708:	add	ip, pc, #0, 12
    170c:	add	ip, ip, #94208	; 0x17000
    1710:	ldr	pc, [ip, #2104]!	; 0x838

00001714 <fclose@plt>:
    1714:			; <UNDEFINED> instruction: 0xe7fd4778
    1718:	add	ip, pc, #0, 12
    171c:	add	ip, ip, #94208	; 0x17000
    1720:	ldr	pc, [ip, #2092]!	; 0x82c

00001724 <pipe@plt>:
    1724:	add	ip, pc, #0, 12
    1728:	add	ip, ip, #94208	; 0x17000
    172c:	ldr	pc, [ip, #2084]!	; 0x824

00001730 <__longjmp_chk@plt>:
    1730:	add	ip, pc, #0, 12
    1734:	add	ip, ip, #94208	; 0x17000
    1738:	ldr	pc, [ip, #2076]!	; 0x81c

0000173c <strtok@plt>:
    173c:	add	ip, pc, #0, 12
    1740:	add	ip, ip, #94208	; 0x17000
    1744:	ldr	pc, [ip, #2068]!	; 0x814

00001748 <fcntl64@plt>:
    1748:	add	ip, pc, #0, 12
    174c:	add	ip, ip, #94208	; 0x17000
    1750:	ldr	pc, [ip, #2060]!	; 0x80c

00001754 <setlocale@plt>:
    1754:	add	ip, pc, #0, 12
    1758:	add	ip, ip, #94208	; 0x17000
    175c:	ldr	pc, [ip, #2052]!	; 0x804

00001760 <strrchr@plt>:
    1760:	add	ip, pc, #0, 12
    1764:	add	ip, ip, #94208	; 0x17000
    1768:	ldr	pc, [ip, #2044]!	; 0x7fc

0000176c <readdir64@plt>:
    176c:	add	ip, pc, #0, 12
    1770:	add	ip, ip, #94208	; 0x17000
    1774:	ldr	pc, [ip, #2036]!	; 0x7f4

00001778 <putc@plt>:
    1778:	add	ip, pc, #0, 12
    177c:	add	ip, ip, #94208	; 0x17000
    1780:	ldr	pc, [ip, #2028]!	; 0x7ec

00001784 <dirfd@plt>:
    1784:	add	ip, pc, #0, 12
    1788:	add	ip, ip, #94208	; 0x17000
    178c:	ldr	pc, [ip, #2020]!	; 0x7e4

00001790 <fopen64@plt>:
    1790:	add	ip, pc, #0, 12
    1794:	add	ip, ip, #94208	; 0x17000
    1798:	ldr	pc, [ip, #2012]!	; 0x7dc

0000179c <freecon@plt>:
    179c:	add	ip, pc, #0, 12
    17a0:	add	ip, ip, #94208	; 0x17000
    17a4:	ldr	pc, [ip, #2004]!	; 0x7d4

000017a8 <bindtextdomain@plt>:
    17a8:	add	ip, pc, #0, 12
    17ac:	add	ip, ip, #94208	; 0x17000
    17b0:	ldr	pc, [ip, #1996]!	; 0x7cc

000017b4 <lsetfilecon_raw@plt>:
    17b4:	add	ip, pc, #0, 12
    17b8:	add	ip, ip, #94208	; 0x17000
    17bc:	ldr	pc, [ip, #1988]!	; 0x7c4

000017c0 <umask@plt>:
    17c0:			; <UNDEFINED> instruction: 0xe7fd4778
    17c4:	add	ip, pc, #0, 12
    17c8:	add	ip, ip, #94208	; 0x17000
    17cc:	ldr	pc, [ip, #1976]!	; 0x7b8

000017d0 <chmod@plt>:
    17d0:	add	ip, pc, #0, 12
    17d4:	add	ip, ip, #94208	; 0x17000
    17d8:	ldr	pc, [ip, #1968]!	; 0x7b0

000017dc <scandir64@plt>:
    17dc:	add	ip, pc, #0, 12
    17e0:	add	ip, ip, #94208	; 0x17000
    17e4:	ldr	pc, [ip, #1960]!	; 0x7a8

000017e8 <__xstat64@plt>:
    17e8:	add	ip, pc, #0, 12
    17ec:	add	ip, ip, #94208	; 0x17000
    17f0:	ldr	pc, [ip, #1952]!	; 0x7a0

000017f4 <isatty@plt>:
    17f4:	add	ip, pc, #0, 12
    17f8:	add	ip, ip, #94208	; 0x17000
    17fc:	ldr	pc, [ip, #1944]!	; 0x798

00001800 <strncmp@plt>:
    1800:	add	ip, pc, #0, 12
    1804:	add	ip, ip, #94208	; 0x17000
    1808:	ldr	pc, [ip, #1936]!	; 0x790

0000180c <selabel_lookup_raw@plt>:
    180c:	add	ip, pc, #0, 12
    1810:	add	ip, ip, #94208	; 0x17000
    1814:	ldr	pc, [ip, #1928]!	; 0x788

00001818 <abort@plt>:
    1818:	add	ip, pc, #0, 12
    181c:	add	ip, ip, #94208	; 0x17000
    1820:	ldr	pc, [ip, #1920]!	; 0x780

00001824 <close@plt>:
    1824:			; <UNDEFINED> instruction: 0xe7fd4778
    1828:	add	ip, pc, #0, 12
    182c:	add	ip, ip, #94208	; 0x17000
    1830:	ldr	pc, [ip, #1908]!	; 0x774

00001834 <closedir@plt>:
    1834:			; <UNDEFINED> instruction: 0xe7fd4778
    1838:	add	ip, pc, #0, 12
    183c:	add	ip, ip, #94208	; 0x17000
    1840:	ldr	pc, [ip, #1896]!	; 0x768

00001844 <getgrgid@plt>:
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #94208	; 0x17000
    184c:	ldr	pc, [ip, #1888]!	; 0x760

00001850 <getgrnam@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #94208	; 0x17000
    1858:	ldr	pc, [ip, #1880]!	; 0x758

0000185c <fchmod@plt>:
    185c:	add	ip, pc, #0, 12
    1860:	add	ip, ip, #94208	; 0x17000
    1864:	ldr	pc, [ip, #1872]!	; 0x750

Disassembly of section .text:

00001868 <.text>:
    1868:	ldrlt	r4, [r0, #-2078]!	; 0xfffff7e2
    186c:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    1870:	tstls	r1, sp, lsl sp
    1874:	blx	ff8bd886 <fchmod@plt+0xff8bc02a>
    1878:	ldrbtmi	r4, [sp], #-2076	; 0xfffff7e4
    187c:	ldrbtmi	r4, [r8], #-3100	; 0xfffff3e4
    1880:	blx	bbd896 <fchmod@plt+0xbbc03a>
    1884:	rscvs	pc, r0, pc, asr #32
    1888:	blx	19bd890 <fchmod@plt+0x19bc034>
    188c:	ldmdbmi	sl, {r0, r3, r4, r9, fp, lr}
    1890:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    1894:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    1898:			; <UNDEFINED> instruction: 0xf8d2f003
    189c:			; <UNDEFINED> instruction: 0xf0016828
    18a0:	blmi	5bfa24 <fchmod@plt+0x5be1c8>
    18a4:	stmiapl	r5!, {r3, r5, sp, lr}^
    18a8:			; <UNDEFINED> instruction: 0xf0026828
    18ac:	blmi	540038 <fchmod@plt+0x53e7dc>
    18b0:	stmiapl	r4!, {r3, r5, sp, lr}^
    18b4:	cmnlt	r0, r0, lsr #16
    18b8:	blx	23d8c8 <fchmod@plt+0x23c06c>
    18bc:			; <UNDEFINED> instruction: 0xf0012001
    18c0:	stmdavs	r3!, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    18c4:	bvs	6e78d0 <fchmod@plt+0x6e6074>
    18c8:	mulls	r0, r8, r7
    18cc:	blx	7bd8e2 <fchmod@plt+0x7bc086>
    18d0:	andlt	r9, r3, r0, lsl #16
    18d4:	stmdbmi	fp, {r4, r5, r8, sl, fp, ip, sp, pc}
    18d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18dc:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    18e0:			; <UNDEFINED> instruction: 0xffdcf002
    18e4:	andeq	r5, r0, sl, ror r0
    18e8:	andeq	r7, r1, r2, asr #15
    18ec:	andeq	r5, r0, r2, ror r0
    18f0:	andeq	r7, r1, ip, lsr #11
    18f4:	ldrdeq	r5, [r0], -r6
    18f8:	andeq	r7, r1, r6, lsl #5
    18fc:	muleq	r0, r0, r1
    1900:	andeq	r0, r0, ip, lsl #3
    1904:	andeq	r5, r0, sl, lsr #32
    1908:	bleq	3da4c <fchmod@plt+0x3c1f0>
    190c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1910:	strbtmi	fp, [sl], -r2, lsl #24
    1914:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1918:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    191c:	ldrmi	sl, [sl], #776	; 0x308
    1920:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1924:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1928:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    192c:			; <UNDEFINED> instruction: 0xf85a4b06
    1930:	stmdami	r6, {r0, r1, ip, sp}
    1934:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1938:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    193c:	svc	0x006cf7ff
    1940:	andeq	r7, r1, r4, lsl #10
    1944:	andeq	r0, r0, r4, ror r1
    1948:	andeq	r0, r0, r4, lsr #3
    194c:	andeq	r0, r0, ip, lsr #3
    1950:	ldr	r3, [pc, #20]	; 196c <fchmod@plt+0x110>
    1954:	ldr	r2, [pc, #20]	; 1970 <fchmod@plt+0x114>
    1958:	add	r3, pc, r3
    195c:	ldr	r2, [r3, r2]
    1960:	cmp	r2, #0
    1964:	bxeq	lr
    1968:	b	1620 <__gmon_start__@plt>
    196c:	andeq	r7, r1, r4, ror #9
    1970:	muleq	r0, r8, r1
    1974:	blmi	1d3994 <fchmod@plt+0x1d2138>
    1978:	bmi	1d2b60 <fchmod@plt+0x1d1304>
    197c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1980:	andle	r4, r3, sl, ror r4
    1984:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1988:	ldrmi	fp, [r8, -r3, lsl #2]
    198c:	svclt	0x00004770
    1990:			; <UNDEFINED> instruction: 0x000176b4
    1994:			; <UNDEFINED> instruction: 0x000176b0
    1998:	andeq	r7, r1, r0, asr #9
    199c:	andeq	r0, r0, ip, ror r1
    19a0:	stmdbmi	r9, {r3, fp, lr}
    19a4:	bmi	252b8c <fchmod@plt+0x251330>
    19a8:	bne	252b94 <fchmod@plt+0x251338>
    19ac:	svceq	0x00cb447a
    19b0:			; <UNDEFINED> instruction: 0x01a1eb03
    19b4:	andle	r1, r3, r9, asr #32
    19b8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    19bc:	ldrmi	fp, [r8, -r3, lsl #2]
    19c0:	svclt	0x00004770
    19c4:	andeq	r7, r1, r8, lsl #13
    19c8:	andeq	r7, r1, r4, lsl #13
    19cc:	muleq	r1, r4, r4
    19d0:			; <UNDEFINED> instruction: 0x000001b4
    19d4:	blmi	2aedfc <fchmod@plt+0x2ad5a0>
    19d8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    19dc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    19e0:	blmi	26ff94 <fchmod@plt+0x26e738>
    19e4:	ldrdlt	r5, [r3, -r3]!
    19e8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    19ec:			; <UNDEFINED> instruction: 0xf7ff6818
    19f0:			; <UNDEFINED> instruction: 0xf7ffed34
    19f4:	blmi	1c18f8 <fchmod@plt+0x1c009c>
    19f8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    19fc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1a00:	andeq	r7, r1, r2, asr r6
    1a04:	andeq	r7, r1, r4, ror #8
    1a08:	andeq	r0, r0, r8, ror r1
    1a0c:	andeq	r7, r1, r6, lsl r6
    1a10:	andeq	r7, r1, r2, lsr r6
    1a14:	svclt	0x0000e7c4
    1a18:	andsle	r2, r4, r1, lsl #16
    1a1c:	andle	r2, ip, r2, lsl #16
    1a20:	strlt	fp, [r0, #-368]	; 0xfffffe90
    1a24:	blmi	26dc38 <fchmod@plt+0x26c3dc>
    1a28:	bmi	249f20 <fchmod@plt+0x2486c4>
    1a2c:	ldrbtmi	r9, [fp], #-0
    1a30:	ldrbtmi	r4, [sl], #-2056	; 0xfffff7f8
    1a34:			; <UNDEFINED> instruction: 0xf0014478
    1a38:	stmdami	r7, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    1a3c:			; <UNDEFINED> instruction: 0x47704478
    1a40:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    1a44:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
    1a48:			; <UNDEFINED> instruction: 0x47704478
    1a4c:	andeq	r3, r0, r2, lsl lr
    1a50:	andeq	r4, r0, sl, ror #14
    1a54:	andeq	r3, r0, r4, lsr #28
    1a58:	strdeq	r3, [r0], -ip
    1a5c:	strdeq	r3, [r0], -sl
    1a60:	andeq	r3, r0, ip, ror #27
    1a64:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    1a68:	b	c1badc <fchmod@plt+0xc1a280>
    1a6c:	svclt	0x000c0303
    1a70:	andcs	r2, r0, r1
    1a74:	svclt	0x00004770
    1a78:	andeq	r7, r1, sl, asr #11
    1a7c:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    1a80:	tstmi	r8, #1245184	; 0x130000
    1a84:			; <UNDEFINED> instruction: 0x47706010
    1a88:			; <UNDEFINED> instruction: 0x000175b2
    1a8c:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    1a90:	b	8dbae4 <fchmod@plt+0x8da288>
    1a94:	andsvs	r0, r0, r0
    1a98:	svclt	0x00004770
    1a9c:	andeq	r7, r1, r2, lsr #11
    1aa0:	blmi	914334 <fchmod@plt+0x912ad8>
    1aa4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    1aa8:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    1aac:	stcmi	14, cr10, [r2], #-8
    1ab0:	ldmdavs	fp, {r9, sp}
    1ab4:			; <UNDEFINED> instruction: 0xf04f9305
    1ab8:	stcmi	3, cr0, [r0, #-0]
    1abc:	ldrbtmi	r4, [ip], #-2848	; 0xfffff4e0
    1ac0:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1ac4:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    1ac8:	ands	r9, r6, r4, lsl #4
    1acc:	mrrcne	8, 6, r6, sl, cr3
    1ad0:	stmdavs	sl!, {r1, r4, ip, lr, pc}^
    1ad4:	andeq	lr, r2, #208896	; 0x33000
    1ad8:	stmdavs	sl!, {r1, r2, r3, r8, ip, lr, pc}
    1adc:			; <UNDEFINED> instruction: 0xd10b4393
    1ae0:	stmiblt	fp!, {r1, r8, r9, fp, ip, pc}^
    1ae4:	strmi	r6, [r8], -r1, lsr #16
    1ae8:			; <UNDEFINED> instruction: 0xf7ff9101
    1aec:	stmdbls	r1, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    1af0:	ldrtmi	r4, [r0], -r2, lsl #12
    1af4:	stc2	0, cr15, [sl, #12]
    1af8:	ldrcc	r6, [r0], #-2339	; 0xfffff6dd
    1afc:	mvnle	r2, r0, lsl #22
    1b00:			; <UNDEFINED> instruction: 0xf0034630
    1b04:			; <UNDEFINED> instruction: 0x4630fd95
    1b08:	stc2l	0, cr15, [r4, #12]!
    1b0c:	blmi	254348 <fchmod@plt+0x252aec>
    1b10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1b14:	blls	15bb84 <fchmod@plt+0x15a328>
    1b18:	qaddle	r4, sl, r6
    1b1c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    1b20:	ldrtmi	r2, [r0], -ip, lsr #2
    1b24:	stc2l	0, cr15, [lr], {3}
    1b28:			; <UNDEFINED> instruction: 0xf7ffe7dc
    1b2c:	svclt	0x0000ecf8
    1b30:	muleq	r1, ip, r3
    1b34:	andeq	r0, r0, r8, lsl #3
    1b38:	andeq	r6, r1, lr, lsl #29
    1b3c:	andeq	r7, r1, r0, ror r5
    1b40:	andeq	r3, r0, r6, lsr #27
    1b44:	andeq	r7, r1, r0, lsr r3
    1b48:	svcmi	0x00f0e92d
    1b4c:	ldmdbmi	r0!, {r1, r3, r7, r9, sl, lr}^
    1b50:	strmi	fp, [r6], -r5, lsl #1
    1b54:			; <UNDEFINED> instruction: 0xf8cd4479
    1b58:			; <UNDEFINED> instruction: 0xf7ffa008
    1b5c:	blmi	1b7cd44 <fchmod@plt+0x1b7b4e8>
    1b60:	movwls	r4, #13435	; 0x347b
    1b64:	suble	r2, pc, r0, lsl #16
    1b68:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
    1b6c:	ldrdlt	pc, [ip, pc]!	; <UNPREDICTABLE>
    1b70:	ldrdhi	pc, [ip, pc]!	; <UNPREDICTABLE>
    1b74:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    1b78:	strdcs	r4, [ip, -r8]!
    1b7c:			; <UNDEFINED> instruction: 0xf7ff4630
    1b80:	stclmi	12, cr14, [r8], #-576	; 0xfffffdc0
    1b84:	ldrbtmi	r4, [ip], #-1615	; 0xfffff9b1
    1b88:	strmi	r1, [r2], r5, lsl #23
    1b8c:	ldrtmi	r4, [r1], -sl, lsr #12
    1b90:			; <UNDEFINED> instruction: 0xf7ff4638
    1b94:	stmdblt	r0!, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    1b98:			; <UNDEFINED> instruction: 0xf7ff4638
    1b9c:	adcmi	lr, r8, #84, 26	; 0x1500
    1ba0:			; <UNDEFINED> instruction: 0xf854d010
    1ba4:	svccs	0x00007f10
    1ba8:	ldmdbmi	pc, {r4, r5, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    1bac:	ldrtmi	r2, [r8], -r5, lsl #4
    1bb0:			; <UNDEFINED> instruction: 0xf7ff4479
    1bb4:	ldclcs	12, cr14, [sl, #672]!	; 0x2a0
    1bb8:	ldrtmi	r4, [r2], -r9, lsr #12
    1bbc:	mvnscs	fp, r8, lsr #30
    1bc0:	cdp2	0, 6, cr15, cr12, cr2, {0}
    1bc4:			; <UNDEFINED> instruction: 0xb1b86860
    1bc8:			; <UNDEFINED> instruction: 0xf8d89a02
    1bcc:	mrslt	r3, (UNDEF: 66)
    1bd0:			; <UNDEFINED> instruction: 0xf8c84318
    1bd4:			; <UNDEFINED> instruction: 0xf89a0000
    1bd8:	cmplt	r3, r0
    1bdc:	streq	pc, [r1], -sl, lsl #2
    1be0:	b	8fbb14 <fchmod@plt+0x8fa2b8>
    1be4:			; <UNDEFINED> instruction: 0xf89a0000
    1be8:			; <UNDEFINED> instruction: 0xf8c83000
    1bec:	blcs	1bf4 <fchmod@plt+0x398>
    1bf0:	strdlt	sp, [r5], -r4
    1bf4:	svchi	0x00f0e8bd
    1bf8:	andcs	r4, r5, #93323264	; 0x5900000
    1bfc:	stc	7, cr15, [r2], {255}	; 0xff
    1c00:			; <UNDEFINED> instruction: 0xf0036821
    1c04:			; <UNDEFINED> instruction: 0xe7e6fa3f
    1c08:	andcs	r4, r5, #72, 18	; 0x120000
    1c0c:	ldrbtmi	r4, [r9], #-3400	; 0xfffff2b8
    1c10:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
    1c14:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1c18:			; <UNDEFINED> instruction: 0xb11cf8df
    1c1c:	ldrbtmi	r4, [sp], #-3911	; 0xfffff0b9
    1c20:	ldrbtmi	r4, [sl], #3655	; 0xe47
    1c24:	ldrbtmi	r4, [pc], #-1275	; 1c2c <fchmod@plt+0x3d0>
    1c28:	andls	r4, r2, lr, ror r4
    1c2c:			; <UNDEFINED> instruction: 0xf946f003
    1c30:	strmi	r9, [r2], -r2, lsl #18
    1c34:			; <UNDEFINED> instruction: 0xf7ff2001
    1c38:			; <UNDEFINED> instruction: 0xf04fed3e
    1c3c:	strd	r3, [r4], -pc	; <UNPREDICTABLE>
    1c40:	svcmi	0x0010f855
    1c44:	eorsle	r2, r9, r0, lsl #24
    1c48:	mrrcne	8, 6, r6, sl, cr11
    1c4c:	bmi	f75c64 <fchmod@plt+0xf74408>
    1c50:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    1c54:			; <UNDEFINED> instruction: 0xd1f34393
    1c58:	stmiavs	r9!, {r0, r2, r9, sp}^
    1c5c:	ldrbmi	r2, [r4], -r0
    1c60:	mrrc	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1c64:	blx	ebdc74 <fchmod@plt+0xebc418>
    1c68:	pkhtbmi	r4, r0, r1, asr #12
    1c6c:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1c70:	bvc	a1367c <fchmod@plt+0xa11e20>
    1c74:	mrc2	7, 6, pc, cr0, cr15, {7}
    1c78:	ldrbmi	r6, [r9], -fp, lsr #16
    1c7c:	andls	pc, r0, sp, asr #17
    1c80:	andcs	r4, r1, r2, lsl #12
    1c84:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1c88:	andcs	lr, r0, sl
    1c8c:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1c90:			; <UNDEFINED> instruction: 0x4631463b
    1c94:	andls	pc, r0, sp, asr #17
    1c98:	andcs	r4, r1, r2, lsl #12
    1c9c:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1ca0:	andcs	r4, r0, r1, lsr #12
    1ca4:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1ca8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1cac:	strbmi	sp, [r0], -sp, ror #3
    1cb0:	bl	fffbfcb4 <fchmod@plt+0xfffbe458>
    1cb4:	svcmi	0x0010f855
    1cb8:	bicle	r2, r5, r0, lsl #24
    1cbc:	andcs	r4, r5, #557056	; 0x88000
    1cc0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1cc4:	ldc	7, cr15, [lr], {255}	; 0xff
    1cc8:	andcs	r4, r1, r1, lsl #12
    1ccc:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    1cd0:	blmi	7a90e4 <fchmod@plt+0x7a7888>
    1cd4:	ldmdbmi	lr, {r0, r2, r9, sp}
    1cd8:	stmiapl	fp!, {r5, r9, sl, lr}^
    1cdc:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1ce0:	ldc	7, cr15, [r0], {255}	; 0xff
    1ce4:	strtmi	r4, [r8], -r1, lsl #12
    1ce8:	blx	ffabdcf8 <fchmod@plt+0xffabc49c>
    1cec:	andcs	r4, r5, #409600	; 0x64000
    1cf0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1cf4:	stc	7, cr15, [r6], {255}	; 0xff
    1cf8:			; <UNDEFINED> instruction: 0xf7ff9002
    1cfc:	stmdbls	r2, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1d00:	andcs	r4, r1, r2, lsl #12
    1d04:	ldcl	7, cr15, [r6], {255}	; 0xff
    1d08:			; <UNDEFINED> instruction: 0xf7ff4620
    1d0c:	svclt	0x0000ec96
    1d10:	andeq	r3, r0, ip, lsr #26
    1d14:	andeq	r7, r1, r0, ror #5
    1d18:	andeq	r3, r0, r8, lsl #26
    1d1c:	andeq	r3, r0, sl, lsr #29
    1d20:			; <UNDEFINED> instruction: 0x000174b8
    1d24:	andeq	r6, r1, r6, asr #27
    1d28:	muleq	r0, r4, lr
    1d2c:	andeq	r3, r0, sl, ror ip
    1d30:	andeq	r6, r1, lr, lsr #26
    1d34:	ldrdeq	r4, [r0], -r6
    1d38:	andeq	r3, r0, r0, lsr sp
    1d3c:	ldrdeq	r4, [r0], -sl
    1d40:	andeq	r3, r0, ip, lsr #26
    1d44:	andeq	r7, r1, r0, ror #7
    1d48:	andeq	r3, r0, r2, lsr #25
    1d4c:	andeq	r0, r0, r8, lsr #3
    1d50:	andeq	r3, r0, ip, lsl #26
    1d54:	andeq	r3, r0, sl, lsl #26
    1d58:			; <UNDEFINED> instruction: 0x4603b510
    1d5c:	ldmdami	r3, {r1, r4, sl, fp, lr}
    1d60:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    1d64:			; <UNDEFINED> instruction: 0xf7ff6063
    1d68:	tstlt	r0, lr, lsr ip
    1d6c:	ldmiblt	r3!, {r0, r1, fp, ip, sp, lr}
    1d70:	bmi	3f11b8 <fchmod@plt+0x3ef95c>
    1d74:	stmdavs	r1!, {r0, r1, r2, r3, r8, r9, fp, lr}
    1d78:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    1d7c:	bvc	6b9d9c <fchmod@plt+0x6b8540>
    1d80:	svclt	0x00022a01
    1d84:	ldmdavs	sl, {r4, r9, sl, lr}^
    1d88:	ldmdbvs	sl, {r0, r4, r8, r9, lr}
    1d8c:	bcs	e9d4 <fchmod@plt+0xd178>
    1d90:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1d94:	blmi	23614c <fchmod@plt+0x2348f0>
    1d98:	andsvs	r4, r9, fp, ror r4
    1d9c:	pop	{r4, r8, sl, fp, ip, sp, pc}
    1da0:	tstcs	r1, r0, lsl r0
    1da4:	mrclt	7, 6, APSR_nzcv, cr0, cr15, {7}
    1da8:	ldrdeq	r7, [r1], -r0
    1dac:	andeq	r3, r0, r6, lsl #26
    1db0:	strdeq	r3, [r0], -r4
    1db4:	ldrdeq	r6, [r1], -r2
    1db8:	muleq	r1, r8, r2
    1dbc:	strmi	r6, [r8], -r3, lsl #19
    1dc0:	svclt	0x00181e19
    1dc4:			; <UNDEFINED> instruction: 0xf7ff2101
    1dc8:	svclt	0x0000bebf
    1dcc:	stmibvs	r1, {r0, r1, r9, fp, lr}
    1dd0:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1dd4:	movweq	lr, #6691	; 0x1a23
    1dd8:			; <UNDEFINED> instruction: 0x47706013
    1ddc:	andeq	r7, r1, r0, ror #4
    1de0:	blmi	6aee20 <fchmod@plt+0x6ad5c4>
    1de4:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    1de8:			; <UNDEFINED> instruction: 0xf8dfb083
    1dec:	stmdbge	r5, {r2, r5, r6, lr, pc}
    1df0:	ldmdavs	fp, {r3, r4, r9, fp, lr}
    1df4:			; <UNDEFINED> instruction: 0xf85144fc
    1df8:			; <UNDEFINED> instruction: 0xf85c4b04
    1dfc:	b	c09e0c <fchmod@plt+0xc085b0>
    1e00:	ldmdavs	r2, {r0, r1, r8, r9}
    1e04:			; <UNDEFINED> instruction: 0xf04f9201
    1e08:	mrsls	r0, R8_usr
    1e0c:	ldmdbmi	r2, {r3, r4, r8, ip, lr, pc}
    1e10:	andcs	r2, r0, r5, lsl #4
    1e14:			; <UNDEFINED> instruction: 0xf7ff4479
    1e18:			; <UNDEFINED> instruction: 0xf003eb76
    1e1c:	stmdbls	r0, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
    1e20:			; <UNDEFINED> instruction: 0xf0034620
    1e24:	bmi	380208 <fchmod@plt+0x37e9ac>
    1e28:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    1e2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e30:	subsmi	r9, sl, r1, lsl #22
    1e34:	andlt	sp, r3, r7, lsl #2
    1e38:			; <UNDEFINED> instruction: 0x4010e8bd
    1e3c:	ldrbmi	fp, [r0, -r3]!
    1e40:			; <UNDEFINED> instruction: 0xf0014620
    1e44:			; <UNDEFINED> instruction: 0xf7fffcf9
    1e48:	svclt	0x0000eb6a
    1e4c:	andeq	r7, r1, sl, asr #4
    1e50:	andeq	r7, r1, ip, asr #32
    1e54:	andeq	r0, r0, r8, lsl #3
    1e58:	andeq	r3, r0, r0, ror #24
    1e5c:	andeq	r7, r1, r6, lsl r0
    1e60:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    1e64:			; <UNDEFINED> instruction: 0x4604447b
    1e68:	bicseq	r6, fp, #1769472	; 0x1b0000
    1e6c:			; <UNDEFINED> instruction: 0xf7ffd505
    1e70:	stmdavs	r3, {r1, sl, fp, sp, lr, pc}
    1e74:	svclt	0x00082b01
    1e78:	strtmi	r2, [r0], -r0, lsl #8
    1e7c:	svclt	0x0000bd10
    1e80:	andeq	r7, r1, ip, asr #3
    1e84:	cfstr32mi	mvfx11, [r1], #-64	; 0xffffffc0
    1e88:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    1e8c:	blle	84ca94 <fchmod@plt+0x84b238>
    1e90:	ldfltd	f5, [r0, #-0]
    1e94:	b	ff0bfe98 <fchmod@plt+0xff0be63c>
    1e98:	rscsle	r2, sl, r0, lsl #16
    1e9c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    1ea0:			; <UNDEFINED> instruction: 0xf7ff6818
    1ea4:	andcs	lr, r0, #120832	; 0x1d800
    1ea8:			; <UNDEFINED> instruction: 0x46104611
    1eac:	bl	ff43feb0 <fchmod@plt+0xff43e654>
    1eb0:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    1eb4:	andsvs	r4, r8, r4, lsl #12
    1eb8:	mvnle	r2, r0, lsl #16
    1ebc:	stc	7, cr15, [r0], {255}	; 0xff
    1ec0:	mvnle	r2, r1, lsl #16
    1ec4:	andcs	r4, r5, #20, 18	; 0x50000
    1ec8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1ecc:	bl	6bfed0 <fchmod@plt+0x6be674>
    1ed0:	ldc2	0, cr15, [r8], #4
    1ed4:	addvs	pc, r0, pc, asr #32
    1ed8:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
    1edc:	blmi	3f0364 <fchmod@plt+0x3eeb08>
    1ee0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1ee4:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    1ee8:	b	feabfeec <fchmod@plt+0xfeabe690>
    1eec:	ldclle	8, cr2, [r6]
    1ef0:	eorvs	r2, r0, r1
    1ef4:	bl	fff3fef8 <fchmod@plt+0xfff3e69c>
    1ef8:	ble	ff50bf00 <fchmod@plt+0xff50a6a4>
    1efc:	andcs	r4, r5, #8, 18	; 0x20000
    1f00:	ldrbtmi	r2, [r9], #-0
    1f04:	b	fffbff08 <fchmod@plt+0xfffbe6ac>
    1f08:	ldc2l	0, cr15, [lr], #-4
    1f0c:	andeq	r7, r1, ip, ror r1
    1f10:	muleq	r1, sl, r1
    1f14:	andeq	r7, r1, r6, lsl #3
    1f18:	andeq	r4, r0, r6, lsl r3
    1f1c:	andeq	r7, r1, r2, lsr #2
    1f20:	andeq	r4, r0, sl, lsr #5
    1f24:			; <UNDEFINED> instruction: 0x460eb570
    1f28:			; <UNDEFINED> instruction: 0x46054c1e
    1f2c:	addlt	r4, r2, lr, lsl r9
    1f30:	ldrbtmi	r4, [ip], #-2846	; 0xfffff4e2
    1f34:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    1f38:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    1f3c:			; <UNDEFINED> instruction: 0xf04f9301
    1f40:	movwcs	r0, #768	; 0x300
    1f44:			; <UNDEFINED> instruction: 0xb1b89300
    1f48:	cmnmi	r0, #33554432	; 0x2000000	; <UNPREDICTABLE>
    1f4c:	strtmi	r4, [sl], -r9, ror #12
    1f50:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1f54:	andle	r1, pc, r3, asr #24
    1f58:	stmdblt	r0, {r8, fp, ip, pc}
    1f5c:	ldrtmi	fp, [r0], -r1, ror #2
    1f60:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    1f64:	ble	10bf6c <fchmod@plt+0x10a710>
    1f68:	bl	fe13ff6c <fchmod@plt+0xfe13e710>
    1f6c:	blcs	17dbf80 <fchmod@plt+0x17da724>
    1f70:	stmdals	r0, {r1, r2, r3, r8, ip, lr, pc}
    1f74:	ldc	7, cr15, [r2], {255}	; 0xff
    1f78:	blmi	3147b4 <fchmod@plt+0x312f58>
    1f7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1f80:	blls	5bff0 <fchmod@plt+0x5a794>
    1f84:	qaddle	r4, sl, r1
    1f88:	ldcllt	0, cr11, [r0, #-8]!
    1f8c:	b	ff1bff90 <fchmod@plt+0xff1be734>
    1f90:	andcs	r4, r5, #8, 18	; 0x20000
    1f94:	ldrbtmi	r2, [r9], #-0
    1f98:	b	fed3ff9c <fchmod@plt+0xfed3e740>
    1f9c:			; <UNDEFINED> instruction: 0xf0014631
    1fa0:	svclt	0x0000fc51
    1fa4:	andeq	r7, r1, r6, lsl #2
    1fa8:	andeq	r6, r1, ip, lsl #30
    1fac:	andeq	r0, r0, r8, lsl #3
    1fb0:	andeq	r6, r1, r4, asr #29
    1fb4:	andeq	r4, r0, lr, ror #4
    1fb8:	cfstr32mi	mvfx11, [r6], {16}
    1fbc:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    1fc0:			; <UNDEFINED> instruction: 0xf7ffb133
    1fc4:	stmdavs	r0!, {r2, r8, r9, fp, sp, lr, pc}
    1fc8:	b	ff8bffcc <fchmod@plt+0xff8be770>
    1fcc:	eorvs	r2, r3, r0, lsl #6
    1fd0:	svclt	0x0000bd10
    1fd4:	andeq	r7, r1, ip, ror r0
    1fd8:			; <UNDEFINED> instruction: 0x4608b510
    1fdc:	cdp2	0, 4, cr15, cr8, cr1, {0}
    1fe0:	blmi	d4ff0 <fchmod@plt+0xd3794>
    1fe4:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    1fe8:	ldclt	0, cr6, [r0, #-96]	; 0xffffffa0
    1fec:	andeq	r6, r1, ip, asr lr
    1ff0:	muleq	r0, r0, r1
    1ff4:	andcs	r4, r5, #360448	; 0x58000
    1ff8:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    1ffc:	andcs	fp, r0, r3, lsl #1
    2000:	b	fe040004 <fchmod@plt+0xfe03e7a8>
    2004:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
    2008:			; <UNDEFINED> instruction: 0xf0029001
    200c:	blmi	4c1d70 <fchmod@plt+0x4c0514>
    2010:	ldrbtmi	r9, [fp], #-2305	; 0xfffff6ff
    2014:	andcs	r4, r1, r2, lsl #12
    2018:	bl	134001c <fchmod@plt+0x133e7c0>
    201c:	andcs	r4, r5, #245760	; 0x3c000
    2020:	ldrbtmi	r2, [r9], #-0
    2024:	b	1bc0028 <fchmod@plt+0x1bbe7cc>
    2028:	andcs	r4, r1, r1, lsl #12
    202c:	bl	10c0030 <fchmod@plt+0x10be7d4>
    2030:	stmdbmi	ip, {r0, r1, r3, r8, r9, fp, lr}
    2034:	andcs	r2, r0, r5, lsl #4
    2038:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    203c:			; <UNDEFINED> instruction: 0xf7ff681c
    2040:	strmi	lr, [r1], -r2, ror #20
    2044:			; <UNDEFINED> instruction: 0xf0024620
    2048:	andcs	pc, r0, fp, lsr r9	; <UNPREDICTABLE>
    204c:	b	ffd40050 <fchmod@plt+0xffd3e7f4>
    2050:	andeq	r4, r0, lr, lsr r2
    2054:	andeq	r6, r1, sl, lsr lr
    2058:	andeq	r4, r0, lr, lsr r2
    205c:	andeq	r4, r0, lr, lsr r2
    2060:	andeq	r0, r0, r8, lsr #3
    2064:	andeq	r3, r0, lr, lsr #19
    2068:	andcs	r4, r5, #425984	; 0x68000
    206c:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    2070:	andcs	fp, r0, r3, lsl #1
    2074:	b	11c0078 <fchmod@plt+0x11be81c>
    2078:	ldrbtmi	r4, [ip], #-3095	; 0xfffff3e9
    207c:			; <UNDEFINED> instruction: 0xf0029001
    2080:	stmdbls	r1, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    2084:	andcs	r4, r1, r2, lsl #12
    2088:	bl	54008c <fchmod@plt+0x53e830>
    208c:	andcs	r4, r5, #311296	; 0x4c000
    2090:	ldrbtmi	r2, [r9], #-0
    2094:	b	dc0098 <fchmod@plt+0xdbe83c>
    2098:	andcs	r4, r1, r1, lsl #12
    209c:	bl	2c00a0 <fchmod@plt+0x2be844>
    20a0:	andcs	r4, r5, #245760	; 0x3c000
    20a4:	ldrbtmi	r2, [r9], #-0
    20a8:	b	b400ac <fchmod@plt+0xb3e850>
    20ac:	andcs	r4, r1, r1, lsl #12
    20b0:	bl	400b4 <fchmod@plt+0x3e858>
    20b4:	stmdbmi	ip, {r0, r1, r3, r8, r9, fp, lr}
    20b8:	andcs	r2, r0, r5, lsl #4
    20bc:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    20c0:			; <UNDEFINED> instruction: 0xf7ff681c
    20c4:	strmi	lr, [r1], -r0, lsr #20
    20c8:			; <UNDEFINED> instruction: 0xf0024620
    20cc:	strdcs	pc, [r0], -r9
    20d0:	b	fecc00d4 <fchmod@plt+0xfecbe878>
    20d4:	andeq	r4, r0, lr, ror #4
    20d8:	andeq	r6, r1, r6, asr #27
    20dc:	andeq	r4, r0, r2, ror r2
    20e0:	andeq	r4, r0, r6, asr r3
    20e4:	andeq	r0, r0, r8, lsr #3
    20e8:	andeq	r3, r0, sl, lsr #18
    20ec:	andcs	r4, r5, #147456	; 0x24000
    20f0:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    20f4:	andcs	r4, r0, r4, lsl #12
    20f8:	b	1400fc <fchmod@plt+0x13e8a0>
    20fc:	stmdavs	r1!, {r1, r2, r9, fp, lr}
    2100:			; <UNDEFINED> instruction: 0xf002447a
    2104:	pop	{r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2108:			; <UNDEFINED> instruction: 0xf04f4010
    210c:			; <UNDEFINED> instruction: 0xf7ff30ff
    2110:	svclt	0x0000bcb5
    2114:	andeq	r4, r0, r6, lsr #11
    2118:	andeq	r4, r0, r4, asr #11
    211c:			; <UNDEFINED> instruction: 0x4608b510
    2120:	stc2	0, cr15, [r6, #4]!
    2124:	blmi	1d5144 <fchmod@plt+0x1d38e8>
    2128:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    212c:	stmdami	r6, {r1, r9, sl, lr}
    2130:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    2134:	ldc2	0, cr15, [lr, #4]!
    2138:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    213c:	ldclt	0, cr6, [r0, #-96]	; 0xffffffa0
    2140:	andeq	r6, r1, r8, lsl sp
    2144:	muleq	r0, r0, r1
    2148:	muleq	r0, lr, r5
    214c:	andeq	r6, r1, r2, lsl #30
    2150:			; <UNDEFINED> instruction: 0x4605b538
    2154:			; <UNDEFINED> instruction: 0xffc2f001
    2158:			; <UNDEFINED> instruction: 0xf0024604
    215c:	blmi	2c19a0 <fchmod@plt+0x2c0144>
    2160:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2164:	strtmi	fp, [r8], -r3, lsr #2
    2168:			; <UNDEFINED> instruction: 0xf7ff4621
    216c:	stmdblt	r8, {r4, r5, r6, r8, fp, sp, lr, pc}
    2170:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2174:	andcs	r4, r5, #81920	; 0x14000
    2178:	ldrbtmi	r2, [r9], #-0
    217c:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2180:			; <UNDEFINED> instruction: 0xff80f002
    2184:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2188:	andeq	r6, r1, r8, lsr #29
    218c:	andeq	r4, r0, r6, ror #10
    2190:	eorsle	r2, sp, r0, lsl #20
    2194:			; <UNDEFINED> instruction: 0x4605b570
    2198:	ldmdavs	r0, {r1, r7, ip, sp, pc}
    219c:	ldrmi	r4, [r4], -lr, lsl #12
    21a0:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21a4:	bmi	8ee96c <fchmod@plt+0x8ed110>
    21a8:	stmdavs	r3, {r0, r8, sp}
    21ac:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    21b0:	b	fe9401b4 <fchmod@plt+0xfe93e958>
    21b4:			; <UNDEFINED> instruction: 0xf7ff6860
    21b8:	movwlt	lr, #2886	; 0xb46
    21bc:	tstcs	r1, lr, lsl sl
    21c0:	strtmi	r6, [r8], -r3, lsl #16
    21c4:			; <UNDEFINED> instruction: 0xf7ff447a
    21c8:	ldmdavs	r6!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    21cc:	stmiavs	r3!, {r3, r5, r9, sl, lr}
    21d0:	bmi	68a5dc <fchmod@plt+0x688d80>
    21d4:	cmnmi	r0, #587202560	; 0x23000000	; <UNPREDICTABLE>
    21d8:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    21dc:	b	fe3c01e0 <fchmod@plt+0xfe3be984>
    21e0:	ldcllt	0, cr11, [r0, #-8]!
    21e4:			; <UNDEFINED> instruction: 0xb1a368e3
    21e8:	tstcs	r1, r5, lsl sl
    21ec:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    21f0:	b	fe1401f4 <fchmod@plt+0xfe13e998>
    21f4:			; <UNDEFINED> instruction: 0xf7ff6860
    21f8:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    21fc:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    2200:	bmi	42e7f4 <fchmod@plt+0x42cf98>
    2204:	strtmi	r2, [r8], -r1, lsl #2
    2208:			; <UNDEFINED> instruction: 0xf7ff447a
    220c:			; <UNDEFINED> instruction: 0xe7dcea78
    2210:	bmi	353fd8 <fchmod@plt+0x35277c>
    2214:	stmdavs	r3!, {r0, r8, sp}
    2218:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    221c:	b	1bc0220 <fchmod@plt+0x1bbe9c4>
    2220:	bmi	2bc148 <fchmod@plt+0x2ba8ec>
    2224:	stmdavs	r3!, {r0, r8, sp}^
    2228:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    222c:	b	19c0230 <fchmod@plt+0x19be9d4>
    2230:	svclt	0x0000e7cb
    2234:	andeq	r4, r0, sl, asr #10
    2238:	andeq	r4, r0, r4, lsr r5
    223c:	andeq	r4, r0, sl, lsr #10
    2240:	andeq	r4, r0, sl, lsl #10
    2244:	strdeq	r4, [r0], -r0
    2248:	andeq	r4, r0, r2, ror #9
    224c:	ldrdeq	r4, [r0], -r2
    2250:	blmi	cd4b20 <fchmod@plt+0xcd32c4>
    2254:	mvnsmi	lr, sp, lsr #18
    2258:			; <UNDEFINED> instruction: 0x4604447a
    225c:			; <UNDEFINED> instruction: 0xf854b082
    2260:	ldmpl	r3, {r2, r8, r9, fp}^
    2264:			; <UNDEFINED> instruction: 0xf8df466d
    2268:	ldmdavs	fp, {r2, r3, r4, r5, r7, pc}
    226c:			; <UNDEFINED> instruction: 0xf04f9301
    2270:	movwcs	r0, #768	; 0x300
    2274:	movwls	r4, #1272	; 0x4f8
    2278:	suble	r2, r3, r0, lsl #16
    227c:			; <UNDEFINED> instruction: 0xff68f7ff
    2280:	strtmi	r4, [r8], -r1, lsl #12
    2284:	cdp2	0, 11, cr15, cr14, cr1, {0}
    2288:	bleq	1403e0 <fchmod@plt+0x13eb84>
    228c:	mvnsle	r2, r0, lsl #16
    2290:	blcs	28e98 <fchmod@plt+0x2763c>
    2294:			; <UNDEFINED> instruction: 0xf001d036
    2298:	strcs	pc, [r1, -r7, lsl #29]
    229c:	ldrtmi	r4, [r0], -r6, lsl #12
    22a0:	cdp2	0, 8, cr15, cr10, cr1, {0}
    22a4:	bicslt	r4, r8, r5, lsl #12
    22a8:	ldmdblt	ip, {sl, fp, ip, pc}
    22ac:	stmdavs	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    22b0:	rscsle	r2, r4, r0, lsl #24
    22b4:	andcs	r6, r0, #6881280	; 0x690000
    22b8:			; <UNDEFINED> instruction: 0xf7ff6860
    22bc:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    22c0:	blmi	676a9c <fchmod@plt+0x675240>
    22c4:	stmdbvs	sl!, {r0, r3, r5, r8, sl, fp, ip}
    22c8:			; <UNDEFINED> instruction: 0xf8584607
    22cc:	ldmdavs	r8, {r0, r1, ip, sp}
    22d0:			; <UNDEFINED> instruction: 0xff5ef7ff
    22d4:			; <UNDEFINED> instruction: 0xf0014630
    22d8:	strmi	pc, [r5], -pc, ror #28
    22dc:	mvnle	r2, r0, lsl #16
    22e0:			; <UNDEFINED> instruction: 0xf0014630
    22e4:	stmdals	r0, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    22e8:	cdp2	0, 9, cr15, cr8, cr1, {0}
    22ec:	blmi	314b30 <fchmod@plt+0x3132d4>
    22f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    22f4:	blls	5c364 <fchmod@plt+0x5ab08>
    22f8:	qaddle	r4, sl, ip
    22fc:	andlt	r4, r2, r8, lsr r6
    2300:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2304:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    2308:	cdp2	0, 14, cr15, cr8, cr1, {0}
    230c:	strtmi	r4, [r8], -r1, lsl #12
    2310:	cdp2	0, 7, cr15, cr8, cr1, {0}
    2314:			; <UNDEFINED> instruction: 0xf7ffe7bf
    2318:	svclt	0x0000e902
    231c:	andeq	r6, r1, r8, ror #23
    2320:	andeq	r0, r0, r8, lsl #3
    2324:	andeq	r6, r1, ip, asr #23
    2328:	andeq	r0, r0, r8, lsr #3
    232c:	andeq	r6, r1, r0, asr fp
    2330:	andeq	r4, r0, r6, lsl #8
    2334:	ldrblt	r4, [r0, #-2072]!	; 0xfffff7e8
    2338:			; <UNDEFINED> instruction: 0xf0004478
    233c:	tstcs	r1, r7, lsr fp	; <UNPREDICTABLE>
    2340:			; <UNDEFINED> instruction: 0xf0004606
    2344:			; <UNDEFINED> instruction: 0x4604f9bf
    2348:			; <UNDEFINED> instruction: 0xf9daf000
    234c:	cdp2	0, 2, cr15, cr12, cr1, {0}
    2350:	and	r4, r3, r5, lsl #12
    2354:	stmiavs	r0!, {r1, r8, fp, sp, lr}^
    2358:			; <UNDEFINED> instruction: 0xff1af7ff
    235c:			; <UNDEFINED> instruction: 0xf0014628
    2360:	stcne	14, cr15, [r1, #-172]	; 0xffffff54
    2364:	mvnsle	r2, r0, lsl #16
    2368:			; <UNDEFINED> instruction: 0xf0014628
    236c:	strtmi	pc, [r0], -r9, asr #28
    2370:			; <UNDEFINED> instruction: 0xf9f6f000
    2374:			; <UNDEFINED> instruction: 0xf0004620
    2378:	strtmi	pc, [r0], -pc, lsr #20
    237c:	blx	1c3e384 <fchmod@plt+0x1c3cb28>
    2380:			; <UNDEFINED> instruction: 0xf0004620
    2384:			; <UNDEFINED> instruction: 0xf000fac5
    2388:			; <UNDEFINED> instruction: 0xf000fb0b
    238c:	ldrtmi	pc, [r0], -r9, lsr #29	; <UNPREDICTABLE>
    2390:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    2394:	stmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2398:	ldrdeq	r4, [r0], -r8
    239c:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    23a0:	suble	r2, r1, r0, lsl #22
    23a4:	stccs	8, cr6, [r0, #-276]	; 0xfffffeec
    23a8:			; <UNDEFINED> instruction: 0x4618d13e
    23ac:	mrc2	7, 6, pc, cr0, cr15, {7}
    23b0:	strmi	r2, [r4], -r2, lsl #2
    23b4:	stc2l	0, cr15, [r2], {1}
    23b8:	stmdbvs	r3, {r3, r7, r8, ip, sp, pc}
    23bc:	blmi	7ee9b0 <fchmod@plt+0x7ed154>
    23c0:	ldrbtmi	r6, [fp], #-261	; 0xfffffefb
    23c4:	tstlt	fp, fp, asr r8
    23c8:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    23cc:	ldmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    23d0:			; <UNDEFINED> instruction: 0xffb0f7ff
    23d4:			; <UNDEFINED> instruction: 0xf7ff4620
    23d8:	andcs	lr, r0, ip, ror #16
    23dc:	blmi	6718c4 <fchmod@plt+0x670068>
    23e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    23e4:			; <UNDEFINED> instruction: 0xf04fb9bb
    23e8:			; <UNDEFINED> instruction: 0xf7ff7000
    23ec:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    23f0:	andcs	fp, r0, r4, lsl pc
    23f4:	ldclt	0, cr2, [r8, #-8]!
    23f8:	andcs	r4, r5, #311296	; 0x4c000
    23fc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2400:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2404:	cdp2	0, 3, cr15, cr14, cr2, {0}
    2408:			; <UNDEFINED> instruction: 0xff94f7ff
    240c:			; <UNDEFINED> instruction: 0xf7ff4620
    2410:	andcs	lr, r0, r0, asr r8
    2414:	stmdbmi	sp, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2418:	andcs	r2, r0, r5, lsl #4
    241c:			; <UNDEFINED> instruction: 0xf7ff4479
    2420:			; <UNDEFINED> instruction: 0xf002e872
    2424:	ldrb	pc, [lr, pc, lsr #28]	; <UNPREDICTABLE>
    2428:	andcs	r4, r5, #147456	; 0x24000
    242c:	ldrbtmi	r2, [r9], #-0
    2430:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2434:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
    2438:	blx	c3e448 <fchmod@plt+0xc3cbec>
    243c:	andeq	r6, r1, sl, ror ip
    2440:	andeq	r6, r1, lr, lsr ip
    2444:	andeq	r6, r1, r8, lsr #24
    2448:	andeq	r4, r0, lr, asr r3
    244c:	andeq	r4, r0, ip, lsr #6
    2450:	strdeq	r4, [r0], -r2
    2454:	andeq	r4, r0, sl, lsl #6
    2458:	blmi	fe294e84 <fchmod@plt+0xfe293628>
    245c:	ldrbmi	lr, [r0, sp, lsr #18]!
    2460:	stmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}
    2464:	ldmib	r0, {r1, r5, r7, ip, sp, pc}^
    2468:	ldmpl	r3, {r0, fp, ip, sp, lr}^
    246c:	andsls	pc, r8, #14614528	; 0xdf0000
    2470:	svclt	0x00182f00
    2474:	stmiavs	r5, {r9, sl, fp, sp}^
    2478:			; <UNDEFINED> instruction: 0x9321681b
    247c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2480:			; <UNDEFINED> instruction: 0xf00044f9
    2484:	stccs	0, cr8, [r0, #-744]	; 0xfffffd18
    2488:			; <UNDEFINED> instruction: 0xf1b8bf18
    248c:			; <UNDEFINED> instruction: 0xf0000f00
    2490:			; <UNDEFINED> instruction: 0xf8d080b4
    2494:			; <UNDEFINED> instruction: 0xf1baa010
    2498:			; <UNDEFINED> instruction: 0xf0400f00
    249c:	smlatbcs	sl, lr, r0, r8
    24a0:			; <UNDEFINED> instruction: 0xf7ff4628
    24a4:			; <UNDEFINED> instruction: 0x4604e8dc
    24a8:			; <UNDEFINED> instruction: 0xf0402800
    24ac:	strtmi	r8, [r8], -r5, asr #1
    24b0:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    24b4:	strmi	r4, [r5], -r1, lsr #12
    24b8:	mcrr2	0, 0, pc, r0, cr1	; <UNPREDICTABLE>
    24bc:	strmi	r6, [r2], r3, lsl #18
    24c0:			; <UNDEFINED> instruction: 0xf04fb17b
    24c4:			; <UNDEFINED> instruction: 0xf7ff7080
    24c8:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    24cc:	adcshi	pc, lr, r0
    24d0:	strtmi	r4, [r0], -lr, ror #18
    24d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    24d8:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    24dc:			; <UNDEFINED> instruction: 0xf0024629
    24e0:			; <UNDEFINED> instruction: 0x2014fdd1
    24e4:			; <UNDEFINED> instruction: 0xff38f001
    24e8:	ldrtmi	r4, [r0], -r4, lsl #12
    24ec:	blx	1abe4f4 <fchmod@plt+0x1abcc98>
    24f0:	andcc	r6, r1, r0, lsr #32
    24f4:	addshi	pc, r7, r0
    24f8:	ldrtmi	r2, [r8], -r0, lsl #12
    24fc:			; <UNDEFINED> instruction: 0xf00060e6
    2500:	rsbvs	pc, r0, sp, lsr #21
    2504:			; <UNDEFINED> instruction: 0xf0003001
    2508:	strbmi	r8, [r0], -r5, lsl #1
    250c:			; <UNDEFINED> instruction: 0xf0006126
    2510:	blmi	18010dc <fchmod@plt+0x17ff880>
    2514:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2518:			; <UNDEFINED> instruction: 0xf8ca60a0
    251c:	stmiblt	fp, {r4, lr}
    2520:			; <UNDEFINED> instruction: 0xff08f7ff
    2524:			; <UNDEFINED> instruction: 0xf7fe4628
    2528:	bmi	16be440 <fchmod@plt+0x16bcbe4>
    252c:	ldrbtmi	r4, [sl], #-2901	; 0xfffff4ab
    2530:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2534:	subsmi	r9, sl, r1, lsr #22
    2538:	addhi	pc, r6, r0, asr #32
    253c:	eorlt	r2, r2, r0
    2540:			; <UNDEFINED> instruction: 0x87f0e8bd
    2544:			; <UNDEFINED> instruction: 0xac034b54
    2548:	strvs	lr, [r3], -sp, asr #19
    254c:			; <UNDEFINED> instruction: 0xf8599605
    2550:	ldmdavs	r9, {r0, r1, ip, sp}
    2554:	tstls	r1, r8, lsl #12
    2558:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    255c:	strmi	r9, [r2], -r1, lsl #18
    2560:			; <UNDEFINED> instruction: 0xf0034620
    2564:			; <UNDEFINED> instruction: 0x4628f853
    2568:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    256c:	strmi	r4, [r2], -r9, lsr #12
    2570:			; <UNDEFINED> instruction: 0xf0034620
    2574:	strtmi	pc, [r0], -fp, asr #16
    2578:			; <UNDEFINED> instruction: 0xf85af003
    257c:	bge	1a8998 <fchmod@plt+0x1a713c>
    2580:			; <UNDEFINED> instruction: 0xf7ff2003
    2584:			; <UNDEFINED> instruction: 0x4607e932
    2588:	blmi	112ebb0 <fchmod@plt+0x112d354>
    258c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2590:			; <UNDEFINED> instruction: 0x4620b91b
    2594:			; <UNDEFINED> instruction: 0xf8a6f003
    2598:	stmdbmi	r1, {r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    259c:	andcs	r4, r5, #48, 12	; 0x3000000
    25a0:			; <UNDEFINED> instruction: 0xf7fe4479
    25a4:	stmdbls	r5, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    25a8:	stc2l	0, cr15, [ip, #-8]!
    25ac:			; <UNDEFINED> instruction: 0xf8dae7f1
    25b0:	bls	29a5f8 <fchmod@plt+0x298d9c>
    25b4:			; <UNDEFINED> instruction: 0x8014f8dd
    25b8:	vst2.32	{d6-d7}, [r2 :256], r3
    25bc:	ldmdavs	r2!, {r4, r5, r6, r8, lr}^
    25c0:	strbmi	r4, [r0], -fp, lsl #6
    25c4:	adcsvs	r6, r3, r1, lsr r8
    25c8:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25cc:	blle	138c5d4 <fchmod@plt+0x138ad78>
    25d0:			; <UNDEFINED> instruction: 0x464068b1
    25d4:	cmnmi	r0, r1, lsr #8	; <UNPREDICTABLE>
    25d8:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25dc:	teqle	sp, r0, lsl #16
    25e0:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    25e4:	ldmvs	r2!, {r6, r9, sl, lr}
    25e8:			; <UNDEFINED> instruction: 0xf7ff4641
    25ec:			; <UNDEFINED> instruction: 0xf7fffc9b
    25f0:	strtmi	pc, [r0], -r3, ror #25
    25f4:			; <UNDEFINED> instruction: 0xf876f003
    25f8:	stmdbmi	sl!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
    25fc:	andcs	r2, r0, r5, lsl #4
    2600:			; <UNDEFINED> instruction: 0xf7fe4479
    2604:	blmi	a3e40c <fchmod@plt+0xa3cbb0>
    2608:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    260c:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    2610:			; <UNDEFINED> instruction: 0xf944f002
    2614:	ldrtmi	r4, [r0], -r5, lsr #18
    2618:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    261c:	svc	0x0072f7fe
    2620:			; <UNDEFINED> instruction: 0xf0014639
    2624:	stmdbmi	r2!, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    2628:	andcs	r2, r0, r5, lsl #4
    262c:			; <UNDEFINED> instruction: 0xf7fe4479
    2630:	ldrtmi	lr, [r1], -sl, ror #30
    2634:			; <UNDEFINED> instruction: 0xf8e8f001
    2638:	andcs	r4, r5, #491520	; 0x78000
    263c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    2640:	svc	0x0060f7fe
    2644:			; <UNDEFINED> instruction: 0xf92af002
    2648:	svc	0x0068f7fe
    264c:	andcs	r4, r5, #425984	; 0x68000
    2650:			; <UNDEFINED> instruction: 0xf7fe4479
    2654:	qsaxmi	lr, r9, r8
    2658:			; <UNDEFINED> instruction: 0xf8d6f001
    265c:			; <UNDEFINED> instruction: 0x46384917
    2660:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2664:	svc	0x004ef7fe
    2668:			; <UNDEFINED> instruction: 0xf0014641
    266c:	ldmdbmi	r4, {r0, r1, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    2670:	andcs	r4, r5, #56, 12	; 0x3800000
    2674:			; <UNDEFINED> instruction: 0xf7fe4479
    2678:	strbmi	lr, [r1], -r6, asr #30
    267c:			; <UNDEFINED> instruction: 0xf8e2f001
    2680:	andeq	r6, r1, r0, ror #19
    2684:	andeq	r0, r0, r8, lsl #3
    2688:	andeq	r6, r1, r0, asr #19
    268c:	andeq	r4, r0, r6, ror #5
    2690:	andeq	r6, r1, r8, lsr #22
    2694:	andeq	r6, r1, r2, lsl r9
    2698:	muleq	r0, r0, r1
    269c:	andeq	r6, r1, ip, ror sl
    26a0:	andeq	r4, r0, r0, lsr #6
    26a4:	andeq	r4, r0, r0, lsl #3
    26a8:	andeq	r0, r0, ip, lsl #3
    26ac:	andeq	r4, r0, lr, lsr r2
    26b0:	andeq	r4, r0, r0, lsl r2
    26b4:	andeq	r4, r0, lr, asr r1
    26b8:			; <UNDEFINED> instruction: 0x000041bc
    26bc:	andeq	r4, r0, r6, lsr r2
    26c0:	andeq	r4, r0, r0, lsl #4
    26c4:			; <UNDEFINED> instruction: 0x4605b570
    26c8:			; <UNDEFINED> instruction: 0x460e2010
    26cc:	stc2l	0, cr15, [lr], #4
    26d0:	strmi	r2, [r4], -r0, lsl #6
    26d4:	rscvs	r4, r3, r8, lsr #12
    26d8:			; <UNDEFINED> instruction: 0xf0016026
    26dc:	bmi	1c1ae0 <fchmod@plt+0x1c0284>
    26e0:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    26e4:	stmdami	r5, {r5, r6, sp, lr}
    26e8:			; <UNDEFINED> instruction: 0xf0024478
    26ec:			; <UNDEFINED> instruction: 0x4603fddf
    26f0:	adcvs	r4, r3, r0, lsr #12
    26f4:	svclt	0x0000bd70
    26f8:	andeq	r4, r0, r2, asr #5
    26fc:	andeq	r4, r0, r4, asr #5
    2700:	ldrblt	r4, [r0, #-2322]!	; 0xfffff6ee
    2704:			; <UNDEFINED> instruction: 0x46044479
    2708:			; <UNDEFINED> instruction: 0xf7ff6880
    270c:	ldcmi	8, cr14, [r0, #-264]	; 0xfffffef8
    2710:	rscvs	r4, r0, sp, ror r4
    2714:			; <UNDEFINED> instruction: 0xf7feb178
    2718:			; <UNDEFINED> instruction: 0xf44fefe6
    271c:			; <UNDEFINED> instruction: 0xf7ff71d2
    2720:	stmdami	ip, {r1, r2, r3, r4, r7, fp, sp, lr, pc}
    2724:	andcs	r6, r1, #14876672	; 0xe30000
    2728:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    272c:	pop	{r3, r5, fp, ip, lr}
    2730:			; <UNDEFINED> instruction: 0xf0014070
    2734:	stmdbmi	r8, {r0, r3, r5, r6, r7, r8, fp, ip, sp, pc}
    2738:	stmdami	r8, {r0, r2, r9, sp}
    273c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2740:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2744:			; <UNDEFINED> instruction: 0xf00168a1
    2748:	svclt	0x0000f87d
    274c:			; <UNDEFINED> instruction: 0x000042b0
    2750:	andeq	r6, r1, r0, lsr r7
    2754:	andeq	r0, r0, r0, lsr #3
    2758:	andeq	r4, r0, ip, ror r2
    275c:	andeq	r4, r0, sl, lsr #3
    2760:			; <UNDEFINED> instruction: 0x4604b510
    2764:			; <UNDEFINED> instruction: 0xf7fe68c0
    2768:	ldmdblt	r0, {r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    276c:			; <UNDEFINED> instruction: 0xf7fe68e0
    2770:	ldmiblt	r0, {r2, r3, r7, r9, sl, fp, sp, lr, pc}^
    2774:			; <UNDEFINED> instruction: 0xf7fe68e0
    2778:			; <UNDEFINED> instruction: 0xf7feefb6
    277c:	ldmdblt	r0, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}^
    2780:	stmdbmi	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    2784:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    2788:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    278c:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    2790:			; <UNDEFINED> instruction: 0xf00168a1
    2794:	stmdbmi	ip, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
    2798:	stmdami	ip, {r0, r2, r9, sp}
    279c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    27a0:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    27a4:			; <UNDEFINED> instruction: 0xf00168a1
    27a8:	stmdbmi	r9, {r0, r2, r3, r6, fp, ip, sp, lr, pc}
    27ac:	stmdami	r9, {r0, r2, r9, sp}
    27b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    27b4:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    27b8:			; <UNDEFINED> instruction: 0xf00168a1
    27bc:	svclt	0x0000f843
    27c0:	andeq	r4, r0, r4, asr r2
    27c4:	andeq	r4, r0, lr, asr r1
    27c8:	andeq	r4, r0, r8, lsl #5
    27cc:	andeq	r4, r0, sl, asr #2
    27d0:	andeq	r4, r0, r0, asr r2
    27d4:	andeq	r4, r0, r6, lsr r1
    27d8:			; <UNDEFINED> instruction: 0x4604b510
    27dc:			; <UNDEFINED> instruction: 0xf0002001
    27e0:	stmiavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    27e4:	svc	0x0098f7fe
    27e8:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    27ec:	andcs	r4, r5, #4, 18	; 0x10000
    27f0:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    27f4:			; <UNDEFINED> instruction: 0xf7fe4478
    27f8:	stmiavs	r1!, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
    27fc:			; <UNDEFINED> instruction: 0xf822f001
    2800:	andeq	r4, r0, r6, asr r2
    2804:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2808:			; <UNDEFINED> instruction: 0x4604b510
    280c:			; <UNDEFINED> instruction: 0xf7fe6880
    2810:	ldmiblt	r8, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    2814:			; <UNDEFINED> instruction: 0xf7fe6860
    2818:			; <UNDEFINED> instruction: 0xb120ee96
    281c:	svc	0x002af7fe
    2820:	blcs	9c834 <fchmod@plt+0x9afd8>
    2824:	ldfltd	f5, [r0, #-0]
    2828:	andcs	r4, r5, #147456	; 0x24000
    282c:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    2830:			; <UNDEFINED> instruction: 0xf7fe4478
    2834:	stmdavs	r1!, {r3, r5, r6, r9, sl, fp, sp, lr, pc}^
    2838:			; <UNDEFINED> instruction: 0xf804f001
    283c:	andcs	r4, r5, #98304	; 0x18000
    2840:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    2844:			; <UNDEFINED> instruction: 0xf7fe4478
    2848:	stmiavs	r1!, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    284c:			; <UNDEFINED> instruction: 0xfffaf000
    2850:	andeq	r4, r0, lr, lsr r2
    2854:	strheq	r4, [r0], -r8
    2858:	andeq	r4, r0, sl, lsr #4
    285c:	andeq	r4, r0, r4, lsr #1
    2860:			; <UNDEFINED> instruction: 0x4604b538
    2864:	ldrdcc	lr, [r0, -r0]
    2868:	strle	r0, [r4], #-2011	; 0xfffff825
    286c:			; <UNDEFINED> instruction: 0xf7fe68a0
    2870:	ldmiblt	r0!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    2874:	bmi	7b1d5c <fchmod@plt+0x7b0500>
    2878:	ldrbtmi	r4, [sl], #-2078	; 0xfffff7e2
    287c:			; <UNDEFINED> instruction: 0xf0024478
    2880:			; <UNDEFINED> instruction: 0x4605fd15
    2884:	mrc	7, 2, APSR_nzcv, cr14, cr14, {7}
    2888:			; <UNDEFINED> instruction: 0xf7feb120
    288c:	stmdavs	r3, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2890:	tstle	r8, r2, lsl #22
    2894:	strtmi	r6, [r9], -r0, ror #16
    2898:	svc	0x0018f7fe
    289c:			; <UNDEFINED> instruction: 0xf7feb120
    28a0:	stmdavs	r3, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    28a4:	tstle	r8, r2, lsl #22
    28a8:			; <UNDEFINED> instruction: 0xf7fe4628
    28ac:	stmdavs	r1!, {r1, r9, sl, fp, sp, lr, pc}^
    28b0:	ldmdbmi	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    28b4:	ldmdami	r1, {r0, r2, r9, sp}
    28b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    28bc:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    28c0:			; <UNDEFINED> instruction: 0xf0006861
    28c4:	stmdbmi	lr, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    28c8:	stmdami	lr, {r0, r2, r9, sp}
    28cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    28d0:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    28d4:			; <UNDEFINED> instruction: 0xf0004629
    28d8:	stmdbmi	fp, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    28dc:	stmdami	fp, {r0, r2, r9, sp}
    28e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    28e4:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    28e8:			; <UNDEFINED> instruction: 0xf0004629
    28ec:	svclt	0x0000ffab
    28f0:	andeq	r4, r0, sl, lsl #4
    28f4:	andeq	r4, r0, r0, lsr r1
    28f8:	andeq	r4, r0, ip, lsl r2
    28fc:	andeq	r4, r0, lr, lsr #32
    2900:	andeq	r4, r0, r0, asr #3
    2904:	andeq	r4, r0, sl, lsl r0
    2908:	ldrdeq	r4, [r0], -r0
    290c:	andeq	r4, r0, r6
    2910:			; <UNDEFINED> instruction: 0x4604b510
    2914:			; <UNDEFINED> instruction: 0xf7fe6880
    2918:	stmdavs	r0!, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}^
    291c:	stcl	7, cr15, [r8, #1016]	; 0x3f8
    2920:	pop	{r5, r9, sl, lr}
    2924:			; <UNDEFINED> instruction: 0xf7fe4010
    2928:	svclt	0x0000bdc1
    292c:	stmdavs	ip, {r4, r8, sl, ip, sp, pc}
    2930:			; <UNDEFINED> instruction: 0xf7fe6820
    2934:	stmdavs	r0!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    2938:			; <UNDEFINED> instruction: 0x4010e8bd
    293c:	svclt	0x0072f7fe
    2940:			; <UNDEFINED> instruction: 0xf7fe6808
    2944:	svclt	0x0000bee7
    2948:			; <UNDEFINED> instruction: 0xf7fe6808
    294c:	svclt	0x0000bf73
    2950:	ldmdavs	r8, {r0, r1, r3, fp, sp, lr}
    2954:	svclt	0x0066f7fe
    2958:			; <UNDEFINED> instruction: 0xf7fe6808
    295c:	svclt	0x0000bdf1
    2960:	tstlt	r8, r8, lsl #10
    2964:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    2968:	stclt	0, cr6, [r8, #-64]	; 0xffffffc0
    296c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    2970:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    2974:	blmi	1eeddc <fchmod@plt+0x1ed580>
    2978:	andsvs	r4, r8, fp, ror r4
    297c:	blmi	1b1da4 <fchmod@plt+0x1b0548>
    2980:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    2984:	andsvs	r4, r8, r8, ror r4
    2988:	svclt	0x0000bd08
    298c:	andeq	r6, r1, r6, lsr #13
    2990:	andeq	r4, r0, r6, lsl #3
    2994:	muleq	r1, r4, r6
    2998:	andeq	r6, r1, sl, lsl #13
    299c:	andeq	r3, r0, ip, asr #26
    29a0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    29a4:			; <UNDEFINED> instruction: 0x47706818
    29a8:	andeq	r6, r1, sl, ror #12
    29ac:	strmi	r4, [r2], -r3, lsl #22
    29b0:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
    29b4:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    29b8:	ldcllt	0, cr15, [r8], #-8
    29bc:	andeq	r6, r1, sl, asr r6
    29c0:	andeq	r4, r0, r0, asr r1
    29c4:	blmi	85524c <fchmod@plt+0x8539f0>
    29c8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    29cc:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    29d0:	movwls	r6, #6171	; 0x181b
    29d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    29d8:	blcs	8e09ec <fchmod@plt+0x8df190>
    29dc:			; <UNDEFINED> instruction: 0xf7fed00d
    29e0:	cmnlt	r0, #36, 26	; 0x900
    29e4:	bmi	69cbec <fchmod@plt+0x69b390>
    29e8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    29ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29f0:	subsmi	r9, sl, r1, lsl #22
    29f4:	andlt	sp, r2, r6, lsr #2
    29f8:			; <UNDEFINED> instruction: 0x4604bd70
    29fc:	mrc	7, 1, APSR_nzcv, cr10, cr14, {7}
    2a00:	movwcs	r1, #3173	; 0xc65
    2a04:	strbtmi	r2, [r9], -sl, lsl #4
    2a08:	strmi	r6, [r6], -r3
    2a0c:			; <UNDEFINED> instruction: 0xf7fe4628
    2a10:	blls	3dec0 <fchmod@plt+0x3c664>
    2a14:	mulle	r8, sp, r2
    2a18:	svceq	0x00c3781a
    2a1c:	svclt	0x00182a00
    2a20:	ldmdblt	r3, {r0, r8, r9, sp}
    2a24:	blcs	1caf8 <fchmod@plt+0x1b29c>
    2a28:	stmdbmi	sl, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
    2a2c:	stmdami	sl, {r0, r2, r9, sp}
    2a30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2a34:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2a38:			; <UNDEFINED> instruction: 0xf0004621
    2a3c:			; <UNDEFINED> instruction: 0xf04ffee5
    2a40:			; <UNDEFINED> instruction: 0xe7d030ff
    2a44:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2a48:	andeq	r6, r1, r8, ror r4
    2a4c:	andeq	r0, r0, r8, lsl #3
    2a50:	andeq	r6, r1, r6, asr r4
    2a54:	ldrdeq	r4, [r0], -ip
    2a58:			; <UNDEFINED> instruction: 0x00003eb6
    2a5c:	blmi	8552e4 <fchmod@plt+0x853a88>
    2a60:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    2a64:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    2a68:	movwls	r6, #6171	; 0x181b
    2a6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2a70:	blcs	8e0a84 <fchmod@plt+0x8df228>
    2a74:			; <UNDEFINED> instruction: 0xf7fed00d
    2a78:	cmnlt	r0, #236, 28	; 0xec0
    2a7c:	bmi	69cc84 <fchmod@plt+0x69b428>
    2a80:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2a84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a88:	subsmi	r9, sl, r1, lsl #22
    2a8c:	andlt	sp, r2, r6, lsr #2
    2a90:			; <UNDEFINED> instruction: 0x4604bd70
    2a94:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    2a98:	movwcs	r1, #3173	; 0xc65
    2a9c:	strbtmi	r2, [r9], -sl, lsl #4
    2aa0:	strmi	r6, [r6], -r3
    2aa4:			; <UNDEFINED> instruction: 0xf7fe4628
    2aa8:	blls	3de28 <fchmod@plt+0x3c5cc>
    2aac:	mulle	r8, sp, r2
    2ab0:	svceq	0x00c3781a
    2ab4:	svclt	0x00182a00
    2ab8:	ldmdblt	r3, {r0, r8, r9, sp}
    2abc:	blcs	1cb90 <fchmod@plt+0x1b334>
    2ac0:	stmdbmi	sl, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
    2ac4:	stmdami	sl, {r0, r2, r9, sp}
    2ac8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2acc:	ldc	7, cr15, [sl, #-1016]	; 0xfffffc08
    2ad0:			; <UNDEFINED> instruction: 0xf0004621
    2ad4:			; <UNDEFINED> instruction: 0xf04ffe99
    2ad8:			; <UNDEFINED> instruction: 0xe7d030ff
    2adc:	ldc	7, cr15, [lr, #-1016]	; 0xfffffc08
    2ae0:	andeq	r6, r1, r0, ror #7
    2ae4:	andeq	r0, r0, r8, lsl #3
    2ae8:			; <UNDEFINED> instruction: 0x000163be
    2aec:	andeq	r4, r0, r0, rrx
    2af0:	andeq	r3, r0, lr, lsl lr
    2af4:	addlt	fp, r2, r0, lsl r5
    2af8:	andcs	r4, r8, #5376	; 0x1500
    2afc:			; <UNDEFINED> instruction: 0x46694b15
    2b00:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    2b04:	ldmdavs	fp, {r2, r9, sl, lr}
    2b08:			; <UNDEFINED> instruction: 0xf04f9301
    2b0c:			; <UNDEFINED> instruction: 0xf7fe0300
    2b10:	bls	3ddc0 <fchmod@plt+0x3c564>
    2b14:	andle	r4, lr, r2, lsr #5
    2b18:	stmdblt	r2!, {r1, r4, fp, ip, sp, lr}^
    2b1c:	svcpl	0x0080f5b0
    2b20:	bmi	37734c <fchmod@plt+0x375af0>
    2b24:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2b28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b2c:	subsmi	r9, sl, r1, lsl #22
    2b30:	andlt	sp, r2, fp, lsl #2
    2b34:	stmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
    2b38:	stmdami	r9, {r0, r2, r9, sp}
    2b3c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2b40:	stcl	7, cr15, [r0], #1016	; 0x3f8
    2b44:			; <UNDEFINED> instruction: 0xf0004621
    2b48:			; <UNDEFINED> instruction: 0xf7fefe5f
    2b4c:	svclt	0x0000ece8
    2b50:	andeq	r6, r1, r0, asr #6
    2b54:	andeq	r0, r0, r8, lsl #3
    2b58:	andeq	r6, r1, sl, lsl r3
    2b5c:	andeq	r4, r0, r8
    2b60:	andeq	r3, r0, sl, lsr #27
    2b64:	svcmi	0x00f0e92d
    2b68:	cdpmi	6, 14, cr4, cr2, cr4, {0}
    2b6c:	bmi	ff8aedf0 <fchmod@plt+0xff8ad594>
    2b70:	ldrbtmi	r4, [lr], #-3042	; 0xfffff41e
    2b74:	cfstrdmi	mvd4, [r2, #488]!	; 0x1e8
    2b78:	ldmpl	r3, {r4, r5, fp, sp, lr}^
    2b7c:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    2b80:			; <UNDEFINED> instruction: 0xf04f931d
    2b84:	stmdacs	r0, {r8, r9}
    2b88:	teqhi	fp, r0	; <UNPREDICTABLE>
    2b8c:	ldmibmi	lr, {r0, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    2b90:	ldrbtmi	r5, [r9], #-2282	; 0xfffff716
    2b94:	andls	r6, r1, #1245184	; 0x130000
    2b98:	andsvs	r3, r3, r1, lsl #6
    2b9c:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    2ba0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2ba4:	rscshi	pc, fp, r0
    2ba8:			; <UNDEFINED> instruction: 0xf7fe4fd8
    2bac:			; <UNDEFINED> instruction: 0xf10ded9c
    2bb0:	ldrbtmi	r0, [pc], #-2824	; 2bb8 <fchmod@plt+0x135c>
    2bb4:			; <UNDEFINED> instruction: 0xf0016839
    2bb8:	strtmi	pc, [r8], -r1, lsr #23
    2bbc:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    2bc0:			; <UNDEFINED> instruction: 0x4601465a
    2bc4:			; <UNDEFINED> instruction: 0xf7fe2003
    2bc8:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    2bcc:	cmnhi	r1, r0, asr #32	; <UNPREDICTABLE>
    2bd0:	hvclt	26254	; 0x668e
    2bd4:	stmdbhi	r2, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    2bd8:	movwcs	lr, #10717	; 0x29dd
    2bdc:	svclt	0x00084599
    2be0:			; <UNDEFINED> instruction: 0xf0004590
    2be4:	stmiami	sl, {r1, r3, r5, r6, r7, pc}^
    2be8:	rsbcs	r4, r8, #93323264	; 0x5900000
    2bec:	andcc	r4, r8, r8, ror r4
    2bf0:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    2bf4:			; <UNDEFINED> instruction: 0x4630b116
    2bf8:	stc	7, cr15, [lr, #1016]	; 0x3f8
    2bfc:			; <UNDEFINED> instruction: 0xf04f4bc5
    2c00:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    2c04:			; <UNDEFINED> instruction: 0xf001605d
    2c08:	strmi	pc, [r6], -pc, asr #19
    2c0c:			; <UNDEFINED> instruction: 0xf8c7e001
    2c10:			; <UNDEFINED> instruction: 0x46308010
    2c14:			; <UNDEFINED> instruction: 0xf9d0f001
    2c18:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2c1c:			; <UNDEFINED> instruction: 0x4630d1f7
    2c20:			; <UNDEFINED> instruction: 0xf9eef001
    2c24:			; <UNDEFINED> instruction: 0xf0002d00
    2c28:	bmi	feee2fb0 <fchmod@plt+0xfeee1754>
    2c2c:	ldmibmi	fp!, {r0, sp}
    2c30:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2c34:			; <UNDEFINED> instruction: 0xf9f2f000
    2c38:	ldrdeq	lr, [lr, -sp]
    2c3c:	movweq	lr, #6736	; 0x1a50
    2c40:	bls	77084 <fchmod@plt+0x75828>
    2c44:	blcc	5cc98 <fchmod@plt+0x5b43c>
    2c48:	bmi	fed5ac9c <fchmod@plt+0xfed59440>
    2c4c:	ldrbtmi	r4, [sl], #-2987	; 0xfffff455
    2c50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c54:	subsmi	r9, sl, sp, lsl fp
    2c58:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
    2c5c:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    2c60:			; <UNDEFINED> instruction: 0xf0018ff0
    2c64:	blls	3c14f8 <fchmod@plt+0x3bfc9c>
    2c68:	strtmi	r4, [r8], -r1, lsl #13
    2c6c:	beq	fd898 <fchmod@plt+0xfc03c>
    2c70:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2c74:	strbmi	r9, [r9], -lr, lsl #20
    2c78:			; <UNDEFINED> instruction: 0xff9cf000
    2c7c:	vmlal.s8	q9, d0, d0
    2c80:	ldrbmi	r8, [r1, #300]	; 0x12c
    2c84:			; <UNDEFINED> instruction: 0x46cbbf38
    2c88:	adds	sp, r2, fp, lsr r3
    2c8c:	strmi	r3, [sl, #1281]!	; 0x501
    2c90:	sbchi	pc, pc, r0, asr #4
    2c94:	andeq	lr, r5, #168, 22	; 0x2a000
    2c98:	strtmi	r2, [r8], -r0, lsr #2
    2c9c:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2ca0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    2ca4:	rschi	pc, r1, r0
    2ca8:	strtmi	r7, [r8], -r7
    2cac:	mrc2	7, 6, pc, cr6, cr15, {7}
    2cb0:	andcc	r6, r1, r0, ror r0
    2cb4:	teqvs	r7, r8, lsl pc
    2cb8:			; <UNDEFINED> instruction: 0xf10bd05c
    2cbc:	ldrbmi	r0, [sl, #2817]	; 0xb01
    2cc0:	sbcshi	pc, ip, r0, asr #4
    2cc4:	andeq	lr, fp, #168, 22	; 0x2a000
    2cc8:	ldrbmi	r2, [r8], -r0, lsr #2
    2ccc:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2cd0:			; <UNDEFINED> instruction: 0xf0002800
    2cd4:			; <UNDEFINED> instruction: 0x460580dc
    2cd8:			; <UNDEFINED> instruction: 0xf8054658
    2cdc:			; <UNDEFINED> instruction: 0xf7ff7b01
    2ce0:	strmi	pc, [sl, #3849]!	; 0xf09
    2ce4:	vqadd.s8	d22, d16, d16
    2ce8:	ldrdcs	r8, [r0, -fp]
    2cec:			; <UNDEFINED> instruction: 0xf0014628
    2cf0:	stmdbvs	r3, {r0, r2, r5, fp, ip, sp, lr, pc}
    2cf4:			; <UNDEFINED> instruction: 0xf0402b00
    2cf8:	strbmi	r8, [r2, #165]	; 0xa5
    2cfc:	ldmdble	r8, {r1, r2, r8, sp, lr}^
    2d00:	andscs	r4, r4, r3, asr #13
    2d04:	blx	a3ed12 <fchmod@plt+0xa3d4b6>
    2d08:	andeq	lr, fp, #174080	; 0x2a800
    2d0c:	strmi	r2, [r6], -sl, lsl #2
    2d10:			; <UNDEFINED> instruction: 0xf7fe4658
    2d14:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    2d18:	addshi	pc, lr, r0
    2d1c:			; <UNDEFINED> instruction: 0xf1004583
    2d20:	rsbsle	r0, r4, r1, lsl #16
    2d24:	bl	fea1ed48 <fchmod@plt+0xfea1d4ec>
    2d28:			; <UNDEFINED> instruction: 0x2120020b
    2d2c:			; <UNDEFINED> instruction: 0xf7fe4658
    2d30:	strmi	lr, [r5], -ip, ror #25
    2d34:	rsbsle	r2, r3, r0, lsl #16
    2d38:	ldrbmi	r7, [r8], -r7
    2d3c:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2d40:	andcc	r6, r1, r0, lsr r0
    2d44:	rscsvs	fp, r7, r8, lsl pc
    2d48:	ldrbmi	sp, [r8], -r0, lsr #3
    2d4c:	blx	15bed5a <fchmod@plt+0x15bd4fe>
    2d50:	movwcc	r6, #6195	; 0x1833
    2d54:	ldrshle	r6, [r9, r0]
    2d58:	ldrle	r0, [r7], #2018	; 0x7e2
    2d5c:	andcs	r4, r5, #1851392	; 0x1c4000
    2d60:	ldrbtmi	r4, [r9], #-2161	; 0xfffff78f
    2d64:			; <UNDEFINED> instruction: 0xf7fe4478
    2d68:	bmi	1c3dca8 <fchmod@plt+0x1c3c44c>
    2d6c:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
    2d70:	stc2l	0, cr15, [sl, #-0]
    2d74:			; <UNDEFINED> instruction: 0xf0014628
    2d78:	ldmdavs	r3!, {r0, r6, r8, r9, fp, ip, sp, lr, pc}^
    2d7c:	teqvs	r0, r1, lsl #6
    2d80:			; <UNDEFINED> instruction: 0x07e3d19b
    2d84:	stmdbmi	sl!, {r0, r3, r4, r7, sl, ip, lr, pc}^
    2d88:	stmdami	sl!, {r0, r2, r9, sp}^
    2d8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2d90:	bl	fee40d90 <fchmod@plt+0xfee3f534>
    2d94:	strtmi	r4, [r9], -r8, ror #20
    2d98:			; <UNDEFINED> instruction: 0xf000447a
    2d9c:			; <UNDEFINED> instruction: 0xf7fefd35
    2da0:	stmdavs	r3, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    2da4:			; <UNDEFINED> instruction: 0xf0402b02
    2da8:	blmi	1922fe4 <fchmod@plt+0x1921788>
    2dac:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2db0:	strbmi	lr, [r8], -r0, lsr #14
    2db4:	bl	1f40db4 <fchmod@plt+0x1f3f558>
    2db8:	ldmib	r7, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
    2dbc:	ldmib	sp, {r1, r3, r4, r8}^
    2dc0:	addsmi	r2, r9, #1744830464	; 0x68000000
    2dc4:	addsmi	fp, r0, #8, 30
    2dc8:	svcge	0x000df47f
    2dcc:			; <UNDEFINED> instruction: 0xf7fe4628
    2dd0:	stcls	12, cr14, [r1], {164}	; 0xa4
    2dd4:	andcs	r4, r1, sl, asr sl
    2dd8:	stmdavs	r3!, {r1, r3, r4, r6, r8, fp, lr}
    2ddc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2de0:	eorvs	r3, r3, r1, lsl #22
    2de4:			; <UNDEFINED> instruction: 0xf91af000
    2de8:	stcls	7, cr14, [r1], {47}	; 0x2f
    2dec:	bmi	158adf8 <fchmod@plt+0x158959c>
    2df0:	stmdavs	r3!, {r1, r2, r4, r6, r8, fp, lr}
    2df4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2df8:	eorvs	r3, r3, r1, lsl #22
    2dfc:			; <UNDEFINED> instruction: 0xf90ef000
    2e00:	ldmdami	r3, {r0, r1, r5, r8, r9, sl, sp, lr, pc}^
    2e04:			; <UNDEFINED> instruction: 0xf7ff4478
    2e08:	ldrsbtvs	pc, [r0], -r1	; <UNPREDICTABLE>
    2e0c:	ldmdbmi	r1, {r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    2e10:	ldmdami	r1, {r0, r2, r9, sp}^
    2e14:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2e18:	bl	1d40e18 <fchmod@plt+0x1d3f5bc>
    2e1c:	ldc2l	0, cr15, [r4]
    2e20:	andcs	r4, r5, #1277952	; 0x138000
    2e24:	ldrbtmi	r4, [r9], #-2126	; 0xfffff7b2
    2e28:			; <UNDEFINED> instruction: 0xf7fe4478
    2e2c:			; <UNDEFINED> instruction: 0xf000eb6c
    2e30:	stmdbmi	ip, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    2e34:	stmdami	ip, {r0, r2, r9, sp}^
    2e38:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2e3c:	bl	18c0e3c <fchmod@plt+0x18bf5e0>
    2e40:	stc2l	0, cr15, [r2]
    2e44:	andcs	r4, r5, #1196032	; 0x124000
    2e48:	ldrbtmi	r4, [r9], #-2121	; 0xfffff7b7
    2e4c:			; <UNDEFINED> instruction: 0xf7fe4478
    2e50:			; <UNDEFINED> instruction: 0x4629eb5a
    2e54:	ldc2l	0, cr15, [r8], {0}
    2e58:	andcs	r4, r5, #1146880	; 0x118000
    2e5c:	ldrbtmi	r4, [r9], #-2118	; 0xfffff7ba
    2e60:			; <UNDEFINED> instruction: 0xf7fe4478
    2e64:			; <UNDEFINED> instruction: 0xf000eb50
    2e68:	stmdbmi	r4, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
    2e6c:	stmdami	r4, {r0, r2, r9, sp}^
    2e70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2e74:	bl	11c0e74 <fchmod@plt+0x11bf618>
    2e78:	stc2l	0, cr15, [r6], {0}
    2e7c:	andcs	r4, r5, #1064960	; 0x104000
    2e80:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
    2e84:			; <UNDEFINED> instruction: 0xf7fe4478
    2e88:			; <UNDEFINED> instruction: 0xf000eb3e
    2e8c:	ldmdbmi	pc!, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2e90:	ldmdami	pc!, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    2e94:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2e98:	bl	d40e98 <fchmod@plt+0xd3f63c>
    2e9c:	ldc2	0, cr15, [r4]
    2ea0:	andcs	r4, r5, #60, 18	; 0xf0000
    2ea4:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
    2ea8:			; <UNDEFINED> instruction: 0xf7fe4478
    2eac:			; <UNDEFINED> instruction: 0xf000eb2c
    2eb0:	ldmdbmi	sl!, {r0, r1, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    2eb4:	ldmdami	sl!, {r0, r2, r9, sp}
    2eb8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2ebc:	bl	8c0ebc <fchmod@plt+0x8bf660>
    2ec0:	stc2l	0, cr15, [r0], {0}
    2ec4:	andcs	r4, r5, #901120	; 0xdc000
    2ec8:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
    2ecc:			; <UNDEFINED> instruction: 0xf7fe4478
    2ed0:			; <UNDEFINED> instruction: 0xf000eb1a
    2ed4:			; <UNDEFINED> instruction: 0xf7fefcb7
    2ed8:	ldmdbmi	r4!, {r1, r5, r8, r9, fp, sp, lr, pc}
    2edc:	ldmdami	r4!, {r0, r2, r9, sp}
    2ee0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2ee4:	bl	3c0ee4 <fchmod@plt+0x3bf688>
    2ee8:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    2eec:			; <UNDEFINED> instruction: 0xf0006819
    2ef0:	svclt	0x0000fca9
    2ef4:	ldrdeq	r6, [r1], -r2
    2ef8:	andeq	r6, r1, ip, asr #5
    2efc:	andeq	r0, r0, r8, lsl #3
    2f00:	andeq	r6, r1, r4, asr #5
    2f04:			; <UNDEFINED> instruction: 0x000001b8
    2f08:	andeq	r3, r0, lr, lsl #4
    2f0c:	muleq	r1, r2, r4
    2f10:	andeq	r6, r1, r8, asr r4
    2f14:	andeq	r6, r1, r2, asr #8
    2f18:	andeq	r4, r0, ip, lsr r2
    2f1c:	andeq	r3, r0, r2, lsr #31
    2f20:	strdeq	r6, [r1], -r2
    2f24:	andeq	r3, r0, r6, lsr #30
    2f28:	andeq	r3, r0, r4, lsl #23
    2f2c:	andeq	r3, r0, r2, lsl #23
    2f30:	andeq	r3, r0, r8, ror #31
    2f34:	andeq	r3, r0, sl, asr fp
    2f38:	andeq	r3, r0, r8, asr fp
    2f3c:	muleq	r1, r8, r2
    2f40:	muleq	r0, r0, r0
    2f44:	andeq	r3, r0, lr, asr #27
    2f48:	andeq	r4, r0, r8, ror r0
    2f4c:	andeq	r3, r0, sl, asr #27
    2f50:	andeq	r3, r0, ip, lsl #18
    2f54:	andeq	r3, r0, r8, lsr #28
    2f58:	ldrdeq	r3, [r0], -r2
    2f5c:	andeq	r3, r0, lr, lsr lr
    2f60:	andeq	r3, r0, r0, asr #21
    2f64:	andeq	r3, r0, r0, lsl pc
    2f68:	andeq	r3, r0, lr, lsr #21
    2f6c:	andeq	r3, r0, lr, ror #31
    2f70:	muleq	r0, ip, sl
    2f74:			; <UNDEFINED> instruction: 0x00003db2
    2f78:	andeq	r3, r0, r8, lsl #21
    2f7c:	strdeq	r3, [r0], -r4
    2f80:	andeq	r3, r0, r6, ror sl
    2f84:	andeq	r3, r0, r6, asr #29
    2f88:	andeq	r3, r0, r4, ror #20
    2f8c:	ldrdeq	r3, [r0], -r0
    2f90:	andeq	r3, r0, r2, asr sl
    2f94:	andeq	r3, r0, r2, lsr #29
    2f98:	andeq	r3, r0, r0, asr #20
    2f9c:	ldrdeq	r3, [r0], -r0
    2fa0:	andeq	r3, r0, lr, lsr #20
    2fa4:	muleq	r0, sl, ip
    2fa8:	andeq	r3, r0, ip, lsl sl
    2fac:	andeq	r3, r0, ip, lsl #26
    2fb0:	andeq	r3, r0, r6, lsl #20
    2fb4:	andeq	r6, r1, sl, asr r1
    2fb8:	addlt	fp, r2, r0, lsl r5
    2fbc:	tstls	r1, r4, lsl #12
    2fc0:	bl	fe440fc0 <fchmod@plt+0xfe43f764>
    2fc4:			; <UNDEFINED> instruction: 0xf0019901
    2fc8:			; <UNDEFINED> instruction: 0x4620f999
    2fcc:			; <UNDEFINED> instruction: 0xfff4f001
    2fd0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    2fd4:	andlt	r6, r2, ip, lsl r0
    2fd8:	svclt	0x0000bd10
    2fdc:	andeq	r6, r1, r2, ror #1
    2fe0:	bmi	1d5c00 <fchmod@plt+0x1d43a4>
    2fe4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2fe8:	subsvs	r6, r8, r9, lsl r8
    2fec:	ldrbmi	fp, [r0, -r1, lsl #2]!
    2ff0:	ldmdapl	r2, {r2, r8, fp, lr}^
    2ff4:	andsvs	r6, sl, r2, lsl r8
    2ff8:	svclt	0x00004770
    2ffc:	ldrdeq	r6, [r1], -r0
    3000:	andeq	r5, r1, sl, asr lr
    3004:	muleq	r0, r4, r1
    3008:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    300c:	andsmi	r6, r8, #5963776	; 0x5b0000
    3010:	andcs	fp, r1, r4, lsl pc
    3014:	ldrbmi	r2, [r0, -r0]!
    3018:	andeq	r6, r1, sl, lsr #1
    301c:	bmi	63005c <fchmod@plt+0x62e800>
    3020:	ldrlt	r4, [r0, #-2840]!	; 0xfffff4e8
    3024:	cfldrsmi	mvf4, [r8], {122}	; 0x7a
    3028:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    302c:	cfstrsls	mvf4, [r5, #-496]	; 0xfffffe10
    3030:	movwls	r6, #6171	; 0x181b
    3034:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3038:	andsmi	r6, r8, #6488064	; 0x630000
    303c:	bmi	4f7088 <fchmod@plt+0x4f582c>
    3040:	tstcs	r1, r3, lsl #12
    3044:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    3048:	bl	1641048 <fchmod@plt+0x163f7ec>
    304c:	tstcs	r1, r6, lsl #22
    3050:	strtmi	r6, [sl], -r0, lsr #16
    3054:			; <UNDEFINED> instruction: 0xf7fe9300
    3058:	stmdavs	r1!, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    305c:			; <UNDEFINED> instruction: 0xf7fe200a
    3060:	bmi	2fde98 <fchmod@plt+0x2fc63c>
    3064:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3068:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    306c:	subsmi	r9, sl, r1, lsl #22
    3070:	andlt	sp, r2, r4, lsl #2
    3074:	ldrhtmi	lr, [r0], -sp
    3078:	ldrbmi	fp, [r0, -r3]!
    307c:	b	13c107c <fchmod@plt+0x13bf820>
    3080:	andeq	r5, r1, ip, lsl lr
    3084:	andeq	r0, r0, r8, lsl #3
    3088:	andeq	r6, r1, r8, lsl #1
    308c:	andeq	r3, r0, lr, lsr lr
    3090:	ldrdeq	r5, [r1], -sl
    3094:			; <UNDEFINED> instruction: 0x460cb510
    3098:	bl	1d41098 <fchmod@plt+0x1d3f83c>
    309c:	blle	cd0a4 <fchmod@plt+0xcb848>
    30a0:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30a4:	vldrlt.16	s22, [r0, #-160]	; 0xffffff60	; <UNPREDICTABLE>
    30a8:	andcs	r4, r5, #147456	; 0x24000
    30ac:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    30b0:			; <UNDEFINED> instruction: 0xf7fe4478
    30b4:	strtmi	lr, [r1], -r8, lsr #20
    30b8:	blx	ff13f0c2 <fchmod@plt+0xff13d866>
    30bc:	andcs	r4, r5, #98304	; 0x18000
    30c0:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    30c4:			; <UNDEFINED> instruction: 0xf7fe4478
    30c8:			; <UNDEFINED> instruction: 0x4621ea1e
    30cc:	blx	feebf0d6 <fchmod@plt+0xfeebd87a>
    30d0:	andeq	r3, r0, r2, ror #27
    30d4:	andeq	r3, r0, r8, lsr r8
    30d8:	andeq	r3, r0, r2, lsl #28
    30dc:	andeq	r3, r0, r4, lsr #16
    30e0:			; <UNDEFINED> instruction: 0x4605b538
    30e4:	b	18410e4 <fchmod@plt+0x183f888>
    30e8:	strmi	fp, [r4], -r0, asr #2
    30ec:			; <UNDEFINED> instruction: 0xf7ff4629
    30f0:			; <UNDEFINED> instruction: 0x4620ffd1
    30f4:	ldrhtmi	lr, [r8], -sp
    30f8:	bllt	fe7410f8 <fchmod@plt+0xfe73f89c>
    30fc:	andcs	r4, r5, #4, 18	; 0x10000
    3100:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    3104:			; <UNDEFINED> instruction: 0xf7fe4478
    3108:			; <UNDEFINED> instruction: 0x4629e9fe
    310c:	blx	fe6bf116 <fchmod@plt+0xfe6bd8ba>
    3110:	andeq	r3, r0, r2, ror #27
    3114:	andeq	r3, r0, r4, ror #15
    3118:			; <UNDEFINED> instruction: 0xf000b510
    311c:	ldrdcs	pc, [pc, -pc]!	; <UNPREDICTABLE>
    3120:			; <UNDEFINED> instruction: 0xf7fe4604
    3124:			; <UNDEFINED> instruction: 0xb128eb1e
    3128:	andcs	r4, r0, #3145728	; 0x300000
    312c:	andsvc	r4, sl, r0, lsr #12
    3130:			; <UNDEFINED> instruction: 0xffd6f7ff
    3134:	pop	{r5, r9, sl, lr}
    3138:			; <UNDEFINED> instruction: 0xf7fe4010
    313c:	svclt	0x0000b9b7
    3140:	mvnsmi	lr, sp, lsr #18
    3144:			; <UNDEFINED> instruction: 0xf7fe4606
    3148:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
    314c:	svcmi	0x0033d05c
    3150:	ldrbtmi	r4, [pc], #-1541	; 3158 <fchmod@plt+0x18fc>
    3154:			; <UNDEFINED> instruction: 0xf7fe4628
    3158:	movwlt	lr, #35594	; 0x8b0a
    315c:			; <UNDEFINED> instruction: 0xf1007cc3
    3160:	blcs	b839b4 <fchmod@plt+0xb82158>
    3164:	stclvc	0, cr13, [r3], {37}	; 0x25
    3168:	eorle	r2, r8, lr, lsr #22
    316c:			; <UNDEFINED> instruction: 0x46384631
    3170:			; <UNDEFINED> instruction: 0xf89cf002
    3174:	strmi	r2, [r0], r1, lsl #2
    3178:	b	8c1178 <fchmod@plt+0x8bf91c>
    317c:	blle	94a994 <fchmod@plt+0x949138>
    3180:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3184:	teqle	r5, r0, lsl #16
    3188:			; <UNDEFINED> instruction: 0xf7fe4620
    318c:	bllt	e3decc <fchmod@plt+0xe3c670>
    3190:			; <UNDEFINED> instruction: 0xf7fe4640
    3194:	strtmi	lr, [r8], -lr, lsl #19
    3198:	b	ffa41198 <fchmod@plt+0xffa3f93c>
    319c:	bicsle	r2, sp, r0, lsl #16
    31a0:	ldrtmi	r4, [r1], -r8, lsr #12
    31a4:			; <UNDEFINED> instruction: 0xff76f7ff
    31a8:	pop	{r3, r5, r9, sl, lr}
    31ac:			; <UNDEFINED> instruction: 0xf7fe41f0
    31b0:	ldmdavc	r3, {r0, r6, r8, r9, fp, ip, sp, pc}^
    31b4:	sbcle	r2, sp, r0, lsl #22
    31b8:	blcs	ba24cc <fchmod@plt+0xba0c70>
    31bc:	ldmdavc	r3, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    31c0:	bicsle	r2, r3, lr, lsr #22
    31c4:	blcs	21418 <fchmod@plt+0x1fbbc>
    31c8:	strb	sp, [pc, r4, asr #1]
    31cc:	andcs	r4, r5, #20, 18	; 0x50000
    31d0:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    31d4:			; <UNDEFINED> instruction: 0xf7fe4478
    31d8:			; <UNDEFINED> instruction: 0x4641e996
    31dc:	blx	cbf1e6 <fchmod@plt+0xcbd98a>
    31e0:	andcs	r4, r5, #278528	; 0x44000
    31e4:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    31e8:			; <UNDEFINED> instruction: 0xf7fe4478
    31ec:	strbmi	lr, [r1], -ip, lsl #19
    31f0:	blx	a3f1fa <fchmod@plt+0xa3d99e>
    31f4:	andcs	r4, r5, #229376	; 0x38000
    31f8:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    31fc:			; <UNDEFINED> instruction: 0xf7fe4478
    3200:	strbmi	lr, [r1], -r2, lsl #19
    3204:	blx	7bf20e <fchmod@plt+0x7bd9b2>
    3208:	andcs	r4, r5, #180224	; 0x2c000
    320c:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    3210:			; <UNDEFINED> instruction: 0xf7fe4478
    3214:			; <UNDEFINED> instruction: 0x4631e978
    3218:	blx	53f222 <fchmod@plt+0x53d9c6>
    321c:			; <UNDEFINED> instruction: 0x000039b2
    3220:	andeq	r3, r0, sl, lsr sp
    3224:	andeq	r3, r0, r4, lsl r7
    3228:	andeq	r3, r0, lr, asr sp
    322c:	andeq	r3, r0, r0, lsl #14
    3230:	andeq	r3, r0, lr, lsr #26
    3234:	andeq	r3, r0, ip, ror #13
    3238:	ldrdeq	r3, [r0], -r6
    323c:	ldrdeq	r3, [r0], -r8
    3240:	bmi	795ebc <fchmod@plt+0x794660>
    3244:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    3248:			; <UNDEFINED> instruction: 0x468043f0
    324c:	umulllt	r5, r9, fp, r8
    3250:	ldcmi	8, cr4, [ip], {27}
    3254:			; <UNDEFINED> instruction: 0xf8d34478
    3258:			; <UNDEFINED> instruction: 0xf0029000
    325c:	ldrbtmi	pc, [ip], #-2721	; 0xfffff55f	; <UNPREDICTABLE>
    3260:			; <UNDEFINED> instruction: 0xf0019007
    3264:	strmi	pc, [r5], -fp, lsr #28
    3268:			; <UNDEFINED> instruction: 0xf0024620
    326c:			; <UNDEFINED> instruction: 0x4606fa99
    3270:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    3274:	blx	fe53f284 <fchmod@plt+0xfe53da28>
    3278:	andcs	r4, r5, #20, 18	; 0x50000
    327c:			; <UNDEFINED> instruction: 0x46074479
    3280:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    3284:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3288:	strtmi	r4, [r0], -r2, lsl #12
    328c:			; <UNDEFINED> instruction: 0xf0024614
    3290:	blls	201cb4 <fchmod@plt+0x200458>
    3294:			; <UNDEFINED> instruction: 0xf8cd2101
    3298:	strls	r8, [r3], #-20	; 0xffffffec
    329c:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    32a0:	strmi	r5, [r2], -r0, lsl #12
    32a4:	bmi	2e7abc <fchmod@plt+0x2e6260>
    32a8:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    32ac:	b	9c12ac <fchmod@plt+0x9bfa50>
    32b0:	pop	{r0, r3, ip, sp, pc}
    32b4:	svclt	0x000083f0
    32b8:	strdeq	r5, [r1], -ip
    32bc:	muleq	r0, r4, r1
    32c0:	andeq	r3, r0, ip, lsl #26
    32c4:	andeq	r3, r0, sl, lsl #26
    32c8:	strdeq	r3, [r0], -lr
    32cc:	strdeq	r3, [r0], -ip
    32d0:	andeq	r3, r0, r6, ror #12
    32d4:	ldrdeq	r3, [r0], -r6
    32d8:	andcs	r4, r5, #30720	; 0x7800
    32dc:	mvnsmi	lr, #737280	; 0xb4000
    32e0:	cfldrsmi	mvf4, [sp], {123}	; 0x7b
    32e4:	strmi	r4, [r8], r7, lsl #12
    32e8:	ldmdbmi	sp, {r2, r3, r4, fp, lr}
    32ec:	ldmdbpl	sp, {r0, r3, r7, ip, sp, pc}
    32f0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    32f4:			; <UNDEFINED> instruction: 0xf8d54c1b
    32f8:			; <UNDEFINED> instruction: 0xf7fe9000
    32fc:	ldrbtmi	lr, [ip], #-2308	; 0xfffff6fc
    3300:	ldmdami	r9, {r1, r9, sl, lr}
    3304:	ldrbtmi	r9, [r8], #-519	; 0xfffffdf9
    3308:	blx	12bf318 <fchmod@plt+0x12bdabc>
    330c:			; <UNDEFINED> instruction: 0xf0019006
    3310:			; <UNDEFINED> instruction: 0x4605fdd5
    3314:			; <UNDEFINED> instruction: 0xf0024620
    3318:	strmi	pc, [r6], -r3, asr #20
    331c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    3320:	blx	fbf330 <fchmod@plt+0xfbdad4>
    3324:	strtmi	r4, [r0], -r1, lsl #12
    3328:			; <UNDEFINED> instruction: 0xf002460c
    332c:	blls	1c1c18 <fchmod@plt+0x1c03bc>
    3330:	bls	1cb73c <fchmod@plt+0x1c9ee0>
    3334:	andshi	pc, r4, sp, asr #17
    3338:	strls	r9, [r2], #-1795	; 0xfffff8fd
    333c:	strls	r9, [r0, #-1537]	; 0xfffff9ff
    3340:	strbmi	r4, [r8], -r4, lsl #13
    3344:	andsgt	pc, r0, sp, asr #17
    3348:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    334c:	pop	{r0, r3, ip, sp, pc}
    3350:	svclt	0x000083f0
    3354:	andeq	r5, r1, r0, ror #22
    3358:	muleq	r0, r4, r1
    335c:	strdeq	r3, [r0], -r8
    3360:	andeq	r3, r0, r2, lsr #25
    3364:	andeq	r3, r0, sl, ror #24
    3368:	andeq	r3, r0, sl, asr ip
    336c:	andeq	r3, r0, r2, asr ip
    3370:			; <UNDEFINED> instruction: 0x4604b510
    3374:	andcs	r4, r5, #81920	; 0x14000
    3378:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    337c:			; <UNDEFINED> instruction: 0xf7fe4478
    3380:	strtmi	lr, [r1], -r2, asr #17
    3384:			; <UNDEFINED> instruction: 0x4010e8bd
    3388:	svclt	0x0000e7a6
    338c:	andeq	r3, r0, r2, lsr ip
    3390:	andeq	r3, r0, ip, ror #10
    3394:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    3398:	ldrblt	r4, [r0, #-1547]!	; 0xfffff9f5
    339c:	mcrmi	4, 1, r4, cr8, cr12, {7}
    33a0:	strmi	fp, [ip], -r6, lsl #1
    33a4:	strls	r4, [r3], #-1538	; 0xfffff9fe
    33a8:			; <UNDEFINED> instruction: 0xf85c4605
    33ac:	stmdage	r4, {r1, r2, sp, lr}
    33b0:	ldmdavs	r6!, {r0, r8, sp}
    33b4:			; <UNDEFINED> instruction: 0xf04f9605
    33b8:	strcs	r0, [r0], -r0, lsl #12
    33bc:			; <UNDEFINED> instruction: 0xf7fe9604
    33c0:	vmlsne.f16	s28, s12, s13	; <UNPREDICTABLE>
    33c4:	bmi	7fa028 <fchmod@plt+0x7f87cc>
    33c8:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    33cc:	ldrbtmi	r9, [fp], #-3332	; 0xfffff2fc
    33d0:	cmncc	r4, #20, 16	; 0x140000
    33d4:	addsmi	r6, r8, #160, 18	; 0x280000
    33d8:			; <UNDEFINED> instruction: 0xf7fed001
    33dc:			; <UNDEFINED> instruction: 0x61a5e86a
    33e0:	blmi	5d5c50 <fchmod@plt+0x5d43f4>
    33e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    33e8:	blls	15d458 <fchmod@plt+0x15bbfc>
    33ec:	qsuble	r4, sl, r2
    33f0:	andlt	r4, r6, r0, lsr r6
    33f4:	bmi	5b29bc <fchmod@plt+0x5b1160>
    33f8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    33fc:	ldrmi	r9, [r9], -r1, lsl #8
    3400:	strls	r4, [r0, #-1146]	; 0xfffffb86
    3404:	ldrbtcc	r4, [r4], #-1556	; 0xfffff9ec
    3408:	strtmi	r2, [r0], -r1, lsl #4
    340c:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3410:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    3414:			; <UNDEFINED> instruction: 0xf5b0681d
    3418:	svclt	0x00b45f80
    341c:			; <UNDEFINED> instruction: 0xf04f4606
    3420:	stmibvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    3424:	andle	r4, r1, r0, lsr #5
    3428:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    342c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    3430:			; <UNDEFINED> instruction: 0x61ab3374
    3434:			; <UNDEFINED> instruction: 0xf7fee7d4
    3438:	svclt	0x0000e872
    343c:	andeq	r5, r1, r4, lsr #21
    3440:	andeq	r0, r0, r8, lsl #3
    3444:	strdeq	r5, [r1], -r2
    3448:	strdeq	r5, [r1], -sl
    344c:	andeq	r5, r1, ip, asr sl
    3450:	andeq	r5, r1, r8, asr #25
    3454:	andeq	r5, r1, sl, lsr #25
    3458:	muleq	r1, sl, ip
    345c:			; <UNDEFINED> instruction: 0x460db570
    3460:	rscslt	r4, r4, pc, asr #18
    3464:	strmi	r4, [r4], -pc, asr #20
    3468:	stmiavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    346c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    3470:			; <UNDEFINED> instruction: 0xf04f9273
    3474:	tstlt	r3, r0, lsl #4
    3478:	stmibvs	r0, {r0, r8, fp, sp, lr}
    347c:	mcrmi	7, 2, r4, cr10, cr8, {4}
    3480:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    3484:	rsbsvs	r3, r3, r1, lsl #6
    3488:	svclt	0x00d82b03
    348c:	cfldr64le	mvdx9, [sp], {8}
    3490:	stmdbvs	r1!, {r1, r2, r6, r8, r9, fp, lr}^
    3494:	bmi	1194688 <fchmod@plt+0x1192e2c>
    3498:	ldrbtmi	r9, [sl], #-262	; 0xfffffefa
    349c:	andls	r6, r4, #1769472	; 0x1b0000
    34a0:	movwls	r4, #10820	; 0x2a44
    34a4:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    34a8:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
    34ac:	blmi	10e80c0 <fchmod@plt+0x10e6864>
    34b0:	movwls	r4, #5243	; 0x147b
    34b4:	mvnlt	r9, r6, lsl #22
    34b8:	andls	r2, r7, #0, 4
    34bc:	blge	1e9ce0 <fchmod@plt+0x1e8484>
    34c0:	vstmdble	r5!, {s4}
    34c4:	stmdbls	r8, {r1, r2, fp, ip, pc}
    34c8:	andmi	r6, r1, r0, asr #18
    34cc:	stmdals	r6, {r3, r8, ip, pc}
    34d0:	stmibvs	r0, {r3, r8, fp, ip, pc}
    34d4:	tstls	r8, r1, lsl #6
    34d8:	blls	1a98f8 <fchmod@plt+0x1a809c>
    34dc:	stmdbls	r1, {r2, r3, fp, sp, lr}
    34e0:	andle	r4, r2, fp, lsl #5
    34e4:			; <UNDEFINED> instruction: 0xf7fd9806
    34e8:	strls	lr, [r6], #-4068	; 0xfffff01c
    34ec:	blcs	2a10c <fchmod@plt+0x288b0>
    34f0:	bmi	cf7c80 <fchmod@plt+0xcf6424>
    34f4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    34f8:	subsvs	r3, r3, r1, lsl #22
    34fc:	blmi	a55dc8 <fchmod@plt+0xa5456c>
    3500:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3504:	blls	1cdd574 <fchmod@plt+0x1cdbd18>
    3508:	qdaddle	r4, sl, r7
    350c:	ldcllt	0, cr11, [r0, #-464]!	; 0xfffffe30
    3510:	ldmdavs	r8, {r1, r2, r9, fp, ip, pc}
    3514:	sbceq	lr, r0, #2048	; 0x800
    3518:			; <UNDEFINED> instruction: 0xb19a6892
    351c:	ldmdavs	fp, {r1, r2, r9, fp, ip, pc}
    3520:	bl	a9948 <fchmod@plt+0xa80ec>
    3524:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    3528:	andle	r4, fp, r9, lsl r2
    352c:			; <UNDEFINED> instruction: 0xf7fda810
    3530:	ldrhlt	lr, [r8, #242]	; 0xf2
    3534:	tstcs	r6, r9, lsl #16
    3538:			; <UNDEFINED> instruction: 0xff90f7ff
    353c:	ldrmi	r9, [sl], -r3, lsl #22
    3540:	andsvs	r9, r3, r2, lsl #22
    3544:	movwcc	r9, #6919	; 0x1b07
    3548:	ldr	r9, [r7, r7, lsl #6]!
    354c:	andcs	r4, r5, #491520	; 0x78000
    3550:	ldmvs	r3!, {r1, r2, r3, r4, fp, lr}
    3554:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3558:	adcsvs	r3, r3, r1, lsl #6
    355c:	svc	0x00d2f7fd
    3560:			; <UNDEFINED> instruction: 0xf7ff2100
    3564:	andcs	pc, r0, #5, 30
    3568:	ldr	r9, [r1, r8, lsl #4]
    356c:	blge	269d88 <fchmod@plt+0x26852c>
    3570:	stmib	sp, {r0, r2, r3, ip, pc}^
    3574:	andsvs	r0, r3, lr
    3578:	sfmls	f2, 4, [r6], {1}
    357c:	andls	r9, r9, r7, lsl #18
    3580:	stmdals	r4, {r1, r2, r8, sl, fp, ip, pc}
    3584:	strbeq	lr, [r1], #2820	; 0xb04
    3588:	stmiavs	r4!, {r1, r2, r8, fp, ip, pc}
    358c:			; <UNDEFINED> instruction: 0x3120900c
    3590:	bge	427dc0 <fchmod@plt+0x426564>
    3594:	andls	r6, fp, #232, 18	; 0x3a0000
    3598:	strb	r4, [pc, r0, lsr #15]
    359c:	svc	0x00bef7fd
    35a0:	ldrdeq	r5, [r1], -r8
    35a4:	andeq	r0, r0, r8, lsl #3
    35a8:	andeq	r5, r1, ip, lsr ip
    35ac:	andeq	r5, r1, r8, lsr #24
    35b0:			; <UNDEFINED> instruction: 0xfffffed3
    35b4:	andeq	r5, r1, r6, lsl ip
    35b8:	andeq	r5, r1, r2, lsl ip
    35bc:	andeq	r5, r1, r8, lsl ip
    35c0:	andeq	r5, r1, r8, asr #23
    35c4:	andeq	r5, r1, r0, asr #18
    35c8:	andeq	r3, r0, r0, ror sl
    35cc:	muleq	r0, r2, r3
    35d0:			; <UNDEFINED> instruction: 0x4605b538
    35d4:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    35d8:	ldmdavs	sl, {r0, r3, r4, fp, sp, lr}
    35dc:	stmdavs	r1!, {r2, r3, r6, r8, fp, sp, lr}
    35e0:	cmpvs	r1, r3, lsr #17
    35e4:	stmdavs	r2!, {r0, r1, r4, r8, ip, sp, pc}^
    35e8:	tstle	r2, r0, lsl r2
    35ec:	tstlt	r3, r3, lsr #18
    35f0:	andsmi	r6, r5, #14811136	; 0xe20000
    35f4:	blmi	2f7a1c <fchmod@plt+0x2f61c0>
    35f8:	addsmi	r4, ip, #2063597568	; 0x7b000000
    35fc:	strtmi	sp, [r0], -lr
    3600:	ldrhtmi	lr, [r8], -sp
    3604:	svclt	0x0052f7fd
    3608:			; <UNDEFINED> instruction: 0xf10469e0
    360c:	ldrmi	r0, [r8, r0, lsr #2]
    3610:	stmibvs	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3614:	msreq	CPSR_, r4, lsl #2
    3618:			; <UNDEFINED> instruction: 0xe7e74798
    361c:	svclt	0x0000bd38
    3620:	andeq	r5, r1, r6, ror #21
    3624:	ldrdeq	r5, [r1], -r0
    3628:	strmi	r4, [r1], -sp, lsl #22
    362c:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    3630:	stmdavs	r2!, {r2, r3, r4, fp, sp, lr}
    3634:	bfieq	r6, sl, #0, #4
    3638:	svclt	0x00444620
    363c:	stmib	r4, {r8, r9, sp}^
    3640:			; <UNDEFINED> instruction: 0xf7ff3303
    3644:	blmi	203278 <fchmod@plt+0x201a1c>
    3648:	ldrbtmi	r6, [fp], #-2464	; 0xfffff660
    364c:	addsmi	r3, r8, #116, 6	; 0xd0000001
    3650:			; <UNDEFINED> instruction: 0xf7fdd001
    3654:	strtmi	lr, [r0], -lr, lsr #30
    3658:			; <UNDEFINED> instruction: 0x4010e8bd
    365c:	svclt	0x0026f7fd
    3660:	andeq	r5, r1, lr, lsl #21
    3664:	andeq	r5, r1, lr, ror sl
    3668:	strlt	r2, [r8, #-2]
    366c:			; <UNDEFINED> instruction: 0xffdcf7ff
    3670:			; <UNDEFINED> instruction: 0xf7fd2002
    3674:	svclt	0x0000efe2
    3678:	strmi	fp, [r5], -r8, lsl #8
    367c:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    3680:	blge	46f8c0 <fchmod@plt+0x46e064>
    3684:	bmi	a550d8 <fchmod@plt+0xa5387c>
    3688:			; <UNDEFINED> instruction: 0xf853460e
    368c:			; <UNDEFINED> instruction: 0xf8df4b04
    3690:	strtmi	sl, [r0], -r0, lsr #1
    3694:	ldrmi	r4, [r9], -r7, lsr #24
    3698:	ldrbtmi	r4, [ip], #-1274	; 0xfffffb06
    369c:	stcmi	8, cr5, [r6], #-648	; 0xfffffd78
    36a0:	andls	r6, sp, #1179648	; 0x120000
    36a4:	andeq	pc, r0, #79	; 0x4f
    36a8:			; <UNDEFINED> instruction: 0xf7ff930c
    36ac:	bmi	903080 <fchmod@plt+0x901824>
    36b0:	stmdami	r3!, {r2, r3, r4, r5, r6, sl, lr}
    36b4:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    36b8:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    36bc:			; <UNDEFINED> instruction: 0xf870f002
    36c0:			; <UNDEFINED> instruction: 0xf001900b
    36c4:			; <UNDEFINED> instruction: 0x4604fbfb
    36c8:			; <UNDEFINED> instruction: 0xf0024650
    36cc:	strmi	pc, [r0], r9, ror #16
    36d0:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    36d4:			; <UNDEFINED> instruction: 0xf864f002
    36d8:	andcs	r4, r5, #442368	; 0x6c000
    36dc:	sxtab16mi	r4, r1, r9, ror #8
    36e0:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    36e4:	svc	0x000ef7fd
    36e8:	ldrbmi	r4, [r0], -r2, lsl #12
    36ec:			; <UNDEFINED> instruction: 0xf0024692
    36f0:			; <UNDEFINED> instruction: 0xf8dff857
    36f4:	qaddcs	ip, ip, r1
    36f8:	ldrbtmi	r4, [ip], #2582	; 0xa16
    36fc:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
    3700:	ldrtmi	r4, [r8], -r6, lsl #13
    3704:	ldrdvc	pc, [r0], -ip
    3708:			; <UNDEFINED> instruction: 0xf8cd69bf
    370c:			; <UNDEFINED> instruction: 0xf8cde01c
    3710:			; <UNDEFINED> instruction: 0xf8cdb00c
    3714:	smladls	r8, r8, r0, sl
    3718:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    371c:	strpl	lr, [r1], -sp, asr #19
    3720:			; <UNDEFINED> instruction: 0xf7fd9400
    3724:			; <UNDEFINED> instruction: 0xf7feefec
    3728:	svclt	0x0000e878
    372c:	andeq	r0, r0, r8, lsl #3
    3730:	ldrdeq	r3, [r0], -r0
    3734:	andeq	r5, r1, r6, lsr #15
    3738:	muleq	r1, r0, r7
    373c:	muleq	r0, r4, r1
    3740:	andeq	r3, r0, r8, lsr #17
    3744:	muleq	r0, lr, r8
    3748:	andeq	r3, r0, r8, lsl r9
    374c:	andeq	r3, r0, r6, lsl #4
    3750:	andeq	r5, r1, r2, asr #19
    3754:	andeq	r3, r0, r6, lsl #18
    3758:	strlt	r4, [r0, #-3104]	; 0xfffff3e0
    375c:	addlt	r4, r3, ip, ror r4
    3760:	bllt	6dd9f4 <fchmod@plt+0x6dc198>
    3764:	blcs	1d7f8 <fchmod@plt+0x1bf9c>
    3768:	stmdavs	r3!, {r1, r4, r5, ip, lr, pc}
    376c:	stmdblt	r3!, {r0, r1, r3, r4, r6, fp, sp, lr}^
    3770:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
    3774:	blmi	6955dc <fchmod@plt+0x693d80>
    3778:	vpmin.s8	d20, d0, d10
    377c:	ldmdami	sl, {r0, r1, r2, r4, r5, r7, r8, ip}
    3780:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3784:			; <UNDEFINED> instruction: 0xf7ff4478
    3788:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    378c:	stmdbcs	r1, {r0, r3, r4, r6, fp, sp, lr}
    3790:	stmdavs	r0!, {r1, r3, r4, ip, lr, pc}
    3794:			; <UNDEFINED> instruction: 0x11bbf240
    3798:	bmi	5563f0 <fchmod@plt+0x554b94>
    379c:	ldrbtmi	r6, [fp], #-2116	; 0xfffff7bc
    37a0:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
    37a4:	strls	r4, [r0], #-1144	; 0xfffffb88
    37a8:			; <UNDEFINED> instruction: 0xff66f7ff
    37ac:	andcs	r4, r5, #294912	; 0x48000
    37b0:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    37b4:			; <UNDEFINED> instruction: 0xf7fd4478
    37b8:	stmdavs	r3!, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    37bc:			; <UNDEFINED> instruction: 0xf7ff6999
    37c0:	andcs	pc, r2, fp, lsl #27
    37c4:	svc	0x0038f7fd
    37c8:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
    37cc:	svc	0x00b0f7fd
    37d0:	andcs	r4, r5, #180224	; 0x2c000
    37d4:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    37d8:			; <UNDEFINED> instruction: 0xe7ec4478
    37dc:	andeq	r5, r1, r0, ror #18
    37e0:	andeq	r3, r0, r8, ror #17
    37e4:	ldrdeq	r3, [r0], -r2
    37e8:	andeq	r3, r0, ip, lsl #18
    37ec:	andeq	r3, r0, lr, lsl #18
    37f0:			; <UNDEFINED> instruction: 0x000039b2
    37f4:	andeq	r3, r0, ip, ror #17
    37f8:	andeq	r3, r0, r2, ror r8
    37fc:	andeq	r3, r0, r4, lsr r1
    3800:	andeq	r3, r0, r2, ror r8
    3804:	andeq	r3, r0, r0, lsl r1
    3808:	bmi	27084c <fchmod@plt+0x26eff0>
    380c:	addlt	fp, r3, r0, lsl #10
    3810:	blmi	22dc28 <fchmod@plt+0x22c3cc>
    3814:			; <UNDEFINED> instruction: 0xf851447a
    3818:	ldmpl	r3, {r2, r8, r9, fp}^
    381c:	movwls	r6, #6171	; 0x181b
    3820:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3824:			; <UNDEFINED> instruction: 0xf7ff9100
    3828:			; <UNDEFINED> instruction: 0xf7fffdb5
    382c:	svclt	0x0000ff95
    3830:	andeq	r5, r1, ip, lsr #12
    3834:	andeq	r0, r0, r8, lsl #3
    3838:			; <UNDEFINED> instruction: 0xf7ffb508
    383c:			; <UNDEFINED> instruction: 0xf7fffdab
    3840:	svclt	0x0000ff8b
    3844:	bmi	730888 <fchmod@plt+0x72f02c>
    3848:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    384c:	addlt	fp, r9, r0, lsl #10
    3850:	stcge	8, cr5, [sl], {211}	; 0xd3
    3854:	movwls	r6, #30747	; 0x781b
    3858:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    385c:	svc	0x000af7fd
    3860:	blpl	1419b8 <fchmod@plt+0x14015c>
    3864:	strls	r4, [r5], #-1569	; 0xfffff9df
    3868:	strtmi	r6, [r8], -r6, lsl #16
    386c:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    3870:	stcle	8, cr2, [r1], {-0}
    3874:			; <UNDEFINED> instruction: 0xff70f7ff
    3878:	movwcs	r4, #3089	; 0xc11
    387c:	ldrtmi	r9, [r0], -r6, lsl #6
    3880:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    3884:	movwls	r6, #14747	; 0x399b
    3888:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    388c:	tstcs	r1, sp, lsl #20
    3890:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    3894:	stmdage	r6, {ip, pc}
    3898:	mrc	7, 4, APSR_nzcv, cr14, cr13, {7}
    389c:	stclle	8, cr2, [r9]
    38a0:	blmi	25d938 <fchmod@plt+0x25c0dc>
    38a4:	stmibvs	r0!, {r1, r2, r8, sl, fp, ip, pc}
    38a8:	cmncc	r4, #2063597568	; 0x7b000000
    38ac:	mulle	r1, r8, r2
    38b0:	ldcl	7, cr15, [lr, #1012]!	; 0x3f4
    38b4:	ldrb	r6, [sp, r5, lsr #3]
    38b8:	strdeq	r5, [r1], -r6
    38bc:	andeq	r0, r0, r8, lsl #3
    38c0:	andeq	r5, r1, ip, lsr r8
    38c4:	andeq	r3, r0, sl, lsr r8
    38c8:	andeq	r5, r1, r0, lsr #16
    38cc:	andscs	fp, ip, r8, lsl #10
    38d0:	mcr	7, 4, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    38d4:	bmi	26fddc <fchmod@plt+0x26e580>
    38d8:	stmib	r0, {r8, sp}^
    38dc:	ldrbtmi	r1, [sl], #-261	; 0xfffffefb
    38e0:	andsvs	r6, r0, r1, lsl r8
    38e4:	stclt	0, cr6, [r8, #-4]
    38e8:	andcs	r4, r5, #81920	; 0x14000
    38ec:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    38f0:			; <UNDEFINED> instruction: 0xf7fd4478
    38f4:			; <UNDEFINED> instruction: 0xf7ffee08
    38f8:	svclt	0x0000ffa5
    38fc:	ldrdeq	r5, [r1], -lr
    3900:	andeq	r3, r0, r6, ror #15
    3904:	strdeq	r2, [r0], -r8
    3908:			; <UNDEFINED> instruction: 0x4615b570
    390c:	strmi	r4, [lr], -r4, lsl #12
    3910:			; <UNDEFINED> instruction: 0xffdcf7ff
    3914:	andcs	r4, r0, #4, 22	; 0x1000
    3918:	addsvs	r4, sl, fp, ror r4
    391c:	smlabtvs	r5, r6, r0, r6
    3920:	strcs	lr, [r1], #-2496	; 0xfffff640
    3924:	svclt	0x0000bd70
    3928:	andeq	r5, r1, r4, lsr #15
    392c:			; <UNDEFINED> instruction: 0xf7ffb510
    3930:	andcs	pc, r0, #820	; 0x334
    3934:			; <UNDEFINED> instruction: 0x4c064b05
    3938:	ldrbtmi	r4, [fp], #-2310	; 0xfffff6fa
    393c:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    3940:	stmib	r0, {r1, r3, r4, r7, sp, lr}^
    3944:	tstvs	r2, r2, lsl #8
    3948:	ldclt	0, cr6, [r0, #-264]	; 0xfffffef8
    394c:	andeq	r5, r1, r2, lsl #15
    3950:			; <UNDEFINED> instruction: 0xfffff901
    3954:			; <UNDEFINED> instruction: 0xfffffd27
    3958:	strdlt	fp, [r3], r0
    395c:	ldrmi	r4, [r6], -pc, lsl #12
    3960:			; <UNDEFINED> instruction: 0xf7ff4605
    3964:	stcmi	15, cr15, [r6], {179}	; 0xb3
    3968:	andcs	r2, r0, #1073741824	; 0x40000000
    396c:	adcvs	r4, r2, ip, ror r4
    3970:	sbcvs	r9, r7, r1
    3974:	stmib	r0, {r1, r2, r8, sp, lr}^
    3978:	andlt	r1, r3, r1, lsl #10
    397c:	svclt	0x0000bdf0
    3980:	andeq	r5, r1, r0, asr r7
    3984:			; <UNDEFINED> instruction: 0x4605b538
    3988:	strmi	r2, [ip], -r8, lsr #32
    398c:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    3990:	bmi	3eff98 <fchmod@plt+0x3ee73c>
    3994:	stmib	r0, {r8, r9, sp}^
    3998:	ldrbtmi	r5, [sl], #-1029	; 0xfffffbfb
    399c:	ldmdavs	r1, {r0, r1, r7, sp, lr}
    39a0:	stmdbvs	r9, {r1, r4, fp, sp, lr}^
    39a4:	tstvs	r3, r3, asr #32
    39a8:	sbcvs	r6, r3, r1
    39ac:	movwcc	lr, #31168	; 0x79c0
    39b0:	ldflts	f6, [r8, #-320]!	; 0xfffffec0
    39b4:	andcs	r4, r5, #7168	; 0x1c00
    39b8:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    39bc:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    39c0:	ldrbtmi	r6, [r8], #-2204	; 0xfffff764
    39c4:	addsvs	r3, ip, r1, lsl #8
    39c8:	ldc	7, cr15, [ip, #1012]	; 0x3f4
    39cc:			; <UNDEFINED> instruction: 0xff3af7ff
    39d0:	andeq	r5, r1, r2, lsr #14
    39d4:	andeq	r5, r1, r2, lsl #14
    39d8:	andeq	r3, r0, sl, lsr r7
    39dc:	andeq	r2, r0, r6, lsr #30
    39e0:	svcmi	0x00f0e92d
    39e4:	ldcmi	0, cr11, [sp, #-524]!	; 0xfffffdf4
    39e8:	ldcmi	6, cr4, [sp], #-524	; 0xfffffdf4
    39ec:	ldrbtmi	r4, [sp], #-1673	; 0xfffff977
    39f0:	ldrmi	r9, [r0], ip, lsl #28
    39f4:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
    39f8:	streq	pc, [sl, #-262]	; 0xfffffefa
    39fc:	beq	3fb40 <fchmod@plt+0x3e2e4>
    3a00:	strls	r6, [r1], #-2084	; 0xfffff7dc
    3a04:	streq	pc, [r0], #-79	; 0xffffffb1
    3a08:	adceq	r4, sp, r6, lsr ip
    3a0c:			; <UNDEFINED> instruction: 0x4628447c
    3a10:	ldrdgt	pc, [r8], -r4
    3a14:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    3a18:	stcls	0, cr6, [sp], {163}	; 0xa3
    3a1c:	stcl	7, cr15, [r8, #1012]!	; 0x3f4
    3a20:	eorsle	r2, sl, r0, lsl #16
    3a24:	mvnscc	pc, pc, asr #32
    3a28:			; <UNDEFINED> instruction: 0xf1002300
    3a2c:	ldmdane	r2!, {r5, sl, fp}^
    3a30:	andlt	pc, r8, r0, asr #17
    3a34:	andls	pc, r4, r0, asr #17
    3a38:	andshi	pc, r0, r0, asr #17
    3a3c:	bicvs	r6, r6, r7, asr #1
    3a40:	stmib	r0, {sl, ip, pc}^
    3a44:	cmnlt	r6, r5, lsl #6
    3a48:	tsteq	ip, r0, lsl #2	; <UNPREDICTABLE>
    3a4c:	strls	r3, [r0], #-1028	; 0xfffffbfc
    3a50:			; <UNDEFINED> instruction: 0xf8543a01
    3a54:			; <UNDEFINED> instruction: 0xf8413c04
    3a58:	mrrcne	15, 0, r3, r3, cr4	; <UNPREDICTABLE>
    3a5c:	stfccd	f5, [r8, #-984]!	; 0xfffffc28
    3a60:	blmi	854d18 <fchmod@plt+0x8534bc>
    3a64:			; <UNDEFINED> instruction: 0xf8cc2200
    3a68:	ldrbtmi	r2, [fp], #-0
    3a6c:	ldmdavs	ip, {r0, r1, r2, r3, r4, r9, fp, lr}
    3a70:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    3a74:	stmdbvs	r4!, {r4, r7, r9, lr}^
    3a78:	cmpvs	r8, r4
    3a7c:	ldmvs	sl, {r3, r4, ip, lr, pc}
    3a80:	addsvs	r3, sl, r1, lsl #20
    3a84:	blmi	5962f4 <fchmod@plt+0x594a98>
    3a88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3a8c:	blls	5dafc <fchmod@plt+0x5c2a0>
    3a90:	qaddle	r4, sl, fp
    3a94:	pop	{r0, r1, ip, sp, pc}
    3a98:	mrccs	15, 0, r8, cr4, cr0, {7}
    3a9c:			; <UNDEFINED> instruction: 0xf7fdd815
    3aa0:			; <UNDEFINED> instruction: 0xf8d0edea
    3aa4:	ldmdami	r3, {sp, pc}
    3aa8:			; <UNDEFINED> instruction: 0xe7bb4478
    3aac:	ldc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    3ab0:	stcl	7, cr15, [r0, #1012]!	; 0x3f4
    3ab4:	andcs	r4, r5, #16, 18	; 0x40000
    3ab8:			; <UNDEFINED> instruction: 0xf8c04479
    3abc:	stmdami	pc, {sp, pc}	; <UNPREDICTABLE>
    3ac0:			; <UNDEFINED> instruction: 0xf7fd4478
    3ac4:			; <UNDEFINED> instruction: 0xf7ffed20
    3ac8:	stmdbmi	sp, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    3acc:	stmdami	sp, {r0, r2, r9, sp}
    3ad0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3ad4:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3ad8:	mrc2	7, 5, pc, cr4, cr15, {7}
    3adc:	andeq	r5, r1, r2, asr r4
    3ae0:	andeq	r0, r0, r8, lsl #3
    3ae4:			; <UNDEFINED> instruction: 0x000156b0
    3ae8:	andeq	r5, r1, r2, asr r6
    3aec:	andeq	r5, r1, r8, asr r6
    3af0:			; <UNDEFINED> instruction: 0x000153b8
    3af4:	andeq	r5, r1, r0, lsr #12
    3af8:	andeq	r3, r0, r0, asr #12
    3afc:	andeq	r2, r0, r8, lsr #28
    3b00:	andeq	r3, r0, ip, asr #12
    3b04:	andeq	r2, r0, r6, lsl lr
    3b08:	movwcs	fp, #1036	; 0x40c
    3b0c:	addlt	fp, r5, r0, lsr r5
    3b10:	ldrd	pc, [r8], #-143	; 0xffffff71
    3b14:			; <UNDEFINED> instruction: 0xf8dfac08
    3b18:	ldrmi	ip, [sl], -r8, asr #32
    3b1c:			; <UNDEFINED> instruction: 0xf85444fe
    3b20:			; <UNDEFINED> instruction: 0xf85e5b04
    3b24:			; <UNDEFINED> instruction: 0xf8dcc00c
    3b28:			; <UNDEFINED> instruction: 0xf8cdc000
    3b2c:			; <UNDEFINED> instruction: 0xf04fc00c
    3b30:	stmib	sp, {sl, fp}^
    3b34:	strls	r5, [r2], #-1024	; 0xfffffc00
    3b38:			; <UNDEFINED> instruction: 0xff52f7ff
    3b3c:	blmi	216368 <fchmod@plt+0x214b0c>
    3b40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b44:	blls	ddbb4 <fchmod@plt+0xdc358>
    3b48:	qaddle	r4, sl, r4
    3b4c:	pop	{r0, r2, ip, sp, pc}
    3b50:	andlt	r4, r2, r0, lsr r0
    3b54:			; <UNDEFINED> instruction: 0xf7fd4770
    3b58:	svclt	0x0000ece2
    3b5c:	andeq	r5, r1, r4, lsr #6
    3b60:	andeq	r0, r0, r8, lsl #3
    3b64:	andeq	r5, r1, r0, lsl #6
    3b68:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    3b6c:	ldrbtmi	fp, [ip], #1328	; 0x530
    3b70:	addlt	r4, r5, lr, lsl #26
    3b74:			; <UNDEFINED> instruction: 0xf85cac08
    3b78:	stmdavs	sp!, {r0, r2, ip, lr}
    3b7c:			; <UNDEFINED> instruction: 0xf04f9503
    3b80:			; <UNDEFINED> instruction: 0xf8540500
    3b84:	stmib	sp, {r2, r8, r9, fp, ip, lr}^
    3b88:	strls	r5, [r2], #-1024	; 0xfffffc00
    3b8c:			; <UNDEFINED> instruction: 0xff28f7ff
    3b90:	blmi	1963b4 <fchmod@plt+0x194b58>
    3b94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b98:	blls	ddc08 <fchmod@plt+0xdc3ac>
    3b9c:	qaddle	r4, sl, r1
    3ba0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    3ba4:	ldc	7, cr15, [sl], #1012	; 0x3f4
    3ba8:	ldrdeq	r5, [r1], -r2
    3bac:	andeq	r0, r0, r8, lsl #3
    3bb0:	andeq	r5, r1, ip, lsr #5
    3bb4:	mvnsmi	lr, #737280	; 0xb4000
    3bb8:	tstlt	r2, #22020096	; 0x1500000
    3bbc:	strmi	r4, [r9], r0, lsl #13
    3bc0:	strmi	r2, [pc], -r0, lsl #12
    3bc4:	ldrtmi	r4, [r9], -sl, lsr #12
    3bc8:			; <UNDEFINED> instruction: 0xf7fd4640
    3bcc:	mcrrne	12, 5, lr, r3, cr8
    3bd0:	andle	r4, r9, r4, lsl #12
    3bd4:	bne	b7005c <fchmod@plt+0xb6e800>
    3bd8:	bl	254bf8 <fchmod@plt+0x25339c>
    3bdc:	mvnsle	r0, r6, lsl #14
    3be0:			; <UNDEFINED> instruction: 0x46204634
    3be4:	mvnshi	lr, #12386304	; 0xbd0000
    3be8:	stcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3bec:	blcs	2ddc00 <fchmod@plt+0x2dc3a4>
    3bf0:	blcs	133858 <fchmod@plt+0x131ffc>
    3bf4:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    3bf8:	rsbsmi	sp, r4, #243	; 0xf3
    3bfc:	pop	{r5, r9, sl, lr}
    3c00:			; <UNDEFINED> instruction: 0x461483f8
    3c04:	svclt	0x0000e7ed
    3c08:	mvnsmi	lr, #737280	; 0xb4000
    3c0c:	tstlt	r2, #22020096	; 0x1500000
    3c10:	strmi	r4, [r9], r0, lsl #13
    3c14:	strmi	r2, [pc], -r0, lsl #12
    3c18:	ldrtmi	r4, [r9], -sl, lsr #12
    3c1c:			; <UNDEFINED> instruction: 0xf7fd4640
    3c20:	mcrrne	13, 5, lr, r3, cr12
    3c24:	andle	r4, r9, r4, lsl #12
    3c28:	bne	b700b0 <fchmod@plt+0xb6e854>
    3c2c:	bl	254c4c <fchmod@plt+0x2533f0>
    3c30:	mvnsle	r0, r6, lsl #14
    3c34:			; <UNDEFINED> instruction: 0x46204634
    3c38:	mvnshi	lr, #12386304	; 0xbd0000
    3c3c:	ldc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    3c40:	blcs	2ddc54 <fchmod@plt+0x2dc3f8>
    3c44:	blcs	1338ac <fchmod@plt+0x132050>
    3c48:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    3c4c:	rsbsmi	sp, r4, #243	; 0xf3
    3c50:	pop	{r5, r9, sl, lr}
    3c54:			; <UNDEFINED> instruction: 0x461483f8
    3c58:	svclt	0x0000e7ed
    3c5c:			; <UNDEFINED> instruction: 0xf7fdb508
    3c60:	eorcs	lr, r6, #640	; 0x280
    3c64:			; <UNDEFINED> instruction: 0xf04f4603
    3c68:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    3c6c:	svclt	0x0000bd08
    3c70:	cmplt	r8, r0, lsl r5
    3c74:	blx	cbfc7c <fchmod@plt+0xcbe420>
    3c78:			; <UNDEFINED> instruction: 0xf0014604
    3c7c:	blmi	201e80 <fchmod@plt+0x200624>
    3c80:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    3c84:	ldclt	0, cr6, [r0, #-112]	; 0xffffff90
    3c88:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    3c8c:	stc	7, cr15, [sl], #1012	; 0x3f4
    3c90:	mvnle	r2, r0, lsl #16
    3c94:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    3c98:	svclt	0x0000e7ec
    3c9c:	andeq	r5, r1, lr, lsl #7
    3ca0:	ldrdeq	r3, [r0], -lr
    3ca4:	andeq	r2, r0, sl, ror #12
    3ca8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3cac:			; <UNDEFINED> instruction: 0x47706818
    3cb0:	andeq	r5, r1, r6, ror #6
    3cb4:	strmi	r4, [r2], -r3, lsl #22
    3cb8:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
    3cbc:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    3cc0:	blt	ffd3fccc <fchmod@plt+0xffd3e470>
    3cc4:	andeq	r5, r1, r6, asr r3
    3cc8:	andeq	r2, r0, r8, asr #28
    3ccc:	andcs	r4, r0, #12, 16	; 0xc0000
    3cd0:	ldrbtmi	r4, [r8], #-2316	; 0xfffff6f4
    3cd4:			; <UNDEFINED> instruction: 0xf500b410
    3cd8:	ldrbtmi	r2, [r9], #-1151	; 0xfffffb81
    3cdc:			; <UNDEFINED> instruction: 0xf6043804
    3ce0:			; <UNDEFINED> instruction: 0xf85074e8
    3ce4:	teqlt	r3, r4, lsl #30
    3ce8:	andcs	lr, r6, #3194880	; 0x30c000
    3cec:	andne	lr, r8, #3194880	; 0x30c000
    3cf0:	blcs	1dd64 <fchmod@plt+0x1c508>
    3cf4:	adcmi	sp, r0, #248, 2	; 0x3e
    3cf8:			; <UNDEFINED> instruction: 0xf85dd1f3
    3cfc:	ldrbmi	r4, [r0, -r4, lsl #22]!
    3d00:	andeq	r6, r1, lr, ror #8
    3d04:	muleq	r0, sl, r4
    3d08:	tstcs	r0, r7, lsl #22
    3d0c:			; <UNDEFINED> instruction: 0xf503447b
    3d10:	blcc	10c714 <fchmod@plt+0x10aeb8>
    3d14:	rscvc	pc, r8, #2097152	; 0x200000
    3d18:	svcne	0x0004f843
    3d1c:			; <UNDEFINED> instruction: 0xd1fb4293
    3d20:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    3d24:			; <UNDEFINED> instruction: 0x47706019
    3d28:	andeq	r6, r1, r4, lsr r4
    3d2c:	andeq	r6, r1, sl, lsl r4
    3d30:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3d34:			; <UNDEFINED> instruction: 0x47706818
    3d38:	andeq	r6, r1, sl, lsl #8
    3d3c:	mvnsmi	lr, #737280	; 0xb4000
    3d40:	strmi	fp, [lr], -r3, lsl #1
    3d44:			; <UNDEFINED> instruction: 0xf0014607
    3d48:			; <UNDEFINED> instruction: 0xf64ff839
    3d4c:			; <UNDEFINED> instruction: 0xf2c074fb
    3d50:	strmi	r0, [r5], -r3, lsl #8
    3d54:	blx	113fd62 <fchmod@plt+0x113e506>
    3d58:	movweq	pc, #4682	; 0x124a	; <UNPREDICTABLE>
    3d5c:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    3d60:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
    3d64:	andcc	pc, r0, #166912	; 0x28c00
    3d68:	blx	106eba <fchmod@plt+0x10565e>
    3d6c:			; <UNDEFINED> instruction: 0xf8510312
    3d70:	bl	53e04 <fchmod@plt+0x525a8>
    3d74:	ldmdblt	ip, {r0, r1, r7, fp}
    3d78:	stmdavs	r3!, {r0, r4, sp, lr, pc}
    3d7c:			; <UNDEFINED> instruction: 0x461cb173
    3d80:	stmdavc	r2, {r5, r6, fp, sp, lr}
    3d84:	cmple	fp, pc, lsr #20
    3d88:	strtmi	r3, [r9], -r1
    3d8c:	bl	17c1d88 <fchmod@plt+0x17c052c>
    3d90:	mvnsle	r2, r0, lsl #16
    3d94:	andlt	r4, r3, r0, lsr #12
    3d98:	mvnshi	lr, #12386304	; 0xbd0000
    3d9c:			; <UNDEFINED> instruction: 0xf01646a0
    3da0:			; <UNDEFINED> instruction: 0xd12f0902
    3da4:	adcmi	r2, pc, #40	; 0x28
    3da8:	strcs	fp, [r0], -ip, lsr #30
    3dac:	streq	pc, [r1], -r6
    3db0:	blx	ff4bfdb8 <fchmod@plt+0xff4be55c>
    3db4:			; <UNDEFINED> instruction: 0xf8c04604
    3db8:	bllt	11a7de0 <fchmod@plt+0x11a6584>
    3dbc:			; <UNDEFINED> instruction: 0xf7fd4628
    3dc0:	andcc	lr, r2, r2, asr #24
    3dc4:	blx	ff23fdcc <fchmod@plt+0xff23e570>
    3dc8:	strtmi	r2, [r9], -pc, lsr #6
    3dcc:			; <UNDEFINED> instruction: 0xf8004606
    3dd0:			; <UNDEFINED> instruction: 0xf7fd3b01
    3dd4:	rsbvs	lr, r6, r4, ror #23
    3dd8:	movwcs	r4, #2071	; 0x817
    3ddc:	ldrbtmi	r4, [r8], #-2327	; 0xfffff6e9
    3de0:	ldrbtmi	r6, [r9], #-419	; 0xfffffe5d
    3de4:	stmdavs	r2, {r0, r1, r5, sp, lr}
    3de8:	andcc	r6, r1, #268435458	; 0x10000002
    3dec:	movwcc	lr, #14788	; 0x39c4
    3df0:	strtmi	r6, [r0], -r2
    3df4:	rsbvs	r6, r3, #-1073741768	; 0xc0000038
    3df8:			; <UNDEFINED> instruction: 0xf8c86163
    3dfc:	andlt	r4, r3, r0
    3e00:	mvnshi	lr, #12386304	; 0xbd0000
    3e04:	strtmi	r2, [r0], -r0, lsl #8
    3e08:	pop	{r0, r1, ip, sp, pc}
    3e0c:			; <UNDEFINED> instruction: 0xf81583f0
    3e10:	blcs	bd2e1c <fchmod@plt+0xbd15c0>
    3e14:			; <UNDEFINED> instruction: 0xf105bf04
    3e18:	strdvs	r3, [r5], #-95	; 0xffffffa1
    3e1c:	ldrb	sp, [fp, lr, asr #3]
    3e20:	cmpcs	ip, r7, lsl #22
    3e24:	andls	r4, r0, r7, lsl #20
    3e28:	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    3e2c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3e30:	stc2	7, cr15, [r2], #-1020	; 0xfffffc04
    3e34:	ldrdeq	r6, [r1], -lr
    3e38:	andeq	r6, r1, lr, asr r3
    3e3c:	muleq	r0, r2, r3
    3e40:	andeq	r3, r0, r0, asr r3
    3e44:	andeq	r3, r0, r0, lsr r4
    3e48:	andeq	r3, r0, r6, ror r3
    3e4c:	svcmi	0x00f0e92d
    3e50:	mcrrmi	6, 0, r4, ip, cr7
    3e54:	blhi	bf310 <fchmod@plt+0xbdab4>
    3e58:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    3e5c:	addseq	fp, fp, r5, lsl #1
    3e60:			; <UNDEFINED> instruction: 0xf0001c58
    3e64:	stmdavs	r2!, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
    3e68:	svclt	0x00a22a00
    3e6c:	bl	c274 <fchmod@plt+0xaa18>
    3e70:	svcne	0x00030282
    3e74:	blle	d587c <fchmod@plt+0xd4020>
    3e78:	svcne	0x0004f843
    3e7c:			; <UNDEFINED> instruction: 0xd1fb429a
    3e80:	stclmi	3, cr2, [r1, #-0]
    3e84:			; <UNDEFINED> instruction: 0x469a461e
    3e88:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
    3e8c:			; <UNDEFINED> instruction: 0xf5059302
    3e90:	blmi	f8e494 <fchmod@plt+0xf8cc38>
    3e94:			; <UNDEFINED> instruction: 0xf8df3d04
    3e98:			; <UNDEFINED> instruction: 0xf609b0f8
    3e9c:	ldrbtmi	r7, [fp], #-2536	; 0xfffff618
    3ea0:	mcr	4, 0, r4, cr8, cr11, {7}
    3ea4:			; <UNDEFINED> instruction: 0xf8553a10
    3ea8:	bcs	fac0 <fchmod@plt+0xe264>
    3eac:	strcs	sp, [r0], #-90	; 0xffffffa6
    3eb0:	strcc	r6, [r1], #-2066	; 0xfffff7ee
    3eb4:	mvnsle	r2, r0, lsl #20
    3eb8:	tstcs	r1, r3, asr r6
    3ebc:			; <UNDEFINED> instruction: 0x4638465a
    3ec0:	strmi	r9, [lr], #-1024	; 0xfffffc00
    3ec4:	ldc	7, cr15, [sl], {253}	; 0xfd
    3ec8:	bl	20eed4 <fchmod@plt+0x20d678>
    3ecc:	svclt	0x001e0184
    3ed0:	movwcc	r9, #6915	; 0x1b03
    3ed4:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
    3ed8:			; <UNDEFINED> instruction: 0xf10a45a9
    3edc:			; <UNDEFINED> instruction: 0xf1020a01
    3ee0:	andvs	r0, sl, r1, lsl #4
    3ee4:	blmi	af8668 <fchmod@plt+0xaf6e0c>
    3ee8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    3eec:	svclt	0x00c82c00
    3ef0:	orreq	lr, r4, #8, 22	; 0x2000
    3ef4:	sub	sp, r2, r2, lsl #24
    3ef8:	andle	r3, r3, r1, lsl #24
    3efc:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    3f00:	rscsle	r2, r9, r0, lsl #20
    3f04:			; <UNDEFINED> instruction: 0x9090f8df
    3f08:	streq	lr, [r4, #2824]	; 0xb08
    3f0c:	ldrbtmi	r4, [r9], #1714	; 0x6b2
    3f10:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    3f14:	strbmi	r4, [sl], -r3, lsr #12
    3f18:	tstcs	r1, r1, lsl #24
    3f1c:			; <UNDEFINED> instruction: 0x96004638
    3f20:	bl	ffb41f1c <fchmod@plt+0xffb406c0>
    3f24:	mvnsle	r1, r3, ror #24
    3f28:	bmi	715888 <fchmod@plt+0x71402c>
    3f2c:	blls	8c338 <fchmod@plt+0x8aadc>
    3f30:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    3f34:	bl	ff8c1f30 <fchmod@plt+0xff8c06d4>
    3f38:	bmi	66ab4c <fchmod@plt+0x6692f0>
    3f3c:	ldrtmi	r2, [r8], -r1, lsl #2
    3f40:	movwls	r4, #1146	; 0x47a
    3f44:			; <UNDEFINED> instruction: 0xf7fd4633
    3f48:	ldmdbmi	r6, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3f4c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    3f50:			; <UNDEFINED> instruction: 0xf9b6f000
    3f54:	andlt	r4, r5, r0, asr #12
    3f58:	blhi	bf254 <fchmod@plt+0xbd9f8>
    3f5c:	svcmi	0x00f0e8bd
    3f60:	blt	fe941f5c <fchmod@plt+0xfe940700>
    3f64:	tstcs	r1, r2, lsl #24
    3f68:	ldrbmi	r9, [r3], -r0, lsl #4
    3f6c:	bcs	43f7d4 <fchmod@plt+0x43df78>
    3f70:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    3f74:			; <UNDEFINED> instruction: 0xf7fd9402
    3f78:	strbmi	lr, [r1], -r2, asr #23
    3f7c:	blle	ff53de30 <fchmod@plt+0xff53c5d4>
    3f80:	svclt	0x0000e7c0
    3f84:	andeq	r6, r1, r4, ror #5
    3f88:			; <UNDEFINED> instruction: 0x000162b6
    3f8c:	andeq	r3, r0, r6, lsr #6
    3f90:	andeq	r3, r0, r4, lsr #6
    3f94:	andeq	r6, r1, r4, asr r2
    3f98:	andeq	r3, r0, r6, lsr #6
    3f9c:	andeq	r3, r0, lr, lsr #5
    3fa0:			; <UNDEFINED> instruction: 0x000032bc
    3fa4:	ldrdeq	r3, [r0], -r6
    3fa8:	andcs	fp, r8, r8, lsl #10
    3fac:			; <UNDEFINED> instruction: 0xf87ef000
    3fb0:	stmib	r0, {r9, sp}^
    3fb4:	sfmlt	f2, 4, [r8, #-0]
    3fb8:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
    3fbc:	stmdavs	r3, {r0, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
    3fc0:	ldrbtvc	pc, [sl], #1615	; 0x64f	; <UNPREDICTABLE>
    3fc4:	vqdmlal.s<illegal width 8>	q10, d0, d13
    3fc8:	addseq	r0, sl, r3, lsl #8
    3fcc:	bcc	1151b8 <fchmod@plt+0x11395c>
    3fd0:	and	r4, r4, r1, lsl r4
    3fd4:	svccs	0x0004f851
    3fd8:	movwcs	lr, #2496	; 0x9c0
    3fdc:	adcmi	fp, r3, #950272	; 0xe8000
    3fe0:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    3fe4:			; <UNDEFINED> instruction: 0x4628ddf6
    3fe8:			; <UNDEFINED> instruction: 0x4770bc30
    3fec:	ldmdavs	r3, {r1, r3, r5, r9, sl, lr}
    3ff0:	andvs	r4, r3, r5, lsl r6
    3ff4:	ldclt	6, cr4, [r0], #-160	; 0xffffff60
    3ff8:	svclt	0x00004770
    3ffc:	andeq	r6, r1, r4, ror r1
    4000:	blt	1541ffc <fchmod@plt+0x15407a0>
    4004:			; <UNDEFINED> instruction: 0x4604b538
    4008:	strmi	r2, [sp], -r8
    400c:			; <UNDEFINED> instruction: 0xf84ef000
    4010:	stmib	r0, {r0, r1, r5, fp, sp, lr}^
    4014:	eorvs	r3, r0, r0, lsl #10
    4018:	svclt	0x0000bd38
    401c:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    4020:	strtmi	r4, [r5], -r4, lsl #12
    4024:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    4028:	b	10c2024 <fchmod@plt+0x10c07c8>
    402c:			; <UNDEFINED> instruction: 0xf7fd4628
    4030:			; <UNDEFINED> instruction: 0x2c00ea40
    4034:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    4038:	svclt	0x00004770
    403c:			; <UNDEFINED> instruction: 0x4604b510
    4040:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    4044:	b	ff3c2040 <fchmod@plt+0xff3c07e4>
    4048:	stmdbmi	r9, {r3, r6, r8, ip, sp, pc}
    404c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4050:	bl	feac204c <fchmod@plt+0xfeac07f0>
    4054:	pop	{r5, r9, sl, lr}
    4058:			; <UNDEFINED> instruction: 0xf7fd4010
    405c:	stmdbmi	r5, {r0, r1, r3, r7, r9, fp, ip, sp, pc}
    4060:	ldrbtmi	r2, [r9], #-6
    4064:	bl	1dc2060 <fchmod@plt+0x1dc0804>
    4068:	svclt	0x0000e7ef
    406c:	andeq	r3, r0, lr, lsr #4
    4070:	andeq	r3, r0, lr, lsr r2
    4074:	muleq	r0, lr, r2
    4078:	andcs	fp, r5, #8, 10	; 0x2000000
    407c:			; <UNDEFINED> instruction: 0x4c084b07
    4080:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4084:	ldmdbpl	ip, {r3, fp, lr}
    4088:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    408c:	movwcc	r6, #6179	; 0x1823
    4090:			; <UNDEFINED> instruction: 0xf7fd6023
    4094:			; <UNDEFINED> instruction: 0xf7ffea38
    4098:	svclt	0x0000fbd5
    409c:	andeq	r4, r1, r0, asr #27
    40a0:			; <UNDEFINED> instruction: 0x000001b8
    40a4:	andeq	r3, r0, r4, lsr #4
    40a8:	andeq	r2, r0, lr, asr r8
    40ac:			; <UNDEFINED> instruction: 0xf7fdb508
    40b0:	smlatblt	r0, r0, sl, lr
    40b4:			; <UNDEFINED> instruction: 0xf7ffbd08
    40b8:	svclt	0x0000ffdf
    40bc:			; <UNDEFINED> instruction: 0xf7fdb508
    40c0:	smlatblt	r0, r8, r9, lr
    40c4:			; <UNDEFINED> instruction: 0xf7ffbd08
    40c8:	svclt	0x0000ffd7
    40cc:			; <UNDEFINED> instruction: 0xf7fdb508
    40d0:	tstlt	r0, r6, asr #20
    40d4:			; <UNDEFINED> instruction: 0xf7ffbd08
    40d8:	svclt	0x0000ffcf
    40dc:			; <UNDEFINED> instruction: 0xf7fdb508
    40e0:	tstlt	r0, r8, lsl sl
    40e4:			; <UNDEFINED> instruction: 0xf7ffbd08
    40e8:	svclt	0x0000ffc7
    40ec:			; <UNDEFINED> instruction: 0xf7fdb508
    40f0:	strdlt	lr, [r0, -r2]
    40f4:			; <UNDEFINED> instruction: 0xf7ffbd08
    40f8:	svclt	0x0000ffbf
    40fc:			; <UNDEFINED> instruction: 0x460a4613
    4100:	tstcs	r1, r0, lsl r5
    4104:	b	ff0c2100 <fchmod@plt+0xff0c08a4>
    4108:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    410c:	blle	e114 <fchmod@plt+0xc8b8>
    4110:	blmi	233558 <fchmod@plt+0x231cfc>
    4114:	stmdbmi	r8, {r0, r2, r9, sp}
    4118:	stmiapl	r4!, {r3, fp, lr}^
    411c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4120:	movwcc	r6, #6179	; 0x1823
    4124:			; <UNDEFINED> instruction: 0xf7fd6023
    4128:			; <UNDEFINED> instruction: 0xf7ffe9ee
    412c:	svclt	0x0000fb8b
    4130:	andeq	r4, r1, r6, lsr sp
    4134:			; <UNDEFINED> instruction: 0x000001b8
    4138:	muleq	r0, r0, r1
    413c:	andeq	r2, r0, sl, asr #15
    4140:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    4144:	addlt	fp, r2, r0, lsl #10
    4148:	bge	d6d88 <fchmod@plt+0xd552c>
    414c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    4150:	blne	1422a0 <fchmod@plt+0x140a44>
    4154:	movwls	r6, #6171	; 0x181b
    4158:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    415c:			; <UNDEFINED> instruction: 0xf7ff9200
    4160:	bmi	28409c <fchmod@plt+0x282840>
    4164:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4168:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    416c:	subsmi	r9, sl, r1, lsl #22
    4170:	andlt	sp, r2, r4, lsl #2
    4174:	bl	1422f0 <fchmod@plt+0x140a94>
    4178:	ldrbmi	fp, [r0, -r3]!
    417c:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4180:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    4184:	andeq	r0, r0, r8, lsl #3
    4188:	ldrdeq	r4, [r1], -sl
    418c:			; <UNDEFINED> instruction: 0x4604b538
    4190:	stmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4194:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
    4198:	blle	e1a0 <fchmod@plt+0xc944>
    419c:	blmi	233684 <fchmod@plt+0x231e28>
    41a0:	stmdbmi	r8, {r0, r2, r9, sp}
    41a4:	stmiapl	sp!, {r3, fp, lr}^
    41a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    41ac:	movwcc	r6, #6187	; 0x182b
    41b0:			; <UNDEFINED> instruction: 0xf7fd602b
    41b4:	strtmi	lr, [r1], -r8, lsr #19
    41b8:	blx	11421be <fchmod@plt+0x1140962>
    41bc:	andeq	r4, r1, sl, lsr #25
    41c0:			; <UNDEFINED> instruction: 0x000001b8
    41c4:	andeq	r3, r0, r0, lsr #2
    41c8:	andeq	r2, r0, lr, lsr r7
    41cc:			; <UNDEFINED> instruction: 0x460cb570
    41d0:	addlt	r4, r4, r2, lsr #18
    41d4:	strmi	r4, [r6], -r2, lsr #20
    41d8:	blmi	8953c4 <fchmod@plt+0x893b68>
    41dc:	stmpl	sl, {r1, r5, r8, sl, fp, lr}
    41e0:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    41e4:	andls	r6, r3, #1179648	; 0x120000
    41e8:	andeq	pc, r0, #79	; 0x4f
    41ec:	muleq	r7, r3, r8
    41f0:	stm	r3, {r0, r1, r3, r5, r6, r9, sl, lr}
    41f4:	ldrtmi	r0, [r0], -r7
    41f8:			; <UNDEFINED> instruction: 0xf7fd4621
    41fc:	adcmi	lr, r0, #2785280	; 0x2a8000
    4200:	blmi	6b8284 <fchmod@plt+0x6b6a28>
    4204:	stmiapl	sl!, {r1, sl, fp, sp}^
    4208:			; <UNDEFINED> instruction: 0xf1036813
    420c:	andsvs	r0, r3, r1, lsl #6
    4210:	andeq	pc, r5, #79	; 0x4f
    4214:	ldmdbmi	r6, {r2, r3, sl, fp, ip, lr, pc}
    4218:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    421c:			; <UNDEFINED> instruction: 0xf7fd4478
    4220:	blge	13e7f0 <fchmod@plt+0x13cf94>
    4224:	streq	lr, [r4], #2819	; 0xb03
    4228:	ldcne	8, cr15, [r0], {84}	; 0x54
    422c:	blx	2c2232 <fchmod@plt+0x2c09d6>
    4230:	ldmdami	r2, {r0, r4, r8, fp, lr}
    4234:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4238:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    423c:			; <UNDEFINED> instruction: 0xf7ff4621
    4240:	bmi	402e4c <fchmod@plt+0x4015f0>
    4244:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    4248:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    424c:	subsmi	r9, sl, r3, lsl #22
    4250:	andlt	sp, r4, r1, lsl #2
    4254:			; <UNDEFINED> instruction: 0xf7fdbd70
    4258:	svclt	0x0000e962
    425c:	andeq	r4, r1, r8, ror #24
    4260:	andeq	r0, r0, r8, lsl #3
    4264:	andeq	r4, r1, r4, lsr lr
    4268:	andeq	r4, r1, lr, asr ip
    426c:			; <UNDEFINED> instruction: 0x000001b8
    4270:	andeq	r3, r0, r6, asr #1
    4274:	andeq	r2, r0, ip, asr #13
    4278:	muleq	r0, r4, r0
    427c:			; <UNDEFINED> instruction: 0x000026b2
    4280:	strdeq	r4, [r1], -sl
    4284:			; <UNDEFINED> instruction: 0xf7fdb510
    4288:	blmi	27ebc8 <fchmod@plt+0x27d36c>
    428c:	stmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    4290:	stcmi	13, cr11, [r8], {16}
    4294:	stmdbmi	r8, {r0, r2, r9, sp}
    4298:	ldmdbpl	ip, {r3, fp, lr}
    429c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    42a0:	movwcc	r6, #6179	; 0x1823
    42a4:			; <UNDEFINED> instruction: 0xf7fd6023
    42a8:			; <UNDEFINED> instruction: 0xf7ffe92e
    42ac:	svclt	0x0000facb
    42b0:			; <UNDEFINED> instruction: 0x00014bb4
    42b4:			; <UNDEFINED> instruction: 0x000001b8
    42b8:	andeq	r3, r0, ip, asr r0
    42bc:	andeq	r2, r0, sl, asr #12
    42c0:			; <UNDEFINED> instruction: 0x4604b538
    42c4:			; <UNDEFINED> instruction: 0xf7fd460d
    42c8:	strtmi	lr, [r0], -r0, ror #17
    42cc:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42d0:			; <UNDEFINED> instruction: 0xf7fdb120
    42d4:	stmdavs	r3, {r4, r6, r7, r8, fp, sp, lr, pc}
    42d8:	tstle	r0, r0, lsr #22
    42dc:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    42e0:	stmdami	r5, {r0, r2, r9, sp}
    42e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    42e8:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42ec:			; <UNDEFINED> instruction: 0xf7ff4629
    42f0:	svclt	0x0000faa9
    42f4:	andeq	r3, r0, ip, lsr #32
    42f8:	andeq	r2, r0, r2, lsl #12
    42fc:			; <UNDEFINED> instruction: 0x460db538
    4300:	strmi	r2, [r4], -r1, lsl #2
    4304:	b	842300 <fchmod@plt+0x840aa4>
    4308:	andle	r1, r8, r3, asr #24
    430c:	andeq	pc, r1, #64	; 0x40
    4310:	strtmi	r2, [r0], -r2, lsl #2
    4314:	b	642310 <fchmod@plt+0x640ab4>
    4318:	andle	r3, sl, r1
    431c:	stmdbmi	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    4320:	stmdami	sl, {r0, r2, r9, sp}
    4324:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4328:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    432c:			; <UNDEFINED> instruction: 0xf7ff4629
    4330:	stmdbmi	r7, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
    4334:	stmdami	r7, {r0, r2, r9, sp}
    4338:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    433c:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4340:			; <UNDEFINED> instruction: 0xf7ff4629
    4344:	svclt	0x0000fa7f
    4348:	andeq	r3, r0, r4
    434c:	andeq	r2, r0, r2, asr #11
    4350:	andeq	r3, r0, r0, lsr #32
    4354:	andeq	r2, r0, lr, lsr #11
    4358:			; <UNDEFINED> instruction: 0x4604b570
    435c:	addlt	r4, r2, pc, lsl sp
    4360:	ldrbtmi	r4, [sp], #-2079	; 0xfffff7e1
    4364:	stmdavc	sl!, {r3, r4, r5, r6, sl, lr}
    4368:	ldcmi	3, cr11, [lr, #-72]	; 0xffffffb8
    436c:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4370:	bne	ff450b88 <fchmod@plt+0xff44f32c>
    4374:	blle	a94e00 <fchmod@plt+0xa935a4>
    4378:	strtmi	r4, [r3], #-2331	; 0xfffff6e5
    437c:	stmiavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
    4380:	svclt	0x00024283
    4384:	mlami	ip, r1, r8, pc	; <UNPREDICTABLE>
    4388:	streq	pc, [r2], #-68	; 0xffffffbc
    438c:	eormi	pc, ip, r1, lsl #17
    4390:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    4394:	strtmi	r6, [r3], #-2508	; 0xfffff634
    4398:	movweq	lr, #18979	; 0x4a23
    439c:	svclt	0x00964293
    43a0:	tstvs	sl, fp, lsl #2
    43a4:	blmi	495c14 <fchmod@plt+0x4943b8>
    43a8:	sbcsvs	r4, sl, fp, ror r4
    43ac:	ldcllt	0, cr11, [r0, #-8]!
    43b0:			; <UNDEFINED> instruction: 0x46114e10
    43b4:	stmibpl	r6, {r4, r8, r9, fp, lr}
    43b8:	stcne	8, cr5, [r8, #-780]!	; 0xfffffcf4
    43bc:			; <UNDEFINED> instruction: 0xf7fd9600
    43c0:	andcs	lr, r1, #12189696	; 0xba0000
    43c4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    43c8:	rsbvs	r7, fp, sl, lsr #32
    43cc:	stcne	7, cr14, [r8, #-820]!	; 0xfffffccc
    43d0:			; <UNDEFINED> instruction: 0xf7fd4621
    43d4:	ldmib	r5, {r1, r4, r7, fp, sp, lr, pc}^
    43d8:	strb	r3, [sp, r4, lsl #4]
    43dc:	andseq	r5, r1, sl, asr #27
    43e0:	ldrdeq	r4, [r1], -ip
    43e4:	andseq	r5, r1, r0, asr #27
    43e8:			; <UNDEFINED> instruction: 0x00115db0
    43ec:	mulseq	r1, sl, sp
    43f0:	andseq	r5, r1, r4, lsl #27
    43f4:	andeq	r0, r0, r4, lsl #3
    43f8:	muleq	r0, ip, r1
    43fc:			; <UNDEFINED> instruction: 0x4605b570
    4400:	addlt	r4, r2, r7, lsr #24
    4404:	ldrbtmi	r4, [ip], #-2087	; 0xfffff7d9
    4408:	stmdavc	r2!, {r3, r4, r5, r6, sl, lr}
    440c:	eorsle	r2, r3, r0, lsl #20
    4410:	cfmadda32mi	mvax1, mvax4, mvfx5, mvfx8
    4414:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4418:	cfstrdne	mvd4, [r1], {126}	; 0x7e
    441c:	ldmib	r6, {r2, r9, sl, lr}^
    4420:	stmdane	r3, {r2, r9}^
    4424:	teqle	r6, #-1610612727	; 0xa0000009
    4428:	strtmi	r4, [r2], -r9, lsr #12
    442c:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4430:	andcs	r4, r0, lr, lsl sl
    4434:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4438:	movwcc	r1, #6411	; 0x190b
    443c:	strpl	r6, [r8, #-275]	; 0xfffffeed
    4440:	movweq	lr, #14802	; 0x39d2
    4444:	svclt	0x00024283
    4448:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    444c:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    4450:	eorne	pc, ip, r2, lsl #17
    4454:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    4458:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    445c:	b	8d54f0 <fchmod@plt+0x8d3c94>
    4460:	tstvs	r3, r4, lsl #6
    4464:	svclt	0x0088428b
    4468:	bmi	49c8b4 <fchmod@plt+0x49b058>
    446c:	strmi	fp, [fp], -r8, lsl #31
    4470:	sbcsvs	r4, r3, sl, ror r4
    4474:	ldcllt	0, cr11, [r0, #-8]!
    4478:	ldrmi	r4, [r1], -pc, lsl #28
    447c:	stmibpl	r6, {r0, r1, r2, r3, r8, r9, fp, lr}
    4480:	stcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    4484:			; <UNDEFINED> instruction: 0xf7fd9600
    4488:	andcs	lr, r1, #5636096	; 0x560000
    448c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    4490:	rsbvs	r7, r3, r2, lsr #32
    4494:	ldcne	7, cr14, [r0, #-752]!	; 0xfffffd10
    4498:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    449c:			; <UNDEFINED> instruction: 0xe7c36930
    44a0:	andseq	r5, r1, r6, lsr #26
    44a4:	andeq	r4, r1, r8, lsr sl
    44a8:	andseq	r5, r1, r4, lsl sp
    44ac:			; <UNDEFINED> instruction: 0x00115cf8
    44b0:			; <UNDEFINED> instruction: 0x00115cd6
    44b4:			; <UNDEFINED> instruction: 0x00115cbc
    44b8:	andeq	r0, r0, r4, lsl #3
    44bc:	muleq	r0, ip, r1
    44c0:			; <UNDEFINED> instruction: 0x4605b5f0
    44c4:	addlt	r4, r3, r5, lsr #28
    44c8:	strmi	r4, [ip], -r5, lsr #16
    44cc:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    44d0:	cmnlt	sl, #3276800	; 0x320000
    44d4:	stclne	14, cr4, [r1], #-140	; 0xffffff74
    44d8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    44dc:	stmdane	r3, {r2, r9}^
    44e0:	teqle	r6, #-1610612727	; 0xa0000009
    44e4:	strtmi	r4, [r2], -r9, lsr #12
    44e8:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    44ec:	andcs	r4, r0, lr, lsl sl
    44f0:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    44f4:	movwcc	r1, #6411	; 0x190b
    44f8:	strpl	r6, [r8, #-275]	; 0xfffffeed
    44fc:	movweq	lr, #14802	; 0x39d2
    4500:	svclt	0x00024283
    4504:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    4508:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    450c:	eorne	pc, ip, r2, lsl #17
    4510:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    4514:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    4518:	b	8d55ac <fchmod@plt+0x8d3d50>
    451c:	tstvs	r3, r4, lsl #6
    4520:	svclt	0x0088428b
    4524:	bmi	49c970 <fchmod@plt+0x49b114>
    4528:	strmi	fp, [fp], -r8, lsl #31
    452c:	sbcsvs	r4, r3, sl, ror r4
    4530:	ldcllt	0, cr11, [r0, #12]!
    4534:	ldrmi	r4, [r1], -pc, lsl #30
    4538:	stmibpl	r7, {r0, r1, r2, r3, r8, r9, fp, lr}^
    453c:	ldcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    4540:			; <UNDEFINED> instruction: 0xf7fc9700
    4544:	andcs	lr, r1, #248, 30	; 0x3e0
    4548:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    454c:	rsbsvs	r7, r3, r2, lsr r0
    4550:	ldcne	7, cr14, [r0, #-768]!	; 0xfffffd00
    4554:	svc	0x00d0f7fc
    4558:			; <UNDEFINED> instruction: 0xe7c36930
    455c:	andseq	r5, r1, r0, ror #24
    4560:	andeq	r4, r1, r2, ror r9
    4564:	andseq	r5, r1, r4, asr ip
    4568:	andseq	r5, r1, ip, lsr ip
    456c:	andseq	r5, r1, sl, lsl ip
    4570:	andseq	r5, r1, r0, lsl #24
    4574:	andeq	r0, r0, r4, lsl #3
    4578:	muleq	r0, ip, r1
    457c:	cfstr32mi	mvfx11, [r6], {16}
    4580:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    4584:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    4588:	tstcs	r0, r0, lsr #26
    458c:	svc	0x00ccf7fc
    4590:	eorvc	r2, r3, r0, lsl #6
    4594:	svclt	0x0000bd10
    4598:	andseq	r5, r1, ip, lsr #23
    459c:	strmi	fp, [sp], -ip, lsl #8
    45a0:	addlt	fp, r5, r0, lsl #10
    45a4:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    45a8:	ldmdbmi	r0, {r1, r2, r8, r9, fp, sp, pc}
    45ac:	ldrbtmi	r4, [ip], #1540	; 0x604
    45b0:	blcs	142704 <fchmod@plt+0x140ea8>
    45b4:			; <UNDEFINED> instruction: 0xf85ca801
    45b8:	stmdavs	r9, {r0, ip}
    45bc:			; <UNDEFINED> instruction: 0xf04f9103
    45c0:	ldrmi	r0, [r1], -r0, lsl #2
    45c4:	movwls	r4, #9754	; 0x261a
    45c8:	movwls	r2, #4864	; 0x1300
    45cc:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    45d0:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    45d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    45d8:			; <UNDEFINED> instruction: 0xf7fc4478
    45dc:	blls	80434 <fchmod@plt+0x7ebd8>
    45e0:	strtmi	r4, [r1], -sl, lsr #12
    45e4:			; <UNDEFINED> instruction: 0xf910f7ff
    45e8:	muleq	r1, r2, r8
    45ec:	andeq	r0, r0, r8, lsl #3
    45f0:	andeq	r2, r0, lr, lsr #27
    45f4:	andeq	r2, r0, r0, lsl r3
    45f8:			; <UNDEFINED> instruction: 0x4604b510
    45fc:	stmdacs	lr!, {r6, r7, sl, fp, ip, sp, lr}
    4600:	ldrcc	sp, [r3], #-16
    4604:	teqcs	r8, r0, ror #2
    4608:			; <UNDEFINED> instruction: 0xf880f001
    460c:	stmdavc	r3!, {r5, r8, fp, ip, sp, pc}
    4610:	svclt	0x00182b5f
    4614:	tstle	r5, sp, lsr #22
    4618:	svceq	0x0001f814
    461c:	mvnsle	r2, r0, lsl #16
    4620:	ldclt	0, cr2, [r0, #-4]
    4624:	ldclt	0, cr2, [r0, #-0]
    4628:	svcmi	0x00f0e92d
    462c:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    4630:	bmi	fe227240 <fchmod@plt+0xfe2259e4>
    4634:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
    4638:	vqdmlal.s32	q2, d29, d8
    463c:	mcr	13, 0, r4, cr8, cr4, {0}
    4640:	ldmpl	r3, {r4, r9, fp}^
    4644:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    4648:	strcc	pc, [ip], #-2253	; 0xfffff733
    464c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4650:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4654:			; <UNDEFINED> instruction: 0xf0002800
    4658:	movwcs	r8, #187	; 0xbb
    465c:	strmi	sl, [r0], r3, lsl #26
    4660:	movwls	r4, #5785	; 0x1699
    4664:	vst1.16	{d20-d22}, [pc], r2
    4668:	strtmi	r6, [r8], -r0, lsl #3
    466c:	svc	0x0026f7fc
    4670:			; <UNDEFINED> instruction: 0xf0002800
    4674:	blls	64884 <fchmod@plt+0x63028>
    4678:	movwcc	r4, #5672	; 0x1628
    467c:			; <UNDEFINED> instruction: 0xf7fc9301
    4680:	strmi	lr, [r4], -r2, ror #31
    4684:	cmplt	ip, lr, lsr #16
    4688:	stceq	8, cr15, [r1, #-88]	; 0xffffffa8
    468c:			; <UNDEFINED> instruction: 0xf0012104
    4690:	mcrne	8, 3, pc, cr3, cr13, {1}	; <UNPREDICTABLE>
    4694:			; <UNDEFINED> instruction: 0x461cb110
    4698:	mvnsle	r2, r0, lsl #24
    469c:	andls	pc, r4, r5, lsl #16
    46a0:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    46a4:	stmdacs	r3!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    46a8:	qadd16mi	fp, ip, r8
    46ac:	ldrd	sp, [r1], -sl
    46b0:	svceq	0x0001f814
    46b4:			; <UNDEFINED> instruction: 0xf0012138
    46b8:	stmdacs	r0, {r0, r3, r5, fp, ip, sp, lr, pc}
    46bc:	stmdavc	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    46c0:	rscsle	r2, r5, sp, lsr #28
    46c4:	stmdavc	r3!, {r1, r2, r4, r5, r7, r8, ip, sp, pc}^
    46c8:	blcs	f60750 <fchmod@plt+0xf5eef4>
    46cc:	stclne	15, cr11, [r6], #-72	; 0xffffffb8
    46d0:	stmiavc	r3!, {r1, r2, r5, r7, sl, fp, ip}
    46d4:			; <UNDEFINED> instruction: 0xf816e001
    46d8:	ldrmi	r3, [r8], -r1, lsl #30
    46dc:			; <UNDEFINED> instruction: 0xf0012104
    46e0:	stmdacs	r0, {r0, r2, r4, fp, ip, sp, lr, pc}
    46e4:			; <UNDEFINED> instruction: 0x4630d1f7
    46e8:	cdp2	0, 6, cr15, cr6, cr0, {0}
    46ec:	stmdacs	r0, {r1, r2, r9, sl, lr}
    46f0:	adchi	pc, r8, r0
    46f4:	and	r4, r9, r4, asr r6
    46f8:	ldrtmi	r4, [r8], -r9, lsr #12
    46fc:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4700:	subsle	r2, r3, r0, lsl #16
    4704:	bcs	9e994 <fchmod@plt+0x9d138>
    4708:	strtcc	sp, [r4], #-20	; 0xffffffec
    470c:	svccs	0x00006827
    4710:	stmdbvc	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    4714:	mvnsle	r2, r0, lsl #22
    4718:	andcs	r4, r5, #1327104	; 0x144000
    471c:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    4720:			; <UNDEFINED> instruction: 0xf7fc4478
    4724:	stmdbls	r1, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4728:	strmi	r4, [r2], -fp, lsr #12
    472c:	beq	43ff94 <fchmod@plt+0x43e738>
    4730:			; <UNDEFINED> instruction: 0xff34f7ff
    4734:			; <UNDEFINED> instruction: 0xf7fc4638
    4738:	stcpl	15, cr14, [r9], #-536	; 0xfffffde8
    473c:	pushcs	{r0, r1, r7, r9, sl, lr}
    4740:	cdpcs	15, 0, cr11, cr0, cr8, {0}
    4744:	strmi	sp, [r2], -r1, ror #3
    4748:			; <UNDEFINED> instruction: 0x46284639
    474c:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4750:	bicsle	r2, sl, r0, lsl #16
    4754:			; <UNDEFINED> instruction: 0xf10b6963
    4758:	stmiane	lr!, {r0, r9}
    475c:	ldrtmi	fp, [r0], -r3, ror #22
    4760:			; <UNDEFINED> instruction: 0xf7ff6924
    4764:			; <UNDEFINED> instruction: 0x4642fcbb
    4768:	orrvs	pc, r0, pc, asr #8
    476c:	strtmi	r6, [r8], -r0, lsr #32
    4770:	mcr	7, 5, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4774:			; <UNDEFINED> instruction: 0xf47f2800
    4778:			; <UNDEFINED> instruction: 0x4640af7e
    477c:	mcr	7, 5, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4780:	cmple	r9, r0, lsl #16
    4784:			; <UNDEFINED> instruction: 0xf7fc4640
    4788:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    478c:	bmi	db8cd0 <fchmod@plt+0xdb7474>
    4790:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    4794:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4798:	strcc	pc, [ip], #-2269	; 0xfffff723
    479c:	cmple	r7, sl, asr r0
    47a0:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    47a4:	blhi	bfaa0 <fchmod@plt+0xbe244>
    47a8:	svchi	0x00f0e8bd
    47ac:	teqlt	fp, r3, lsr #17
    47b0:	stmdbvs	r3!, {r1, r2, r5, r6, r8, r9, ip, sp, pc}^
    47b4:	sbcsle	r2, r2, r0, lsl #22
    47b8:			; <UNDEFINED> instruction: 0x46204631
    47bc:			; <UNDEFINED> instruction: 0xe7514798
    47c0:	stmdbvs	r3!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    47c4:	mvnsle	r2, r0, lsl #22
    47c8:	stmiavs	r3!, {r1, r5, r7, r8, fp, sp, lr}^
    47cc:	smlald	r6, r9, sl, r0
    47d0:	svc	0x0050f7fc
    47d4:	strmi	r6, [r4], -r3, lsl #16
    47d8:	sbcsle	r2, r8, r2, lsl #22
    47dc:	andcs	r4, r5, #573440	; 0x8c000
    47e0:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    47e4:			; <UNDEFINED> instruction: 0xf7fc4478
    47e8:	strmi	lr, [r5], -lr, lsl #29
    47ec:			; <UNDEFINED> instruction: 0xf7fc6820
    47f0:	cdp	15, 1, cr14, cr8, cr12, {0}
    47f4:			; <UNDEFINED> instruction: 0x46021a10
    47f8:			; <UNDEFINED> instruction: 0xf0004628
    47fc:	strb	pc, [r6, r3, asr #24]	; <UNPREDICTABLE>
    4800:	andcs	r4, r5, #28, 18	; 0x70000
    4804:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    4808:			; <UNDEFINED> instruction: 0xe78a4478
    480c:	andcs	r4, r5, #442368	; 0x6c000
    4810:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    4814:			; <UNDEFINED> instruction: 0xe7844478
    4818:	andcs	r4, r5, #425984	; 0x68000
    481c:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    4820:			; <UNDEFINED> instruction: 0xf7fc4478
    4824:	mrc	14, 0, lr, cr8, cr0, {3}
    4828:			; <UNDEFINED> instruction: 0xf7ff1a10
    482c:	ldmdbmi	r7, {r0, r1, r3, fp, ip, sp, lr, pc}
    4830:	ldmdami	r7, {r0, r2, r9, sp}
    4834:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4838:	mcr	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    483c:	bne	4400a4 <fchmod@plt+0x43e848>
    4840:			; <UNDEFINED> instruction: 0xf800f7ff
    4844:	andcs	r4, r5, #311296	; 0x4c000
    4848:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    484c:			; <UNDEFINED> instruction: 0xe7684478
    4850:	mcr	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4854:	andeq	r4, r1, sl, lsl #16
    4858:	andeq	r0, r0, r8, lsl #3
    485c:	andeq	r1, r0, ip, asr r7
    4860:	andeq	r2, r0, r6, ror #26
    4864:	andeq	r2, r0, r8, asr #3
    4868:	andeq	r4, r1, lr, lsr #13
    486c:	andeq	r2, r0, r2, asr #23
    4870:	andeq	r2, r0, r4, lsl #2
    4874:	andeq	r2, r0, sl, lsl #24
    4878:	andeq	r2, r0, r0, ror #1
    487c:	andeq	r2, r0, sl, ror #23
    4880:	ldrdeq	r2, [r0], -r4
    4884:	andeq	r2, r0, lr, lsl #24
    4888:	andeq	r2, r0, r8, asr #1
    488c:	andeq	r2, r0, r4, lsr #24
    4890:	strheq	r2, [r0], -r2	; <UNPREDICTABLE>
    4894:	muleq	r0, r6, fp
    4898:	muleq	r0, ip, r0
    489c:	cfldrsmi	mvf11, [r1], {15}
    48a0:	addlt	fp, r5, r0, lsl #10
    48a4:	blmi	42f0c4 <fchmod@plt+0x42d868>
    48a8:	stmdage	r1, {r2, r3, r4, r5, r6, sl, lr}
    48ac:	blne	1429fc <fchmod@plt+0x1411a0>
    48b0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    48b4:			; <UNDEFINED> instruction: 0xf04f9303
    48b8:	movwcs	r0, #768	; 0x300
    48bc:	andcc	lr, r1, #3358720	; 0x334000
    48c0:	ldc2	7, cr15, [ip], {255}	; 0xff
    48c4:	andcs	r4, r5, #9216	; 0x2400
    48c8:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    48cc:	ldrbtmi	r9, [r8], #-3073	; 0xfffff3ff
    48d0:			; <UNDEFINED> instruction: 0xf7fc6819
    48d4:			; <UNDEFINED> instruction: 0x4621ee18
    48d8:	stmdami	r6, {r1, r9, sl, lr}
    48dc:			; <UNDEFINED> instruction: 0xf7fe4478
    48e0:	svclt	0x0000ff93
    48e4:	muleq	r1, r8, r5
    48e8:	andeq	r0, r0, r8, lsl #3
    48ec:	mulseq	r1, r2, r8
    48f0:	andeq	r2, r0, sl, lsl r0
    48f4:			; <UNDEFINED> instruction: 0x00002bbc
    48f8:	ldrbmi	lr, [r0, sp, lsr #18]!
    48fc:	cdpmi	6, 4, cr4, cr1, cr2, {0}
    4900:	blmi	1056138 <fchmod@plt+0x10548dc>
    4904:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    4908:	stmdami	r1, {r6, r8, fp, lr}^
    490c:	ldmpl	r3!, {r1, r7, ip, sp, pc}^
    4910:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4914:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, sl, fp, lr}
    4918:			; <UNDEFINED> instruction: 0xf04f9301
    491c:			; <UNDEFINED> instruction: 0xf0000300
    4920:			; <UNDEFINED> instruction: 0xf8dffcc5
    4924:	ldrbtmi	ip, [lr], #-244	; 0xffffff0c
    4928:			; <UNDEFINED> instruction: 0x46694a3c
    492c:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    4930:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    4934:			; <UNDEFINED> instruction: 0xf7fc4607
    4938:			; <UNDEFINED> instruction: 0xf1b0ef52
    493c:	blle	1306d44 <fchmod@plt+0x13054e8>
    4940:			; <UNDEFINED> instruction: 0xf8dfd01a
    4944:			; <UNDEFINED> instruction: 0x2600a0dc
    4948:	blls	15d38 <fchmod@plt+0x144dc>
    494c:			; <UNDEFINED> instruction: 0x46504639
    4950:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    4954:			; <UNDEFINED> instruction: 0xf0003213
    4958:	strtmi	pc, [r1], -r9, lsr #25
    495c:			; <UNDEFINED> instruction: 0xf7ff4680
    4960:	blls	442f4 <fchmod@plt+0x42a98>
    4964:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    4968:			; <UNDEFINED> instruction: 0xf7fc3601
    496c:	strbmi	lr, [r0], -r2, lsr #27
    4970:	ldc	7, cr15, [lr, #1008]	; 0x3f0
    4974:	strhle	r4, [r8, #81]!	; 0x51
    4978:			; <UNDEFINED> instruction: 0xf7fc4638
    497c:	stmdals	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    4980:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    4984:	strtmi	r4, [sl], -r7, lsr #18
    4988:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    498c:			; <UNDEFINED> instruction: 0xf0004478
    4990:	strtmi	pc, [r1], -sp, lsl #25
    4994:			; <UNDEFINED> instruction: 0xf7ff4606
    4998:	ldrtmi	pc, [r0], -r7, asr #28	; <UNPREDICTABLE>
    499c:	stc	7, cr15, [r8, #1008]	; 0x3f0
    49a0:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    49a4:	mrc	7, 0, APSR_nzcv, cr14, cr12, {7}
    49a8:	cmplt	r8, r1, lsl #12
    49ac:	strtmi	r4, [sl], -r0, lsr #16
    49b0:			; <UNDEFINED> instruction: 0xf0004478
    49b4:			; <UNDEFINED> instruction: 0x4621fc7b
    49b8:			; <UNDEFINED> instruction: 0xf7ff4604
    49bc:			; <UNDEFINED> instruction: 0x4620fe35
    49c0:	ldcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    49c4:	blmi	417238 <fchmod@plt+0x4159dc>
    49c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    49cc:	blls	5ea3c <fchmod@plt+0x5d1e0>
    49d0:	qaddle	r4, sl, fp
    49d4:	pop	{r1, ip, sp, pc}
    49d8:			; <UNDEFINED> instruction: 0xf7fc87f0
    49dc:	stmdavs	r3, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    49e0:	tstle	r5, r2, lsl #22
    49e4:			; <UNDEFINED> instruction: 0xf7fc4638
    49e8:	strb	lr, [fp, r4, ror #26]
    49ec:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    49f0:	andcs	r4, r5, #278528	; 0x44000
    49f4:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    49f8:			; <UNDEFINED> instruction: 0xf7fc4478
    49fc:	ldrtmi	lr, [r9], -r4, lsl #27
    4a00:			; <UNDEFINED> instruction: 0xff20f7fe
    4a04:	andeq	r4, r1, sl, lsr r5
    4a08:	andeq	r0, r0, r8, lsl #3
    4a0c:	muleq	r0, r0, fp
    4a10:	muleq	r0, sl, fp
    4a14:	andeq	r4, r1, sl, lsl r5
    4a18:	andeq	r0, r0, r0, lsl #3
    4a1c:			; <UNDEFINED> instruction: 0xfffffcc7
    4a20:			; <UNDEFINED> instruction: 0x000021bc
    4a24:	andeq	r2, r0, r6, lsl fp
    4a28:	andeq	r2, r0, r8, asr fp
    4a2c:	andeq	r2, r0, lr, asr #22
    4a30:	andeq	r2, r0, r8, asr #22
    4a34:	andeq	r4, r1, r8, ror r4
    4a38:	andeq	r2, r0, r2, asr #21
    4a3c:	strdeq	r1, [r0], -r0
    4a40:	svcmi	0x00f0e92d
    4a44:	ldclmi	0, cr11, [r8], #-524	; 0xfffffdf4
    4a48:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
    4a4c:	ldcne	0, cr6, [ip, #-136]	; 0xffffff78
    4a50:	andvs	r6, r4, fp, asr r8
    4a54:	subsle	r2, r3, r0, lsl #22
    4a58:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    4a5c:	bmi	1d16280 <fchmod@plt+0x1d14a24>
    4a60:	ldrbtmi	r4, [r8], #1550	; 0x60e
    4a64:	andls	r4, r1, #2046820352	; 0x7a000000
    4a68:	bcs	b62ad8 <fchmod@plt+0xb6127c>
    4a6c:	ldmdavc	sl, {r3, r6, r8, ip, lr, pc}^
    4a70:	suble	r2, r5, r0, lsl #20
    4a74:	bleq	140e8c <fchmod@plt+0x13f630>
    4a78:	andlt	pc, r0, r7, asr #17
    4a7c:	bcs	b62aec <fchmod@plt+0xb61290>
    4a80:	ldmdavc	sl, {r0, r2, r8, ip, lr, pc}^
    4a84:	tstle	r2, sp, lsr #20
    4a88:	bcs	22cf8 <fchmod@plt+0x2149c>
    4a8c:	ldmdavc	sp, {r3, r4, r5, ip, lr, pc}^
    4a90:	subsle	r2, r4, sp, lsr #26
    4a94:	stccs	6, cr4, [r0, #-368]	; 0xfffffe90
    4a98:			; <UNDEFINED> instruction: 0xf103d02f
    4a9c:	ldrtmi	r0, [r4], -r1, lsl #20
    4aa0:	adcmi	lr, fp, #2
    4aa4:	strtcc	sp, [r4], #-17	; 0xffffffef
    4aa8:	stmdbvc	r3!, {r1, r5, fp, sp, lr}
    4aac:	mvnsle	r2, r0, lsl #20
    4ab0:	mvnsle	r2, r0, lsl #22
    4ab4:	andcs	r4, r5, #1556480	; 0x17c000
    4ab8:	ldrbtmi	r4, [r9], #-2143	; 0xfffff7a1
    4abc:			; <UNDEFINED> instruction: 0xf7fc4478
    4ac0:			; <UNDEFINED> instruction: 0xf89aed22
    4ac4:			; <UNDEFINED> instruction: 0xf7ff1000
    4ac8:	stmiavs	r1!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4acc:	streq	pc, [r1, #-266]	; 0xfffffef6
    4ad0:	mulcc	r1, sl, r8
    4ad4:	ldmiblt	r3!, {r0, r3, r4, r5, r7, r8, ip, sp, pc}^
    4ad8:	ldcne	8, cr6, [sl, #-236]	; 0xffffff14
    4adc:	ldmdavs	r9, {r1, r3, r4, r5, sp, lr}
    4ae0:			; <UNDEFINED> instruction: 0xf0002900
    4ae4:	strtmi	r8, [sl], sp, lsl #1
    4ae8:	movwlt	r6, #14691	; 0x3963
    4aec:	ldrmi	r4, [r8, r0, lsr #12]
    4af0:	mulpl	r0, sl, r8
    4af4:	bicsle	r2, r2, r0, lsl #26
    4af8:	stmdavs	r3!, {r2, r3, r4, r5, fp, sp, lr}
    4afc:			; <UNDEFINED> instruction: 0xd1b32b00
    4b00:	pop	{r0, r1, ip, sp, pc}
    4b04:	blcs	f68acc <fchmod@plt+0xf67270>
    4b08:	stmdbvs	r3!, {r4, r5, r6, ip, lr, pc}^
    4b0c:			; <UNDEFINED> instruction: 0x4620b193
    4b10:	ldrmi	r4, [r8, sl, lsr #13]
    4b14:	blcs	f7eacc <fchmod@plt+0xf7d270>
    4b18:			; <UNDEFINED> instruction: 0xf10abf04
    4b1c:			; <UNDEFINED> instruction: 0xf8dd0102
    4b20:	rscle	sl, r1, r4
    4b24:	strtmi	r6, [r9], -r3, ror #18
    4b28:	blcs	16638 <fchmod@plt+0x14ddc>
    4b2c:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    4b30:	bfi	r6, r9, #0, #30
    4b34:	strtmi	r6, [sl], r2, lsr #19
    4b38:	andsvs	r6, sl, r3, ror #17
    4b3c:			; <UNDEFINED> instruction: 0xf103e7d8
    4b40:	ldrtmi	r0, [r5], -r2, lsl #20
    4b44:			; <UNDEFINED> instruction: 0x4650e019
    4b48:			; <UNDEFINED> instruction: 0xf7fc9100
    4b4c:			; <UNDEFINED> instruction: 0xb320ec80
    4b50:	strmi	r9, [r8], -r0, lsl #18
    4b54:	ldcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    4b58:	strmi	r9, [r1], r0, lsl #18
    4b5c:	ldrbmi	r4, [r0], -r2, lsl #12
    4b60:	mcr	7, 2, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4b64:	stmiavs	fp!, {r6, r8, fp, ip, sp, pc}
    4b68:	andeq	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
    4b6c:	svclt	0x00142b02
    4b70:			; <UNDEFINED> instruction: 0x212d213d
    4b74:	andsle	r4, r8, r8, lsl #5
    4b78:	stmdavs	r9!, {r2, r5, r8, sl, ip, sp}
    4b7c:	mvnle	r2, r0, lsl #18
    4b80:	blcs	23034 <fchmod@plt+0x217d8>
    4b84:	pushmi	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4b88:	stmdami	sp!, {r0, r2, r9, sp}
    4b8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4b90:	ldc	7, cr15, [r8], #1008	; 0x3f0
    4b94:			; <UNDEFINED> instruction: 0xf7ff4651
    4b98:	stmiavs	r9!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    4b9c:	stmdbvs	fp!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    4ba0:	strtmi	fp, [r8], -r3, lsl #3
    4ba4:	ldmdavs	ip!, {r3, r4, r7, r8, r9, sl, lr}
    4ba8:			; <UNDEFINED> instruction: 0xf109e7a7
    4bac:	bl	2853b8 <fchmod@plt+0x283b5c>
    4bb0:	blcs	4fc0 <fchmod@plt+0x3764>
    4bb4:	stmdbvs	fp!, {r1, r2, r3, r5, ip, lr, pc}^
    4bb8:	mvnsle	r2, r0, lsl #22
    4bbc:	ldmdavs	ip!, {r0, r1, r3, r5, r8, fp, sp, lr}
    4bc0:			; <UNDEFINED> instruction: 0xe79a6019
    4bc4:	ldrbmi	r6, [ip], -sl, lsr #19
    4bc8:	andsvs	r6, sl, fp, ror #17
    4bcc:	stmdavs	r1!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    4bd0:	eorsvs	r3, ip, r8, lsl #8
    4bd4:	mvnle	r2, r0, lsl #18
    4bd8:	andcs	r4, r5, #425984	; 0x68000
    4bdc:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    4be0:			; <UNDEFINED> instruction: 0xf7fc4478
    4be4:	stmdavs	r9!, {r4, r7, sl, fp, sp, lr, pc}
    4be8:	mrc2	7, 2, pc, cr8, cr15, {7}
    4bec:	andcs	r4, r5, #376832	; 0x5c000
    4bf0:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    4bf4:			; <UNDEFINED> instruction: 0xf7fc4478
    4bf8:	stmdbvc	r1!, {r1, r2, r7, sl, fp, sp, lr, pc}
    4bfc:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    4c00:	andcs	r4, r5, #20, 18	; 0x50000
    4c04:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    4c08:			; <UNDEFINED> instruction: 0xf7fc4478
    4c0c:	stmdbvc	r1!, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    4c10:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4c14:	andcs	r4, r5, #278528	; 0x44000
    4c18:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    4c1c:			; <UNDEFINED> instruction: 0xf7fc4478
    4c20:	stmdavs	r9!, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    4c24:	mrc2	7, 1, pc, cr10, cr15, {7}
    4c28:	andseq	r5, r1, r2, lsl r7
    4c2c:	muleq	r0, lr, r8
    4c30:	muleq	r0, ip, r8
    4c34:	andeq	r2, r0, sl, lsl #21
    4c38:	andeq	r1, r0, ip, lsr #28
    4c3c:	andeq	r2, r0, ip, lsl #20
    4c40:	andeq	r1, r0, sl, asr sp
    4c44:	andeq	r2, r0, r6, lsr #18
    4c48:	andeq	r1, r0, r8, lsl #26
    4c4c:	andeq	r2, r0, r2, lsl #19
    4c50:	strdeq	r1, [r0], -r4
    4c54:	andeq	r2, r0, r2, asr r9
    4c58:	andeq	r1, r0, r0, ror #25
    4c5c:	andeq	r2, r0, r6, lsl #18
    4c60:	andeq	r1, r0, ip, asr #25
    4c64:	blmi	8974f0 <fchmod@plt+0x895c94>
    4c68:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    4c6c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    4c70:	strmi	r4, [r5], -ip, lsl #12
    4c74:	movwls	r6, #6171	; 0x181b
    4c78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c7c:	ldcl	7, cr15, [sl], #1008	; 0x3f0
    4c80:	strbtmi	r2, [r9], -r0, lsl #4
    4c84:	strmi	r6, [r6], -r2
    4c88:			; <UNDEFINED> instruction: 0xf7fc4620
    4c8c:	bls	3fc44 <fchmod@plt+0x3e3e8>
    4c90:	andle	r4, r5, r2, lsr #5
    4c94:	svceq	0x00c37812
    4c98:	svclt	0x00182a00
    4c9c:	cmnlt	r3, r1, lsl #6
    4ca0:	andcs	r6, r5, #2818048	; 0x2b0000
    4ca4:	ldmdbmi	r3, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
    4ca8:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    4cac:			; <UNDEFINED> instruction: 0xf7fc4478
    4cb0:	stmdavs	r9!, {r1, r3, r5, sl, fp, sp, lr, pc}
    4cb4:			; <UNDEFINED> instruction: 0xf7ff4622
    4cb8:	ldmdavs	r3!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    4cbc:	mvnle	r2, r0, lsl #22
    4cc0:	blmi	2d7500 <fchmod@plt+0x2d5ca4>
    4cc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4cc8:	blls	5ed38 <fchmod@plt+0x5d4dc>
    4ccc:	qaddle	r4, sl, fp
    4cd0:	ldcllt	0, cr11, [r0, #-8]!
    4cd4:	stmdami	fp, {r1, r3, r8, fp, lr}
    4cd8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4cdc:	ldc	7, cr15, [r2], {252}	; 0xfc
    4ce0:	strtmi	r7, [r2], -r9, lsr #18
    4ce4:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    4ce8:	ldc	7, cr15, [r8], {252}	; 0xfc
    4cec:	ldrdeq	r4, [r1], -r8
    4cf0:	andeq	r0, r0, r8, lsl #3
    4cf4:	andeq	r2, r0, r2, lsl #18
    4cf8:	andeq	r1, r0, ip, lsr ip
    4cfc:	andeq	r4, r1, ip, ror r1
    4d00:	strdeq	r2, [r0], -r8
    4d04:	andeq	r1, r0, lr, lsl #24
    4d08:			; <UNDEFINED> instruction: 0x4604b510
    4d0c:	andcs	r4, r5, #81920	; 0x14000
    4d10:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    4d14:			; <UNDEFINED> instruction: 0xf7fc4478
    4d18:	stmdavs	r1!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    4d1c:			; <UNDEFINED> instruction: 0x4010e8bd
    4d20:	ldmiblt	r0!, {ip, sp, lr, pc}
    4d24:	andeq	r2, r0, r2, ror #17
    4d28:	ldrdeq	r1, [r0], -r4
    4d2c:			; <UNDEFINED> instruction: 0x4604b530
    4d30:	addlt	r4, r3, pc, lsl #26
    4d34:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4d38:	svclt	0x00182b00
    4d3c:	tstle	r2, r0, lsl #16
    4d40:	andlt	r6, r3, r8, rrx
    4d44:	stmdbmi	fp, {r4, r5, r8, sl, fp, ip, sp, pc}
    4d48:	stmdami	fp, {r0, r2, r9, sp}
    4d4c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4d50:	bl	ff642d48 <fchmod@plt+0xff6414ec>
    4d54:	stmdbvc	r1!, {r0, r2, r3, r5, r6, fp, sp, lr}
    4d58:	stmdbvc	fp!, {r1, r5, fp, sp, lr}
    4d5c:	stmdavs	ip!, {r8, fp, sp}
    4d60:	tstcs	r8, r8, lsl #30
    4d64:	strls	r2, [r0], #-2816	; 0xfffff500
    4d68:	movwcs	fp, #36616	; 0x8f08
    4d6c:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    4d70:	andseq	r5, r1, r8, lsr #8
    4d74:	andeq	r2, r0, r0, asr #17
    4d78:	muleq	r0, sl, fp
    4d7c:			; <UNDEFINED> instruction: 0x4604b538
    4d80:	stmdavc	r2, {r6, r7, r8, ip, sp, pc}
    4d84:			; <UNDEFINED> instruction: 0xf7fcb1ba
    4d88:	mcrne	12, 2, lr, cr2, cr14, {2}
    4d8c:	bcs	b020 <fchmod@plt+0x97c4>
    4d90:	strcs	fp, [r0, #-4040]	; 0xfffff038
    4d94:	and	sp, ip, r4, lsl #24
    4d98:	subsvc	r1, sp, sl, lsl fp
    4d9c:	vstrle	s4, [r8, #-0]
    4da0:	stmdbne	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    4da4:	rscsle	r2, r7, pc, lsr #18
    4da8:	stmdacs	pc!, {r3, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
    4dac:	stmdbcs	lr!, {r3, r8, r9, sl, fp, ip, sp, pc}
    4db0:	mrrcne	0, 15, sp, r0, cr2
    4db4:			; <UNDEFINED> instruction: 0x4610bd38
    4db8:	svclt	0x0000bd38
    4dbc:	and	r7, r5, r3, lsl #16
    4dc0:	blcs	be2ed4 <fchmod@plt+0xbe1678>
    4dc4:	andcc	sp, r1, r6, lsl #2
    4dc8:	svccc	0x0001f810
    4dcc:	rscsle	r2, fp, pc, lsr #22
    4dd0:	rscsle	r2, r5, lr, lsr #22
    4dd4:	svclt	0x00004770
    4dd8:			; <UNDEFINED> instruction: 0x212fb510
    4ddc:			; <UNDEFINED> instruction: 0xf7fc4604
    4de0:	smlabtlt	r8, r0, ip, lr
    4de4:	ldclt	0, cr3, [r0, #-4]
    4de8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4dec:	stmdami	sl, {r1, r9, sl, lr}
    4df0:	addlt	fp, r3, r0, lsl #10
    4df4:	andls	r4, r1, #120, 8	; 0x78000000
    4df8:	bl	ffd42df0 <fchmod@plt+0xffd41594>
    4dfc:	strmi	r9, [r1], -r1, lsl #20
    4e00:	stmdami	r6, {r4, r5, r8, ip, sp, pc}
    4e04:	andlt	r4, r3, r8, ror r4
    4e08:	bl	142f84 <fchmod@plt+0x141728>
    4e0c:	blt	13c0e14 <fchmod@plt+0x13bf5b8>
    4e10:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    4e14:	svclt	0x0000e7f5
    4e18:	andeq	r2, r0, r0, asr r8
    4e1c:	andeq	r2, r0, r8, asr #16
    4e20:	andeq	r2, r0, sl, lsr #16
    4e24:	mvnsmi	lr, #737280	; 0xb4000
    4e28:	addlt	r4, r3, r0, lsl #13
    4e2c:	stmdavc	ip, {r1, r3, r5, r8, r9, ip, sp, pc}
    4e30:			; <UNDEFINED> instruction: 0xf8dfb3ac
    4e34:	mcrrne	0, 7, r9, pc, cr0
    4e38:			; <UNDEFINED> instruction: 0x46064615
    4e3c:	strd	r4, [ip], -r9
    4e40:	svceq	0x0080f014
    4e44:	tstle	ip, r3, lsr r6
    4e48:	stccs	13, cr3, [r0, #-4]
    4e4c:			; <UNDEFINED> instruction: 0xf803dd13
    4e50:	ldrmi	r4, [lr], -r1, lsl #22
    4e54:	blmi	82eb8 <fchmod@plt+0x8165c>
    4e58:	ldfcsp	f3, [ip], {108}	; 0x6c
    4e5c:	stfccd	f5, [r2, #-960]	; 0xfffffc40
    4e60:	stccs	6, cr4, [r0, #-204]	; 0xffffff34
    4e64:			; <UNDEFINED> instruction: 0xf803dd07
    4e68:	rsbsvc	r4, r4, r2, lsl #22
    4e6c:			; <UNDEFINED> instruction: 0xf817461e
    4e70:			; <UNDEFINED> instruction: 0x2c004b01
    4e74:	movwcs	sp, #497	; 0x1f1
    4e78:			; <UNDEFINED> instruction: 0x46407033
    4e7c:	pop	{r0, r1, ip, sp, pc}
    4e80:	stccc	3, cr8, [r4, #-960]	; 0xfffffc40
    4e84:	stccs	6, cr4, [r0, #-192]	; 0xffffff40
    4e88:			; <UNDEFINED> instruction: 0xf04f464b
    4e8c:			; <UNDEFINED> instruction: 0xf04f32ff
    4e90:	ldflee	f0, [r0, #4]!
    4e94:	strcc	r9, [r4], -r0, lsl #8
    4e98:	bl	ffcc2e90 <fchmod@plt+0xffcc1634>
    4e9c:			; <UNDEFINED> instruction: 0x4606e7da
    4ea0:	svclt	0x0000e7e9
    4ea4:	andeq	r2, r0, r0, lsr #16
    4ea8:			; <UNDEFINED> instruction: 0xf7ffb508
    4eac:	blmi	c4d08 <fchmod@plt+0xc34ac>
    4eb0:	andsvs	r4, r8, fp, ror r4
    4eb4:	svclt	0x0000bd08
    4eb8:			; <UNDEFINED> instruction: 0x001152b4
    4ebc:	bmi	197ad8 <fchmod@plt+0x19627c>
    4ec0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4ec4:	tstlt	r0, r8, lsl r8
    4ec8:	stmdbmi	r4, {r4, r5, r6, r8, r9, sl, lr}
    4ecc:	ldmdavs	r0, {r1, r4, r6, fp, ip, lr}
    4ed0:			; <UNDEFINED> instruction: 0x47706018
    4ed4:	andseq	r5, r1, r4, lsr #5
    4ed8:	andeq	r3, r1, lr, ror pc
    4edc:			; <UNDEFINED> instruction: 0x000001b0
    4ee0:			; <UNDEFINED> instruction: 0xf7ffb508
    4ee4:	blmi	204e70 <fchmod@plt+0x203614>
    4ee8:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    4eec:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    4ef0:			; <UNDEFINED> instruction: 0xf862f000
    4ef4:	ldc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    4ef8:			; <UNDEFINED> instruction: 0x4008e8bd
    4efc:			; <UNDEFINED> instruction: 0xf7fc2012
    4f00:	svclt	0x0000bc5f
    4f04:	andeq	r3, r1, r6, asr pc
    4f08:	andeq	r0, r0, r8, lsr #3
    4f0c:			; <UNDEFINED> instruction: 0xf7fe2001
    4f10:	svclt	0x0000bb8b
    4f14:	bmi	797b90 <fchmod@plt+0x796334>
    4f18:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    4f1c:			; <UNDEFINED> instruction: 0x468043f0
    4f20:	umulllt	r5, r9, fp, r8
    4f24:	ldcmi	8, cr4, [ip], {27}
    4f28:			; <UNDEFINED> instruction: 0xf8d34478
    4f2c:			; <UNDEFINED> instruction: 0xf0009000
    4f30:	ldrbtmi	pc, [ip], #-3127	; 0xfffff3c9	; <UNPREDICTABLE>
    4f34:			; <UNDEFINED> instruction: 0xf7ff9007
    4f38:	strmi	pc, [r5], -r1, asr #31
    4f3c:			; <UNDEFINED> instruction: 0xf0004620
    4f40:	strmi	pc, [r6], -pc, lsr #24
    4f44:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    4f48:	stc2	0, cr15, [sl], #-0
    4f4c:	andcs	r4, r5, #20, 18	; 0x50000
    4f50:			; <UNDEFINED> instruction: 0x46074479
    4f54:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    4f58:	b	ff542f50 <fchmod@plt+0xff5416f4>
    4f5c:	strtmi	r4, [r0], -r2, lsl #12
    4f60:			; <UNDEFINED> instruction: 0xf0004614
    4f64:	blls	203fe0 <fchmod@plt+0x202784>
    4f68:			; <UNDEFINED> instruction: 0xf8cd2101
    4f6c:	strls	r8, [r3], #-20	; 0xffffffec
    4f70:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    4f74:	strmi	r5, [r2], -r0, lsl #12
    4f78:	bmi	2e9790 <fchmod@plt+0x2e7f34>
    4f7c:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    4f80:	bl	fef42f78 <fchmod@plt+0xfef4171c>
    4f84:	pop	{r0, r3, ip, sp, pc}
    4f88:	svclt	0x000083f0
    4f8c:	andeq	r3, r1, r8, lsr #30
    4f90:	muleq	r0, r4, r1
    4f94:	andeq	r2, r0, r8, lsr r0
    4f98:	andeq	r2, r0, r6, lsr r0
    4f9c:	andeq	r2, r0, lr, lsl r7
    4fa0:	andeq	r2, r0, ip, lsl r7
    4fa4:	muleq	r0, r2, r9
    4fa8:	andeq	r2, r0, r2
    4fac:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4fb0:			; <UNDEFINED> instruction: 0x47706018
    4fb4:	andeq	r4, r1, r2, ror r0
    4fb8:			; <UNDEFINED> instruction: 0x4604b510
    4fbc:	bl	fe4c2fb4 <fchmod@plt+0xfe4c1758>
    4fc0:	ldc	7, cr15, [r8], {252}	; 0xfc
    4fc4:	movwcs	fp, #312	; 0x138
    4fc8:	ldrmi	r4, [r9], -r0, lsr #12
    4fcc:	pop	{r1, r9, sp}
    4fd0:			; <UNDEFINED> instruction: 0xf7fc4010
    4fd4:	bmi	173d60 <fchmod@plt+0x172504>
    4fd8:	ldrmi	r4, [r9], -r3, lsl #12
    4fdc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4fe0:			; <UNDEFINED> instruction: 0x4010e8bd
    4fe4:			; <UNDEFINED> instruction: 0xf7fc6812
    4fe8:	svclt	0x0000bb57
    4fec:	andeq	r4, r1, r2, asr #32
    4ff0:	blmi	117804 <fchmod@plt+0x115fa8>
    4ff4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    4ff8:	andsvs	r6, r9, r0, lsl r0
    4ffc:	svclt	0x00004770
    5000:	andeq	r4, r1, r0, lsr r0
    5004:	andseq	r5, r1, r2, ror r1
    5008:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    500c:			; <UNDEFINED> instruction: 0x47706858
    5010:	andseq	r5, r1, lr, asr r1
    5014:			; <UNDEFINED> instruction: 0x4603b530
    5018:	addlt	r4, r3, r5, lsl ip
    501c:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5020:	ldcmi	6, cr4, [r5, #-40]	; 0xffffffd8
    5024:	ldrbtmi	r4, [ip], #1148	; 0x47c
    5028:	stmdavs	r3!, {r0, r3, r4, r9, sl, lr}^
    502c:			; <UNDEFINED> instruction: 0xf85c4668
    5030:	movwcc	r5, #4101	; 0x1005
    5034:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    5038:	streq	pc, [r0, #-79]	; 0xffffffb1
    503c:	strcs	r6, [r0, #-99]	; 0xffffff9d
    5040:			; <UNDEFINED> instruction: 0xf7ff9500
    5044:	blmi	3831b8 <fchmod@plt+0x38195c>
    5048:	ldrbtmi	r6, [fp], #-2081	; 0xfffff7df
    504c:	ldmdavs	fp, {fp, ip, pc}
    5050:	stmdals	r0, {r3, r4, r7, r8, r9, sl, lr}
    5054:	b	b4304c <fchmod@plt+0xb417f0>
    5058:	blmi	1d7884 <fchmod@plt+0x1d6028>
    505c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5060:	blls	5f0d0 <fchmod@plt+0x5d874>
    5064:	qaddle	r4, sl, r1
    5068:	ldclt	0, cr11, [r0, #-12]!
    506c:	b	15c3064 <fchmod@plt+0x15c1808>
    5070:	andseq	r5, r1, r4, asr #2
    5074:	andeq	r3, r1, sl, lsl lr
    5078:	andeq	r0, r0, r8, lsl #3
    507c:	ldrdeq	r3, [r1], -sl
    5080:	andeq	r3, r1, r4, ror #27
    5084:	bmi	3f20c8 <fchmod@plt+0x3f086c>
    5088:	addlt	fp, r3, r0, lsl #10
    508c:	blmi	3af4a4 <fchmod@plt+0x3adc48>
    5090:			; <UNDEFINED> instruction: 0xf851447a
    5094:	ldmpl	r3, {r2, r8, r9, fp}^
    5098:	movwls	r6, #6171	; 0x181b
    509c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50a0:			; <UNDEFINED> instruction: 0xf7ff9100
    50a4:	bmi	284f88 <fchmod@plt+0x28372c>
    50a8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    50ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    50b0:	subsmi	r9, sl, r1, lsl #22
    50b4:	andlt	sp, r3, r4, lsl #2
    50b8:	bl	143234 <fchmod@plt+0x1419d8>
    50bc:	ldrbmi	fp, [r0, -r4]!
    50c0:	b	b430b8 <fchmod@plt+0xb4185c>
    50c4:			; <UNDEFINED> instruction: 0x00013db0
    50c8:	andeq	r0, r0, r8, lsl #3
    50cc:	muleq	r1, r6, sp
    50d0:	ldrlt	fp, [r0, #-1039]!	; 0xfffffbf1
    50d4:	stcmi	0, cr11, [r0], #-556	; 0xfffffdd4
    50d8:	blmi	82f918 <fchmod@plt+0x82e0bc>
    50dc:	ldrbtmi	sl, [ip], #-2055	; 0xfffff7f9
    50e0:	blne	143230 <fchmod@plt+0x1419d4>
    50e4:	ldcmi	8, cr5, [lr], {227}	; 0xe3
    50e8:	movwls	r6, #38939	; 0x981b
    50ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50f0:	movwcs	r9, #520	; 0x208
    50f4:			; <UNDEFINED> instruction: 0xf7ff9307
    50f8:	blmi	6c3104 <fchmod@plt+0x6c18a8>
    50fc:	ldmdami	sl, {r2, r3, r4, r5, r6, sl, lr}
    5100:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    5104:			; <UNDEFINED> instruction: 0xf000681d
    5108:	andls	pc, r5, fp, asr #22
    510c:	mrc2	7, 6, pc, cr6, cr15, {7}
    5110:	ldmdami	r6, {r2, r9, sl, lr}
    5114:			; <UNDEFINED> instruction: 0xf0004478
    5118:	bls	203e2c <fchmod@plt+0x2025d0>
    511c:	strls	r9, [r0], #-2821	; 0xfffff4fb
    5120:	stmib	sp, {r0, r9, sl, lr}^
    5124:	bmi	489930 <fchmod@plt+0x4880d4>
    5128:	strtmi	r2, [r8], -r1, lsl #2
    512c:			; <UNDEFINED> instruction: 0xf7fc447a
    5130:	stmdals	r7, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    5134:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5138:	blmi	217978 <fchmod@plt+0x21611c>
    513c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5140:	blls	25f1b0 <fchmod@plt+0x25d954>
    5144:	qaddle	r4, sl, r4
    5148:	pop	{r0, r1, r3, ip, sp, pc}
    514c:	andlt	r4, r4, r0, lsr r0
    5150:			; <UNDEFINED> instruction: 0xf7fc4770
    5154:	svclt	0x0000e9e4
    5158:	andeq	r3, r1, r2, ror #26
    515c:	andeq	r0, r0, r8, lsl #3
    5160:	andeq	r3, r1, r4, asr #26
    5164:	muleq	r0, r4, r1
    5168:	andeq	r1, r0, lr, asr lr
    516c:	andeq	r1, r0, r4, asr lr
    5170:	andeq	r1, r0, ip, asr lr
    5174:	andeq	r3, r1, r4, lsl #26
    5178:			; <UNDEFINED> instruction: 0xf8dfb40f
    517c:	strlt	ip, [r0, #-120]	; 0xffffff88
    5180:	bge	2b13ac <fchmod@plt+0x2afb50>
    5184:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    5188:			; <UNDEFINED> instruction: 0xf852a805
    518c:			; <UNDEFINED> instruction: 0xf85c1b04
    5190:	ldmdavs	fp, {r0, r1, ip, sp}
    5194:			; <UNDEFINED> instruction: 0xf04f9307
    5198:	andls	r0, r6, #0, 6
    519c:			; <UNDEFINED> instruction: 0xffaef7fe
    51a0:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    51a4:	blx	fff411ac <fchmod@plt+0xfff3f950>
    51a8:			; <UNDEFINED> instruction: 0xf7ff9003
    51ac:	strmi	pc, [r3], -r7, lsl #29
    51b0:	movwls	r4, #10259	; 0x2813
    51b4:			; <UNDEFINED> instruction: 0xf0004478
    51b8:	stmdbls	r5, {r0, r1, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    51bc:	andcc	lr, r2, #3620864	; 0x374000
    51c0:	ldmdbmi	r0, {r0, r8, ip, pc}
    51c4:	andls	r4, r0, r9, ror r4
    51c8:			; <UNDEFINED> instruction: 0xf7fc2001
    51cc:	stmdals	r5, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    51d0:	stmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51d4:	blmi	217a0c <fchmod@plt+0x2161b0>
    51d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    51dc:	blls	1df24c <fchmod@plt+0x1dd9f0>
    51e0:	qaddle	r4, sl, r4
    51e4:			; <UNDEFINED> instruction: 0xf85db009
    51e8:	andlt	lr, r4, r4, lsl #22
    51ec:			; <UNDEFINED> instruction: 0xf7fc4770
    51f0:	svclt	0x0000e996
    51f4:			; <UNDEFINED> instruction: 0x00013cba
    51f8:	andeq	r0, r0, r8, lsl #3
    51fc:			; <UNDEFINED> instruction: 0x00001dbe
    5200:			; <UNDEFINED> instruction: 0x00001db4
    5204:	andeq	r1, r0, r4, asr #27
    5208:	andeq	r3, r1, r8, ror #24
    520c:	bmi	672250 <fchmod@plt+0x6709f4>
    5210:	strdlt	fp, [r3], r0
    5214:	vstrge	d4, [r8, #-96]	; 0xffffffa0
    5218:	mcrls	4, 0, r4, cr9, cr10, {3}
    521c:	blvc	143378 <fchmod@plt+0x141b1c>
    5220:	strcc	r5, [r4, #-2259]	; 0xfffff72d
    5224:	movwls	r6, #6171	; 0x181b
    5228:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    522c:	cmnlt	lr, r0, lsl #10
    5230:	strcc	r4, [r4, #-1584]	; 0xfffff9d0
    5234:	b	1c322c <fchmod@plt+0x1c19d0>
    5238:			; <UNDEFINED> instruction: 0x46044631
    523c:	ldrtmi	r4, [r8], -r2, lsl #12
    5240:			; <UNDEFINED> instruction: 0xf7fc4427
    5244:			; <UNDEFINED> instruction: 0xf855e954
    5248:	strls	r6, [r0, #-3076]	; 0xfffff3fc
    524c:	mvnle	r2, r0, lsl #28
    5250:	movwcs	r4, #2570	; 0xa0a
    5254:	blmi	221348 <fchmod@plt+0x21faec>
    5258:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    525c:	blls	5f2cc <fchmod@plt+0x5da70>
    5260:	qaddle	r4, sl, r5
    5264:	andlt	r4, r3, r8, lsr r6
    5268:	ldrhtmi	lr, [r0], #141	; 0x8d
    526c:	ldrbmi	fp, [r0, -r4]!
    5270:	ldmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5274:	andeq	r3, r1, r8, lsr #24
    5278:	andeq	r0, r0, r8, lsl #3
    527c:	andeq	r3, r1, r8, ror #23
    5280:			; <UNDEFINED> instruction: 0x460db570
    5284:			; <UNDEFINED> instruction: 0xf7fc4606
    5288:			; <UNDEFINED> instruction: 0x4604e9de
    528c:			; <UNDEFINED> instruction: 0xf7fc4628
    5290:	addmi	lr, r4, #3571712	; 0x368000
    5294:	andcs	fp, r0, r8, lsr pc
    5298:	bne	839ebc <fchmod@plt+0x838660>
    529c:	ldrtmi	r4, [r0], #-1577	; 0xfffff9d7
    52a0:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52a4:			; <UNDEFINED> instruction: 0xf080fab0
    52a8:			; <UNDEFINED> instruction: 0xbd700940
    52ac:			; <UNDEFINED> instruction: 0xf8dfb40f
    52b0:	strlt	ip, [r0, #-68]	; 0xffffffbc
    52b4:	bge	1b14d0 <fchmod@plt+0x1afc74>
    52b8:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    52bc:			; <UNDEFINED> instruction: 0xf852a802
    52c0:			; <UNDEFINED> instruction: 0xf85c1b04
    52c4:	ldmdavs	fp, {r0, r1, ip, sp}
    52c8:			; <UNDEFINED> instruction: 0xf04f9303
    52cc:	andls	r0, r1, #0, 6
    52d0:			; <UNDEFINED> instruction: 0xff14f7fe
    52d4:	blmi	217b00 <fchmod@plt+0x2162a4>
    52d8:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    52dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    52e0:	subsmi	r9, sl, r3, lsl #22
    52e4:	andlt	sp, r5, r4, lsl #2
    52e8:	bl	143464 <fchmod@plt+0x141c08>
    52ec:	ldrbmi	fp, [r0, -r4]!
    52f0:	ldmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52f4:	andeq	r3, r1, r6, lsl #23
    52f8:	andeq	r0, r0, r8, lsl #3
    52fc:	andeq	r3, r1, r8, ror #22
    5300:			; <UNDEFINED> instruction: 0x4605b470
    5304:	ands	fp, fp, sl, lsr r9
    5308:	strtmi	r2, [r8], -r1, lsl #22
    530c:			; <UNDEFINED> instruction: 0xf811d916
    5310:			; <UNDEFINED> instruction: 0xf8003b01
    5314:	stmdavc	ip, {r0, r8, r9, fp, ip, sp}
    5318:	lognedp	f3, #4.0
    531c:	strmi	r2, [r5], -r5, lsr #24
    5320:	svclt	0x001c461e
    5324:			; <UNDEFINED> instruction: 0x46324613
    5328:	bcs	b9ae8 <fchmod@plt+0xb828c>
    532c:	andeq	pc, r2, #-2147483608	; 0x80000028
    5330:	blcs	7b75c <fchmod@plt+0x79f00>
    5334:	blmi	83350 <fchmod@plt+0x81af4>
    5338:	stmiale	r8!, {r3, r5, r9, sl, lr}^
    533c:	eorvc	r2, fp, r0, lsl #6
    5340:	ldcllt	6, cr4, [r0], #-160	; 0xffffff60
    5344:			; <UNDEFINED> instruction: 0x46054770
    5348:	eorvc	r2, fp, r0, lsl #6
    534c:	svclt	0x0000e7f8
    5350:	mvnsmi	lr, sp, lsr #18
    5354:			; <UNDEFINED> instruction: 0xf7fc4605
    5358:	subeq	lr, r0, r6, ror r9
    535c:	mcr2	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    5360:	strmi	r7, [r7], -fp, lsr #16
    5364:	mvnslt	r4, r6, lsl #12
    5368:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    536c:	strtmi	lr, [r3], -r7
    5370:			; <UNDEFINED> instruction: 0x461e4634
    5374:	blcc	833d0 <fchmod@plt+0x81b74>
    5378:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    537c:	ldrmi	fp, [r8], -r3, lsr #3
    5380:			; <UNDEFINED> instruction: 0xf0002120
    5384:			; <UNDEFINED> instruction: 0x1c74f9c3
    5388:	mvnsle	r2, r0, lsl #16
    538c:	tstcs	r8, r8, lsr #16
    5390:			; <UNDEFINED> instruction: 0xf9bcf000
    5394:	stmdblt	r0!, {r0, r1, r5, r9, sl, lr}^
    5398:	blhi	c33b8 <fchmod@plt+0xc1b5c>
    539c:	blcc	833f8 <fchmod@plt+0x81b9c>
    53a0:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    53a4:	mvnle	r2, r0, lsl #22
    53a8:	ldrtmi	r2, [r8], -r0, lsl #6
    53ac:	pop	{r0, r1, r4, r5, ip, sp, lr}
    53b0:			; <UNDEFINED> instruction: 0x463481f0
    53b4:	bfi	r4, lr, #12, #18
    53b8:			; <UNDEFINED> instruction: 0x4604b538
    53bc:	stccs	8, cr7, [r7, #-20]!	; 0xffffffec
    53c0:	stccs	15, cr11, [r2, #-96]!	; 0xffffffa0
    53c4:			; <UNDEFINED> instruction: 0xf7fcd109
    53c8:	stmdacc	r1, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
    53cc:	adcmi	r5, fp, #8960	; 0x2300
    53d0:	movwcs	fp, #3843	; 0xf03
    53d4:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    53d8:	strtmi	r2, [r0], -r0, lsl #8
    53dc:	svclt	0x0000bd38
    53e0:	strmi	r7, [r2], -r3, lsl #16
    53e4:	sbcpl	pc, r5, r9, asr #12
    53e8:	vrhadd.s8	<illegal reg q13.5>, q0, <illegal reg q13.5>
    53ec:	vsra.s64	d17, d3, #56
    53f0:	vmov.i32	d17, #12	; 0x0000000c
    53f4:	subsmi	r1, r8, r0, lsl #2
    53f8:	svccc	0x0001f812
    53fc:			; <UNDEFINED> instruction: 0xf000fb01
    5400:	mvnsle	r2, r0, lsl #22
    5404:	vqshl.s8	q10, q8, #0
    5408:			; <UNDEFINED> instruction: 0x4770101c
    540c:	stmdavs	r6, {r4, r5, r6, sl, ip, sp, pc}
    5410:	movwcs	fp, #350	; 0x15e
    5414:	stclpl	8, cr6, [r5], #528	; 0x210
    5418:	svclt	0x0008428d
    541c:			; <UNDEFINED> instruction: 0xf10354e2
    5420:	svclt	0x00080301
    5424:	addsmi	r6, lr, #393216	; 0x60000
    5428:	ldcllt	8, cr13, [r0], #-976	; 0xfffffc30
    542c:	svclt	0x00004770
    5430:			; <UNDEFINED> instruction: 0x4605b538
    5434:			; <UNDEFINED> instruction: 0xf7fe200c
    5438:	movwcs	pc, #3641	; 0xe39	; <UNPREDICTABLE>
    543c:	stmib	r0, {r2, r9, sl, lr}^
    5440:	ldmdblt	r5, {r8, sl, ip, sp}
    5444:	strtmi	r6, [r0], -r5, lsl #1
    5448:			; <UNDEFINED> instruction: 0x4628bd38
    544c:	mcr2	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    5450:	strtmi	r6, [r0], -r0, lsr #1
    5454:	svclt	0x0000bd38
    5458:	movwcs	fp, #1296	; 0x510
    545c:	stmib	r0, {r2, r9, sl, lr}^
    5460:	stmdblt	r9, {r8, ip, sp}
    5464:	ldclt	0, cr6, [r0, #-516]	; 0xfffffdfc
    5468:			; <UNDEFINED> instruction: 0xf7fe4608
    546c:	adcvs	pc, r0, pc, lsl lr	; <UNPREDICTABLE>
    5470:	svclt	0x0000bd10
    5474:	andvs	r2, r3, r0, lsl #6
    5478:	svclt	0x00004770
    547c:	movwcs	lr, #2512	; 0x9d0
    5480:	addsmi	fp, r3, #16, 10	; 0x4000000
    5484:	movwle	fp, #49282	; 0xc082
    5488:	addmi	r1, sl, #630784	; 0x9a000
    548c:	ldrmi	sp, [r9], #-519	; 0xfffffdf9
    5490:	stmvs	r0, {r2, r9, sl, lr}
    5494:	rsbvs	r0, r1, r9, asr #32
    5498:	mrc2	7, 0, pc, cr8, cr14, {7}
    549c:	andlt	r6, r2, r0, lsr #1
    54a0:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    54a4:	movwls	r2, #4503	; 0x1197
    54a8:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    54ac:	bmi	1180c0 <fchmod@plt+0x116864>
    54b0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    54b4:			; <UNDEFINED> instruction: 0xf8e0f7fe
    54b8:	andeq	r2, r0, sl, ror #3
    54bc:	andeq	r2, r0, r4, asr #3
    54c0:	andeq	r2, r0, r2, asr r2
    54c4:			; <UNDEFINED> instruction: 0x4604b538
    54c8:	tstcs	r1, sp, lsl #12
    54cc:			; <UNDEFINED> instruction: 0xffd6f7ff
    54d0:	stmiavs	r2!, {r0, r1, r5, fp, sp, lr}
    54d4:	eorvs	r1, r1, r9, asr ip
    54d8:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
    54dc:			; <UNDEFINED> instruction: 0x4604b570
    54e0:	ldrmi	r4, [r1], -lr, lsl #12
    54e4:			; <UNDEFINED> instruction: 0xf7ff4615
    54e8:	stmiavs	r0!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    54ec:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    54f0:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    54f4:	ldm	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54f8:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    54fc:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    5500:	addlt	fp, r6, r0, ror r5
    5504:			; <UNDEFINED> instruction: 0xe09cf8df
    5508:			; <UNDEFINED> instruction: 0xf8df460e
    550c:	swpcs	ip, ip, [r0]
    5510:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    5514:	ldrmi	r6, [r5], -r0, lsl #4
    5518:			; <UNDEFINED> instruction: 0xf85e9504
    551c:			; <UNDEFINED> instruction: 0xf04fc00c
    5520:			; <UNDEFINED> instruction: 0x460433ff
    5524:	strmi	r2, [r8], -r1, lsl #4
    5528:	ldrdgt	pc, [r0], -ip
    552c:	andsgt	pc, r4, sp, asr #17
    5530:	stceq	0, cr15, [r0], {79}	; 0x4f
    5534:	svc	0x00d4f7fb
    5538:	blle	78cd4c <fchmod@plt+0x78b4f0>
    553c:			; <UNDEFINED> instruction: 0x46201c59
    5540:			; <UNDEFINED> instruction: 0xf7ff9103
    5544:	stmdavs	r2!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5548:	mvnscc	pc, #79	; 0x4f
    554c:	stmdbls	r3, {r5, r7, fp, sp, lr}
    5550:	strls	r4, [r1, #-1040]	; 0xfffffbf0
    5554:	strls	r2, [r0], -r1, lsl #4
    5558:	svc	0x00c2f7fb
    555c:	blle	5ccd70 <fchmod@plt+0x5cb514>
    5560:	ldrmi	r6, [r3], #-2082	; 0xfffff7de
    5564:	eorvs	r4, r3, r1, lsl sl
    5568:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    556c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5570:	subsmi	r9, sl, r5, lsl #22
    5574:	andlt	sp, r6, sl, lsl #2
    5578:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    557c:	stmdami	sp, {r0, r2, r9, sp}
    5580:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5584:	svc	0x00bef7fb
    5588:			; <UNDEFINED> instruction: 0xf95cf7fe
    558c:	svc	0x00c6f7fb
    5590:	andcs	r4, r5, #147456	; 0x24000
    5594:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    5598:			; <UNDEFINED> instruction: 0xf7fb4478
    559c:			; <UNDEFINED> instruction: 0xf7feefb4
    55a0:	svclt	0x0000f951
    55a4:	andeq	r3, r1, r0, lsr r9
    55a8:	andeq	r0, r0, r8, lsl #3
    55ac:	ldrdeq	r3, [r1], -r6
    55b0:	andeq	r2, r0, r0, lsr r1
    55b4:	andeq	r1, r0, r6, ror #6
    55b8:	andeq	r2, r0, sl, lsl r1
    55bc:	andeq	r1, r0, r0, asr r3
    55c0:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    55c4:	addlt	fp, r2, r0, lsl #10
    55c8:	bge	d8208 <fchmod@plt+0xd69ac>
    55cc:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    55d0:	blne	143720 <fchmod@plt+0x141ec4>
    55d4:	movwls	r6, #6171	; 0x181b
    55d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55dc:			; <UNDEFINED> instruction: 0xf7ff9200
    55e0:	bmi	285424 <fchmod@plt+0x283bc8>
    55e4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    55e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    55ec:	subsmi	r9, sl, r1, lsl #22
    55f0:	andlt	sp, r2, r4, lsl #2
    55f4:	bl	143770 <fchmod@plt+0x141f14>
    55f8:	ldrbmi	fp, [r0, -r3]!
    55fc:	svc	0x008ef7fb
    5600:	andeq	r3, r1, r4, ror r8
    5604:	andeq	r0, r0, r8, lsl #3
    5608:	andeq	r3, r1, sl, asr r8
    560c:			; <UNDEFINED> instruction: 0x4604b570
    5610:	ldrmi	r4, [r1], -lr, lsl #12
    5614:			; <UNDEFINED> instruction: 0xf7ff4615
    5618:	stmiavs	r0!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    561c:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    5620:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    5624:	svc	0x0062f7fb
    5628:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    562c:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    5630:	ldrlt	r2, [r0, #-257]	; 0xfffffeff
    5634:			; <UNDEFINED> instruction: 0xf7ff4604
    5638:	stmiavs	r2!, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    563c:	stmdavs	r3!, {r8, sp}
    5640:	cfldrslt	mvf5, [r0, #-836]	; 0xfffffcbc
    5644:	tstcs	r1, r0, lsl r5
    5648:			; <UNDEFINED> instruction: 0xf7ff4604
    564c:	stmiavs	r2!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    5650:	stmdavs	r3!, {r8, sp}
    5654:	stmiavs	r0!, {r0, r4, r6, r7, sl, ip, lr}
    5658:	svclt	0x0000bd10
    565c:	strmi	r6, [fp], -r2, asr #16
    5660:	movwle	r4, #4746	; 0x128a
    5664:	ldrbmi	r6, [r0, -r1]!
    5668:			; <UNDEFINED> instruction: 0x21a64807
    566c:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    5670:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    5674:	strmi	r3, [r2], -r0, lsl #4
    5678:	andcc	r4, ip, #4, 22	; 0x1000
    567c:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    5680:			; <UNDEFINED> instruction: 0xf7fd4478
    5684:	svclt	0x0000fff9
    5688:	muleq	r0, r6, r0
    568c:	andeq	r2, r0, r2, rrx
    5690:	andeq	r2, r0, r4, lsl r0
    5694:	andvs	r6, fp, r3, lsl #16
    5698:	svclt	0x00004770
    569c:	stmdavs	r2, {r0, r1, r3, fp, sp, lr}^
    56a0:	stmdale	r1, {r0, r1, r4, r7, r9, lr}
    56a4:	ldrbmi	r6, [r0, -r3]!
    56a8:			; <UNDEFINED> instruction: 0x21a64807
    56ac:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    56b0:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    56b4:	strmi	r3, [r2], -r0, lsl #4
    56b8:	andcc	r4, ip, #4, 22	; 0x1000
    56bc:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    56c0:			; <UNDEFINED> instruction: 0xf7fd4478
    56c4:	svclt	0x0000ffd9
    56c8:	andeq	r2, r0, r6, asr r0
    56cc:	andeq	r2, r0, r2, lsr #32
    56d0:	ldrdeq	r1, [r0], -r4
    56d4:	andcs	r4, r0, #3145728	; 0x300000
    56d8:	stmib	r3, {r7, fp, sp, lr}^
    56dc:	andsvs	r2, sl, r1, lsl #4
    56e0:	svclt	0x00004770
    56e4:			; <UNDEFINED> instruction: 0x4604b510
    56e8:			; <UNDEFINED> instruction: 0xf7fb6880
    56ec:	movwcs	lr, #3810	; 0xee2
    56f0:	movwcc	lr, #6596	; 0x19c4
    56f4:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    56f8:			; <UNDEFINED> instruction: 0x4604b510
    56fc:			; <UNDEFINED> instruction: 0xf7fb6880
    5700:			; <UNDEFINED> instruction: 0x4620eed8
    5704:			; <UNDEFINED> instruction: 0x4010e8bd
    5708:	mrclt	7, 6, APSR_nzcv, cr0, cr11, {7}
    570c:	sbclt	r4, r0, #4, 22	; 0x1000
    5710:			; <UNDEFINED> instruction: 0xf833447b
    5714:	andmi	r3, fp, #16
    5718:	andcs	fp, r1, r4, lsl pc
    571c:	ldrbmi	r2, [r0, -r0]!
    5720:	andeq	r2, r0, r0, lsl r0
    5724:	ldrlt	r4, [r0, #-2326]	; 0xfffff6ea
    5728:			; <UNDEFINED> instruction: 0x46044479
    572c:	mcr	7, 4, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5730:	ldmdbmi	r4, {r3, r4, r5, r7, r8, ip, sp, pc}
    5734:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5738:	mcr	7, 4, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    573c:	ldmdbmi	r2, {r6, r8, fp, ip, sp, pc}
    5740:	blmi	48df4c <fchmod@plt+0x48c6f0>
    5744:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    5748:	andvs	r4, sl, fp, ror r4
    574c:	ldclt	0, cr7, [r0, #-104]	; 0xffffff98
    5750:	andcs	r4, r0, #245760	; 0x3c000
    5754:	ldrmi	r4, [r0], -pc, lsl #22
    5758:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    575c:	andsvc	r6, sl, sl
    5760:	blmi	374ba8 <fchmod@plt+0x37334c>
    5764:	andcs	r2, r2, #1
    5768:	andsvs	r4, sl, fp, ror r4
    576c:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5770:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    5774:	svclt	0x00183800
    5778:	andsvc	r2, r8, r1
    577c:	svclt	0x0000bd10
    5780:	strdeq	r2, [r0], -r8
    5784:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    5788:	andeq	r3, r1, r2, ror #17
    578c:	andseq	r4, r1, r8, lsr #20
    5790:	ldrdeq	r3, [r1], -r0
    5794:	andseq	r4, r1, r6, lsl sl
    5798:	andeq	r3, r1, r0, asr #17
    579c:			; <UNDEFINED> instruction: 0x001149fe
    57a0:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    57a4:			; <UNDEFINED> instruction: 0x4604447b
    57a8:	movwcc	r6, #6171	; 0x181b
    57ac:	blmi	2b97d0 <fchmod@plt+0x2b7f74>
    57b0:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    57b4:			; <UNDEFINED> instruction: 0x4c09b908
    57b8:			; <UNDEFINED> instruction: 0x4620447c
    57bc:	stmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
    57c0:			; <UNDEFINED> instruction: 0xf7fb4478
    57c4:	tstlt	r0, r0, lsl pc
    57c8:			; <UNDEFINED> instruction: 0xffacf7ff
    57cc:	stmdami	r5, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    57d0:			; <UNDEFINED> instruction: 0xe7f94478
    57d4:	andeq	r3, r1, r4, lsl #17
    57d8:	andseq	r4, r1, r0, asr #19
    57dc:	andeq	r0, r0, r8, asr #22
    57e0:	andeq	r2, r0, r0, ror r1
    57e4:	andeq	r2, r0, r0, asr r1
    57e8:	mvnsmi	lr, #737280	; 0xb4000
    57ec:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    57f0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    57f4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    57f8:	ldcl	7, cr15, [sl, #1004]!	; 0x3ec
    57fc:	blne	1d969f8 <fchmod@plt+0x1d9519c>
    5800:	strhle	r1, [sl], -r6
    5804:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5808:	svccc	0x0004f855
    580c:	strbmi	r3, [sl], -r1, lsl #8
    5810:	ldrtmi	r4, [r8], -r1, asr #12
    5814:	adcmi	r4, r6, #152, 14	; 0x2600000
    5818:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    581c:	svclt	0x000083f8
    5820:	andeq	r3, r1, r2, asr r1
    5824:	andeq	r3, r1, r8, asr #2
    5828:	svclt	0x00004770

Disassembly of section .fini:

0000582c <.fini>:
    582c:	push	{r3, lr}
    5830:	pop	{r3, pc}
