INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sahil/Desktop/Maven/Project/Functional Bloacks of Router/Register/router_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sahil/Desktop/Maven/Project/Functional Bloacks of Router/Register/router_register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router_register_tb
