

================================================================
== Vivado HLS Report for 'reduce_add_sub'
================================================================
* Date:           Sat Jun  3 22:30:19 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 2  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     192|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      24|       8|    -|
|Multiplexer      |        -|      -|       -|      96|    -|
|Register         |        -|      -|      75|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      99|     296|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+------------------+---------+----+----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+----+----+------+-----+------+-------------+
    |m_U    |reduce_add_sub_m  |        0|   8|   4|    32|    8|     1|          256|
    |t_U    |reduce_add_sub_t  |        0|  16|   4|    32|    8|     1|          256|
    +-------+------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                  |        0|  24|   8|    64|   16|     2|          512|
    +-------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_20_fu_130_p2              |     +    |      0|  0|  15|           6|           1|
    |i_21_fu_207_p2              |     +    |      0|  0|  15|           6|           1|
    |pb_1_fu_153_p2              |     +    |      0|  0|  15|           8|           8|
    |x_1_fu_163_p2               |     -    |      0|  0|  39|          32|          32|
    |tmp_740_fu_229_p2           |    and   |      0|  0|  32|          32|          32|
    |exitcond2_fu_124_p2         |   icmp   |      0|  0|   4|           6|           7|
    |exitcond_fu_201_p2          |   icmp   |      0|  0|   4|           6|           7|
    |phitmp_cast_cast_fu_188_p3  |  select  |      0|  0|   2|           1|           2|
    |phitmp_fu_182_p2            |    xor   |      0|  0|   2|           1|           2|
    |r_v_d0                      |    xor   |      0|  0|  32|          32|          32|
    |tmp_739_fu_223_p2           |    xor   |      0|  0|  32|          32|          32|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 192|         162|         156|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  33|          6|    1|          6|
    |i_1_reg_113   |   9|          2|    6|         12|
    |i_reg_102     |   9|          2|    6|         12|
    |pb_reg_90     |   9|          2|    1|          2|
    |r_v_address0  |  21|          4|    5|         20|
    |t_address0    |  15|          3|    5|         15|
    +--------------+----+-----------+-----+-----------+
    |Total         |  96|         19|   24|         67|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |i_1_reg_113         |   6|   0|    6|          0|
    |i_20_reg_250        |   6|   0|    6|          0|
    |i_21_reg_283        |   6|   0|    6|          0|
    |i_reg_102           |   6|   0|    6|          0|
    |mask_cast_reg_270   |  32|   0|   32|          0|
    |mask_fu_32          |   2|   0|    2|          0|
    |pb_reg_90           |   1|   0|    1|          0|
    |r_v_addr_1_reg_288  |   5|   0|    5|          0|
    |tmp_reg_255         |   6|   0|   64|         58|
    +--------------------+----+----+-----+-----------+
    |Total               |  75|   0|  133|         58|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_start      |  in |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_done       | out |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_idle       | out |    1| ap_ctrl_hs | reduce_add_sub | return value |
|ap_ready      | out |    1| ap_ctrl_hs | reduce_add_sub | return value |
|r_v_address0  | out |    5|  ap_memory |       r_v      |     array    |
|r_v_ce0       | out |    1|  ap_memory |       r_v      |     array    |
|r_v_we0       | out |    1|  ap_memory |       r_v      |     array    |
|r_v_d0        | out |   32|  ap_memory |       r_v      |     array    |
|r_v_q0        |  in |   32|  ap_memory |       r_v      |     array    |
+--------------+-----+-----+------------+----------------+--------------+

