vendor_name = ModelSim
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_SL_BY_1.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_PC.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_INST_MEM.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_CONTROL_UNIT.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_REGISTER_FILE.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_ALU_CONTROL_UNIT.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_ALU.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_ALU_SRC.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_REG_DST.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_MEM_TO_REG.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_RED_PC.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_DATA_MEM.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_ADDER_PC_P4.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_ADDER_FOR_BRANCH.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE1.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE2.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_IMM_GEN.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE3.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/db/RED.cmp.rdb
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE4.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, red.vhd
source_file = 1, //wsl.localhost/Ubuntu/home/gaith/red/db/RED.cbx.xml
design_name = hard_block
design_name = RED
instance = comp, \RED_INPUT[0]~input\, RED_INPUT[0]~input, RED, 1
instance = comp, \RED_INPUT[1]~input\, RED_INPUT[1]~input, RED, 1
instance = comp, \RED_INPUT[2]~input\, RED_INPUT[2]~input, RED, 1
instance = comp, \RED_INPUT[3]~input\, RED_INPUT[3]~input, RED, 1
instance = comp, \RED_INPUT[4]~input\, RED_INPUT[4]~input, RED, 1
instance = comp, \RED_INPUT[5]~input\, RED_INPUT[5]~input, RED, 1
instance = comp, \RED_INPUT[6]~input\, RED_INPUT[6]~input, RED, 1
instance = comp, \RED_INPUT[7]~input\, RED_INPUT[7]~input, RED, 1
instance = comp, \RED_CLOCK~input\, RED_CLOCK~input, RED, 1
