$date
	Sun Nov 29 11:08:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_SequenceDetector $end
$scope module tb $end
$var wire 1 ! clk $end
$var wire 1 " in $end
$var wire 1 # reset $end
$var wire 1 $ out $end
$var reg 3 % state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
1#
1"
0!
$end
#5000
0$
b0 %
0"
0#
1!
#10000
0!
#12000
1#
#15000
1!
#20000
0!
#22000
1"
#25000
b1 %
1!
#30000
0!
#35000
b10 %
1!
#40000
0!
#45000
b11 %
1!
#50000
0!
#55000
1$
b100 %
1!
#60000
0!
#65000
1!
#70000
0!
#72000
0"
#75000
0$
b0 %
1!
#80000
0!
#85000
1!
#90000
0!
#92000
1"
#95000
b1 %
1!
#100000
0!
#105000
b10 %
1!
#110000
0!
#115000
b11 %
1!
#120000
0!
#125000
1$
b100 %
1!
#130000
0!
#132000
