$date
	Wed Feb  7 15:43:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_lt2 $end
$var wire 2 ! sum [1:0] $end
$var wire 1 " cout $end
$var reg 2 # A [1:0] $end
$var reg 2 $ B [1:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 2 & A [1:0] $end
$var wire 2 ' B [1:0] $end
$var wire 1 % cin $end
$var wire 2 ( sum [1:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b1 !
b1 (
b1 #
b1 &
#20
b10 !
b10 (
b1 $
b1 '
#30
b0 !
b0 (
1"
b11 #
b11 &
#40
b1 !
b1 (
1%
b10 $
b10 '
b10 #
b10 &
#50
b11 !
b11 (
b11 $
b11 '
b11 #
b11 &
#60
