verilog work ../example_design/tri_mode_eth_mac_v5_5_mod.v
verilog work ../example_design/fifo/tri_mode_eth_mac_v5_5_tx_client_fifo.v
verilog work ../example_design/fifo/tri_mode_eth_mac_v5_5_rx_client_fifo.v
verilog work ../example_design/fifo/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.v
verilog work ../example_design/common/tri_mode_eth_mac_v5_5_reset_sync.v
verilog work ../example_design/common/tri_mode_eth_mac_v5_5_sync_block.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_5_address_swap.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_5_axi_mux.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_5_axi_pat_gen.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_5_axi_pat_check.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_5_axi_pipe.v
verilog work ../example_design/pat_gen/tri_mode_eth_mac_v5_5_basic_pat_gen.v
verilog work ../example_design/physical/tri_mode_eth_mac_v5_5_rgmii_v2_0_if.v
verilog work ../example_design/statistics/tri_mode_eth_mac_v5_5_vector_decode.v
verilog work ../example_design/axi_lite/tri_mode_eth_mac_v5_5_axi_lite_sm.v
verilog work ../example_design/axi_ipif/tri_mode_eth_mac_v5_5_counter_f.v
verilog work ../example_design/axi_ipif/tri_mode_eth_mac_v5_5_pselect_f.v
verilog work ../example_design/axi_ipif/tri_mode_eth_mac_v5_5_address_decoder.v
verilog work ../example_design/axi_ipif/tri_mode_eth_mac_v5_5_slave_attachment.v
verilog work ../example_design/axi_ipif/tri_mode_eth_mac_v5_5_axi_lite_ipif.v
verilog work ../example_design/axi_ipif/tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.v
verilog work ../example_design/tri_mode_eth_mac_v5_5_clk_wiz.v
verilog work ../example_design/tri_mode_eth_mac_v5_5_block.v
verilog work ../example_design/tri_mode_eth_mac_v5_5_fifo_block.v
verilog work ../example_design/tri_mode_eth_mac_v5_5_example_design.v
