#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 20 21:32:46 2019
# Process ID: 3076
# Current directory: C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/top_level.vds
# Journal file: C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'dummy_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 406.352 ; gain = 48.367
Command: synth_design -top top_level -part xczu29dr-ffvf1760-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 27 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12716 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1486.363 ; gain = 178.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/synth/top_level.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_level_RFSoC_Controller_0_1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_RFSoC_Controller_0_1/synth/top_level_RFSoC_Controller_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'RFSoC_Controller' [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/RFSoC_Controller.v:23]
	Parameter width bound to: 256 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter channels bound to: 1 - type: integer 
	Parameter delay_width bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_register' [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/register.v:23]
	Parameter width bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (1#1) [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_module' [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/reg_module.v:23]
	Parameter width bound to: 256 - type: integer 
	Parameter depth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/register.v:60]
	Parameter width bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/register.v:60]
INFO: [Synth 8-6155] done synthesizing module 'reg_module' (3#1) [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/reg_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'fire_controller' [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/fire_controller.v:23]
	Parameter depth bound to: 2 - type: integer 
	Parameter delay_width bound to: 64 - type: integer 
	Parameter state_wait_fire bound to: 2'b00 
	Parameter state_fire bound to: 2'b01 
	Parameter state_cleanup bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/counter.v:23]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized0' [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/register.v:23]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized0' (3#1) [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/register.v:23]
WARNING: [Synth 8-5788] Register count_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/counter.v:50]
WARNING: [Synth 8-5788] Register done_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/counter.v:51]
WARNING: [Synth 8-3848] Net reset in module/entity counter does not have driver. [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/counter.v:39]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/counter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/fire_controller.v:73]
INFO: [Synth 8-6155] done synthesizing module 'fire_controller' (5#1) [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/fire_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RFSoC_Controller' (6#1) [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/RFSoC_Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_level_RFSoC_Controller_0_1' (7#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_RFSoC_Controller_0_1/synth/top_level_RFSoC_Controller_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_level_clk_wiz_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'top_level_clk_wiz_0_clk_wiz' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32871]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32871]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:40206]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.333000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:40206]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'top_level_clk_wiz_0_clk_wiz' (11#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top_level_clk_wiz_0' (12#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'top_level_gpio_split_0_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_gpio_split_0_0/synth/top_level_gpio_split_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'gpio_split' [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/new/gpio_split.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gpio_split' (13#1) [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/new/gpio_split.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_level_gpio_split_0_0' (14#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_gpio_split_0_0/synth/top_level_gpio_split_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_level_microblaze_mcs_0_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/synth/top_level_microblaze_mcs_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_04f1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_dlmb_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/synth/bd_04f1_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/synth/bd_04f1_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:13787]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:13787]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (16#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_dlmb_0' (17#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/synth/bd_04f1_dlmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_04f1_dlmb_0' has 25 connections declared, but only 24 given [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:129]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_dlmb_cntlr_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_4/synth/bd_04f1_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_4/synth/bd_04f1_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask' (18#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (19#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (20#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_dlmb_cntlr_0' (21#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_4/synth/bd_04f1_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_ilmb_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/synth/bd_04f1_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/synth/bd_04f1_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (21#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_ilmb_0' (22#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/synth/bd_04f1_ilmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_04f1_ilmb_0' has 25 connections declared, but only 24 given [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:177]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_ilmb_cntlr_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_5/synth/bd_04f1_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_5/synth/bd_04f1_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized0' (22#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (22#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (22#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_ilmb_cntlr_0' (23#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_5/synth/bd_04f1_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_iomodule_0_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/synth/bd_04f1_iomodule_0_0.vhd:81]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 16 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 8 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8386' bound to instance 'U0' of component 'iomodule' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/synth/bd_04f1_iomodule_0_0.vhd:283]
INFO: [Synth 8-638] synthesizing module 'iomodule' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 16 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 8 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8877]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8892]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8219' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8920]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_pselect_mask' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_pselect_mask' (24#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 16 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 8 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6763' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 16 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 8 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 22 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Transmit' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5717' bound to instance 'UART_TX_I1' of component 'UART_Transmit' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7352]
INFO: [Synth 8-638] synthesizing module 'UART_Transmit' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5752]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 22 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5867]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5868]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'DIV16_SRL16E' of component 'XIL_SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5886]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:695]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E' (25#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5902]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1035]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1064]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_FDRE' (26#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1035]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:821' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5956]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_MUXCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:836]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXCY_L' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:846]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_MUXCY' (27#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:836]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:863' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5966]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_XORCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:877]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:887]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_XORCY' (28#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:877]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:821' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5956]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:863' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5966]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:863' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5966]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXF5' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1251' bound to instance 'MUX_F5_1' of component 'MB_MUXF5' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6046]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF5' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1266]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXF5' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF5' (29#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1266]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXF5' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1251' bound to instance 'MUX_F5_2' of component 'MB_MUXF5' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6055]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXF6' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1293' bound to instance 'MUXF6_I' of component 'MB_MUXF6' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6064]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF6' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1308]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXF6' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1318]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF6' (30#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1308]
INFO: [Synth 8-256] done synthesizing module 'UART_Transmit' (31#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5752]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Receive' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4776' bound to instance 'UART_RX_I1' of component 'UART_Receive' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7390]
INFO: [Synth 8-638] synthesizing module 'UART_Receive' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4877]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4878]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4881]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4882]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'Mid_Start_Bit_SRL16' of component 'XIL_SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4977]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:695]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized1' (31#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'Delay_16' of component 'XIL_SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4998]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDSE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1085' bound to instance 'First_Bit_I' of component 'MB_FDSE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5100]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_FDSE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1102]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDSE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1131]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_FDSE' (32#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1102]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
INFO: [Synth 8-256] done synthesizing module 'UART_Receive' (33#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 54 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'UART_FIT_I' of component 'FIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7436]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 54 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 9 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1802' bound to instance 'Divide_I' of component 'Divide_Part' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2403]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 9 - type: integer 
	Parameter First bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1882]
WARNING: [Synth 8-6014] Unused sequential element Rst_d1_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2017]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (34#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 6 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1802' bound to instance 'Divide_I' of component 'Divide_Part' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2403]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 6 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1882]
WARNING: [Synth 8-6014] Unused sequential element Rst_d1_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2017]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (34#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (35#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 4 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Uart_Control_Status' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4469' bound to instance 'Uart_Control_Status_I1' of component 'Uart_Control_Status' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7558]
INFO: [Synth 8-638] synthesizing module 'Uart_Control_Status' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4507]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 4 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element TMR_No.parity_error_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4566]
INFO: [Synth 8-256] done synthesizing module 'Uart_Control_Status' (36#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4507]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized1' (36#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7653]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7676]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I1' of component 'PIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7714]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (37#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I2' of component 'PIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7752]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I3' of component 'PIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7790]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I4' of component 'PIT_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7828]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 16 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 16 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (38#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 8 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7874]
INFO: [Synth 8-638] synthesizing module 'GPO_Module__parameterized1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 8 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module__parameterized1' (38#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7893]
INFO: [Synth 8-638] synthesizing module 'GPO_Module__parameterized3' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module__parameterized3' (38#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7912]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7934]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (39#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7949]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7964]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7979]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8020]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_FDR' (40#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (41#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (42#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (43#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_iomodule_0_0' (44#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/synth/bd_04f1_iomodule_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_lmb_bram_I_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_6/synth/bd_04f1_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_04f1_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     24.490494 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_6/synth/bd_04f1_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_lmb_bram_I_0' (55#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_6/synth/bd_04f1_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_04f1_lmb_bram_I_0' has 16 connections declared, but only 14 given [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:241]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_mdm_0_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/synth/bd_04f1_mdm_0_0.vhd:94]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_JTAG_CHAIN bound to: 1 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:12316' bound to instance 'U0' of component 'MDM' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/synth/bd_04f1_mdm_0_0.vhd:1699]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:13969]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_JTAG_CHAIN bound to: 1 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15475]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15542]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (56#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15764]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (57#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 1 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:5478' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15844]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:6715]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 1 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:7619]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:479]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_FDRE' (58#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:2847' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:10066]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3119]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3475]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (59#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3485]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (60#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3674]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E' (61#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized0' (61#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized1' (61#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized2' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized2' (61#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3936]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4174]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4175]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4188]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4189]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_FDRSE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRSE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:898]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_FDRSE' (62#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_SRL_FIFO' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_MUXCY_XORCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:954]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:961]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_MUXCY_XORCY' (63#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_XORCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1047]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_XORCY' (64#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized3' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized3' (64#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_SRL_FIFO' (65#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (66#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3119]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (67#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:6715]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (68#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (68#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (68#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (68#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (69#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (70#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (71#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (72#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:13969]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_mdm_0_0' (73#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/synth/bd_04f1_mdm_0_0.vhd:94]
WARNING: [Synth 8-7023] instance 'mdm_0' of module 'bd_04f1_mdm_0_0' has 30 connections declared, but only 29 given [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:256]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_microblaze_I_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/synth/bd_04f1_microblaze_I_0.vhd:130]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_04f1_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_microblaze_I_0' (127#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/synth/bd_04f1_microblaze_I_0.vhd:130]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_04f1_microblaze_I_0' has 66 connections declared, but only 57 given [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:288]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_rst_0_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/synth/bd_04f1_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:77925]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (128#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:77925]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (129#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (130#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (131#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (132#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (133#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_rst_0_0' (134#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/synth/bd_04f1_rst_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_04f1_rst_0_0' has 10 connections declared, but only 9 given [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:346]
INFO: [Synth 8-6157] synthesizing module 'bd_04f1_xlconcat_0_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_8/synth/bd_04f1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (135#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_04f1_xlconcat_0_0' (136#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_8/synth/bd_04f1_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_04f1' (137#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_level_microblaze_mcs_0_0' (138#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/synth/top_level_microblaze_mcs_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.v:52]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_block' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:56]
	Parameter dac00_enable bound to: 1'b1 
	Parameter dac00_data_type bound to: 1'b0 
	Parameter dac00_interpolation bound to: 3'b001 
	Parameter dac00_mixer bound to: 2'b10 
	Parameter dac00_sinc bound to: 1'b0 
	Parameter dac01_enable bound to: 1'b0 
	Parameter dac01_data_type bound to: 1'b0 
	Parameter dac01_interpolation bound to: 3'b000 
	Parameter dac01_mixer bound to: 2'b10 
	Parameter dac01_sinc bound to: 1'b0 
	Parameter dac02_enable bound to: 1'b0 
	Parameter dac02_data_type bound to: 1'b0 
	Parameter dac02_interpolation bound to: 3'b000 
	Parameter dac02_mixer bound to: 2'b10 
	Parameter dac02_sinc bound to: 1'b0 
	Parameter dac03_enable bound to: 1'b0 
	Parameter dac03_data_type bound to: 1'b0 
	Parameter dac03_interpolation bound to: 3'b000 
	Parameter dac03_mixer bound to: 2'b10 
	Parameter dac03_sinc bound to: 1'b0 
	Parameter dac10_enable bound to: 1'b0 
	Parameter dac10_data_type bound to: 1'b0 
	Parameter dac10_interpolation bound to: 3'b000 
	Parameter dac10_mixer bound to: 2'b10 
	Parameter dac10_sinc bound to: 1'b0 
	Parameter dac11_enable bound to: 1'b0 
	Parameter dac11_data_type bound to: 1'b0 
	Parameter dac11_interpolation bound to: 3'b000 
	Parameter dac11_mixer bound to: 2'b10 
	Parameter dac11_sinc bound to: 1'b0 
	Parameter dac12_enable bound to: 1'b0 
	Parameter dac12_data_type bound to: 1'b0 
	Parameter dac12_interpolation bound to: 3'b000 
	Parameter dac12_mixer bound to: 2'b10 
	Parameter dac12_sinc bound to: 1'b0 
	Parameter dac13_enable bound to: 1'b0 
	Parameter dac13_data_type bound to: 1'b0 
	Parameter dac13_interpolation bound to: 3'b000 
	Parameter dac13_mixer bound to: 2'b10 
	Parameter dac13_sinc bound to: 1'b0 
	Parameter dac20_enable bound to: 1'b0 
	Parameter dac20_data_type bound to: 1'b0 
	Parameter dac20_interpolation bound to: 3'b000 
	Parameter dac20_mixer bound to: 2'b10 
	Parameter dac20_sinc bound to: 1'b0 
	Parameter dac21_enable bound to: 1'b0 
	Parameter dac21_data_type bound to: 1'b0 
	Parameter dac21_interpolation bound to: 3'b000 
	Parameter dac21_mixer bound to: 2'b10 
	Parameter dac21_sinc bound to: 1'b0 
	Parameter dac22_enable bound to: 1'b0 
	Parameter dac22_data_type bound to: 1'b0 
	Parameter dac22_interpolation bound to: 3'b000 
	Parameter dac22_mixer bound to: 2'b10 
	Parameter dac22_sinc bound to: 1'b0 
	Parameter dac23_enable bound to: 1'b0 
	Parameter dac23_data_type bound to: 1'b0 
	Parameter dac23_interpolation bound to: 3'b000 
	Parameter dac23_mixer bound to: 2'b10 
	Parameter dac23_sinc bound to: 1'b0 
	Parameter dac30_enable bound to: 1'b0 
	Parameter dac30_data_type bound to: 1'b0 
	Parameter dac30_interpolation bound to: 3'b000 
	Parameter dac30_mixer bound to: 2'b10 
	Parameter dac30_sinc bound to: 1'b0 
	Parameter dac31_enable bound to: 1'b0 
	Parameter dac31_data_type bound to: 1'b0 
	Parameter dac31_interpolation bound to: 3'b000 
	Parameter dac31_mixer bound to: 2'b10 
	Parameter dac31_sinc bound to: 1'b0 
	Parameter dac32_enable bound to: 1'b0 
	Parameter dac32_data_type bound to: 1'b0 
	Parameter dac32_interpolation bound to: 3'b000 
	Parameter dac32_mixer bound to: 2'b10 
	Parameter dac32_sinc bound to: 1'b0 
	Parameter dac33_enable bound to: 1'b0 
	Parameter dac33_data_type bound to: 1'b0 
	Parameter dac33_interpolation bound to: 3'b000 
	Parameter dac33_mixer bound to: 2'b10 
	Parameter dac33_sinc bound to: 1'b0 
	Parameter adc00_enable bound to: 1'b0 
	Parameter adc00_data_type bound to: 1'b0 
	Parameter adc00_decimation bound to: 3'b000 
	Parameter adc00_mixer bound to: 2'b10 
	Parameter adc01_enable bound to: 1'b0 
	Parameter adc01_data_type bound to: 1'b0 
	Parameter adc01_decimation bound to: 3'b000 
	Parameter adc01_mixer bound to: 2'b10 
	Parameter adc02_enable bound to: 1'b0 
	Parameter adc02_data_type bound to: 1'b0 
	Parameter adc02_decimation bound to: 3'b000 
	Parameter adc02_mixer bound to: 2'b10 
	Parameter adc03_enable bound to: 1'b0 
	Parameter adc03_data_type bound to: 1'b0 
	Parameter adc03_decimation bound to: 3'b000 
	Parameter adc03_mixer bound to: 2'b10 
	Parameter adc10_enable bound to: 1'b0 
	Parameter adc10_data_type bound to: 1'b0 
	Parameter adc10_decimation bound to: 3'b000 
	Parameter adc10_mixer bound to: 2'b10 
	Parameter adc11_enable bound to: 1'b0 
	Parameter adc11_data_type bound to: 1'b0 
	Parameter adc11_decimation bound to: 3'b000 
	Parameter adc11_mixer bound to: 2'b10 
	Parameter adc12_enable bound to: 1'b0 
	Parameter adc12_data_type bound to: 1'b0 
	Parameter adc12_decimation bound to: 3'b000 
	Parameter adc12_mixer bound to: 2'b10 
	Parameter adc13_enable bound to: 1'b0 
	Parameter adc13_data_type bound to: 1'b0 
	Parameter adc13_decimation bound to: 3'b000 
	Parameter adc13_mixer bound to: 2'b10 
	Parameter adc20_enable bound to: 1'b0 
	Parameter adc20_data_type bound to: 1'b0 
	Parameter adc20_decimation bound to: 3'b000 
	Parameter adc20_mixer bound to: 2'b10 
	Parameter adc21_enable bound to: 1'b0 
	Parameter adc21_data_type bound to: 1'b0 
	Parameter adc21_decimation bound to: 3'b000 
	Parameter adc21_mixer bound to: 2'b10 
	Parameter adc22_enable bound to: 1'b0 
	Parameter adc22_data_type bound to: 1'b0 
	Parameter adc22_decimation bound to: 3'b000 
	Parameter adc22_mixer bound to: 2'b10 
	Parameter adc23_enable bound to: 1'b0 
	Parameter adc23_data_type bound to: 1'b0 
	Parameter adc23_decimation bound to: 3'b000 
	Parameter adc23_mixer bound to: 2'b10 
	Parameter adc30_enable bound to: 1'b0 
	Parameter adc30_data_type bound to: 1'b0 
	Parameter adc30_decimation bound to: 3'b000 
	Parameter adc30_mixer bound to: 2'b10 
	Parameter adc31_enable bound to: 1'b0 
	Parameter adc31_data_type bound to: 1'b0 
	Parameter adc31_decimation bound to: 3'b000 
	Parameter adc31_mixer bound to: 2'b10 
	Parameter adc32_enable bound to: 1'b0 
	Parameter adc32_data_type bound to: 1'b0 
	Parameter adc32_decimation bound to: 3'b000 
	Parameter adc32_mixer bound to: 2'b10 
	Parameter adc33_enable bound to: 1'b0 
	Parameter adc33_data_type bound to: 1'b0 
	Parameter adc33_decimation bound to: 3'b000 
	Parameter adc33_mixer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_rf_wrapper' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rf_wrapper.v:50]
	Parameter NMR_DAC_TILES bound to: 4 - type: integer 
	Parameter NMR_ADC_TILES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (139#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_top' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:47]
	Parameter start_val_500_nanosecs bound to: 24'b000000000000000000001111 
	Parameter start_val_20_microsecs bound to: 24'b000000000000001001110001 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_tile_config' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_tile_config.sv:47]
	Parameter idle bound to: 3'b000 
	Parameter memory_delay bound to: 3'b001 
	Parameter check_tile_index bound to: 3'b010 
	Parameter wait_for_drp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
	Parameter finished bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_device_rom' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_device_rom.sv:47]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_device_rom.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_device_rom' (140#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_device_rom.sv:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_tile_config.sv:294]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_tile_config' (141#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_tile_config.sv:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv:47]
	Parameter ADC bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter wait_for_supplies_up bound to: 4'b0010 
	Parameter wait_for_timer bound to: 4'b0011 
	Parameter request_drp bound to: 4'b0100 
	Parameter read_drp bound to: 4'b0101 
	Parameter wait_for_read_rdy bound to: 4'b0110 
	Parameter dummy_read_drp bound to: 4'b0111 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1000 
	Parameter write_drp bound to: 4'b1001 
	Parameter wait_for_write_rdy bound to: 4'b1010 
	Parameter finish bound to: 4'b1011 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled' (142#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_arbiter' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_arbiter.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_status bound to: 3'b010 
	Parameter gnt_por bound to: 3'b011 
	Parameter gnt_bgt bound to: 3'b100 
	Parameter gnt_user bound to: 3'b101 
	Parameter gnt_dummy_read bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_arbiter' (143#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_arbiter.v:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_bgt_fsm' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_bgt_fsm.v:47]
	Parameter idle bound to: 5'b00000 
	Parameter request_drp bound to: 5'b00001 
	Parameter write_vbg_ctrl_1 bound to: 5'b00010 
	Parameter write_vbg_ctrl_2 bound to: 5'b00011 
	Parameter write_vbg_ctrl_3 bound to: 5'b00100 
	Parameter write_vbg_ctrl_4 bound to: 5'b00101 
	Parameter wait_for_125_ns_1 bound to: 5'b00110 
	Parameter write_vbg_ctrl_5 bound to: 5'b00111 
	Parameter write_vbg_ctrl_6 bound to: 5'b01000 
	Parameter wait_for_125_ns_2 bound to: 5'b01001 
	Parameter write_vbg_ctrl_7 bound to: 5'b01010 
	Parameter write_vbg_ctrl_8 bound to: 5'b01011 
	Parameter read_vbg_status_1 bound to: 5'b01100 
	Parameter read_vbg_status_2 bound to: 5'b01101 
	Parameter wait_for_vbg_status bound to: 5'b01110 
	Parameter write_vbg_ctrl_9 bound to: 5'b01111 
	Parameter write_vbg_ctrl_10 bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_bgt_fsm.v:116]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_bgt_fsm' (144#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_bgt_fsm.v:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:47]
	Parameter ADC bound to: 0 - type: integer 
	Parameter NO_OF_SLICES bound to: 0 - type: integer 
	Parameter PLL bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:303]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm' (145#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm.sv:47]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv:47]
	Parameter ADC bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter wait_for_supplies_up bound to: 4'b0010 
	Parameter wait_for_timer bound to: 4'b0011 
	Parameter request_drp bound to: 4'b0100 
	Parameter read_drp bound to: 4'b0101 
	Parameter wait_for_read_rdy bound to: 4'b0110 
	Parameter dummy_read_drp bound to: 4'b0111 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1000 
	Parameter write_drp bound to: 4'b1001 
	Parameter wait_for_write_rdy bound to: 4'b1010 
	Parameter finish bound to: 4'b1011 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0' (145#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_disabled.sv:47]
WARNING: [Synth 8-6014] Unused sequential element adc0_start_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2295]
WARNING: [Synth 8-6014] Unused sequential element adc0_end_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2296]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2297]
WARNING: [Synth 8-6014] Unused sequential element adc1_end_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2298]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2299]
WARNING: [Synth 8-6014] Unused sequential element adc2_end_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2300]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2301]
WARNING: [Synth 8-6014] Unused sequential element adc3_end_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2302]
WARNING: [Synth 8-6014] Unused sequential element dac1_start_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2305]
WARNING: [Synth 8-6014] Unused sequential element dac1_end_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2306]
WARNING: [Synth 8-6014] Unused sequential element dac2_start_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2307]
WARNING: [Synth 8-6014] Unused sequential element dac2_end_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2308]
WARNING: [Synth 8-6014] Unused sequential element dac3_start_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2309]
WARNING: [Synth 8-6014] Unused sequential element dac3_end_stage_r_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:2310]
WARNING: [Synth 8-3848] Net adc0_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:480]
WARNING: [Synth 8-3848] Net adc0_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:481]
WARNING: [Synth 8-3848] Net adc1_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:484]
WARNING: [Synth 8-3848] Net adc1_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:485]
WARNING: [Synth 8-3848] Net adc2_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:488]
WARNING: [Synth 8-3848] Net adc2_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:489]
WARNING: [Synth 8-3848] Net adc3_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:492]
WARNING: [Synth 8-3848] Net adc3_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:493]
WARNING: [Synth 8-3848] Net dac1_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:503]
WARNING: [Synth 8-3848] Net dac1_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:504]
WARNING: [Synth 8-3848] Net dac2_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:508]
WARNING: [Synth 8-3848] Net dac2_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:509]
WARNING: [Synth 8-3848] Net dac3_pll_error in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:513]
WARNING: [Synth 8-3848] Net dac3_sm_reset in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:514]
WARNING: [Synth 8-3848] Net adc0_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:543]
WARNING: [Synth 8-3848] Net adc1_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:553]
WARNING: [Synth 8-3848] Net adc2_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:563]
WARNING: [Synth 8-3848] Net adc3_bg_cal_off in module/entity top_level_usp_rf_data_converter_0_0_por_fsm_top does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:573]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_por_fsm_top' (146#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_por_fsm_top.sv:47]
INFO: [Synth 8-6157] synthesizing module 'HSDAC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32755]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_DACS bound to: 1 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: Yes - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSDAC' (147#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32755]
INFO: [Synth 8-6157] synthesizing module 'HSDAC__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32755]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 0 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_DACS bound to: 0 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 6400 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSDAC__parameterized0' (147#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32755]
INFO: [Synth 8-6157] synthesizing module 'HSADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32646]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 0 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 0 - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSADC' (148#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:32646]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_rf_wrapper' (149#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rf_wrapper.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_axi_lite_ipif' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_axi_lite_ipif.v:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_slave_attachment' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_slave_attachment.v:83]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 18 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INCLUDE_DPHASE_TIMER bound to: 2048 - type: integer 
	Parameter AXI_RESP_OK bound to: 2'b00 
	Parameter AXI_RESP_SLVERR bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter READING bound to: 3'b001 
	Parameter READ_WAIT bound to: 3'b010 
	Parameter WRITE_WAIT bound to: 3'b011 
	Parameter WRITING bound to: 3'b100 
	Parameter B_VALID bound to: 3'b101 
	Parameter BRESP_WAIT bound to: 3'b110 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter DPTO_LD_VALUE bound to: 12'b011111111111 
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_counter_f' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_counter_f.v:54]
	Parameter C_NUM_BITS bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_counter_f' (150#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_counter_f.v:54]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_address_decoder' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_address_decoder.v:65]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_address_decoder' (151#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_slave_attachment' (152#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_axi_lite_ipif' (153#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_axi_lite_ipif.v:88]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_register_decode' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_register_decode.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_register_decode.v:146]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_register_decode' (154#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_register_decode.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_access_ctrl' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_access_ctrl.v:50]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_access_ctrl' (155#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_access_ctrl.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_control_top' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_control' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control.v:50]
	Parameter idle bound to: 3'b000 
	Parameter send_enable bound to: 3'b001 
	Parameter wait_rdy bound to: 3'b010 
	Parameter write_done bound to: 3'b011 
	Parameter read_done bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_control' (156#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control.v:50]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_drp_control_top' (157#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_irq_sync' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (157#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_irq_sync' (158#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_powerup_state_irq' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_irq_req_ack' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_irq_req_ack' (159#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_powerup_state_irq' (160#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_overvol_irq' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_overvol_irq.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_overvol_irq' (161#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_overvol_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:1251]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (162#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:1251]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl' (163#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0_reset_count' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rst_cnt.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_reset_count' (164#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_rst_cnt.v:49]
WARNING: [Synth 8-6014] Unused sequential element adc00_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3043]
WARNING: [Synth 8-6014] Unused sequential element adc00_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3044]
WARNING: [Synth 8-6014] Unused sequential element adc01_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3056]
WARNING: [Synth 8-6014] Unused sequential element adc01_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3057]
WARNING: [Synth 8-6014] Unused sequential element adc02_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3069]
WARNING: [Synth 8-6014] Unused sequential element adc02_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3070]
WARNING: [Synth 8-6014] Unused sequential element adc03_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3082]
WARNING: [Synth 8-6014] Unused sequential element adc03_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3083]
WARNING: [Synth 8-6014] Unused sequential element adc10_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3284]
WARNING: [Synth 8-6014] Unused sequential element adc10_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3285]
WARNING: [Synth 8-6014] Unused sequential element adc11_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3297]
WARNING: [Synth 8-6014] Unused sequential element adc11_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3298]
WARNING: [Synth 8-6014] Unused sequential element adc12_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3310]
WARNING: [Synth 8-6014] Unused sequential element adc12_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3311]
WARNING: [Synth 8-6014] Unused sequential element adc13_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3323]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3324]
WARNING: [Synth 8-6014] Unused sequential element adc20_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3525]
WARNING: [Synth 8-6014] Unused sequential element adc20_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3526]
WARNING: [Synth 8-6014] Unused sequential element adc21_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3538]
WARNING: [Synth 8-6014] Unused sequential element adc21_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3539]
WARNING: [Synth 8-6014] Unused sequential element adc22_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3551]
WARNING: [Synth 8-6014] Unused sequential element adc22_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3552]
WARNING: [Synth 8-6014] Unused sequential element adc23_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3564]
WARNING: [Synth 8-6014] Unused sequential element adc23_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3565]
WARNING: [Synth 8-6014] Unused sequential element adc30_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3766]
WARNING: [Synth 8-6014] Unused sequential element adc30_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3767]
WARNING: [Synth 8-6014] Unused sequential element adc31_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3779]
WARNING: [Synth 8-6014] Unused sequential element adc31_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3780]
WARNING: [Synth 8-6014] Unused sequential element adc32_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3792]
WARNING: [Synth 8-6014] Unused sequential element adc32_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3793]
WARNING: [Synth 8-6014] Unused sequential element adc33_cal_freeze_reg_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3805]
WARNING: [Synth 8-6014] Unused sequential element adc33_disable_cal_freeze_input_reg was removed.  [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:3806]
WARNING: [Synth 8-3848] Net dac1_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:739]
WARNING: [Synth 8-3848] Net dac2_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:770]
WARNING: [Synth 8-3848] Net dac3_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:801]
WARNING: [Synth 8-3848] Net adc0_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:839]
WARNING: [Synth 8-3848] Net adc1_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:874]
WARNING: [Synth 8-3848] Net adc2_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:909]
WARNING: [Synth 8-3848] Net adc3_reset_cnt in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:944]
WARNING: [Synth 8-3848] Net adc00_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:511]
WARNING: [Synth 8-3848] Net adc01_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:512]
WARNING: [Synth 8-3848] Net adc02_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:513]
WARNING: [Synth 8-3848] Net adc03_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:514]
WARNING: [Synth 8-3848] Net adc10_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:531]
WARNING: [Synth 8-3848] Net adc11_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:532]
WARNING: [Synth 8-3848] Net adc12_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:533]
WARNING: [Synth 8-3848] Net adc13_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:534]
WARNING: [Synth 8-3848] Net adc20_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:551]
WARNING: [Synth 8-3848] Net adc21_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:552]
WARNING: [Synth 8-3848] Net adc22_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:553]
WARNING: [Synth 8-3848] Net adc23_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:554]
WARNING: [Synth 8-3848] Net adc30_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:571]
WARNING: [Synth 8-3848] Net adc31_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:572]
WARNING: [Synth 8-3848] Net adc32_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:573]
WARNING: [Synth 8-3848] Net adc33_signal_lost_i in module/entity top_level_usp_rf_data_converter_0_0_block does not have driver. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:574]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0_block' (165#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_block.v:56]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0' (166#1) [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.v:52]
WARNING: [Synth 8-7023] instance 'usp_rf_data_converter_0' of module 'top_level_usp_rf_data_converter_0_0' has 32 connections declared, but only 22 given [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/synth/top_level.v:116]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (167#1) [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/synth/top_level.v:13]
WARNING: [Synth 8-3331] design xpm_cdc_single__parameterized0 has unconnected port src_clk
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_register_decode has unconnected port bus2ip_addr[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_register_decode has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_register_decode has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[16]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[17]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0 has unconnected port status_bits[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0 has unconnected port status_bits[0]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port drpdo_status[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc0_status[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc1_status[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[5]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[4]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[3]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[2]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc2_status[1]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[15]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[14]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[13]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[12]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[11]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[10]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[9]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[8]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[7]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[6]
WARNING: [Synth 8-3331] design top_level_usp_rf_data_converter_0_0_por_fsm has unconnected port adc3_status[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1917.980 ; gain = 610.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1938.254 ; gain = 630.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1938.254 ; gain = 630.750
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 497 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/top_level_ooc.xdc]
Finished Parsing XDC File [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/top_level_ooc.xdc]
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc] for cell 'usp_rf_data_converter_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc:59]
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc] for cell 'usp_rf_data_converter_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0_board.xdc] for cell 'microblaze_mcs_0/inst'
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0_board.xdc] for cell 'microblaze_mcs_0/inst'
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_04f1_microblaze_I_0.xdc] for cell 'microblaze_mcs_0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_04f1_microblaze_I_0.xdc] for cell 'microblaze_mcs_0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_04f1_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_04f1_rst_0_0_board.xdc] for cell 'microblaze_mcs_0/inst/rst_0/U0'
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_04f1_rst_0_0_board.xdc] for cell 'microblaze_mcs_0/inst/rst_0/U0'
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_04f1_rst_0_0.xdc] for cell 'microblaze_mcs_0/inst/rst_0/U0'
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_04f1_rst_0_0.xdc] for cell 'microblaze_mcs_0/inst/rst_0/U0'
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/bd_04f1_ilmb_0.xdc] for cell 'microblaze_mcs_0/inst/ilmb/U0'
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/bd_04f1_ilmb_0.xdc] for cell 'microblaze_mcs_0/inst/ilmb/U0'
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_04f1_dlmb_0.xdc] for cell 'microblaze_mcs_0/inst/dlmb/U0'
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_04f1_dlmb_0.xdc] for cell 'microblaze_mcs_0/inst/dlmb/U0'
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_04f1_mdm_0_0.xdc] for cell 'microblaze_mcs_0/inst/mdm_0/U0'
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_04f1_mdm_0_0.xdc] for cell 'microblaze_mcs_0/inst/mdm_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_04f1_mdm_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/bd_04f1_iomodule_0_0_board.xdc] for cell 'microblaze_mcs_0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/bd_04f1_iomodule_0_0_board.xdc] for cell 'microblaze_mcs_0/inst/iomodule_0/U0'
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0.xdc] for cell 'clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 'diff_clock_rtl_clk_p' already exists, overwriting the previous clock with the same name. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0.xdc:56]
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc] for cell 'usp_rf_data_converter_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc:85]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc:87]
Finished Parsing XDC File [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc] for cell 'usp_rf_data_converter_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2021.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 403 instances were transformed.
  BUFG => BUFGCE: 2 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 45 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 9 instances
  FDS => FDSE: 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 92 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2023.070 ; gain = 1.684
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2023.070 ; gain = 715.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2023.070 ; gain = 715.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst. (constraint file  C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/microblaze_I/U0. (constraint file  C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc, line 69).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/rst_0/U0. (constraint file  C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/ilmb/U0. (constraint file  C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/dlmb/U0. (constraint file  C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/mdm_0/U0. (constraint file  C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/iomodule_0/U0. (constraint file  C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc, line 93).
Applied set_property DONT_TOUCH = true for clk_wiz/inst. (constraint file  C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for gpio_split_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for RFSoC_Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/mdm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac20_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac21_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac23_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2023.070 ; gain = 715.566
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fire_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "data_array". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'drp_wen_reg' into 'drp_den_reg' [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_tile_config.sv:256]
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_tile_config'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'top_level_usp_rf_data_converter_0_0_drp_arbiter'
INFO: [Synth 8-3936] Found unconnected internal register 'rdata_status_reg' and it is trimmed from '16' to '1' bits. [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_bgt_fsm.v:293]
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_bgt_fsm'
INFO: [Synth 8-5587] ROM size for "drp_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "drp_di" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "drp_den" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bgt_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/fpga_projects/rfsoc_output_test/rfsoc_output_test.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_counter_f.v:99]
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'top_level_usp_rf_data_converter_0_0_slave_attachment'
INFO: [Synth 8-5546] ROM "reg_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_8359_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_level_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         state_wait_fire |                               00 |                               00
              state_fire |                               01 |                               01
           state_cleanup |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fire_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
            wait_for_drp |                          0000010 |                              011
            memory_delay |                          0000100 |                              001
        check_tile_index |                          0001000 |                              010
               write_drp |                          0010000 |                              100
      wait_for_write_rdy |                          0100000 |                              101
                finished |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'top_level_usp_rf_data_converter_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_level_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2023.070 ; gain = 715.566
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module__parameterized1) to 'microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I2'
INFO: [Synth 8-223] decloning instance 'microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module__parameterized1) to 'microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I3'
INFO: [Synth 8-223] decloning instance 'microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module__parameterized1) to 'microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I4'

Report RTL Partitions: 
+------+-----------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                    |Replication |Instances |
+------+-----------------------------------------------------------------+------------+----------+
|1     |top_level_clk_wiz_0_clk_wiz__GC0                                 |           1|         3|
|2     |muxpart__265_top_level_usp_rf_data_converter_0_0_register_decode |           1|     41213|
|3     |top_level_usp_rf_data_converter_0_0_register_decode__GB1         |           1|      5616|
|4     |top_level_usp_rf_data_converter_0_0_block__GC0                   |           1|     27858|
|5     |top_level__GC0                                                   |           1|     13841|
+------+-----------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 81    
+---Registers : 
	             4096 Bit    Registers := 1     
	              256 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 32    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 73    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 165   
	                4 Bit    Registers := 59    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 1002  
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    201 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 22    
	   7 Input     32 Bit        Muxes := 1     
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 69    
	  12 Input     16 Bit        Muxes := 14    
	   6 Input     16 Bit        Muxes := 8     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 40    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	  12 Input     12 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 7     
	   6 Input     12 Bit        Muxes := 8     
	  17 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 67    
	   5 Input      5 Bit        Muxes := 8     
	  12 Input      4 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 10    
	  15 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 14    
	  17 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 90    
	   2 Input      1 Bit        Muxes := 584   
	  12 Input      1 Bit        Muxes := 85    
	   6 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 25    
	  15 Input      1 Bit        Muxes := 26    
	  14 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level_usp_rf_data_converter_0_0_register_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    201 Bit        Muxes := 1     
Module xpm_cdc_single__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_device_rom 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_tile_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 8     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_bgt_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
Module xpm_cdc_single__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_por_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 26    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module top_level_usp_rf_data_converter_0_0_drp_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module top_level_usp_rf_data_converter_0_0_por_fsm_top 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module top_level_usp_rf_data_converter_0_0_rf_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module top_level_usp_rf_data_converter_0_0_slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 16    
Module top_level_usp_rf_data_converter_0_0_drp_access_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module top_level_usp_rf_data_converter_0_0_drp_control__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module top_level_usp_rf_data_converter_0_0_drp_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module xpm_cdc_single__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_powerup_state_irq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_irq_req_ack__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_overvol_irq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module top_level_usp_rf_data_converter_0_0_irq_req_ack 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module top_level_usp_rf_data_converter_0_0_reset_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module top_level_usp_rf_data_converter_0_0_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	               16 Bit    Registers := 50    
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 72    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 40    
	   2 Input     14 Bit        Muxes := 40    
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
Module shift_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module fire_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shift_register__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module register__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GPO_Module 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module GPO_Module__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module UART_Transmit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module UART_Receive 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module Uart_Control_Status 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Divide_part__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIT_Module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mdm_v3_2_16_SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mdm_v3_2_16_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module microblaze_v11_0_1_mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 88    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 50    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized8__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized8__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized8__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized8__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized8__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module microblaze_v11_0_1_mb_sync_bit__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_slice3_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_slice2_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_slice1_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_slice0_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_slice3_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_slice2_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_slice1_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_slice0_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_slice3_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_slice2_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_slice1_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_slice0_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_slice3_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_slice2_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_slice1_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_slice0_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice3_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice2_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice1_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice0_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice3_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice2_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice1_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice0_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice3_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice2_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice1_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice0_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice3_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice2_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice1_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice0_irq_en_reg[0]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_fifo_disable_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_slice3_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_slice2_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_slice1_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_slice0_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_fifo_disable_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_slice3_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_slice2_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_slice1_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_slice0_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_fifo_disable_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_slice3_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_slice2_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_slice1_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_slice0_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_fifo_disable_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_slice3_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_slice2_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_slice1_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_slice0_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_fifo_disable_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice3_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice3_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice2_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice2_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice1_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice1_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice0_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice0_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_fifo_disable_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice3_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice3_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice2_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice2_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice1_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice1_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice0_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice0_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_fifo_disable_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice3_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice3_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice2_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice2_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice1_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice1_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice0_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice0_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_fifo_disable_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice3_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice3_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice2_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice2_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice1_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice1_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice0_irq_en_reg[1]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice0_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_fifo_disable_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_fifo_disable_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_fifo_disable_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_fifo_disable_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_fifo_disable_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice3_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice3_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice2_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice2_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice1_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice1_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac3_slice0_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac3_slice0_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_fifo_disable_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice3_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice3_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice2_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice2_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice1_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice1_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac2_slice0_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac2_slice0_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_fifo_disable_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice3_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice3_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice2_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice2_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice1_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice1_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac1_slice0_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac1_slice0_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_fifo_disable_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice3_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice3_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice2_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice2_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice1_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice1_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/dac0_slice0_irq_en_reg[2]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/dac0_slice0_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc3_fifo_disable_reg[3]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc2_fifo_disable_reg[3]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc2_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc1_fifo_disable_reg[3]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'usp_rf_data_converter_0/inst/i_0/adc0_fifo_disable_reg[3]' (FDRE) to 'usp_rf_data_converter_0/inst/i_0/adc0_fifo_disable_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc3_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc3_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc3_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc3_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc2_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc2_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc2_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc2_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac3_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac3_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac3_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac3_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac2_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac2_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac2_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac2_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc3_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc2_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\adc0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac3_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac2_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\dac0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/cal_const_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /tile_config/\data_index_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /\mem_data_dac0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\restart_fg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/dac1_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/dac2_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/dac3_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/adc0_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/adc1_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/adc2_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/i_top_level_usp_rf_data_converter_0_0_powerup_state_irq/adc3_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac3/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac2/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /tile_config/\ram/data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usp_rf_data_converter_0/inst/i_0/\top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/microblaze_mcs_0/inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_ALU_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Reg_Test_Long_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:44 . Memory (MB): peak = 2023.070 ; gain = 715.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------------------+------------+---------------+----------------+
|Module Name                                     | RTL Object | Depth x Width | Implemented As | 
+------------------------------------------------+------------+---------------+----------------+
|top_level_usp_rf_data_converter_0_0_device_rom  | p_0_out    | 64x28         | LUT            | 
|top_level_usp_rf_data_converter_0_0_tile_config | p_0_out    | 64x28         | LUT            | 
+------------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                    |Replication |Instances |
+------+-----------------------------------------------------------------+------------+----------+
|1     |top_level_clk_wiz_0_clk_wiz__GC0                                 |           1|         3|
|2     |muxpart__265_top_level_usp_rf_data_converter_0_0_register_decode |           1|        82|
|3     |top_level_usp_rf_data_converter_0_0_register_decode__GB1         |           1|       389|
|4     |top_level_usp_rf_data_converter_0_0_block__GC0                   |           1|     13807|
|5     |top_level__GC0                                                   |           1|      6348|
+------+-----------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_mcs_0/inst/microblaze_I/U0/Reset' to pin 'microblaze_mcs_0/inst/rst_0/U0/FDRE_inst/Q'
WARNING: [Synth 8-565] redefining clock 'diff_clock_rtl_clk_p'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:02:56 . Memory (MB): peak = 2235.590 ; gain = 928.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:02:59 . Memory (MB): peak = 2288.332 ; gain = 980.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                    |Replication |Instances |
+------+-----------------------------------------------------------------+------------+----------+
|1     |top_level_clk_wiz_0_clk_wiz__GC0                                 |           1|         3|
|2     |muxpart__265_top_level_usp_rf_data_converter_0_0_register_decode |           1|        82|
|3     |top_level_usp_rf_data_converter_0_0_register_decode__GB1         |           1|       389|
|4     |top_level_usp_rf_data_converter_0_0_block__GC0                   |           1|     13807|
|5     |top_level__GC0                                                   |           1|      6571|
+------+-----------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:03:05 . Memory (MB): peak = 2444.625 ; gain = 1137.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:58 ; elapsed = 00:03:07 . Memory (MB): peak = 2446.238 ; gain = 1138.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:58 ; elapsed = 00:03:08 . Memory (MB): peak = 2446.238 ; gain = 1138.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:59 ; elapsed = 00:03:08 . Memory (MB): peak = 2446.238 ; gain = 1138.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:03:08 . Memory (MB): peak = 2446.238 ; gain = 1138.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:03:09 . Memory (MB): peak = 2446.238 ; gain = 1138.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:03:09 . Memory (MB): peak = 2446.238 ; gain = 1138.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_3 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     2|
|3     |BUFG_GT    |     1|
|4     |CARRY8     |    42|
|5     |HSADC      |     4|
|6     |HSDAC      |     4|
|7     |LUT1       |    69|
|8     |LUT2       |   676|
|9     |LUT3       |  1113|
|10    |LUT4       |   918|
|11    |LUT5       |   818|
|12    |LUT6       |  1656|
|13    |LUT6_2     |    97|
|14    |MMCME4_ADV |     1|
|15    |MULT_AND   |     2|
|16    |MUXCY_L    |    90|
|17    |MUXF5      |     2|
|18    |MUXF6      |     1|
|19    |MUXF7      |    37|
|20    |RAM32X1D   |    64|
|21    |RAMB36E2   |    32|
|22    |SRL16      |     1|
|23    |SRL16E     |     3|
|24    |SRL16E_10  |     2|
|25    |SRL16E_11  |     2|
|26    |SRL16E_2   |    77|
|27    |SRL16E_3   |     1|
|28    |SRL16E_4   |     1|
|29    |SRL16E_5   |     1|
|30    |SRL16E_6   |     1|
|31    |SRL16E_7   |     1|
|32    |SRL16E_8   |     1|
|33    |SRL16E_9   |     1|
|34    |SRLC16E    |     8|
|35    |XORCY      |    61|
|36    |FD         |    32|
|37    |FDCE       |  1354|
|38    |FDC_1      |     1|
|39    |FDE        |    47|
|40    |FDPE       |     9|
|41    |FDR        |     9|
|42    |FDRE       |  3710|
|43    |FDRE_1     |     1|
|44    |FDS        |     5|
|45    |FDSE       |   280|
|46    |IBUFDS     |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|      |Instance                                                                                                 |Module                                                                   |Cells |
+------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|1     |top                                                                                                      |                                                                         | 11240|
|2     |  clk_wiz                                                                                                |top_level_clk_wiz_0                                                      |     4|
|3     |    inst                                                                                                 |top_level_clk_wiz_0_clk_wiz                                              |     4|
|4     |  usp_rf_data_converter_0                                                                                |top_level_usp_rf_data_converter_0_0                                      |  6604|
|5     |    inst                                                                                                 |top_level_usp_rf_data_converter_0_0_block                                |  6604|
|6     |      cdc_dac0_clk_valid_i                                                                               |xpm_cdc_single                                                           |     4|
|7     |      i_axi_lite_ipif                                                                                    |top_level_usp_rf_data_converter_0_0_axi_lite_ipif                        |  1758|
|8     |        I_SLAVE_ATTACHMENT                                                                               |top_level_usp_rf_data_converter_0_0_slave_attachment                     |  1758|
|9     |          \DATA_PHASE_WDT.I_DPTO_COUNTER                                                                 |top_level_usp_rf_data_converter_0_0_counter_f                            |    52|
|10    |          I_DECODER                                                                                      |top_level_usp_rf_data_converter_0_0_address_decoder                      |  1534|
|11    |      i_dac0_reset_count                                                                                 |top_level_usp_rf_data_converter_0_0_reset_count                          |    26|
|12    |      i_drp_control_top                                                                                  |top_level_usp_rf_data_converter_0_0_drp_control_top                      |    93|
|13    |        i_adc0_drp_control                                                                               |top_level_usp_rf_data_converter_0_0_drp_control                          |    10|
|14    |        i_adc1_drp_control                                                                               |top_level_usp_rf_data_converter_0_0_drp_control_923                      |    10|
|15    |        i_adc2_drp_control                                                                               |top_level_usp_rf_data_converter_0_0_drp_control_924                      |    11|
|16    |        i_adc3_drp_control                                                                               |top_level_usp_rf_data_converter_0_0_drp_control_925                      |    16|
|17    |        i_dac0_drp_control                                                                               |top_level_usp_rf_data_converter_0_0_drp_control_926                      |    11|
|18    |        i_dac1_drp_control                                                                               |top_level_usp_rf_data_converter_0_0_drp_control_927                      |    10|
|19    |        i_dac2_drp_control                                                                               |top_level_usp_rf_data_converter_0_0_drp_control_928                      |    11|
|20    |        i_dac3_drp_control                                                                               |top_level_usp_rf_data_converter_0_0_drp_control_929                      |    14|
|21    |      i_register_decode                                                                                  |top_level_usp_rf_data_converter_0_0_register_decode                      |    37|
|22    |      i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl                                                 |top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl                         |     1|
|23    |      i_top_level_usp_rf_data_converter_0_0_irq_req_ack                                                  |top_level_usp_rf_data_converter_0_0_irq_req_ack                          |     7|
|24    |      i_top_level_usp_rf_data_converter_0_0_irq_sync                                                     |top_level_usp_rf_data_converter_0_0_irq_sync                             |   571|
|25    |        sync_dac00_data_irq                                                                              |xpm_cdc_single__parameterized0__96                                       |     5|
|26    |        sync_dac00_fifo_irq                                                                              |xpm_cdc_single__parameterized0__97                                       |     5|
|27    |        sync_dac01_data_irq                                                                              |xpm_cdc_single__parameterized0__98                                       |     5|
|28    |        sync_dac01_fifo_irq                                                                              |xpm_cdc_single__parameterized0__99                                       |     5|
|29    |        sync_dac02_data_irq                                                                              |xpm_cdc_single__parameterized0__100                                      |     5|
|30    |        sync_dac02_fifo_irq                                                                              |xpm_cdc_single__parameterized0__101                                      |     5|
|31    |        sync_dac03_data_irq                                                                              |xpm_cdc_single__parameterized0__102                                      |     5|
|32    |        sync_dac03_fifo_irq                                                                              |xpm_cdc_single__parameterized0__103                                      |     5|
|33    |        sync_dac10_data_irq                                                                              |xpm_cdc_single__parameterized0__104                                      |     5|
|34    |        sync_dac10_fifo_irq                                                                              |xpm_cdc_single__parameterized0__105                                      |     5|
|35    |        sync_dac11_data_irq                                                                              |xpm_cdc_single__parameterized0__106                                      |     5|
|36    |        sync_dac11_fifo_irq                                                                              |xpm_cdc_single__parameterized0__107                                      |     5|
|37    |        sync_dac12_data_irq                                                                              |xpm_cdc_single__parameterized0__108                                      |     5|
|38    |        sync_dac12_fifo_irq                                                                              |xpm_cdc_single__parameterized0__109                                      |     5|
|39    |        sync_dac13_data_irq                                                                              |xpm_cdc_single__parameterized0__110                                      |     5|
|40    |        sync_dac13_fifo_irq                                                                              |xpm_cdc_single__parameterized0__111                                      |     5|
|41    |        sync_dac20_data_irq                                                                              |xpm_cdc_single__parameterized0__112                                      |     5|
|42    |        sync_dac20_fifo_irq                                                                              |xpm_cdc_single__parameterized0__113                                      |     5|
|43    |        sync_dac21_data_irq                                                                              |xpm_cdc_single__parameterized0__114                                      |     5|
|44    |        sync_dac21_fifo_irq                                                                              |xpm_cdc_single__parameterized0__115                                      |     5|
|45    |        sync_dac22_data_irq                                                                              |xpm_cdc_single__parameterized0__116                                      |     5|
|46    |        sync_dac22_fifo_irq                                                                              |xpm_cdc_single__parameterized0__117                                      |     5|
|47    |        sync_dac23_data_irq                                                                              |xpm_cdc_single__parameterized0__118                                      |     5|
|48    |        sync_dac23_fifo_irq                                                                              |xpm_cdc_single__parameterized0__119                                      |     5|
|49    |        sync_dac30_data_irq                                                                              |xpm_cdc_single__parameterized0__120                                      |     5|
|50    |        sync_dac30_fifo_irq                                                                              |xpm_cdc_single__parameterized0__121                                      |     5|
|51    |        sync_dac31_data_irq                                                                              |xpm_cdc_single__parameterized0__122                                      |     5|
|52    |        sync_dac31_fifo_irq                                                                              |xpm_cdc_single__parameterized0__123                                      |     5|
|53    |        sync_dac32_data_irq                                                                              |xpm_cdc_single__parameterized0__124                                      |     5|
|54    |        sync_dac32_fifo_irq                                                                              |xpm_cdc_single__parameterized0__125                                      |     5|
|55    |        sync_dac33_data_irq                                                                              |xpm_cdc_single__parameterized0__126                                      |     5|
|56    |        sync_dac33_fifo_irq                                                                              |xpm_cdc_single__parameterized0__127                                      |     5|
|57    |        sync_adc00_over_vol                                                                              |xpm_cdc_single__parameterized0__128                                      |     5|
|58    |        sync_adc00_over_range                                                                            |xpm_cdc_single__parameterized0__129                                      |     5|
|59    |        sync_adc00_data_irq                                                                              |xpm_cdc_single__parameterized0__130                                      |     5|
|60    |        sync_adc00_fifo_irq                                                                              |xpm_cdc_single__parameterized0__131                                      |     5|
|61    |        sync_adc01_over_vol                                                                              |xpm_cdc_single__parameterized0__132                                      |     5|
|62    |        sync_adc01_over_range                                                                            |xpm_cdc_single__parameterized0__133                                      |     5|
|63    |        sync_adc01_data_irq                                                                              |xpm_cdc_single__parameterized0__134                                      |     5|
|64    |        sync_adc01_fifo_irq                                                                              |xpm_cdc_single__parameterized0__135                                      |     5|
|65    |        sync_adc02_over_vol                                                                              |xpm_cdc_single__parameterized0__136                                      |     5|
|66    |        sync_adc02_over_range                                                                            |xpm_cdc_single__parameterized0__137                                      |     5|
|67    |        sync_adc02_data_irq                                                                              |xpm_cdc_single__parameterized0__138                                      |     5|
|68    |        sync_adc02_fifo_irq                                                                              |xpm_cdc_single__parameterized0__139                                      |     5|
|69    |        sync_adc03_over_vol                                                                              |xpm_cdc_single__parameterized0__140                                      |     5|
|70    |        sync_adc03_over_range                                                                            |xpm_cdc_single__parameterized0__141                                      |     5|
|71    |        sync_adc03_data_irq                                                                              |xpm_cdc_single__parameterized0__142                                      |     5|
|72    |        sync_adc03_fifo_irq                                                                              |xpm_cdc_single__parameterized0__143                                      |     5|
|73    |        sync_adc10_over_vol                                                                              |xpm_cdc_single__parameterized0__144                                      |     5|
|74    |        sync_adc10_over_range                                                                            |xpm_cdc_single__parameterized0__145                                      |     5|
|75    |        sync_adc10_data_irq                                                                              |xpm_cdc_single__parameterized0__146                                      |     5|
|76    |        sync_adc10_fifo_irq                                                                              |xpm_cdc_single__parameterized0__147                                      |     5|
|77    |        sync_adc11_over_vol                                                                              |xpm_cdc_single__parameterized0__148                                      |     5|
|78    |        sync_adc11_over_range                                                                            |xpm_cdc_single__parameterized0__149                                      |     5|
|79    |        sync_adc11_data_irq                                                                              |xpm_cdc_single__parameterized0__150                                      |     5|
|80    |        sync_adc11_fifo_irq                                                                              |xpm_cdc_single__parameterized0__151                                      |     5|
|81    |        sync_adc12_over_vol                                                                              |xpm_cdc_single__parameterized0__152                                      |     5|
|82    |        sync_adc12_over_range                                                                            |xpm_cdc_single__parameterized0__153                                      |     5|
|83    |        sync_adc12_data_irq                                                                              |xpm_cdc_single__parameterized0__154                                      |     5|
|84    |        sync_adc12_fifo_irq                                                                              |xpm_cdc_single__parameterized0__155                                      |     5|
|85    |        sync_adc13_over_vol                                                                              |xpm_cdc_single__parameterized0__156                                      |     5|
|86    |        sync_adc13_over_range                                                                            |xpm_cdc_single__parameterized0__157                                      |     5|
|87    |        sync_adc13_data_irq                                                                              |xpm_cdc_single__parameterized0__158                                      |     5|
|88    |        sync_adc13_fifo_irq                                                                              |xpm_cdc_single__parameterized0__159                                      |     5|
|89    |        sync_adc20_over_vol                                                                              |xpm_cdc_single__parameterized0__160                                      |     5|
|90    |        sync_adc20_over_range                                                                            |xpm_cdc_single__parameterized0__161                                      |     5|
|91    |        sync_adc20_data_irq                                                                              |xpm_cdc_single__parameterized0__162                                      |     5|
|92    |        sync_adc20_fifo_irq                                                                              |xpm_cdc_single__parameterized0__163                                      |     5|
|93    |        sync_adc21_over_vol                                                                              |xpm_cdc_single__parameterized0__164                                      |     5|
|94    |        sync_adc21_over_range                                                                            |xpm_cdc_single__parameterized0__165                                      |     5|
|95    |        sync_adc21_data_irq                                                                              |xpm_cdc_single__parameterized0__166                                      |     5|
|96    |        sync_adc21_fifo_irq                                                                              |xpm_cdc_single__parameterized0__167                                      |     5|
|97    |        sync_adc22_over_vol                                                                              |xpm_cdc_single__parameterized0__168                                      |     5|
|98    |        sync_adc22_over_range                                                                            |xpm_cdc_single__parameterized0__169                                      |     5|
|99    |        sync_adc22_data_irq                                                                              |xpm_cdc_single__parameterized0__170                                      |     5|
|100   |        sync_adc22_fifo_irq                                                                              |xpm_cdc_single__parameterized0__171                                      |     5|
|101   |        sync_adc23_over_vol                                                                              |xpm_cdc_single__parameterized0__172                                      |     5|
|102   |        sync_adc23_over_range                                                                            |xpm_cdc_single__parameterized0__173                                      |     5|
|103   |        sync_adc23_data_irq                                                                              |xpm_cdc_single__parameterized0__174                                      |     5|
|104   |        sync_adc23_fifo_irq                                                                              |xpm_cdc_single__parameterized0__175                                      |     5|
|105   |        sync_adc30_over_vol                                                                              |xpm_cdc_single__parameterized0__176                                      |     5|
|106   |        sync_adc30_over_range                                                                            |xpm_cdc_single__parameterized0__177                                      |     5|
|107   |        sync_adc30_data_irq                                                                              |xpm_cdc_single__parameterized0__178                                      |     5|
|108   |        sync_adc30_fifo_irq                                                                              |xpm_cdc_single__parameterized0__179                                      |     5|
|109   |        sync_adc31_over_vol                                                                              |xpm_cdc_single__parameterized0__180                                      |     5|
|110   |        sync_adc31_over_range                                                                            |xpm_cdc_single__parameterized0__181                                      |     5|
|111   |        sync_adc31_data_irq                                                                              |xpm_cdc_single__parameterized0__182                                      |     5|
|112   |        sync_adc31_fifo_irq                                                                              |xpm_cdc_single__parameterized0__183                                      |     5|
|113   |        sync_adc32_over_vol                                                                              |xpm_cdc_single__parameterized0__184                                      |     5|
|114   |        sync_adc32_over_range                                                                            |xpm_cdc_single__parameterized0__185                                      |     5|
|115   |        sync_adc32_data_irq                                                                              |xpm_cdc_single__parameterized0__186                                      |     5|
|116   |        sync_adc32_fifo_irq                                                                              |xpm_cdc_single__parameterized0__187                                      |     5|
|117   |        sync_adc33_over_vol                                                                              |xpm_cdc_single__parameterized0__188                                      |     5|
|118   |        sync_adc33_over_range                                                                            |xpm_cdc_single__parameterized0__189                                      |     5|
|119   |        sync_adc33_data_irq                                                                              |xpm_cdc_single__parameterized0__190                                      |     5|
|120   |        sync_adc33_fifo_irq                                                                              |xpm_cdc_single__parameterized0                                           |     5|
|121   |      i_top_level_usp_rf_data_converter_0_0_overvol_irq                                                  |top_level_usp_rf_data_converter_0_0_overvol_irq                          |   129|
|122   |        i_adc00_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_907                      |     6|
|123   |        i_adc01_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_908                      |     7|
|124   |        i_adc02_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_909                      |     6|
|125   |        i_adc03_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_910                      |     7|
|126   |        i_adc10_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_911                      |     7|
|127   |        i_adc11_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_912                      |     7|
|128   |        i_adc12_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_913                      |     6|
|129   |        i_adc13_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_914                      |     7|
|130   |        i_adc20_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_915                      |     6|
|131   |        i_adc21_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_916                      |     7|
|132   |        i_adc22_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_917                      |     6|
|133   |        i_adc23_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_918                      |     7|
|134   |        i_adc30_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_919                      |     8|
|135   |        i_adc31_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_920                      |     7|
|136   |        i_adc32_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_921                      |     6|
|137   |        i_adc33_overvol_ack                                                                              |top_level_usp_rf_data_converter_0_0_irq_req_ack_922                      |     8|
|138   |      i_top_level_usp_rf_data_converter_0_0_powerup_state_irq                                            |top_level_usp_rf_data_converter_0_0_powerup_state_irq                    |    44|
|139   |        i_adc0_powerup_state_ack                                                                         |top_level_usp_rf_data_converter_0_0_irq_req_ack_899                      |     5|
|140   |        i_adc1_powerup_state_ack                                                                         |top_level_usp_rf_data_converter_0_0_irq_req_ack_900                      |     5|
|141   |        i_adc2_powerup_state_ack                                                                         |top_level_usp_rf_data_converter_0_0_irq_req_ack_901                      |     6|
|142   |        i_adc3_powerup_state_ack                                                                         |top_level_usp_rf_data_converter_0_0_irq_req_ack_902                      |     5|
|143   |        i_dac0_powerup_state_ack                                                                         |top_level_usp_rf_data_converter_0_0_irq_req_ack_903                      |     6|
|144   |        i_dac1_powerup_state_ack                                                                         |top_level_usp_rf_data_converter_0_0_irq_req_ack_904                      |     5|
|145   |        i_dac2_powerup_state_ack                                                                         |top_level_usp_rf_data_converter_0_0_irq_req_ack_905                      |     5|
|146   |        i_dac3_powerup_state_ack                                                                         |top_level_usp_rf_data_converter_0_0_irq_req_ack_906                      |     6|
|147   |      top_level_usp_rf_data_converter_0_0_rf_wrapper_i                                                   |top_level_usp_rf_data_converter_0_0_rf_wrapper                           |  2961|
|148   |        cdc_dac0_done_i                                                                                  |xpm_cdc_single__21                                                       |     4|
|149   |        cdc_adc0_supplies_up_i                                                                           |xpm_cdc_single__22                                                       |     4|
|150   |        cdc_adc1_supplies_up_i                                                                           |xpm_cdc_single__23                                                       |     4|
|151   |        cdc_adc2_supplies_up_i                                                                           |xpm_cdc_single__24                                                       |     4|
|152   |        cdc_adc3_supplies_up_i                                                                           |xpm_cdc_single__25                                                       |     4|
|153   |        cdc_dac0_pll_lock_i                                                                              |xpm_cdc_single__26                                                       |     4|
|154   |        cdc_dac0_powerup_state_i                                                                         |xpm_cdc_single__27                                                       |     4|
|155   |        cdc_dac0_supplies_up_i                                                                           |xpm_cdc_single__28                                                       |     4|
|156   |        cdc_dac0_clk_present_i                                                                           |xpm_cdc_single__29                                                       |     4|
|157   |        cdc_dac1_supplies_up_i                                                                           |xpm_cdc_single__30                                                       |     4|
|158   |        cdc_dac2_supplies_up_i                                                                           |xpm_cdc_single__31                                                       |     4|
|159   |        cdc_dac3_supplies_up_i                                                                           |xpm_cdc_single__32                                                       |     4|
|160   |        por_state_machine_i                                                                              |top_level_usp_rf_data_converter_0_0_por_fsm_top                          |  2897|
|161   |          bgt_fsm_dac                                                                                    |top_level_usp_rf_data_converter_0_0_bgt_fsm                              |   144|
|162   |          drp_arbiter_adc0                                                                               |top_level_usp_rf_data_converter_0_0_drp_arbiter                          |    77|
|163   |          drp_arbiter_adc1                                                                               |top_level_usp_rf_data_converter_0_0_drp_arbiter_887                      |    73|
|164   |          drp_arbiter_adc2                                                                               |top_level_usp_rf_data_converter_0_0_drp_arbiter_888                      |    74|
|165   |          drp_arbiter_adc3                                                                               |top_level_usp_rf_data_converter_0_0_drp_arbiter_889                      |    75|
|166   |          drp_arbiter_dac0                                                                               |top_level_usp_rf_data_converter_0_0_drp_arbiter_890                      |   106|
|167   |          drp_arbiter_dac1                                                                               |top_level_usp_rf_data_converter_0_0_drp_arbiter_891                      |    74|
|168   |          drp_arbiter_dac2                                                                               |top_level_usp_rf_data_converter_0_0_drp_arbiter_892                      |    75|
|169   |          drp_arbiter_dac3                                                                               |top_level_usp_rf_data_converter_0_0_drp_arbiter_893                      |    75|
|170   |          por_fsm_adc0                                                                                   |top_level_usp_rf_data_converter_0_0_por_fsm_disabled                     |   169|
|171   |          por_fsm_adc1                                                                                   |top_level_usp_rf_data_converter_0_0_por_fsm_disabled_894                 |   169|
|172   |          por_fsm_adc2                                                                                   |top_level_usp_rf_data_converter_0_0_por_fsm_disabled_895                 |   169|
|173   |          por_fsm_adc3                                                                                   |top_level_usp_rf_data_converter_0_0_por_fsm_disabled_896                 |   169|
|174   |          por_fsm_dac0                                                                                   |top_level_usp_rf_data_converter_0_0_por_fsm                              |   545|
|175   |            cdc_adc0_status_i                                                                            |xpm_cdc_single__17                                                       |     4|
|176   |            cdc_adc1_status_i                                                                            |xpm_cdc_single__18                                                       |     4|
|177   |            cdc_adc2_status_i                                                                            |xpm_cdc_single__19                                                       |     4|
|178   |            cdc_adc3_status_i                                                                            |xpm_cdc_single__20                                                       |     4|
|179   |          por_fsm_dac1                                                                                   |top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0     |   169|
|180   |          por_fsm_dac2                                                                                   |top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0_897 |   169|
|181   |          por_fsm_dac3                                                                                   |top_level_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0_898 |   169|
|182   |          tile_config                                                                                    |top_level_usp_rf_data_converter_0_0_tile_config                          |   274|
|183   |            ram                                                                                          |top_level_usp_rf_data_converter_0_0_device_rom                           |   183|
|184   |  RFSoC_Controller_0                                                                                     |top_level_RFSoC_Controller_0_1                                           |  1729|
|185   |    inst                                                                                                 |RFSoC_Controller                                                         |  1729|
|186   |      \chns[0].idle_reg                                                                                  |shift_register                                                           |   512|
|187   |      \chns[0].wave_reg                                                                                  |reg_module                                                               |  1025|
|188   |        \chain[0].r                                                                                      |register                                                                 |   256|
|189   |        \chain[1].r                                                                                      |register_885                                                             |   513|
|190   |        sr                                                                                               |shift_register_886                                                       |   256|
|191   |      fc                                                                                                 |fire_controller                                                          |   192|
|192   |        cnt                                                                                              |counter                                                                  |   184|
|193   |  gpio_split_0                                                                                           |top_level_gpio_split_0_0                                                 |     0|
|194   |  microblaze_mcs_0                                                                                       |top_level_microblaze_mcs_0_0                                             |  2903|
|195   |    inst                                                                                                 |bd_04f1                                                                  |  2903|
|196   |      dlmb                                                                                               |bd_04f1_dlmb_0                                                           |    37|
|197   |        U0                                                                                               |lmb_v10                                                                  |    37|
|198   |      dlmb_cntlr                                                                                         |bd_04f1_dlmb_cntlr_0                                                     |     8|
|199   |        U0                                                                                               |lmb_bram_if_cntlr                                                        |     8|
|200   |      ilmb                                                                                               |bd_04f1_ilmb_0                                                           |     1|
|201   |        U0                                                                                               |lmb_v10__parameterized1                                                  |     1|
|202   |      ilmb_cntlr                                                                                         |bd_04f1_ilmb_cntlr_0                                                     |     8|
|203   |        U0                                                                                               |lmb_bram_if_cntlr__parameterized1                                        |     8|
|204   |      iomodule_0                                                                                         |bd_04f1_iomodule_0_0                                                     |   186|
|205   |        U0                                                                                               |iomodule                                                                 |   186|
|206   |          IOModule_Core_I1                                                                               |Iomodule_core                                                            |   141|
|207   |            GPO_I1                                                                                       |GPO_Module                                                               |    18|
|208   |            GPO_I2                                                                                       |GPO_Module__parameterized1                                               |     9|
|209   |            \Using_UART.No_Dynamic_BaudRate.UART_FIT_I                                                   |FIT_Module                                                               |     4|
|210   |              \Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I                                             |Divide_part                                                              |     1|
|211   |                \One_SRL16.SRL16E_I                                                                      |XIL_SRL16E_884                                                           |     1|
|212   |              \Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I                                             |Divide_part__parameterized0                                              |     3|
|213   |                \One_SRL16.SRL16E_I                                                                      |XIL_SRL16E_883                                                           |     1|
|214   |            \Using_UART.Uart_Control_Status_I1                                                           |Uart_Control_Status                                                      |    10|
|215   |            \Using_UART_RX.UART_RX_I1                                                                    |UART_Receive                                                             |    55|
|216   |              \TMR_No.Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I                                |iomodule_v3_1_4_MB_FDSE                                                  |     1|
|217   |              \TMR_No.Convert_Serial_To_Parallel[2].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_875                                              |     1|
|218   |              \TMR_No.Convert_Serial_To_Parallel[3].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_876                                              |     1|
|219   |              \TMR_No.Convert_Serial_To_Parallel[4].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_877                                              |     1|
|220   |              \TMR_No.Convert_Serial_To_Parallel[5].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_878                                              |     1|
|221   |              \TMR_No.Convert_Serial_To_Parallel[6].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_879                                              |     1|
|222   |              \TMR_No.Convert_Serial_To_Parallel[7].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_880                                              |     1|
|223   |              \TMR_No.Convert_Serial_To_Parallel[8].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_881                                              |     1|
|224   |              \TMR_No.Delay_16                                                                           |XIL_SRL16E__parameterized1                                               |    12|
|225   |              \TMR_No.Mid_Start_Bit_SRL16                                                                |XIL_SRL16E__parameterized1_882                                           |     1|
|226   |            \Using_UART_TX.UART_TX_I1                                                                    |UART_Transmit                                                            |    41|
|227   |              \TMR_No.Counter[0].XORCY_I                                                                 |iomodule_v3_1_4_MB_XORCY                                                 |     2|
|228   |              \TMR_No.Counter[1].Used_MuxCY.MUXCY_L_I                                                    |iomodule_v3_1_4_MB_MUXCY                                                 |     2|
|229   |              \TMR_No.Counter[1].XORCY_I                                                                 |iomodule_v3_1_4_MB_XORCY_871                                             |     1|
|230   |              \TMR_No.Counter[2].Used_MuxCY.MUXCY_L_I                                                    |iomodule_v3_1_4_MB_MUXCY_872                                             |     3|
|231   |              \TMR_No.Counter[2].XORCY_I                                                                 |iomodule_v3_1_4_MB_XORCY_873                                             |     1|
|232   |              \TMR_No.DIV16_SRL16E                                                                       |XIL_SRL16E                                                               |     1|
|233   |              \TMR_No.FDRE_I                                                                             |iomodule_v3_1_4_MB_FDRE                                                  |     4|
|234   |              \TMR_No.MUXF6_I                                                                            |MB_MUXF6                                                                 |     1|
|235   |              \TMR_No.MUX_F5_1                                                                           |MB_MUXF5                                                                 |     3|
|236   |              \TMR_No.MUX_F5_2                                                                           |MB_MUXF5_874                                                             |     3|
|237   |      lmb_bram_I                                                                                         |bd_04f1_lmb_bram_I_0                                                     |    56|
|238   |        U0                                                                                               |blk_mem_gen_v8_4_3                                                       |    56|
|239   |          inst_blk_mem_gen                                                                               |blk_mem_gen_v8_4_3_synth                                                 |    56|
|240   |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                       |blk_mem_gen_top                                                          |    56|
|241   |              \valid.cstr                                                                                |blk_mem_gen_generic_cstr                                                 |    56|
|242   |                \ramloop[0].ram.r                                                                        |blk_mem_gen_prim_width                                                   |     1|
|243   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper                                                 |     1|
|244   |                \ramloop[10].ram.r                                                                       |blk_mem_gen_prim_width__parameterized9                                   |     1|
|245   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized9                                 |     1|
|246   |                \ramloop[11].ram.r                                                                       |blk_mem_gen_prim_width__parameterized10                                  |     1|
|247   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized10                                |     1|
|248   |                \ramloop[12].ram.r                                                                       |blk_mem_gen_prim_width__parameterized11                                  |     1|
|249   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized11                                |     1|
|250   |                \ramloop[13].ram.r                                                                       |blk_mem_gen_prim_width__parameterized12                                  |     1|
|251   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized12                                |     1|
|252   |                \ramloop[14].ram.r                                                                       |blk_mem_gen_prim_width__parameterized13                                  |     1|
|253   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized13                                |     1|
|254   |                \ramloop[15].ram.r                                                                       |blk_mem_gen_prim_width__parameterized14                                  |     1|
|255   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized14                                |     1|
|256   |                \ramloop[16].ram.r                                                                       |blk_mem_gen_prim_width__parameterized15                                  |     1|
|257   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized15                                |     1|
|258   |                \ramloop[17].ram.r                                                                       |blk_mem_gen_prim_width__parameterized16                                  |     1|
|259   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized16                                |     1|
|260   |                \ramloop[18].ram.r                                                                       |blk_mem_gen_prim_width__parameterized17                                  |     1|
|261   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized17                                |     1|
|262   |                \ramloop[19].ram.r                                                                       |blk_mem_gen_prim_width__parameterized18                                  |     1|
|263   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized18                                |     1|
|264   |                \ramloop[1].ram.r                                                                        |blk_mem_gen_prim_width__parameterized0                                   |     1|
|265   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized0                                 |     1|
|266   |                \ramloop[20].ram.r                                                                       |blk_mem_gen_prim_width__parameterized19                                  |     1|
|267   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized19                                |     1|
|268   |                \ramloop[21].ram.r                                                                       |blk_mem_gen_prim_width__parameterized20                                  |     1|
|269   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized20                                |     1|
|270   |                \ramloop[22].ram.r                                                                       |blk_mem_gen_prim_width__parameterized21                                  |     1|
|271   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized21                                |     1|
|272   |                \ramloop[23].ram.r                                                                       |blk_mem_gen_prim_width__parameterized22                                  |     1|
|273   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized22                                |     1|
|274   |                \ramloop[24].ram.r                                                                       |blk_mem_gen_prim_width__parameterized23                                  |     1|
|275   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized23                                |     1|
|276   |                \ramloop[25].ram.r                                                                       |blk_mem_gen_prim_width__parameterized24                                  |     1|
|277   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized24                                |     1|
|278   |                \ramloop[26].ram.r                                                                       |blk_mem_gen_prim_width__parameterized25                                  |     1|
|279   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized25                                |     1|
|280   |                \ramloop[27].ram.r                                                                       |blk_mem_gen_prim_width__parameterized26                                  |     1|
|281   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized26                                |     1|
|282   |                \ramloop[28].ram.r                                                                       |blk_mem_gen_prim_width__parameterized27                                  |     1|
|283   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized27                                |     1|
|284   |                \ramloop[29].ram.r                                                                       |blk_mem_gen_prim_width__parameterized28                                  |     1|
|285   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized28                                |     1|
|286   |                \ramloop[2].ram.r                                                                        |blk_mem_gen_prim_width__parameterized1                                   |     1|
|287   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized1                                 |     1|
|288   |                \ramloop[30].ram.r                                                                       |blk_mem_gen_prim_width__parameterized29                                  |     1|
|289   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized29                                |     1|
|290   |                \ramloop[31].ram.r                                                                       |blk_mem_gen_prim_width__parameterized30                                  |    25|
|291   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized30                                |     7|
|292   |                \ramloop[3].ram.r                                                                        |blk_mem_gen_prim_width__parameterized2                                   |     1|
|293   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized2                                 |     1|
|294   |                \ramloop[4].ram.r                                                                        |blk_mem_gen_prim_width__parameterized3                                   |     1|
|295   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized3                                 |     1|
|296   |                \ramloop[5].ram.r                                                                        |blk_mem_gen_prim_width__parameterized4                                   |     1|
|297   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized4                                 |     1|
|298   |                \ramloop[6].ram.r                                                                        |blk_mem_gen_prim_width__parameterized5                                   |     1|
|299   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized5                                 |     1|
|300   |                \ramloop[7].ram.r                                                                        |blk_mem_gen_prim_width__parameterized6                                   |     1|
|301   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized6                                 |     1|
|302   |                \ramloop[8].ram.r                                                                        |blk_mem_gen_prim_width__parameterized7                                   |     1|
|303   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized7                                 |     1|
|304   |                \ramloop[9].ram.r                                                                        |blk_mem_gen_prim_width__parameterized8                                   |     1|
|305   |                  \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized8                                 |     1|
|306   |      mdm_0                                                                                              |bd_04f1_mdm_0_0                                                          |   396|
|307   |        U0                                                                                               |MDM                                                                      |   396|
|308   |          MDM_Core_I1                                                                                    |MDM_Core                                                                 |   323|
|309   |            JTAG_CONTROL_I                                                                               |JTAG_CONTROL                                                             |   268|
|310   |              \Use_BSCAN.FDC_I                                                                           |MB_FDC_1                                                                 |    44|
|311   |              \Use_BSCAN.SYNC_FDRE                                                                       |MB_FDRE_1                                                                |     5|
|312   |              \Use_Config_SRL16E.SRL16E_1                                                                |mdm_v3_2_16_MB_SRL16E                                                    |     1|
|313   |              \Use_Config_SRL16E.SRL16E_2                                                                |mdm_v3_2_16_MB_SRL16E__parameterized0                                    |     1|
|314   |              \Use_ID_SRL16E.SRL16E_ID_1                                                                 |mdm_v3_2_16_MB_SRL16E__parameterized1                                    |     1|
|315   |              \Use_ID_SRL16E.SRL16E_ID_2                                                                 |mdm_v3_2_16_MB_SRL16E__parameterized2                                    |     4|
|316   |              \Use_UART.Ext_BRK_FDRSE                                                                    |mdm_v3_2_16_MB_FDRSE                                                     |     2|
|317   |              \Use_UART.RX_FIFO_I                                                                        |mdm_v3_2_16_SRL_FIFO                                                     |    30|
|318   |                \Addr_Counters[0].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_855                                                  |     2|
|319   |                \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_856                                           |     2|
|320   |                \Addr_Counters[1].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_857                                                  |     2|
|321   |                \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_858                                           |     2|
|322   |                \Addr_Counters[2].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_859                                                  |     7|
|323   |                \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_860                                           |     2|
|324   |                \Addr_Counters[3].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_861                                                  |     2|
|325   |                \Addr_Counters[3].No_MuxCY.XORCY_I                                                       |mdm_v3_2_16_MB_XORCY_862                                                 |     1|
|326   |                \FIFO_RAM[0].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_863                                |     1|
|327   |                \FIFO_RAM[1].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_864                                |     1|
|328   |                \FIFO_RAM[2].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_865                                |     1|
|329   |                \FIFO_RAM[3].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_866                                |     1|
|330   |                \FIFO_RAM[4].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_867                                |     1|
|331   |                \FIFO_RAM[5].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_868                                |     1|
|332   |                \FIFO_RAM[6].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_869                                |     1|
|333   |                \FIFO_RAM[7].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_870                                |     1|
|334   |              \Use_UART.TX_FIFO_I                                                                        |mdm_v3_2_16_SRL_FIFO_841                                                 |    36|
|335   |                \Addr_Counters[0].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_842                                                  |     2|
|336   |                \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY                                               |     2|
|337   |                \Addr_Counters[1].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_843                                                  |     2|
|338   |                \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_844                                           |     2|
|339   |                \Addr_Counters[2].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_845                                                  |     7|
|340   |                \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_846                                           |     2|
|341   |                \Addr_Counters[3].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_847                                                  |     2|
|342   |                \Addr_Counters[3].No_MuxCY.XORCY_I                                                       |mdm_v3_2_16_MB_XORCY                                                     |     1|
|343   |                \FIFO_RAM[0].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3                                    |     2|
|344   |                \FIFO_RAM[1].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_848                                |     2|
|345   |                \FIFO_RAM[2].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_849                                |     2|
|346   |                \FIFO_RAM[3].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_850                                |     2|
|347   |                \FIFO_RAM[4].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_851                                |     1|
|348   |                \FIFO_RAM[5].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_852                                |     1|
|349   |                \FIFO_RAM[6].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_853                                |     1|
|350   |                \FIFO_RAM[7].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_854                                |     2|
|351   |            \Use_Uart.TX_Buffer_Empty_FDRE                                                               |mdm_v3_2_16_MB_FDRE                                                      |     1|
|352   |          \No_Dbg_Reg_Access.BUFG_DRCK                                                                   |MB_BUFG                                                                  |     1|
|353   |          \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                  |axi_lite_ipif                                                            |    62|
|354   |            I_SLAVE_ATTACHMENT                                                                           |slave_attachment                                                         |    62|
|355   |              I_DECODER                                                                                  |address_decoder                                                          |    35|
|356   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |pselect_f                                                                |     1|
|357   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |pselect_f__parameterized1                                                |     1|
|358   |          \Use_E2.BSCAN_I                                                                                |MB_BSCANE2                                                               |    10|
|359   |      microblaze_I                                                                                       |bd_04f1_microblaze_I_0                                                   |  2145|
|360   |        U0                                                                                               |MicroBlaze                                                               |  2145|
|361   |          MicroBlaze_Core_I                                                                              |MicroBlaze_Core                                                          |  1815|
|362   |            \Area.Core                                                                                   |MicroBlaze_Area                                                          |  1807|
|363   |              Byte_Doublet_Handle_I                                                                      |Byte_Doublet_Handle                                                      |    36|
|364   |                \Not_Using_Long.BYTE_0_1_I                                                               |MB_LUT6_2__parameterized8                                                |     1|
|365   |                \Not_Using_Long.BYTE_2_3_I                                                               |MB_LUT6_2__parameterized10                                               |     1|
|366   |                \Not_Using_Long.LOW_ADDR_OUT_LUT6                                                        |MB_LUT6_2__parameterized12                                               |     1|
|367   |                \Not_Using_Long.byte_selects_i_INST                                                      |MB_LUT6_2__parameterized6                                                |     1|
|368   |                \Not_Using_Long.low_addr_i_INST                                                          |MB_LUT6_2__parameterized4                                                |     1|
|369   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                                                   |     8|
|370   |                  \GEN4_LOOP[0].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_833                                           |     1|
|371   |                  \GEN4_LOOP[1].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_834                                           |     1|
|372   |                  \GEN4_LOOP[2].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_835                                           |     1|
|373   |                  \GEN4_LOOP[3].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_836                                           |     1|
|374   |                  \GEN4_LOOP[4].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_837                                           |     1|
|375   |                  \GEN4_LOOP[5].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_838                                           |     1|
|376   |                  \GEN4_LOOP[6].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_839                                           |     1|
|377   |                  \GEN4_LOOP[7].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_840                                           |     1|
|378   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_829                                           |     1|
|379   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_830                                           |     1|
|380   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_831                                           |     1|
|381   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_832                                           |     1|
|382   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I              |microblaze_v11_0_1_MB_LUT3__parameterized4                               |    17|
|383   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_RIGHT_I             |MB_LUT2                                                                  |     1|
|384   |                \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized14                                               |     1|
|385   |              Data_Flow_I                                                                                |Data_Flow                                                                |   668|
|386   |                ALU_I                                                                                    |ALU                                                                      |   101|
|387   |                  \No_Carry_Decoding.CarryIn_MUXCY                                                       |microblaze_v11_0_1_MB_MUXCY_734                                          |     1|
|388   |                  \No_Carry_Decoding.alu_carry_select_LUT                                                |microblaze_v11_0_1_MB_LUT3__parameterized3                               |     1|
|389   |                  \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |ALU_Bit__parameterized2                                                  |     6|
|390   |                    \Last_Bit.I_ALU_LUT_2                                                                |MB_LUT4__parameterized13                                                 |     1|
|391   |                    \Last_Bit.I_ALU_LUT_V5                                                               |microblaze_v11_0_1_MB_LUT6                                               |     1|
|392   |                    \Last_Bit.MULT_AND_I                                                                 |microblaze_v11_0_1_MB_MULT_AND_826                                       |     1|
|393   |                    \Last_Bit.MUXCY_XOR_I                                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_827                                    |     2|
|394   |                    \Last_Bit.Pre_MUXCY_I                                                                |microblaze_v11_0_1_MB_MUXCY_828                                          |     1|
|395   |                  \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |ALU_Bit                                                                  |     3|
|396   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_824                                            |     1|
|397   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_825                                    |     2|
|398   |                  \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |ALU_Bit_735                                                              |     3|
|399   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_822                                            |     1|
|400   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_823                                    |     2|
|401   |                  \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |ALU_Bit_736                                                              |     3|
|402   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_820                                            |     1|
|403   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_821                                    |     2|
|404   |                  \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |ALU_Bit_737                                                              |     3|
|405   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_818                                            |     1|
|406   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_819                                    |     2|
|407   |                  \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |ALU_Bit_738                                                              |     3|
|408   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_816                                            |     1|
|409   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_817                                    |     2|
|410   |                  \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |ALU_Bit_739                                                              |     3|
|411   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_814                                            |     1|
|412   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_815                                    |     2|
|413   |                  \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |ALU_Bit_740                                                              |     3|
|414   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_812                                            |     1|
|415   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_813                                    |     2|
|416   |                  \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |ALU_Bit_741                                                              |     3|
|417   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_810                                            |     1|
|418   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_811                                    |     2|
|419   |                  \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |ALU_Bit_742                                                              |     3|
|420   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_808                                            |     1|
|421   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_809                                    |     2|
|422   |                  \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |ALU_Bit_743                                                              |     3|
|423   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_806                                            |     1|
|424   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_807                                    |     2|
|425   |                  \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |ALU_Bit_744                                                              |     3|
|426   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_804                                            |     1|
|427   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_805                                    |     2|
|428   |                  \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |ALU_Bit_745                                                              |     3|
|429   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_802                                            |     1|
|430   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_803                                    |     2|
|431   |                  \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |ALU_Bit_746                                                              |     3|
|432   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_800                                            |     1|
|433   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_801                                    |     2|
|434   |                  \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |ALU_Bit_747                                                              |     3|
|435   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_798                                            |     1|
|436   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_799                                    |     2|
|437   |                  \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |ALU_Bit_748                                                              |     3|
|438   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_796                                            |     1|
|439   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_797                                    |     2|
|440   |                  \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |ALU_Bit_749                                                              |     3|
|441   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_794                                            |     1|
|442   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_795                                    |     2|
|443   |                  \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |ALU_Bit_750                                                              |     3|
|444   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_792                                            |     1|
|445   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_793                                    |     2|
|446   |                  \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |ALU_Bit_751                                                              |     3|
|447   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_790                                            |     1|
|448   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_791                                    |     2|
|449   |                  \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |ALU_Bit_752                                                              |     3|
|450   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_788                                            |     1|
|451   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_789                                    |     2|
|452   |                  \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |ALU_Bit_753                                                              |     3|
|453   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_786                                            |     1|
|454   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_787                                    |     2|
|455   |                  \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |ALU_Bit_754                                                              |     3|
|456   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_784                                            |     1|
|457   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_785                                    |     2|
|458   |                  \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |ALU_Bit_755                                                              |     3|
|459   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_782                                            |     1|
|460   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_783                                    |     2|
|461   |                  \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |ALU_Bit_756                                                              |     3|
|462   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_780                                            |     1|
|463   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_781                                    |     2|
|464   |                  \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |ALU_Bit_757                                                              |     3|
|465   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_778                                            |     1|
|466   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_779                                    |     2|
|467   |                  \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |ALU_Bit_758                                                              |     3|
|468   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_776                                            |     1|
|469   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_777                                    |     2|
|470   |                  \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |ALU_Bit_759                                                              |     3|
|471   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_774                                            |     1|
|472   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_775                                    |     2|
|473   |                  \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |ALU_Bit_760                                                              |     3|
|474   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_772                                            |     1|
|475   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_773                                    |     2|
|476   |                  \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |ALU_Bit_761                                                              |     3|
|477   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_770                                            |     1|
|478   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_771                                    |     2|
|479   |                  \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |ALU_Bit_762                                                              |     3|
|480   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_768                                            |     1|
|481   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_769                                    |     2|
|482   |                  \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |ALU_Bit_763                                                              |     3|
|483   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_766                                            |     1|
|484   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_767                                    |     2|
|485   |                  \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |ALU_Bit_764                                                              |     3|
|486   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2                                                |     1|
|487   |                    \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_765                                    |     2|
|488   |                MSR_Reg_I                                                                                |MSR_Reg                                                                  |     8|
|489   |                  \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit                                                              |     2|
|490   |                    MSR_I                                                                                |microblaze_v11_0_1_MB_FDRSE_733                                          |     2|
|491   |                  \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_729                                                          |     3|
|492   |                    MSR_I                                                                                |microblaze_v11_0_1_MB_FDRSE_732                                          |     3|
|493   |                  \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_730                                                          |     3|
|494   |                    MSR_I                                                                                |microblaze_v11_0_1_MB_FDRSE_731                                          |     3|
|495   |                Operand_Select_I                                                                         |Operand_Select                                                           |   149|
|496   |                  \OpSelect_Bits[0].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized12                                      |     6|
|497   |                    \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_725                                                            |     1|
|498   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_726                                           |     1|
|499   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_727                                           |     1|
|500   |                    Op2_DFF                                                                              |MB_FDE_728                                                               |     3|
|501   |                  \OpSelect_Bits[10].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10                                      |     4|
|502   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_721                                                            |     1|
|503   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_722                                           |     1|
|504   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_723                                           |     1|
|505   |                    Op2_DFF                                                                              |MB_FDE_724                                                               |     1|
|506   |                  \OpSelect_Bits[11].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_577                                  |     4|
|507   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_717                                                            |     1|
|508   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_718                                           |     1|
|509   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_719                                           |     1|
|510   |                    Op2_DFF                                                                              |MB_FDE_720                                                               |     1|
|511   |                  \OpSelect_Bits[12].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_578                                  |     4|
|512   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_713                                                            |     1|
|513   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_714                                           |     1|
|514   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_715                                           |     1|
|515   |                    Op2_DFF                                                                              |MB_FDE_716                                                               |     1|
|516   |                  \OpSelect_Bits[13].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_579                                  |     4|
|517   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_709                                                            |     1|
|518   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_710                                           |     1|
|519   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_711                                           |     1|
|520   |                    Op2_DFF                                                                              |MB_FDE_712                                                               |     1|
|521   |                  \OpSelect_Bits[14].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_580                                  |     4|
|522   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_705                                                            |     1|
|523   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_706                                           |     1|
|524   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_707                                           |     1|
|525   |                    Op2_DFF                                                                              |MB_FDE_708                                                               |     1|
|526   |                  \OpSelect_Bits[15].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_581                                  |     4|
|527   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_701                                                            |     1|
|528   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_702                                           |     1|
|529   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_703                                           |     1|
|530   |                    Op2_DFF                                                                              |MB_FDE_704                                                               |     1|
|531   |                  \OpSelect_Bits[16].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8                                       |     5|
|532   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_697                                                            |     1|
|533   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_698                                           |     2|
|534   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_699                                           |     1|
|535   |                    Op2_DFF                                                                              |MB_FDE_700                                                               |     1|
|536   |                  \OpSelect_Bits[17].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_582                                   |     4|
|537   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_693                                                            |     1|
|538   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_694                                           |     1|
|539   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_695                                           |     1|
|540   |                    Op2_DFF                                                                              |MB_FDE_696                                                               |     1|
|541   |                  \OpSelect_Bits[18].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_583                                   |     4|
|542   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_689                                                            |     1|
|543   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_690                                           |     1|
|544   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_691                                           |     1|
|545   |                    Op2_DFF                                                                              |MB_FDE_692                                                               |     1|
|546   |                  \OpSelect_Bits[19].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_584                                   |     4|
|547   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_685                                                            |     1|
|548   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_686                                           |     1|
|549   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_687                                           |     1|
|550   |                    Op2_DFF                                                                              |MB_FDE_688                                                               |     1|
|551   |                  \OpSelect_Bits[1].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_585                                  |     4|
|552   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_681                                                            |     1|
|553   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_682                                           |     1|
|554   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_683                                           |     1|
|555   |                    Op2_DFF                                                                              |MB_FDE_684                                                               |     1|
|556   |                  \OpSelect_Bits[20].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_586                                   |     4|
|557   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_677                                                            |     1|
|558   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_678                                           |     1|
|559   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_679                                           |     1|
|560   |                    Op2_DFF                                                                              |MB_FDE_680                                                               |     1|
|561   |                  \OpSelect_Bits[21].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_587                                   |     4|
|562   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_673                                                            |     1|
|563   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_674                                           |     1|
|564   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_675                                           |     1|
|565   |                    Op2_DFF                                                                              |MB_FDE_676                                                               |     1|
|566   |                  \OpSelect_Bits[22].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_588                                   |     4|
|567   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_669                                                            |     1|
|568   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_670                                           |     1|
|569   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_671                                           |     1|
|570   |                    Op2_DFF                                                                              |MB_FDE_672                                                               |     1|
|571   |                  \OpSelect_Bits[23].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_589                                   |     4|
|572   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_665                                                            |     1|
|573   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_666                                           |     1|
|574   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_667                                           |     1|
|575   |                    Op2_DFF                                                                              |MB_FDE_668                                                               |     1|
|576   |                  \OpSelect_Bits[24].Operand_Select_Bit_I                                                |Operand_Select_Bit                                                       |     5|
|577   |                    \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_661                                                            |     1|
|578   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_662                                           |     2|
|579   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_663                                           |     1|
|580   |                    Op2_DFF                                                                              |MB_FDE_664                                                               |     1|
|581   |                  \OpSelect_Bits[25].Operand_Select_Bit_I                                                |Operand_Select_Bit_590                                                   |     4|
|582   |                    \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_657                                                            |     1|
|583   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_658                                           |     1|
|584   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_659                                           |     1|
|585   |                    Op2_DFF                                                                              |MB_FDE_660                                                               |     1|
|586   |                  \OpSelect_Bits[26].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized6                                       |     4|
|587   |                    \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_653                                                            |     1|
|588   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_654                                           |     1|
|589   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_655                                           |     1|
|590   |                    Op2_DFF                                                                              |MB_FDE_656                                                               |     1|
|591   |                  \OpSelect_Bits[27].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized4                                       |     4|
|592   |                    \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_649                                                            |     1|
|593   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_650                                           |     1|
|594   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_651                                           |     1|
|595   |                    Op2_DFF                                                                              |MB_FDE_652                                                               |     1|
|596   |                  \OpSelect_Bits[28].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized2                                       |     4|
|597   |                    \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_645                                                            |     1|
|598   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_646                                           |     1|
|599   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_647                                           |     1|
|600   |                    Op2_DFF                                                                              |MB_FDE_648                                                               |     1|
|601   |                  \OpSelect_Bits[29].Operand_Select_Bit_I                                                |Operand_Select_Bit_591                                                   |     4|
|602   |                    \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_641                                                            |     1|
|603   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_642                                           |     1|
|604   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_643                                           |     1|
|605   |                    Op2_DFF                                                                              |MB_FDE_644                                                               |     1|
|606   |                  \OpSelect_Bits[2].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_592                                  |     4|
|607   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_637                                                            |     1|
|608   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_638                                           |     1|
|609   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_639                                           |     1|
|610   |                    Op2_DFF                                                                              |MB_FDE_640                                                               |     1|
|611   |                  \OpSelect_Bits[30].Operand_Select_Bit_I                                                |Operand_Select_Bit_593                                                   |     5|
|612   |                    \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_633                                                            |     1|
|613   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_634                                           |     1|
|614   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_635                                           |     2|
|615   |                    Op2_DFF                                                                              |MB_FDE_636                                                               |     1|
|616   |                  \OpSelect_Bits[31].Operand_Select_Bit_I                                                |Operand_Select_Bit_594                                                   |     4|
|617   |                    \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_629                                                            |     1|
|618   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_630                                           |     1|
|619   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_631                                           |     1|
|620   |                    Op2_DFF                                                                              |MB_FDE_632                                                               |     1|
|621   |                  \OpSelect_Bits[3].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_595                                  |     4|
|622   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_625                                                            |     1|
|623   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_626                                           |     1|
|624   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_627                                           |     1|
|625   |                    Op2_DFF                                                                              |MB_FDE_628                                                               |     1|
|626   |                  \OpSelect_Bits[4].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_596                                  |     4|
|627   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_621                                                            |     1|
|628   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_622                                           |     1|
|629   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_623                                           |     1|
|630   |                    Op2_DFF                                                                              |MB_FDE_624                                                               |     1|
|631   |                  \OpSelect_Bits[5].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_597                                  |     4|
|632   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_617                                                            |     1|
|633   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_618                                           |     1|
|634   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_619                                           |     1|
|635   |                    Op2_DFF                                                                              |MB_FDE_620                                                               |     1|
|636   |                  \OpSelect_Bits[6].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_598                                  |     4|
|637   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_613                                                            |     1|
|638   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_614                                           |     1|
|639   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_615                                           |     1|
|640   |                    Op2_DFF                                                                              |MB_FDE_616                                                               |     1|
|641   |                  \OpSelect_Bits[7].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_599                                  |     4|
|642   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_609                                                            |     1|
|643   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_610                                           |     1|
|644   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_611                                           |     1|
|645   |                    Op2_DFF                                                                              |MB_FDE_612                                                               |     1|
|646   |                  \OpSelect_Bits[8].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_600                                  |     4|
|647   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_605                                                            |     1|
|648   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_606                                           |     1|
|649   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_607                                           |     1|
|650   |                    Op2_DFF                                                                              |MB_FDE_608                                                               |     1|
|651   |                  \OpSelect_Bits[9].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_601                                  |     4|
|652   |                    \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2                                                                |     1|
|653   |                    Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_602                                           |     1|
|654   |                    Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_603                                           |     1|
|655   |                    Op2_DFF                                                                              |MB_FDE_604                                                               |     1|
|656   |                PC_Module_I                                                                              |PC_Module                                                                |   110|
|657   |                  \Not_All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                           |PC_Bit                                                                   |     6|
|658   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_571                                    |     1|
|659   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_572                                             |     1|
|660   |                    PC_EX_DFF                                                                            |MB_FDE_573                                                               |     1|
|661   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_574                                         |     1|
|662   |                    SUM_I                                                                                |MB_LUT4__parameterized21_575                                             |     1|
|663   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_576                                           |     1|
|664   |                  \Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                           |PC_Bit_476                                                               |     7|
|665   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_565                                    |     2|
|666   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_566                                             |     1|
|667   |                    PC_EX_DFF                                                                            |MB_FDE_567                                                               |     1|
|668   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_568                                         |     1|
|669   |                    SUM_I                                                                                |MB_LUT4__parameterized21_569                                             |     1|
|670   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_570                                           |     1|
|671   |                  \Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                           |PC_Bit_477                                                               |     7|
|672   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_559                                    |     2|
|673   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_560                                             |     1|
|674   |                    PC_EX_DFF                                                                            |MB_FDE_561                                                               |     1|
|675   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_562                                         |     1|
|676   |                    SUM_I                                                                                |MB_LUT4__parameterized21_563                                             |     1|
|677   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_564                                           |     1|
|678   |                  \Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                           |PC_Bit_478                                                               |     7|
|679   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_553                                    |     2|
|680   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_554                                             |     1|
|681   |                    PC_EX_DFF                                                                            |MB_FDE_555                                                               |     1|
|682   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_556                                         |     1|
|683   |                    SUM_I                                                                                |MB_LUT4__parameterized21_557                                             |     1|
|684   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_558                                           |     1|
|685   |                  \Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                           |PC_Bit_479                                                               |     7|
|686   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_547                                    |     2|
|687   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_548                                             |     1|
|688   |                    PC_EX_DFF                                                                            |MB_FDE_549                                                               |     1|
|689   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_550                                         |     1|
|690   |                    SUM_I                                                                                |MB_LUT4__parameterized21_551                                             |     1|
|691   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_552                                           |     1|
|692   |                  \Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                           |PC_Bit_480                                                               |     7|
|693   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_541                                    |     2|
|694   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_542                                             |     1|
|695   |                    PC_EX_DFF                                                                            |MB_FDE_543                                                               |     1|
|696   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_544                                         |     1|
|697   |                    SUM_I                                                                                |MB_LUT4__parameterized21_545                                             |     1|
|698   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_546                                           |     1|
|699   |                  \Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                           |PC_Bit_481                                                               |     7|
|700   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_535                                    |     2|
|701   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_536                                             |     1|
|702   |                    PC_EX_DFF                                                                            |MB_FDE_537                                                               |     1|
|703   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_538                                         |     1|
|704   |                    SUM_I                                                                                |MB_LUT4__parameterized21_539                                             |     1|
|705   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_540                                           |     1|
|706   |                  \Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                           |PC_Bit_482                                                               |     7|
|707   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_529                                    |     2|
|708   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_530                                             |     1|
|709   |                    PC_EX_DFF                                                                            |MB_FDE_531                                                               |     1|
|710   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_532                                         |     1|
|711   |                    SUM_I                                                                                |MB_LUT4__parameterized21_533                                             |     1|
|712   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_534                                           |     1|
|713   |                  \Not_All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                           |PC_Bit_483                                                               |     7|
|714   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_523                                    |     2|
|715   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_524                                             |     1|
|716   |                    PC_EX_DFF                                                                            |MB_FDE_525                                                               |     1|
|717   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_526                                         |     1|
|718   |                    SUM_I                                                                                |MB_LUT4__parameterized21_527                                             |     1|
|719   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_528                                           |     1|
|720   |                  \Not_All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                           |PC_Bit_484                                                               |     8|
|721   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_517                                    |     2|
|722   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_518                                             |     1|
|723   |                    PC_EX_DFF                                                                            |MB_FDE_519                                                               |     1|
|724   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_520                                         |     2|
|725   |                    SUM_I                                                                                |MB_LUT4__parameterized21_521                                             |     1|
|726   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_522                                           |     1|
|727   |                  \Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                           |PC_Bit_485                                                               |     8|
|728   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_511                                    |     2|
|729   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_512                                             |     1|
|730   |                    PC_EX_DFF                                                                            |MB_FDE_513                                                               |     1|
|731   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_514                                         |     2|
|732   |                    SUM_I                                                                                |MB_LUT4__parameterized21_515                                             |     1|
|733   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_516                                           |     1|
|734   |                  \Not_All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                           |PC_Bit_486                                                               |     8|
|735   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_505                                    |     2|
|736   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_506                                             |     1|
|737   |                    PC_EX_DFF                                                                            |MB_FDE_507                                                               |     1|
|738   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_508                                         |     2|
|739   |                    SUM_I                                                                                |MB_LUT4__parameterized21_509                                             |     1|
|740   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_510                                           |     1|
|741   |                  \Not_All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                           |PC_Bit_487                                                               |     8|
|742   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_499                                    |     2|
|743   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_500                                             |     1|
|744   |                    PC_EX_DFF                                                                            |MB_FDE_501                                                               |     1|
|745   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_502                                         |     2|
|746   |                    SUM_I                                                                                |MB_LUT4__parameterized21_503                                             |     1|
|747   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_504                                           |     1|
|748   |                  \Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                           |PC_Bit_488                                                               |     8|
|749   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_493                                    |     2|
|750   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23_494                                             |     1|
|751   |                    PC_EX_DFF                                                                            |MB_FDE_495                                                               |     2|
|752   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_496                                         |     1|
|753   |                    SUM_I                                                                                |MB_LUT4__parameterized21_497                                             |     1|
|754   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_498                                           |     1|
|755   |                  \Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                           |PC_Bit_489                                                               |     8|
|756   |                    MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_490                                    |     2|
|757   |                    NewPC_Mux                                                                            |MB_LUT4__parameterized23                                                 |     1|
|758   |                    PC_EX_DFF                                                                            |MB_FDE                                                                   |     2|
|759   |                    PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_491                                         |     1|
|760   |                    SUM_I                                                                                |MB_LUT4__parameterized21                                                 |     1|
|761   |                    \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_492                                           |     1|
|762   |                Register_File_I                                                                          |Register_File                                                            |    64|
|763   |                  \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                         |Register_File_Bit                                                        |     2|
|764   |                    RegFile_X1                                                                           |MB_RAM32X1D_474                                                          |     1|
|765   |                    RegFile_X2                                                                           |MB_RAM32X1D_475                                                          |     1|
|766   |                  \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                        |Register_File_Bit_382                                                    |     2|
|767   |                    RegFile_X1                                                                           |MB_RAM32X1D_472                                                          |     1|
|768   |                    RegFile_X2                                                                           |MB_RAM32X1D_473                                                          |     1|
|769   |                  \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                        |Register_File_Bit_383                                                    |     2|
|770   |                    RegFile_X1                                                                           |MB_RAM32X1D_470                                                          |     1|
|771   |                    RegFile_X2                                                                           |MB_RAM32X1D_471                                                          |     1|
|772   |                  \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                        |Register_File_Bit_384                                                    |     2|
|773   |                    RegFile_X1                                                                           |MB_RAM32X1D_468                                                          |     1|
|774   |                    RegFile_X2                                                                           |MB_RAM32X1D_469                                                          |     1|
|775   |                  \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                        |Register_File_Bit_385                                                    |     2|
|776   |                    RegFile_X1                                                                           |MB_RAM32X1D_466                                                          |     1|
|777   |                    RegFile_X2                                                                           |MB_RAM32X1D_467                                                          |     1|
|778   |                  \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                        |Register_File_Bit_386                                                    |     2|
|779   |                    RegFile_X1                                                                           |MB_RAM32X1D_464                                                          |     1|
|780   |                    RegFile_X2                                                                           |MB_RAM32X1D_465                                                          |     1|
|781   |                  \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                        |Register_File_Bit_387                                                    |     2|
|782   |                    RegFile_X1                                                                           |MB_RAM32X1D_462                                                          |     1|
|783   |                    RegFile_X2                                                                           |MB_RAM32X1D_463                                                          |     1|
|784   |                  \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                        |Register_File_Bit_388                                                    |     2|
|785   |                    RegFile_X1                                                                           |MB_RAM32X1D_460                                                          |     1|
|786   |                    RegFile_X2                                                                           |MB_RAM32X1D_461                                                          |     1|
|787   |                  \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                        |Register_File_Bit_389                                                    |     2|
|788   |                    RegFile_X1                                                                           |MB_RAM32X1D_458                                                          |     1|
|789   |                    RegFile_X2                                                                           |MB_RAM32X1D_459                                                          |     1|
|790   |                  \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                        |Register_File_Bit_390                                                    |     2|
|791   |                    RegFile_X1                                                                           |MB_RAM32X1D_456                                                          |     1|
|792   |                    RegFile_X2                                                                           |MB_RAM32X1D_457                                                          |     1|
|793   |                  \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                        |Register_File_Bit_391                                                    |     2|
|794   |                    RegFile_X1                                                                           |MB_RAM32X1D_454                                                          |     1|
|795   |                    RegFile_X2                                                                           |MB_RAM32X1D_455                                                          |     1|
|796   |                  \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                         |Register_File_Bit_392                                                    |     2|
|797   |                    RegFile_X1                                                                           |MB_RAM32X1D_452                                                          |     1|
|798   |                    RegFile_X2                                                                           |MB_RAM32X1D_453                                                          |     1|
|799   |                  \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                        |Register_File_Bit_393                                                    |     2|
|800   |                    RegFile_X1                                                                           |MB_RAM32X1D_450                                                          |     1|
|801   |                    RegFile_X2                                                                           |MB_RAM32X1D_451                                                          |     1|
|802   |                  \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                        |Register_File_Bit_394                                                    |     2|
|803   |                    RegFile_X1                                                                           |MB_RAM32X1D_448                                                          |     1|
|804   |                    RegFile_X2                                                                           |MB_RAM32X1D_449                                                          |     1|
|805   |                  \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                        |Register_File_Bit_395                                                    |     2|
|806   |                    RegFile_X1                                                                           |MB_RAM32X1D_446                                                          |     1|
|807   |                    RegFile_X2                                                                           |MB_RAM32X1D_447                                                          |     1|
|808   |                  \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                        |Register_File_Bit_396                                                    |     2|
|809   |                    RegFile_X1                                                                           |MB_RAM32X1D_444                                                          |     1|
|810   |                    RegFile_X2                                                                           |MB_RAM32X1D_445                                                          |     1|
|811   |                  \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                        |Register_File_Bit_397                                                    |     2|
|812   |                    RegFile_X1                                                                           |MB_RAM32X1D_442                                                          |     1|
|813   |                    RegFile_X2                                                                           |MB_RAM32X1D_443                                                          |     1|
|814   |                  \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                        |Register_File_Bit_398                                                    |     2|
|815   |                    RegFile_X1                                                                           |MB_RAM32X1D_440                                                          |     1|
|816   |                    RegFile_X2                                                                           |MB_RAM32X1D_441                                                          |     1|
|817   |                  \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                        |Register_File_Bit_399                                                    |     2|
|818   |                    RegFile_X1                                                                           |MB_RAM32X1D_438                                                          |     1|
|819   |                    RegFile_X2                                                                           |MB_RAM32X1D_439                                                          |     1|
|820   |                  \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                        |Register_File_Bit_400                                                    |     2|
|821   |                    RegFile_X1                                                                           |MB_RAM32X1D_436                                                          |     1|
|822   |                    RegFile_X2                                                                           |MB_RAM32X1D_437                                                          |     1|
|823   |                  \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                        |Register_File_Bit_401                                                    |     2|
|824   |                    RegFile_X1                                                                           |MB_RAM32X1D_434                                                          |     1|
|825   |                    RegFile_X2                                                                           |MB_RAM32X1D_435                                                          |     1|
|826   |                  \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                        |Register_File_Bit_402                                                    |     2|
|827   |                    RegFile_X1                                                                           |MB_RAM32X1D_432                                                          |     1|
|828   |                    RegFile_X2                                                                           |MB_RAM32X1D_433                                                          |     1|
|829   |                  \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                         |Register_File_Bit_403                                                    |     2|
|830   |                    RegFile_X1                                                                           |MB_RAM32X1D_430                                                          |     1|
|831   |                    RegFile_X2                                                                           |MB_RAM32X1D_431                                                          |     1|
|832   |                  \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                        |Register_File_Bit_404                                                    |     2|
|833   |                    RegFile_X1                                                                           |MB_RAM32X1D_428                                                          |     1|
|834   |                    RegFile_X2                                                                           |MB_RAM32X1D_429                                                          |     1|
|835   |                  \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                        |Register_File_Bit_405                                                    |     2|
|836   |                    RegFile_X1                                                                           |MB_RAM32X1D_426                                                          |     1|
|837   |                    RegFile_X2                                                                           |MB_RAM32X1D_427                                                          |     1|
|838   |                  \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                         |Register_File_Bit_406                                                    |     2|
|839   |                    RegFile_X1                                                                           |MB_RAM32X1D_424                                                          |     1|
|840   |                    RegFile_X2                                                                           |MB_RAM32X1D_425                                                          |     1|
|841   |                  \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                         |Register_File_Bit_407                                                    |     2|
|842   |                    RegFile_X1                                                                           |MB_RAM32X1D_422                                                          |     1|
|843   |                    RegFile_X2                                                                           |MB_RAM32X1D_423                                                          |     1|
|844   |                  \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                         |Register_File_Bit_408                                                    |     2|
|845   |                    RegFile_X1                                                                           |MB_RAM32X1D_420                                                          |     1|
|846   |                    RegFile_X2                                                                           |MB_RAM32X1D_421                                                          |     1|
|847   |                  \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                         |Register_File_Bit_409                                                    |     2|
|848   |                    RegFile_X1                                                                           |MB_RAM32X1D_418                                                          |     1|
|849   |                    RegFile_X2                                                                           |MB_RAM32X1D_419                                                          |     1|
|850   |                  \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                         |Register_File_Bit_410                                                    |     2|
|851   |                    RegFile_X1                                                                           |MB_RAM32X1D_416                                                          |     1|
|852   |                    RegFile_X2                                                                           |MB_RAM32X1D_417                                                          |     1|
|853   |                  \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                         |Register_File_Bit_411                                                    |     2|
|854   |                    RegFile_X1                                                                           |MB_RAM32X1D_414                                                          |     1|
|855   |                    RegFile_X2                                                                           |MB_RAM32X1D_415                                                          |     1|
|856   |                  \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                         |Register_File_Bit_412                                                    |     2|
|857   |                    RegFile_X1                                                                           |MB_RAM32X1D                                                              |     1|
|858   |                    RegFile_X2                                                                           |MB_RAM32X1D_413                                                          |     1|
|859   |                Result_Mux_I                                                                             |Result_Mux                                                               |   128|
|860   |                  \Result_Mux_Bits[0].Result_Mux_Bit_I                                                   |Result_Mux_Bit                                                           |     4|
|861   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_379                           |     2|
|862   |                    EX_Result_DFF                                                                        |MB_FD_380                                                                |     1|
|863   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_381                                             |     1|
|864   |                  \Result_Mux_Bits[10].Result_Mux_Bit_I                                                  |Result_Mux_Bit_258                                                       |     4|
|865   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_376                           |     2|
|866   |                    EX_Result_DFF                                                                        |MB_FD_377                                                                |     1|
|867   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_378                                             |     1|
|868   |                  \Result_Mux_Bits[11].Result_Mux_Bit_I                                                  |Result_Mux_Bit_259                                                       |     4|
|869   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_373                           |     2|
|870   |                    EX_Result_DFF                                                                        |MB_FD_374                                                                |     1|
|871   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_375                                             |     1|
|872   |                  \Result_Mux_Bits[12].Result_Mux_Bit_I                                                  |Result_Mux_Bit_260                                                       |     4|
|873   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_370                           |     2|
|874   |                    EX_Result_DFF                                                                        |MB_FD_371                                                                |     1|
|875   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_372                                             |     1|
|876   |                  \Result_Mux_Bits[13].Result_Mux_Bit_I                                                  |Result_Mux_Bit_261                                                       |     4|
|877   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_367                           |     2|
|878   |                    EX_Result_DFF                                                                        |MB_FD_368                                                                |     1|
|879   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_369                                             |     1|
|880   |                  \Result_Mux_Bits[14].Result_Mux_Bit_I                                                  |Result_Mux_Bit_262                                                       |     4|
|881   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_364                           |     2|
|882   |                    EX_Result_DFF                                                                        |MB_FD_365                                                                |     1|
|883   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_366                                             |     1|
|884   |                  \Result_Mux_Bits[15].Result_Mux_Bit_I                                                  |Result_Mux_Bit_263                                                       |     4|
|885   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_361                           |     2|
|886   |                    EX_Result_DFF                                                                        |MB_FD_362                                                                |     1|
|887   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_363                                             |     1|
|888   |                  \Result_Mux_Bits[16].Result_Mux_Bit_I                                                  |Result_Mux_Bit_264                                                       |     4|
|889   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_358                           |     2|
|890   |                    EX_Result_DFF                                                                        |MB_FD_359                                                                |     1|
|891   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_360                                             |     1|
|892   |                  \Result_Mux_Bits[17].Result_Mux_Bit_I                                                  |Result_Mux_Bit_265                                                       |     4|
|893   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_355                           |     2|
|894   |                    EX_Result_DFF                                                                        |MB_FD_356                                                                |     1|
|895   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_357                                             |     1|
|896   |                  \Result_Mux_Bits[18].Result_Mux_Bit_I                                                  |Result_Mux_Bit_266                                                       |     4|
|897   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_352                           |     2|
|898   |                    EX_Result_DFF                                                                        |MB_FD_353                                                                |     1|
|899   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_354                                             |     1|
|900   |                  \Result_Mux_Bits[19].Result_Mux_Bit_I                                                  |Result_Mux_Bit_267                                                       |     4|
|901   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_349                           |     2|
|902   |                    EX_Result_DFF                                                                        |MB_FD_350                                                                |     1|
|903   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_351                                             |     1|
|904   |                  \Result_Mux_Bits[1].Result_Mux_Bit_I                                                   |Result_Mux_Bit_268                                                       |     4|
|905   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_346                           |     2|
|906   |                    EX_Result_DFF                                                                        |MB_FD_347                                                                |     1|
|907   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_348                                             |     1|
|908   |                  \Result_Mux_Bits[20].Result_Mux_Bit_I                                                  |Result_Mux_Bit_269                                                       |     4|
|909   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_343                           |     2|
|910   |                    EX_Result_DFF                                                                        |MB_FD_344                                                                |     1|
|911   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_345                                             |     1|
|912   |                  \Result_Mux_Bits[21].Result_Mux_Bit_I                                                  |Result_Mux_Bit_270                                                       |     4|
|913   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_340                           |     2|
|914   |                    EX_Result_DFF                                                                        |MB_FD_341                                                                |     1|
|915   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_342                                             |     1|
|916   |                  \Result_Mux_Bits[22].Result_Mux_Bit_I                                                  |Result_Mux_Bit_271                                                       |     4|
|917   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_337                           |     2|
|918   |                    EX_Result_DFF                                                                        |MB_FD_338                                                                |     1|
|919   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_339                                             |     1|
|920   |                  \Result_Mux_Bits[23].Result_Mux_Bit_I                                                  |Result_Mux_Bit_272                                                       |     4|
|921   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_334                           |     2|
|922   |                    EX_Result_DFF                                                                        |MB_FD_335                                                                |     1|
|923   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_336                                             |     1|
|924   |                  \Result_Mux_Bits[24].Result_Mux_Bit_I                                                  |Result_Mux_Bit_273                                                       |     4|
|925   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_331                           |     2|
|926   |                    EX_Result_DFF                                                                        |MB_FD_332                                                                |     1|
|927   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_333                                             |     1|
|928   |                  \Result_Mux_Bits[25].Result_Mux_Bit_I                                                  |Result_Mux_Bit_274                                                       |     4|
|929   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_328                           |     2|
|930   |                    EX_Result_DFF                                                                        |MB_FD_329                                                                |     1|
|931   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_330                                             |     1|
|932   |                  \Result_Mux_Bits[26].Result_Mux_Bit_I                                                  |Result_Mux_Bit_275                                                       |     4|
|933   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_325                           |     2|
|934   |                    EX_Result_DFF                                                                        |MB_FD_326                                                                |     1|
|935   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_327                                             |     1|
|936   |                  \Result_Mux_Bits[27].Result_Mux_Bit_I                                                  |Result_Mux_Bit_276                                                       |     4|
|937   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_322                           |     2|
|938   |                    EX_Result_DFF                                                                        |MB_FD_323                                                                |     1|
|939   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_324                                             |     1|
|940   |                  \Result_Mux_Bits[28].Result_Mux_Bit_I                                                  |Result_Mux_Bit_277                                                       |     4|
|941   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_319                           |     2|
|942   |                    EX_Result_DFF                                                                        |MB_FD_320                                                                |     1|
|943   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_321                                             |     1|
|944   |                  \Result_Mux_Bits[29].Result_Mux_Bit_I                                                  |Result_Mux_Bit_278                                                       |     4|
|945   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_316                           |     2|
|946   |                    EX_Result_DFF                                                                        |MB_FD_317                                                                |     1|
|947   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_318                                             |     1|
|948   |                  \Result_Mux_Bits[2].Result_Mux_Bit_I                                                   |Result_Mux_Bit_279                                                       |     4|
|949   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_313                           |     2|
|950   |                    EX_Result_DFF                                                                        |MB_FD_314                                                                |     1|
|951   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_315                                             |     1|
|952   |                  \Result_Mux_Bits[30].Result_Mux_Bit_I                                                  |Result_Mux_Bit_280                                                       |     4|
|953   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_310                           |     2|
|954   |                    EX_Result_DFF                                                                        |MB_FD_311                                                                |     1|
|955   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_312                                             |     1|
|956   |                  \Result_Mux_Bits[31].Result_Mux_Bit_I                                                  |Result_Mux_Bit_281                                                       |     4|
|957   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_307                           |     2|
|958   |                    EX_Result_DFF                                                                        |MB_FD_308                                                                |     1|
|959   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_309                                             |     1|
|960   |                  \Result_Mux_Bits[3].Result_Mux_Bit_I                                                   |Result_Mux_Bit_282                                                       |     4|
|961   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_304                           |     2|
|962   |                    EX_Result_DFF                                                                        |MB_FD_305                                                                |     1|
|963   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_306                                             |     1|
|964   |                  \Result_Mux_Bits[4].Result_Mux_Bit_I                                                   |Result_Mux_Bit_283                                                       |     4|
|965   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_301                           |     2|
|966   |                    EX_Result_DFF                                                                        |MB_FD_302                                                                |     1|
|967   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_303                                             |     1|
|968   |                  \Result_Mux_Bits[5].Result_Mux_Bit_I                                                   |Result_Mux_Bit_284                                                       |     4|
|969   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_298                           |     2|
|970   |                    EX_Result_DFF                                                                        |MB_FD_299                                                                |     1|
|971   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_300                                             |     1|
|972   |                  \Result_Mux_Bits[6].Result_Mux_Bit_I                                                   |Result_Mux_Bit_285                                                       |     4|
|973   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_295                           |     2|
|974   |                    EX_Result_DFF                                                                        |MB_FD_296                                                                |     1|
|975   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_297                                             |     1|
|976   |                  \Result_Mux_Bits[7].Result_Mux_Bit_I                                                   |Result_Mux_Bit_286                                                       |     4|
|977   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_292                           |     2|
|978   |                    EX_Result_DFF                                                                        |MB_FD_293                                                                |     1|
|979   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_294                                             |     1|
|980   |                  \Result_Mux_Bits[8].Result_Mux_Bit_I                                                   |Result_Mux_Bit_287                                                       |     4|
|981   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_289                           |     2|
|982   |                    EX_Result_DFF                                                                        |MB_FD_290                                                                |     1|
|983   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_291                                             |     1|
|984   |                  \Result_Mux_Bits[9].Result_Mux_Bit_I                                                   |Result_Mux_Bit_288                                                       |     4|
|985   |                    Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0                               |     2|
|986   |                    EX_Result_DFF                                                                        |MB_FD                                                                    |     1|
|987   |                    Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19                                                 |     1|
|988   |                Shift_Logic_Module_I                                                                     |Shift_Logic_Module                                                       |    96|
|989   |                  \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit                                                          |     3|
|990   |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_255                                             |     1|
|991   |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_256                                             |     1|
|992   |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_257                                          |     1|
|993   |                  \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_134                                                      |     3|
|994   |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_252                                             |     1|
|995   |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_253                                             |     1|
|996   |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_254                                          |     1|
|997   |                  \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_135                                                      |     3|
|998   |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_249                                             |     1|
|999   |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_250                                             |     1|
|1000  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_251                                          |     1|
|1001  |                  \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_136                                                      |     3|
|1002  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_246                                             |     1|
|1003  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_247                                             |     1|
|1004  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_248                                          |     1|
|1005  |                  \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_137                                                      |     3|
|1006  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_243                                             |     1|
|1007  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_244                                             |     1|
|1008  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_245                                          |     1|
|1009  |                  \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_138                                                      |     3|
|1010  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_240                                             |     1|
|1011  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_241                                             |     1|
|1012  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_242                                          |     1|
|1013  |                  \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_139                                                      |     3|
|1014  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_237                                             |     1|
|1015  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_238                                             |     1|
|1016  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_239                                          |     1|
|1017  |                  \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_140                                                      |     3|
|1018  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_234                                             |     1|
|1019  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_235                                             |     1|
|1020  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_236                                          |     1|
|1021  |                  \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_141                                                      |     3|
|1022  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_231                                             |     1|
|1023  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_232                                             |     1|
|1024  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_233                                          |     1|
|1025  |                  \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_142                                                      |     3|
|1026  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_228                                             |     1|
|1027  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_229                                             |     1|
|1028  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_230                                          |     1|
|1029  |                  \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_143                                                      |     3|
|1030  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_225                                             |     1|
|1031  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_226                                             |     1|
|1032  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_227                                          |     1|
|1033  |                  \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_144                                                      |     3|
|1034  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_222                                             |     1|
|1035  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_223                                             |     1|
|1036  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_224                                          |     1|
|1037  |                  \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_145                                                      |     3|
|1038  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_219                                             |     1|
|1039  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_220                                             |     1|
|1040  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_221                                          |     1|
|1041  |                  \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_146                                                      |     3|
|1042  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_216                                             |     1|
|1043  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_217                                             |     1|
|1044  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_218                                          |     1|
|1045  |                  \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_147                                                      |     3|
|1046  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_213                                             |     1|
|1047  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_214                                             |     1|
|1048  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_215                                          |     1|
|1049  |                  \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_148                                                      |     3|
|1050  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_210                                             |     1|
|1051  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_211                                             |     1|
|1052  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_212                                          |     1|
|1053  |                  \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_149                                                      |     3|
|1054  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_207                                             |     1|
|1055  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_208                                             |     1|
|1056  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_209                                          |     1|
|1057  |                  \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_150                                                      |     3|
|1058  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_204                                             |     1|
|1059  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_205                                             |     1|
|1060  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_206                                          |     1|
|1061  |                  \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_151                                                      |     3|
|1062  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_201                                             |     1|
|1063  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_202                                             |     1|
|1064  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_203                                          |     1|
|1065  |                  \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_152                                                      |     3|
|1066  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_198                                             |     1|
|1067  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_199                                             |     1|
|1068  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_200                                          |     1|
|1069  |                  \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_153                                                      |     3|
|1070  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_195                                             |     1|
|1071  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_196                                             |     1|
|1072  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_197                                          |     1|
|1073  |                  \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_154                                                      |     3|
|1074  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_192                                             |     1|
|1075  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_193                                             |     1|
|1076  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_194                                          |     1|
|1077  |                  \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_155                                                      |     3|
|1078  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_189                                             |     1|
|1079  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_190                                             |     1|
|1080  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_191                                          |     1|
|1081  |                  \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_156                                                      |     3|
|1082  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_186                                             |     1|
|1083  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_187                                             |     1|
|1084  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_188                                          |     1|
|1085  |                  \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_157                                                      |     3|
|1086  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_183                                             |     1|
|1087  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_184                                             |     1|
|1088  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_185                                          |     1|
|1089  |                  \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_158                                                      |     3|
|1090  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_180                                             |     1|
|1091  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_181                                             |     1|
|1092  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_182                                          |     1|
|1093  |                  \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_159                                                      |     3|
|1094  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_177                                             |     1|
|1095  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_178                                             |     1|
|1096  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_179                                          |     1|
|1097  |                  \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_160                                                      |     3|
|1098  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_174                                             |     1|
|1099  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_175                                             |     1|
|1100  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_176                                          |     1|
|1101  |                  \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_161                                                      |     3|
|1102  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_171                                             |     1|
|1103  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_172                                             |     1|
|1104  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_173                                          |     1|
|1105  |                  \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_162                                                      |     3|
|1106  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_168                                             |     1|
|1107  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_169                                             |     1|
|1108  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_170                                          |     1|
|1109  |                  \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_163                                                      |     3|
|1110  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15_165                                             |     1|
|1111  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17_166                                             |     1|
|1112  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_167                                          |     1|
|1113  |                  \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_164                                                      |     3|
|1114  |                    Logic_LUT                                                                            |MB_LUT4__parameterized15                                                 |     1|
|1115  |                    Shift_LUT                                                                            |MB_LUT4__parameterized17                                                 |     1|
|1116  |                    Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7                                              |     1|
|1117  |                Zero_Detect_I                                                                            |Zero_Detect                                                              |    12|
|1118  |                  Part_Of_Zero_Carry_Start                                                               |microblaze_v11_0_1_MB_MUXCY_127                                          |     1|
|1119  |                  \Zero_Detecting[1].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_128                                          |     1|
|1120  |                  \Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_129                                          |     1|
|1121  |                  \Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_130                                          |     1|
|1122  |                  \Zero_Detecting[4].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_131                                          |     1|
|1123  |                  \Zero_Detecting[5].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_132                                          |     1|
|1124  |                  \Zero_Detecting[6].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_133                                          |     1|
|1125  |              Decode_I                                                                                   |Decode                                                                   |   380|
|1126  |                PreFetch_Buffer_I                                                                        |PreFetch_Buffer                                                          |   144|
|1127  |                  \Buffer_DFFs[1].FDS_I                                                                  |MB_FDS                                                                   |     3|
|1128  |                  \Buffer_DFFs[1].MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY                                        |     1|
|1129  |                  \Buffer_DFFs[2].FDS_I                                                                  |MB_FDS_92                                                                |     2|
|1130  |                  \Buffer_DFFs[2].MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_93                                     |     2|
|1131  |                  \Buffer_DFFs[3].FDS_I                                                                  |MB_FDS_94                                                                |     1|
|1132  |                  \Buffer_DFFs[3].MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_95                                     |     2|
|1133  |                  \PreFetch_Buffers[0].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E                                             |     8|
|1134  |                  \PreFetch_Buffers[10].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_96                                          |     4|
|1135  |                  \PreFetch_Buffers[11].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_97                                          |     2|
|1136  |                  \PreFetch_Buffers[12].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_98                                          |     4|
|1137  |                  \PreFetch_Buffers[13].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_99                                          |     1|
|1138  |                  \PreFetch_Buffers[14].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_100                                         |     3|
|1139  |                  \PreFetch_Buffers[15].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_101                                         |     1|
|1140  |                  \PreFetch_Buffers[16].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_102                                         |    18|
|1141  |                  \PreFetch_Buffers[17].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_103                                         |     3|
|1142  |                  \PreFetch_Buffers[18].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_104                                         |     2|
|1143  |                  \PreFetch_Buffers[19].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_105                                         |     2|
|1144  |                  \PreFetch_Buffers[1].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_106                                         |     4|
|1145  |                  \PreFetch_Buffers[20].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_107                                         |     2|
|1146  |                  \PreFetch_Buffers[21].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_108                                         |     4|
|1147  |                  \PreFetch_Buffers[22].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_109                                         |     3|
|1148  |                  \PreFetch_Buffers[23].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_110                                         |     2|
|1149  |                  \PreFetch_Buffers[24].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_111                                         |     2|
|1150  |                  \PreFetch_Buffers[25].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_112                                         |     3|
|1151  |                  \PreFetch_Buffers[26].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_113                                         |     4|
|1152  |                  \PreFetch_Buffers[27].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_114                                         |     2|
|1153  |                  \PreFetch_Buffers[28].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_115                                         |     2|
|1154  |                  \PreFetch_Buffers[29].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_116                                         |     3|
|1155  |                  \PreFetch_Buffers[2].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_117                                         |     7|
|1156  |                  \PreFetch_Buffers[30].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_118                                         |     2|
|1157  |                  \PreFetch_Buffers[31].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_119                                         |     3|
|1158  |                  \PreFetch_Buffers[3].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_120                                         |     9|
|1159  |                  \PreFetch_Buffers[4].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_121                                         |    10|
|1160  |                  \PreFetch_Buffers[5].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_122                                         |     6|
|1161  |                  \PreFetch_Buffers[6].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_123                                         |     3|
|1162  |                  \PreFetch_Buffers[7].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_124                                         |     1|
|1163  |                  \PreFetch_Buffers[8].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_125                                         |     2|
|1164  |                  \PreFetch_Buffers[9].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_126                                         |     2|
|1165  |                  of_valid_FDR_I                                                                         |microblaze_v11_0_1_MB_FDR                                                |     8|
|1166  |                \Using_FPGA.ALU_Carry_FDRE                                                               |microblaze_v11_0_1_MB_FDRE                                               |     1|
|1167  |                \Using_FPGA.ALU_Carry_MUXCY                                                              |microblaze_v11_0_1_MB_MUXCY_60                                           |     1|
|1168  |                \Using_FPGA.ALU_OP0_FDRE                                                                 |microblaze_v11_0_1_MB_FDRE_61                                            |     1|
|1169  |                \Using_FPGA.ALU_OP1_FDRE                                                                 |microblaze_v11_0_1_MB_FDRE_62                                            |     1|
|1170  |                \Using_FPGA.Correct_Carry_MUXCY                                                          |microblaze_v11_0_1_MB_MUXCY_63                                           |     3|
|1171  |                \Using_FPGA.Force1_FDRE                                                                  |microblaze_v11_0_1_MB_FDRE_64                                            |     1|
|1172  |                \Using_FPGA.Force2_FDRE                                                                  |microblaze_v11_0_1_MB_FDRE_65                                            |     1|
|1173  |                \Using_FPGA.Force_Val1_FDRE                                                              |microblaze_v11_0_1_MB_FDRE_66                                            |     1|
|1174  |                \Using_FPGA.Force_Val2_FDRSE                                                             |microblaze_v11_0_1_MB_FDRSE_67                                           |     1|
|1175  |                \Using_FPGA.I_correct_Carry_Select                                                       |MB_LUT4__parameterized9                                                  |     1|
|1176  |                \Using_FPGA.Intr_Carry_MUXCY                                                             |microblaze_v11_0_1_MB_MUXCY_68                                           |     1|
|1177  |                \Using_FPGA.MULT_AND_I                                                                   |microblaze_v11_0_1_MB_MULT_AND                                           |     1|
|1178  |                \Using_FPGA.MUXCY_JUMP_CARRY                                                             |microblaze_v11_0_1_MB_MUXCY_69                                           |     1|
|1179  |                \Using_FPGA.MUXCY_JUMP_CARRY2                                                            |microblaze_v11_0_1_MB_MUXCY_70                                           |     1|
|1180  |                \Using_FPGA.MUXCY_JUMP_CARRY3                                                            |microblaze_v11_0_1_MB_MUXCY_71                                           |     9|
|1181  |                \Using_FPGA.New_Carry_MUXCY                                                              |microblaze_v11_0_1_MB_MUXCY_72                                           |     2|
|1182  |                \Using_FPGA.OpSel1_SPR_Select_LUT_1                                                      |MB_LUT4__parameterized1                                                  |     1|
|1183  |                \Using_FPGA.OpSel1_SPR_Select_LUT_2                                                      |MB_LUT4__parameterized3                                                  |     1|
|1184  |                \Using_FPGA.OpSel1_SPR_Select_LUT_3                                                      |microblaze_v11_0_1_MB_LUT3                                               |     1|
|1185  |                \Using_FPGA.OpSel1_SPR_Select_LUT_4                                                      |microblaze_v11_0_1_MB_LUT3__parameterized0                               |     1|
|1186  |                \Using_FPGA.Reg_Test_Equal_FDSE                                                          |microblaze_v11_0_1_MB_FDSE                                               |     1|
|1187  |                \Using_FPGA.Reg_Test_Equal_N_FDRE                                                        |microblaze_v11_0_1_MB_FDRE_73                                            |     1|
|1188  |                \Using_FPGA.Res_Forward1_LUT1                                                            |MB_LUT4__parameterized5                                                  |     1|
|1189  |                \Using_FPGA.Res_Forward1_LUT2                                                            |MB_LUT4__parameterized5_74                                               |     1|
|1190  |                \Using_FPGA.Res_Forward1_LUT3                                                            |microblaze_v11_0_1_MB_LUT3__parameterized1                               |     1|
|1191  |                \Using_FPGA.Res_Forward1_LUT4                                                            |MB_LUT4__parameterized7                                                  |     1|
|1192  |                \Using_FPGA.Res_Forward2_LUT1                                                            |MB_LUT4__parameterized5_75                                               |     1|
|1193  |                \Using_FPGA.Res_Forward2_LUT2                                                            |MB_LUT4__parameterized5_76                                               |     1|
|1194  |                \Using_FPGA.Res_Forward2_LUT3                                                            |microblaze_v11_0_1_MB_LUT3__parameterized1_77                            |     1|
|1195  |                \Using_FPGA.Res_Forward2_LUT4                                                            |MB_LUT4__parameterized7_78                                               |     1|
|1196  |                \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                          |microblaze_v11_0_1_MB_FDRE_79                                            |     1|
|1197  |                \Using_FPGA.Use_Reg_Neg_S_FDRE                                                           |microblaze_v11_0_1_MB_FDRE_80                                            |     1|
|1198  |                \Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                                      |microblaze_v11_0_1_MB_MUXCY_81                                           |     1|
|1199  |                \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                                       |microblaze_v11_0_1_MB_MUXCY_82                                           |     2|
|1200  |                \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                                       |microblaze_v11_0_1_MB_MUXCY_83                                           |     2|
|1201  |                \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                                       |microblaze_v11_0_1_MB_MUXCY_84                                           |    11|
|1202  |                \Using_FPGA.clean_iReady_MuxCY                                                           |microblaze_v11_0_1_MB_MUXCY_85                                           |     1|
|1203  |                \Using_FPGA.force_di1_LUT3                                                               |microblaze_v11_0_1_MB_LUT3__parameterized2                               |     1|
|1204  |                \Using_FPGA.force_di2_LUT4                                                               |MB_LUT4__parameterized11                                                 |     1|
|1205  |                \Using_FPGA.force_jump1_LUT3                                                             |microblaze_v11_0_1_MB_LUT3__parameterized2_86                            |     1|
|1206  |                \Using_FPGA.force_jump2_LUT4                                                             |MB_LUT4__parameterized3_87                                               |     1|
|1207  |                \Using_FPGA.iFetch_MuxCY_1                                                               |microblaze_v11_0_1_MB_MUXCY_88                                           |     1|
|1208  |                \Using_FPGA.iFetch_MuxCY_2                                                               |microblaze_v11_0_1_MB_MUXCY_89                                           |     4|
|1209  |                \Using_FPGA.iFetch_MuxCY_3                                                               |microblaze_v11_0_1_MB_MUXCY_90                                           |     2|
|1210  |                \Using_FPGA.of_PipeRun_MuxCY_1                                                           |microblaze_v11_0_1_MB_MUXCY_91                                           |    18|
|1211  |                \Using_FPGA.of_PipeRun_Select_LUT5                                                       |MB_LUT5                                                                  |     1|
|1212  |                \Using_FPGA.of_PipeRun_without_dready_LUT5                                               |MB_LUT5__parameterized1                                                  |     2|
|1213  |                write_Reg_I_LUT                                                                          |MB_LUT4                                                                  |     2|
|1214  |              \Implement_Debug_Logic.Master_Core.Debug_Area                                              |Debug                                                                    |   437|
|1215  |                \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                                 |microblaze_v11_0_1_MB_FDRSE                                              |     7|
|1216  |                \Area_Debug_Control.Stop_CPU_FDRSE                                                       |microblaze_v11_0_1_MB_FDRSE_18                                           |     6|
|1217  |                \Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                               |microblaze_v11_0_1_MB_FDRSE_19                                           |    40|
|1218  |                \Serial_Dbg_Intf.SRL16E_1                                                                |microblaze_v11_0_1_MB_SRL16E__parameterized0                             |     1|
|1219  |                \Serial_Dbg_Intf.SRL16E_2                                                                |microblaze_v11_0_1_MB_SRL16E__parameterized1                             |     1|
|1220  |                \Serial_Dbg_Intf.SRL16E_3                                                                |microblaze_v11_0_1_MB_SRL16E__parameterized4                             |     1|
|1221  |                \Serial_Dbg_Intf.SRL16E_4                                                                |microblaze_v11_0_1_MB_SRL16E__parameterized5                             |     6|
|1222  |                \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_20                          |     1|
|1223  |                \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_21                          |     1|
|1224  |                \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized2                             |     1|
|1225  |                \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized3                             |     3|
|1226  |                \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_22                          |     1|
|1227  |                \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_23                          |     1|
|1228  |                \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized2_24                          |     1|
|1229  |                \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized3_25                          |     2|
|1230  |                \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_26                          |     1|
|1231  |                \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_27                          |     1|
|1232  |                \Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |microblaze_v11_0_1_mb_sync_bit__parameterized0                           |     1|
|1233  |                \Serial_Dbg_Intf.sync_dbg_hit                                                            |microblaze_v11_0_1_mb_sync_vec                                           |     1|
|1234  |                  \sync_bits[0].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit__parameterized0_59                        |     1|
|1235  |                \Serial_Dbg_Intf.sync_dbg_wakeup                                                         |microblaze_v11_0_1_mb_sync_bit__parameterized1                           |     2|
|1236  |                \Serial_Dbg_Intf.sync_pause                                                              |microblaze_v11_0_1_mb_sync_bit__parameterized0_28                        |     2|
|1237  |                \Serial_Dbg_Intf.sync_running_clock                                                      |microblaze_v11_0_1_mb_sync_bit__parameterized0_29                        |     1|
|1238  |                \Serial_Dbg_Intf.sync_sample                                                             |microblaze_v11_0_1_mb_sync_vec__parameterized0                           |    30|
|1239  |                  \sync_bits[0].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_49                                        |     3|
|1240  |                  \sync_bits[1].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_50                                        |     3|
|1241  |                  \sync_bits[2].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_51                                        |     5|
|1242  |                  \sync_bits[3].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_52                                        |     3|
|1243  |                  \sync_bits[4].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_53                                        |     3|
|1244  |                  \sync_bits[5].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_54                                        |     3|
|1245  |                  \sync_bits[6].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_55                                        |     3|
|1246  |                  \sync_bits[7].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_56                                        |     3|
|1247  |                  \sync_bits[8].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_57                                        |     2|
|1248  |                  \sync_bits[9].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_58                                        |     2|
|1249  |                \Serial_Dbg_Intf.sync_sleep                                                              |microblaze_v11_0_1_mb_sync_bit__parameterized0_30                        |     2|
|1250  |                \Serial_Dbg_Intf.sync_stop_CPU                                                           |microblaze_v11_0_1_mb_sync_bit__parameterized0_31                        |     1|
|1251  |                \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |address_hit                                                              |    21|
|1252  |                  \Compare[0].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY                                              |     1|
|1253  |                  \Compare[0].SRLC16E_I                                                                  |MB_SRLC16E                                                               |     4|
|1254  |                  \Compare[1].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_34                                           |     1|
|1255  |                  \Compare[1].SRLC16E_I                                                                  |MB_SRLC16E_35                                                            |     1|
|1256  |                  \Compare[2].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_36                                           |     1|
|1257  |                  \Compare[2].SRLC16E_I                                                                  |MB_SRLC16E_37                                                            |     1|
|1258  |                  \Compare[3].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_38                                           |     1|
|1259  |                  \Compare[3].SRLC16E_I                                                                  |MB_SRLC16E_39                                                            |     1|
|1260  |                  \Compare[4].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_40                                           |     1|
|1261  |                  \Compare[4].SRLC16E_I                                                                  |MB_SRLC16E_41                                                            |     1|
|1262  |                  \Compare[5].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_42                                           |     1|
|1263  |                  \Compare[5].SRLC16E_I                                                                  |MB_SRLC16E_43                                                            |     1|
|1264  |                  \Compare[6].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_44                                           |     1|
|1265  |                  \Compare[6].SRLC16E_I                                                                  |MB_SRLC16E_45                                                            |     1|
|1266  |                  \Compare[7].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_46                                           |     1|
|1267  |                  \Compare[7].SRLC16E_I                                                                  |MB_SRLC16E_47                                                            |     1|
|1268  |                  \The_First_BreakPoints.MUXCY_Post                                                      |microblaze_v11_0_1_MB_MUXCY_48                                           |     2|
|1269  |                sync_trig_ack_in_0                                                                       |microblaze_v11_0_1_mb_sync_bit__parameterized1_32                        |     2|
|1270  |                sync_trig_out_0                                                                          |microblaze_v11_0_1_mb_sync_bit__parameterized1_33                        |     2|
|1271  |              \Using_Ext_Databus.DAXI_Interface_I1                                                       |DAXI_interface                                                           |   138|
|1272  |              instr_mux_I1                                                                               |instr_mux                                                                |    16|
|1273  |                \Mux_LD.LD_inst                                                                          |mux_bus                                                                  |    16|
|1274  |                  \Mux_Loop[0].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16                                               |     1|
|1275  |                  \Mux_Loop[10].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_3                                             |     1|
|1276  |                  \Mux_Loop[11].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_4                                             |     1|
|1277  |                  \Mux_Loop[12].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_5                                             |     1|
|1278  |                  \Mux_Loop[13].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_6                                             |     1|
|1279  |                  \Mux_Loop[14].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_7                                             |     1|
|1280  |                  \Mux_Loop[15].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_8                                             |     1|
|1281  |                  \Mux_Loop[1].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_9                                             |     1|
|1282  |                  \Mux_Loop[2].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_10                                            |     1|
|1283  |                  \Mux_Loop[3].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_11                                            |     1|
|1284  |                  \Mux_Loop[4].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_12                                            |     1|
|1285  |                  \Mux_Loop[5].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_13                                            |     1|
|1286  |                  \Mux_Loop[6].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_14                                            |     1|
|1287  |                  \Mux_Loop[7].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_15                                            |     1|
|1288  |                  \Mux_Loop[8].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_16                                            |     1|
|1289  |                  \Mux_Loop[9].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_17                                            |     1|
|1290  |            Reset_DFF                                                                                    |microblaze_v11_0_1_mb_sync_bit                                           |     2|
|1291  |            \Using_Async_Wakeup_0.Wakeup_DFF                                                             |microblaze_v11_0_1_mb_sync_bit_1                                         |     2|
|1292  |            \Using_Async_Wakeup_1.Wakeup_DFF                                                             |microblaze_v11_0_1_mb_sync_bit_2                                         |     2|
|1293  |      rst_0                                                                                              |bd_04f1_rst_0_0                                                          |    66|
|1294  |        U0                                                                                               |proc_sys_reset                                                           |    66|
|1295  |          EXT_LPF                                                                                        |lpf                                                                      |    23|
|1296  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |cdc_sync                                                                 |     6|
|1297  |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |cdc_sync_0                                                               |     6|
|1298  |          SEQ                                                                                            |sequence_psr                                                             |    38|
|1299  |            SEQ_COUNTER                                                                                  |upcnt_n                                                                  |    13|
|1300  |      xlconcat_0                                                                                         |bd_04f1_xlconcat_0_0                                                     |     0|
+------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:03:09 . Memory (MB): peak = 2446.238 ; gain = 1138.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:02:54 . Memory (MB): peak = 2446.238 ; gain = 1053.918
Synthesis Optimization Complete : Time (s): cpu = 00:02:59 ; elapsed = 00:03:09 . Memory (MB): peak = 2446.238 ; gain = 1138.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 496 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clk_wiz/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'top_level'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2478.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 283 instances were transformed.
  (CARRY4) => CARRY8: 18 instances
  BUFG => BUFGCE: 2 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 9 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  MULT_AND => LUT2: 2 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
733 Infos, 248 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 2478.957 ; gain = 2072.605
INFO: [Coretcl 2-1174] Renamed 1299 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2478.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/fpga_projects/rfsoc_output_test/rfsoc_output_test.runs/top_level_synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 21:36:38 2019...
