/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2022 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      UMC.  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  RA1SH
 *      Words:          1024
 *      Word Width:     16
 *      Mux:            8
 *      Pipeline:       No
 *      Process:        typical
 *      Delays:		max
 *
 *      Creation Date:  2022-12-16 18:48:59Z
 *      Version:        2001Q4V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-12-16 18:48:59Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2022 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 25.000;
	nom_voltage		: 1.800;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.00021;
	k_temp_cell_rise		: 0.00021;
	k_temp_hold_fall                : 0.00021;
	k_temp_hold_rise                : 0.00021;
	k_temp_min_pulse_width_high     : 0.00021;
	k_temp_min_pulse_width_low      : 0.00021;
	k_temp_min_period               : 0.00021;
	k_temp_rise_propagation         : 0.00021;
	k_temp_fall_propagation         : 0.00021;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.00021;
	k_temp_recovery_rise            : 0.00021;
	k_temp_setup_fall               : 0.00021;
	k_temp_setup_rise               : 0.00021;
	k_volt_cell_fall                : -0.64417;
	k_volt_cell_rise                : -0.64417;
	k_volt_hold_fall                : -0.64417;
	k_volt_hold_rise                : -0.64417;
	k_volt_min_pulse_width_high     : -0.64417;
	k_volt_min_pulse_width_low      : -0.64417;
	k_volt_min_period               : -0.64417;
	k_volt_rise_propagation         : -0.64417;
	k_volt_fall_propagation         : -0.64417;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.64417;
	k_volt_recovery_rise            : -0.64417;
	k_volt_setup_fall               : -0.64417;
	k_volt_setup_rise               : -0.64417;
	operating_conditions(typical) {
		process	 : 1;
		temperature	 : 25.000;
		voltage	 : 1.800;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : typical;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(RA1SH_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(RA1SH_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(RA1SH_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(RA1SH_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (RA1SH_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 16;
		bit_from : 15;
		bit_to : 0 ;
		downto : true ;
	}
	type (RA1SH_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 10;
		bit_from : 9;
		bit_to : 0 ;
		downto : true ;
	}
cell(RA1SH) {
	area		 : 181280.768;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 10;
		word_width : 16;
	}
	bus(Q)	 {
		bus_type : RA1SH_DATA;
		direction : output;
		max_capacitance : 2.222;
		capacitance : 0.022;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(RA1SH_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.151, 1.245, 1.342, 1.534, 1.917", \
			  "1.183, 1.277, 1.374, 1.566, 1.949", \
			  "1.246, 1.340, 1.438, 1.629, 2.013", \
			  "1.374, 1.468, 1.565, 1.757, 2.140", \
			  "1.453, 1.547, 1.645, 1.836, 2.219" \
			)
			}
			rise_transition(RA1SH_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.047, 0.249, 0.458, 0.870, 1.693")
			}
			cell_fall(RA1SH_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.151, 1.210, 1.272, 1.392, 1.633", \
			  "1.183, 1.242, 1.303, 1.424, 1.664", \
			  "1.247, 1.306, 1.367, 1.487, 1.728", \
			  "1.374, 1.433, 1.494, 1.615, 1.855", \
			  "1.453, 1.513, 1.574, 1.694, 1.935" \
			)
			}
			fall_transition(RA1SH_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.031, 0.143, 0.260, 0.488, 0.945")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(RA1SH_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.552, 0.579, 0.676, 0.868, 1.251", \
			  "0.554, 0.622, 0.719, 0.911, 1.294", \
			  "0.614, 0.708, 0.805, 0.997, 1.380", \
			  "0.786, 0.880, 0.978, 1.169, 1.552", \
			  "0.894, 0.988, 1.085, 1.277, 1.660" \
			)
                       }
			rise_transition(RA1SH_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.047, 0.249, 0.458, 0.870, 1.693")
			}
			cell_fall(RA1SH_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.552, 0.552, 0.552, 0.672, 0.913", \
			  "0.554, 0.554, 0.595, 0.715, 0.956", \
			  "0.561, 0.620, 0.681, 0.801, 1.042", \
			  "0.733, 0.792, 0.853, 0.974, 1.214", \
			  "0.840, 0.900, 0.961, 1.081, 1.322" \
			)
			}
			fall_transition(RA1SH_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.031, 0.143, 0.260, 0.488, 0.945")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(RA1SH_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.552, 0.579, 0.676, 0.868, 1.251", \
			  "0.554, 0.622, 0.719, 0.911, 1.294", \
			  "0.614, 0.708, 0.805, 0.997, 1.380", \
			  "0.786, 0.880, 0.978, 1.169, 1.552", \
			  "0.894, 0.988, 1.085, 1.277, 1.660" \
			)
                       }
			rise_transition(RA1SH_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.047, 0.249, 0.458, 0.870, 1.693")
			}
			cell_fall(RA1SH_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.552, 0.552, 0.552, 0.672, 0.913", \
			  "0.554, 0.554, 0.595, 0.715, 0.956", \
			  "0.561, 0.620, 0.681, 0.801, 1.042", \
			  "0.733, 0.792, 0.853, 0.974, 1.214", \
			  "0.840, 0.900, 0.961, 1.081, 1.322" \
			)
			}
			fall_transition(RA1SH_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.031, 0.143, 0.260, 0.488, 0.945")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.186
		clock	: true;
		min_pulse_width_low	: 0.121;
		min_pulse_width_high	: 0.078;
		min_period		: 1.079;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(RA1SH_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(RA1SH_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("107.285, 107.285")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(RA1SH_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("131.599, 131.599")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.017;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.317, 0.315, 0.311, 0.437, 0.516", \
			  "0.286, 0.283, 0.279, 0.405, 0.484", \
			  "0.222, 0.220, 0.216, 0.341, 0.421", \
			  "0.095, 0.093, 0.089, 0.214, 0.294", \
			  "0.015, 0.013, 0.009, 0.135, 0.214" \
			)
			}
			fall_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.317, 0.315, 0.311, 0.437, 0.516", \
			  "0.286, 0.283, 0.279, 0.405, 0.484", \
			  "0.222, 0.220, 0.216, 0.341, 0.421", \
			  "0.095, 0.093, 0.089, 0.214, 0.294", \
			  "0.015, 0.013, 0.009, 0.135, 0.214" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.004, 0.006, 0.010, 0.018, 0.023", \
			  "0.068, 0.070, 0.074, 0.082, 0.087", \
			  "0.195, 0.197, 0.201, 0.209, 0.214", \
			  "0.274, 0.276, 0.281, 0.289, 0.294" \
			)
				
			}
			fall_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.004, 0.006, 0.010, 0.018, 0.023", \
			  "0.068, 0.070, 0.074, 0.082, 0.087", \
			  "0.195, 0.197, 0.201, 0.209, 0.214", \
			  "0.274, 0.276, 0.281, 0.289, 0.294" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.009;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.351, 0.388, 0.462, 0.609, 0.701", \
			  "0.319, 0.356, 0.430, 0.577, 0.669", \
			  "0.255, 0.292, 0.366, 0.514, 0.606", \
			  "0.128, 0.165, 0.239, 0.386, 0.479", \
			  "0.092, 0.129, 0.202, 0.350, 0.442" \
			)
			}
			fall_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.351, 0.388, 0.462, 0.609, 0.701", \
			  "0.319, 0.356, 0.430, 0.577, 0.669", \
			  "0.255, 0.292, 0.366, 0.514, 0.606", \
			  "0.128, 0.165, 0.239, 0.386, 0.479", \
			  "0.092, 0.129, 0.202, 0.350, 0.442" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.055, 0.018, 0.000, 0.000, 0.000", \
			  "0.182, 0.145, 0.103, 0.089, 0.081", \
			  "0.262, 0.225, 0.182, 0.169, 0.160" \
			)
			}
			fall_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.055, 0.018, 0.000, 0.000, 0.000", \
			  "0.182, 0.145, 0.103, 0.089, 0.081", \
			  "0.262, 0.225, 0.182, 0.169, 0.160" \
			)
	}	}	}

	bus(A)  {
		bus_type : RA1SH_ADDRESS;
		direction : input;
		capacitance : 0.042;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.312, 0.306, 0.304, 0.420, 0.493", \
			  "0.280, 0.274, 0.272, 0.388, 0.461", \
			  "0.217, 0.210, 0.209, 0.325, 0.397", \
			  "0.090, 0.083, 0.081, 0.197, 0.270", \
			  "0.010, 0.003, 0.002, 0.118, 0.190" \
			)
			}
			fall_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.312, 0.306, 0.304, 0.420, 0.493", \
			  "0.280, 0.274, 0.272, 0.388, 0.461", \
			  "0.217, 0.210, 0.209, 0.325, 0.397", \
			  "0.090, 0.083, 0.081, 0.197, 0.270", \
			  "0.010, 0.003, 0.002, 0.118, 0.190" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.103, 0.110, 0.124, 0.151, 0.168", \
			  "0.135, 0.142, 0.155, 0.182, 0.199", \
			  "0.199, 0.205, 0.219, 0.246, 0.263", \
			  "0.326, 0.333, 0.346, 0.373, 0.390", \
			  "0.406, 0.412, 0.426, 0.453, 0.470" \
			)
			}
			fall_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.103, 0.110, 0.124, 0.151, 0.168", \
			  "0.135, 0.142, 0.155, 0.182, 0.199", \
			  "0.199, 0.205, 0.219, 0.246, 0.263", \
			  "0.326, 0.333, 0.346, 0.373, 0.390", \
			  "0.406, 0.412, 0.426, 0.453, 0.470" \
			)
	}	}	}
	bus(D)	 {
		bus_type : RA1SH_DATA;
		direction : input;
		capacitance : 0.007;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.173, 0.183, 0.292, 0.512, 0.649", \
			  "0.141, 0.151, 0.261, 0.480, 0.617", \
			  "0.078, 0.087, 0.197, 0.416, 0.553", \
			  "0.000, 0.000, 0.070, 0.289, 0.426", \
			  "0.000, 0.000, 0.000, 0.209, 0.346" \
			)
			}
			fall_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.173, 0.183, 0.292, 0.512, 0.649", \
			  "0.141, 0.151, 0.261, 0.480, 0.617", \
			  "0.078, 0.087, 0.197, 0.416, 0.553", \
			  "0.000, 0.000, 0.070, 0.289, 0.426", \
			  "0.000, 0.000, 0.000, 0.209, 0.346" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.001, 0.000, 0.000, 0.000, 0.008", \
			  "0.065, 0.010, 0.016, 0.050, 0.072", \
			  "0.192, 0.137, 0.143, 0.177, 0.199", \
			  "0.271, 0.217, 0.223, 0.257, 0.278" \
			)
			}
			fall_constraint(RA1SH_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.001, 0.000, 0.000, 0.000, 0.008", \
			  "0.065, 0.010, 0.016, 0.050, 0.072", \
			  "0.192, 0.137, 0.143, 0.177, 0.199", \
			  "0.271, 0.217, 0.223, 0.257, 0.278" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
