{COMPONENT S:\GITHUB\6309 UNLEASHED\EP5 - MEMORY MANAGEMENT UNIT (MMU)\PLD\PLD4_MMU.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sat Feb 17 08:48:01 2024 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P MMU_EN {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P RW {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CONST' {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P IORQ' {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P A0 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P A1 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A2 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A3 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A4 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P A5 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A6 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P A7 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P CLK_E {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P INIT1_W' {Pt "I/O"}{Lq 0}{Ploc 330 20}}
   {P INIT1_R' {Pt "I/O"}{Lq 0}{Ploc 330 40}}
   {P INIT0_W' {Pt "I/O"}{Lq 0}{Ploc 330 60}}
   {P INIT0_R' {Pt "I/O"}{Lq 0}{Ploc 330 80}}
   {P MMU_O {Pt "I/O"}{Lq 0}{Ploc 330 100}}
   {P RAM_EN {Pt "I/O"}{Lq 0}{Ploc 330 120}}
   {P RAM_OE {Pt "I/O"}{Lq 0}{Ploc 330 140}}
   {P RAM_W {Pt "I/O"}{Lq 0}{Ploc 330 160}}
   {P BUF_OE {Pt "I/O"}{Lq 0}{Ploc 330 180}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 215 310}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 290}
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 310 30}
   {Pnl 310 50}
   {Pnl 310 70}
   {Pnl 310 90}
   {Pnl 310 110}
   {Pnl 310 130}
   {Pnl 310 150}
   {Pnl 310 170}
   {Pnl 310 190}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 300 300 0}
   {L 130 280 100 280}
   {L 130 290 140 280 130 270}
   {L 130 240 100 240}
   {L 120 220 100 220}
   {C 125 220 5}
   {L 120 200 100 200}
   {C 125 200 5}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {C 305 20 5}
   {L 310 20 330 20}
   {C 305 40 5}
   {L 310 40 330 40}
   {C 305 60 5}
   {L 310 60 330 60}
   {C 305 80 5}
   {L 310 80 330 80}
   {L 300 100 330 100}
   {L 300 120 330 120}
   {L 300 140 330 140}
   {L 300 160 330 160}
   {L 300 180 330 180}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "MMU_EN" 140 280}
   {T "RW" 140 240}
   {T "CONST'" 140 220}
   {T "IORQ'" 140 200}
   {T "A0" 140 180}
   {T "A1" 140 160}
   {T "A2" 140 140}
   {T "A3" 140 120}
   {T "A4" 140 100}
   {T "A5" 140 80}
   {T "A6" 140 60}
   {T "A7" 140 40}
   {T "CLK_E" 140 20}
   [Tj "RC"]
   {T "INIT1_W'" 290 20}
   {T "INIT1_R'" 290 40}
   {T "INIT0_W'" 290 60}
   {T "INIT0_R'" 290 80}
   {T "MMU_O" 290 100}
   {T "RAM_EN" 290 120}
   {T "RAM_OE" 290 140}
   {T "RAM_W" 290 160}
   {T "BUF_OE" 290 180}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 215 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD S:\GITHUB\6309 UNLEASHED\EP5 - MEMORY MANAGEMENT UNIT (MMU)\PLD\PLD4_MMU 215 300}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N MMU_EN
   }
   {N RW
   }
   {N CONST'
   }
   {N IORQ'
   }
   {N A0
   }
   {N A1
   }
   {N A2
   }
   {N A3
   }
   {N A4
   }
   {N A5
   }
   {N A6
   }
   {N A7
   }
   {N CLK_E
   }
   {N INIT1_W'
   }
   {N INIT1_R'
   }
   {N INIT0_W'
   }
   {N INIT0_R'
   }
   {N MMU_O
   }
   {N RAM_EN
   }
   {N RAM_OE
   }
   {N RAM_W
   }
   {N BUF_OE
   }
  }

  {SUBCOMP
  }
 }
}
