INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:16:11 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.939 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.166 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.195 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.247 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       ap_source done; 0.113 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.156 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.242 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'source/xf_erosion_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling source/xf_erosion_accel.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=F:/erosion/erosion/solution1/.autopilot/db/clang.xf_erosion_accel.cpp.diag.yml -fno-limit-debug-info --sysroot F:/xilinx_2020.1/Vitis/2020.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E source/xf_erosion_accel.cpp -IF:/Vitis_Libraries/vision/L1/include -std=c++0x -IF:/erosion/source/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot -I F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp > F:/erosion/erosion/solution1/.autopilot/db/clang.xf_erosion_accel.cpp.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/clang.xf_erosion_accel.cpp.err.log 
Command       ap_eval done; 0.114 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top erosion_accel -name=erosion_accel 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp std=c++0x -target fpga  -directive=F:/erosion/erosion/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/erosion/erosion/solution1/.autopilot/db/.systemc_flag -fix-errors F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.617 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp std=c++0x -target fpga  -directive=F:/erosion/erosion/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/erosion/erosion/solution1/.autopilot/db/all.directive.json -fix-errors F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.892 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: exec F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.677 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp std=c++0x -target fpga  
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.err.log 
Command         ap_eval done; 1.291 sec.
Execute         source F:/xilinx_2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.447 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp std=c++0x -target fpga  
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.593 sec.
Command       clang_tidy done; 0.598 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp std=c++0x -target fpga  
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.596 sec.
Command       clang_tidy done; 0.598 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/erosion/erosion/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_erosion_accel.pp.0.cpp.diag.yml F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/erosion/erosion/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_erosion_accel.pp.0.cpp.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_erosion_accel.pp.0.cpp.err.log 
Command       ap_eval done; 0.919 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/xf_erosion_accel.cpp:35:5
Execute       send_msg_by_id WARNING @200-471@%s%s 1 source/xf_erosion_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file source/xf_erosion_accel.cpp
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp std=c++0x -target fpga  
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/clang-tidy.xf_erosion_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.713 sec.
Command       clang_tidy done; 0.717 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=F:/erosion/erosion/solution1/.autopilot/db/clang.xf_erosion_accel.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.pragma.2.cpp -IF:/Vitis_Libraries/vision/L1/include -std=c++0x -IF:/erosion/source/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot -I F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.bc > F:/erosion/erosion/solution1/.autopilot/db/clang.xf_erosion_accel.pragma.2.cpp.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/clang.xf_erosion_accel.pragma.2.cpp.err.log 
Command       ap_eval done; 1.166 sec.
WARNING: [HLS 207-5324] unused parameter 'index': F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:655:87
WARNING: [HLS 207-5324] unused parameter 'index': F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:60
WARNING: [HLS 207-5324] unused parameter 'index': F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1183:102
WARNING: [HLS 207-5324] unused parameter 'index': F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386:34
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:257:9
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.0.bc -args  "F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.g.bc"  
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/erosion/erosion/solution1/.autopilot/db/xf_erosion_accel.g.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.0.bc > F:/erosion/erosion/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.186 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.188 sec.
Execute       run_link_or_opt -opt -out F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.1.lower.bc -args F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=F:/erosion/erosion/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.1.lower.bc > F:/erosion/erosion/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.437 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.438 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.2.m1.bc -args F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/xilinx_2020.1/Vitis/2020.1/win64/lib/libhlsm_39.bc F:/xilinx_2020.1/Vitis/2020.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/xilinx_2020.1/Vitis/2020.1/win64/lib/libhlsm_39.bc F:/xilinx_2020.1/Vitis/2020.1/win64/lib/libhlsmc++_39.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.2.m1.bc > F:/erosion/erosion/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.883 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.885 sec.
Execute       run_link_or_opt -opt -out F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=erosion_accel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=F:/erosion/erosion/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=erosion_accel -reflow-float-conversion -o F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.3.fpc.bc > F:/erosion/erosion/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.885 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.887 sec.
Execute       run_link_or_opt -out F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.4.m2.bc -args F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/xilinx_2020.1/Vitis/2020.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/xilinx_2020.1/Vitis/2020.1/win64/lib/libfloatconversion_39.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.4.m2.bc > F:/erosion/erosion/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.189 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.189 sec.
Execute       run_link_or_opt -opt -out F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=erosion_accel 
Execute         ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=F:/erosion/erosion/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=erosion_accel -o F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.5.gdce.bc > F:/erosion/erosion/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr F:/xilinx_2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=F:/erosion/erosion/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=erosion_accel -mllvm -hls-db-dir -mllvm F:/erosion/erosion/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/erosion/erosion/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/erosion/erosion/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir F:/erosion/erosion/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.g.lto.bc > F:/erosion/erosion/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> F:/erosion/erosion/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.976 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'hls::stream<ap_uint<8>, 2>::stream()' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:188:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 2>::stream()' into 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:443:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:642:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<15, false>::operator++(int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:734:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<15>::ap_uint<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::operator++(int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:735:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>& ap_int_base<15, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<15, false>::operator++(int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:734:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<15>::ap_uint(int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::operator++(int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1008:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::operator unsigned long long() const' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1008:17)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<15, false>::operator<<15, false>(ap_int_base<15, false> const&) const' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<15>::operator=(ap_uint<15> const&)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003:16)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:903:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_range_ref<8, false>::operator=(ap_range_ref<8, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_ref.h:422:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<8, false>::operator=(ap_range_ref<8, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_ref.h:422:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_uint<8>::ap_uint<8, false>(ap_range_ref<8, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int.h:240:92)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1033:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1060:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1057:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_range_ref<8, false> const&)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1057:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1057:35)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::operator=(ap_range_ref<8, false> const&)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054:71)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1053:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1053:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::operator=(ap_range_ref<8, false> const&)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051:57)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat(ap_uint<8>*, hls::stream<ap_uint<8>, 2>&, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1114:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<15>::ap_uint(int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat(ap_uint<8>*, hls::stream<ap_uint<8>, 2>&, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1117:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<13, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:711)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::Mat<0, 128, 128, 1, 2>::read(int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:657:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<13, false>::operator++(int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:734:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint<13, false>(ap_int_base<13, false> const&)' into 'ap_int_base<13, false>::operator++(int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:735:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>& ap_int_base<13, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<13, false>::operator++(int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:734:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(unsigned short)' into 'bool operator<<13, false>(ap_int_base<13, false> const&, unsigned short)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1619:766)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<13, false>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'bool operator<<13, false>(ap_int_base<13, false> const&, unsigned short)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1619:764)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'void xf::cv::xfExtractPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:66:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::xfExtractPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:66:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_range_ref<8, false> const&)' into 'void xf::cv::xfExtractPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:66:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, false>(ap_int_base<5, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, false>(ap_int_base<5, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1465:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1465:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<5, false>::RType<33, true>::plus operator+<5, false, 33, true>(ap_int_base<5, false> const&, ap_int_base<33, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:339)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<5, false>::RType<33, true>::plus operator+<5, false, 33, true>(ap_int_base<5, false> const&, ap_int_base<33, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<5, false>::RType<33, true>::plus operator+<5, false, 33, true>(ap_int_base<5, false> const&, ap_int_base<33, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::to_int() const' into 'ap_range_ref<8, false> ap_int_base<8, false>::range<34, true, 5, false>(ap_int_base<34, true> const&, ap_int_base<5, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:917:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_range_ref<8, false> ap_int_base<8, false>::range<34, true, 5, false>(ap_int_base<34, true> const&, ap_int_base<5, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:919:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::to_int() const' into 'ap_range_ref<8, false> ap_int_base<8, false>::range<34, true, 5, false>(ap_int_base<34, true> const&, ap_int_base<5, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:918:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'bool operator<<8, false, 8, false>(ap_range_ref<8, false> const&, ap_int_base<8, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1767:205)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'bool operator<<8, false, 8, false>(ap_range_ref<8, false> const&, ap_int_base<8, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1767:237)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, false>::operator++(int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:734:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<5, false>::operator++(int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:735:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>& ap_int_base<5, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, false>::operator++(int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:734:5)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<5, ap_int_base<5, false>, 5, ap_int_base<5, false> >::ap_concat_ref(ap_int_base<5, false>&, ap_int_base<5, false>&)' into 'ap_concat_ref<5, ap_int_base<5, false>, 5, ap_int_base<5, false> > ap_int_base<5, false>::operator,<5, false>(ap_int_base<5, false>&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1132:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:36:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:65:18)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<5, ap_int_base<5, false>, 5, ap_int_base<5, false> > ap_int_base<5, false>::operator,<5, false>(ap_int_base<5, false>&) const' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>& ap_int_base<5, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:54)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator++(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:47)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:62:46)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false> ap_int_base<8, false>::range<34, true, 5, false>(ap_int_base<34, true> const&, ap_int_base<5, false> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:62:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<33, true>::plus operator+<5, false, 33, true>(ap_int_base<5, false> const&, ap_int_base<33, true> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:62:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:62:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:65)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:57:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_range_ref<8, false> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:57:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false> ap_int_base<8, false>::range<34, true, 5, false>(ap_int_base<34, true> const&, ap_int_base<5, false> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:57:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<33, true>::plus operator+<5, false, 33, true>(ap_int_base<5, false> const&, ap_int_base<33, true> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:57:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:57:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:57:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:57:39)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false, 8, false>(ap_range_ref<8, false> const&, ap_int_base<8, false> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56:75)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false> ap_int_base<8, false>::range<34, true, 5, false>(ap_int_base<34, true> const&, ap_int_base<5, false> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<33, true>::plus operator+<5, false, 33, true>(ap_int_base<5, false> const&, ap_int_base<33, true> const&)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:45)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:62)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:52)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:44:40)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, false>(ap_int_base<5, false> const&, int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:36:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<13, false>(ap_int_base<13, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:1093)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<13, false>::operator>=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator>=<13, false>(ap_int_base<13, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:1090)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::Mat<0, 128, 128, 1, 2>::write(int, ap_uint<8>)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:677:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::ap_int_base<13, false>(ap_int_base<13, false> const&)' into 'ap_int_base<13, false>::RType<16, false>::plus operator+<13, false, 16, false>(ap_int_base<13, false> const&, ap_int_base<16, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<17>::ap_uint<17, false>(ap_int_base<17, false> const&)' into 'ap_int_base<13, false>::RType<16, false>::plus operator+<13, false, 16, false>(ap_int_base<13, false> const&, ap_int_base<16, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<13, false>::RType<16, false>::plus operator+<13, false, 16, false>(ap_int_base<13, false> const&, ap_int_base<16, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(unsigned short)' into 'ap_int_base<13, false>::RType<($_0)16, false>::plus operator+<13, false>(ap_int_base<13, false> const&, unsigned short)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1464:1071)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::RType<16, false>::plus operator+<13, false, 16, false>(ap_int_base<13, false> const&, ap_int_base<16, false> const&)' into 'ap_int_base<13, false>::RType<($_0)16, false>::plus operator+<13, false>(ap_int_base<13, false> const&, unsigned short)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1464:1069)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:107:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:114:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:214:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:218:77)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:224:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:224:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:224:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:225:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::RType<($_0)16, false>::plus operator+<13, false>(ap_int_base<13, false> const&, unsigned short)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:225:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:225:29)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:218:61)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:218:49)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:214:71)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:214:57)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:107:24)
INFO: [HLS 214-131] Inlining function 'bool operator>=<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:206:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:181:32)
INFO: [HLS 214-131] Inlining function 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:175:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:161:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::b_not()' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:108:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::b_not()' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:141:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:140:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:140:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:137:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::b_not()' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:128:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:128:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:128:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:127:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:127:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:127:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:127:49)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:124:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:124:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:124:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:113:28)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, unsigned short)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123:21)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:122:10)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:113:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<13, false>(ap_int_base<13, false> const&)' into 'ap_int_base<13, false>::RType<32, true>::plus operator+<13, false, 32, true>(ap_int_base<13, false> const&, ap_int_base<32, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<13, false>::RType<32, true>::plus operator+<13, false, 32, true>(ap_int_base<13, false> const&, ap_int_base<32, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<13, false>::RType<32, true>::plus operator+<13, false, 32, true>(ap_int_base<13, false> const&, ap_int_base<32, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<13, false>::RType<($_0)32, true>::plus operator+<13, false>(ap_int_base<13, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1465:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::RType<32, true>::plus operator+<13, false, 32, true>(ap_int_base<13, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<13, false>::RType<($_0)32, true>::plus operator+<13, false>(ap_int_base<13, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1465:1004)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:267:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306:65)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::operator=(ap_uint<13> const&)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:324:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:317:89)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::operator=(ap_uint<13> const&)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:322:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:322:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:322:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::RType<($_0)32, true>::plus operator+<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:322:47)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:317:75)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:317:59)
INFO: [HLS 214-131] Inlining function 'void xf::cv::Process_function<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 128, 128, 1, 2>&, DataType<0, 1>::name (*) [(128) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:312:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::operator=(ap_uint<13> const&)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:267:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:274:30)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:274:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:311:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:311:7)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::operator=(ap_uint<13> const&)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:291:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:295:101)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:300:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:300:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:300:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:300:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:295:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:295:45)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:291:38)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:291:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:274:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator++(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:278:101)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:284:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:284:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::operator unsigned long long() const' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:284:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:278:45)
INFO: [HLS 214-131] Inlining function 'bool operator<<13, false>(ap_int_base<13, false> const&, int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:278:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::to_uint() const' into 'ap_uint<8> ap_int_base<8, false>::operator<<<4>(ap_int_base<4, false> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:785:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_uint<8> ap_int_base<8, false>::operator<<<4>(ap_int_base<4, false> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:786:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1353:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<4, false>(ap_int_base<4, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<4, false>(ap_int_base<4, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<4, false>::RType<32, true>::plus operator+<4, false, 32, true>(ap_int_base<4, false> const&, ap_int_base<32, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<4, false>::RType<32, true>::plus operator+<4, false, 32, true>(ap_int_base<4, false> const&, ap_int_base<32, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<4, false>::RType<32, true>::plus operator+<4, false, 32, true>(ap_int_base<4, false> const&, ap_int_base<32, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1350:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<4, false>::RType<($_0)32, true>::plus operator+<4, false>(ap_int_base<4, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1465:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::RType<32, true>::plus operator+<4, false, 32, true>(ap_int_base<4, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<4, false>::RType<($_0)32, true>::plus operator+<4, false>(ap_int_base<4, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1465:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<4, false>::minus operator-<32, true, 4, false>(ap_int_base<32, true> const&, ap_int_base<4, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<4, false>::minus operator-<32, true, 4, false>(ap_int_base<32, true> const&, ap_int_base<4, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<32, true>::RType<4, false>::minus operator-<32, true, 4, false>(ap_int_base<32, true> const&, ap_int_base<4, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<4, false>::RType<($_0)32, true>::minus operator-<4, false>(int, ap_int_base<4, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1465:1263)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<4, false>::minus operator-<32, true, 4, false>(ap_int_base<32, true> const&, ap_int_base<4, false> const&)' into 'ap_int_base<4, false>::RType<($_0)32, true>::minus operator-<4, false>(int, ap_int_base<4, false> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1465:1301)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<33, true>::minus operator-<1, false, 33, true>(ap_int_base<1, false> const&, ap_int_base<33, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<1, false>::RType<33, true>::minus operator-<1, false, 33, true>(ap_int_base<1, false> const&, ap_int_base<33, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<33, true>::minus operator-<1, false, 33, true>(ap_int_base<1, false> const&, ap_int_base<33, true> const&)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<33, true>::operator-() const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<33, true>::minus operator-<1, false, 33, true>(ap_int_base<1, false> const&, ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::operator-() const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::to_uint() const' into 'ap_uint<8> ap_int_base<8, false>::operator<<<33>(ap_int_base<33, false> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:785:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_uint<8> ap_int_base<8, false>::operator<<<33>(ap_int_base<33, false> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:786:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::to_uint() const' into 'ap_uint<8> ap_int_base<8, false>::operator>><33>(ap_int_base<33, false> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:803:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_uint<8> ap_int_base<8, false>::operator>><33>(ap_int_base<33, false> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:804:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<8> ap_int_base<8, false>::operator>><33>(ap_int_base<33, true> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:792:37)
INFO: [HLS 214-131] Inlining function 'ap_uint<8> ap_int_base<8, false>::operator>><33>(ap_int_base<33, false> const&) const' into 'ap_uint<8> ap_int_base<8, false>::operator>><33>(ap_int_base<33, true> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:797:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<8> ap_int_base<8, false>::operator<<<33>(ap_int_base<33, false> const&) const' into 'ap_uint<8> ap_int_base<8, false>::operator>><33>(ap_int_base<33, true> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:795:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>& ap_int_base<33, false>::operator=<34, true>(ap_int_base<34, true> const&)' into 'ap_uint<8> ap_int_base<8, false>::operator>><33>(ap_int_base<33, true> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:794:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator-() const' into 'ap_uint<8> ap_int_base<8, false>::operator>><33>(ap_int_base<33, true> const&) const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:794:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<4, false>(ap_int_base<4, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<4, false>(ap_int_base<4, false> const&, int)' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1620:2230)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1236:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1270:18)
INFO: [HLS 214-131] Inlining function 'bool operator!=<4, false>(ap_int_base<4, false> const&, int)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1269:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::operator=(ap_uint<4> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1265:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::operator=(ap_uint<4> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1263:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint<33>(ap_int<33> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1263:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::RType<($_0)32, true>::plus operator+<4, false>(ap_int_base<4, false> const&, int)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1263:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1262:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8> ap_int_base<8, false>::operator>><33>(ap_int_base<33, true> const&) const' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1262:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::RType<($_0)32, true>::minus operator-<4, false>(int, ap_int_base<4, false> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1262:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1261:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::operator=(ap_uint<4> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1259:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint<33>(ap_int<33> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1259:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::RType<($_0)32, true>::plus operator+<4, false>(ap_int_base<4, false> const&, int)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1259:42)
INFO: [HLS 214-131] Inlining function 'bool operator<<4, false>(ap_int_base<4, false> const&, int)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1258:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1256:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1256:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<8> ap_int_base<8, false>::operator<<<4>(ap_int_base<4, false> const&) const' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1255:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1254:46)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<8>, 0>&, int, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1237:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<15>::ap_uint(int)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<8>, 0>&, ap_uint<8>*, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::operator++(int)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<8>, 0>&, ap_uint<8>*, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::operator=(ap_uint<8> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<8>, 0>&, ap_uint<8>*, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1310:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::operator unsigned long long() const' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<8>, 0>&, ap_uint<8>*, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1310:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<8>, 0>&, ap_uint<8>*, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1310:16)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<15, false>::operator<<15, false>(ap_int_base<15, false> const&) const' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<8>, 0>&, ap_uint<8>*, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<15>::operator=(ap_uint<15> const&)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<8>, 0>&, ap_uint<8>*, ap_uint<15>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2Axi(hls::stream<ap_uint<8>, 2>&, ap_uint<8>*, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1337:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<15>::ap_uint(int)' into 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2Axi(hls::stream<ap_uint<8>, 2>&, ap_uint<8>*, int, int)' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1338:57)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' into 'erosion_accel(ap_uint<8>*, unsigned char*, ap_uint<8>*, int, int)' (source/xf_erosion_accel.cpp:30:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' into 'erosion_accel(ap_uint<8>*, unsigned char*, ap_uint<8>*, int, int)' (source/xf_erosion_accel.cpp:31:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:97:22) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:97:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_2' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:102:20) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:102:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_2' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:102:20) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:102:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_2' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:102:20) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:102:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_3' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:132:27) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:132:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_4' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:149:27) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:149:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_5' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:157:31) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 1 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:157:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_5' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:157:31) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 1 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:157:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_5' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:157:31) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 1 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:157:31)
INFO: [HLS 214-186] Unrolling loop 'Apply_dilate_Loop' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:5) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 1 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_10' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:218:21) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 2 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:218:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_317_4' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:317:27) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 2 (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:317:27)
INFO: [HLS 214-186] Unrolling loop 'Extract_pixels_loop' (F:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:62:5) in function 'xf::cv::xfExtractPixels<1, 1, 0>' completely with a factor of 1 (F:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:62:5)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Array2xfMat(ap_uint<8>*, xf::cv::Mat<0, 128, 128, 1, 2>&)' into 'void xf::cv::Array2xfMat<8, 0, 128, 128, 1>(ap_uint<8>*, xf::cv::Mat<0, 128, 128, 1, 2>&)' (F:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:518:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::read(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:238:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::read(int)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:238:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::write(int, ap_uint<8>)' into 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:238:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::xfMat2Array(xf::cv::Mat<0, 128, 128, 1, 2>&, ap_uint<8>*)' into 'void xf::cv::xfMat2Array<8, 0, 128, 128, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, ap_uint<8>*)' (F:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:508:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/xf_erosion_accel.cpp:39:13)
INFO: [HLS 214-115] Burst read of variable length and bit width 8 has been inferred on port 'gmem0' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1003:9)
INFO: [HLS 214-115] Burst write of variable length and bit width 8 has been inferred on port 'gmem2' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/erosion/erosion/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 979.070 ; gain = 860.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 979.070 ; gain = 860.645
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top erosion_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/erosion/erosion/solution1/.autopilot/db/a.g.0.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'read_lines' in function 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, 2>&, xf::cv::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, 2>&, unsigned short, unsigned short, unsigned char (*) [FORWARD_REFERENCE])': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'read_lines' in function 'void xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>(xf::cv::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, 2>&, xf::cv::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, 2>&, unsigned short, unsigned short, unsigned char (*) [FORWARD_REFERENCE])' completely with a factor of 1.
Command         transform done; 0.686 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 979.070 ; gain = 860.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin F:/erosion/erosion/solution1/.autopilot/db/a.g.1.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.362 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/erosion/erosion/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 979.070 ; gain = 860.645
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/erosion/erosion/solution1/.autopilot/db/a.g.1.bc to F:/erosion/erosion/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/erosion/erosion/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/erosion/erosion/solution1/.autopilot/db/a.o.1.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_263_1' in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_295_3' in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_4' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:373) in function 'xf::cv::erode<0, 0, 128, 128, 2, 3, 3, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_boarder' in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_263_1' in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'init_boarder' in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>'.
INFO: [HLS 200-489] Unrolling loop 'init_boarder' in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 1.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_3' in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_173_7' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:174) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_174_8' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:174) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_214_9' in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_copy_extract.V' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:146) automatically.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_med_apply.V' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_med_apply.V.0' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:166) automatically.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_med_apply.V.1' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:166) automatically.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_med_apply.V.2' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:166) automatically.
INFO: [XFORM 203-101] Partitioning array 'kernel' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:368) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_ind.V' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf.V' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:247) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_cop.V' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:368) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf.V' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:247) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_35_1_proc' (source/xf_erosion_accel.cpp:39) to a process function for dataflow in function 'erosion_accel'.
WARNING: [HLS 200-805] An internal stream 'ldata' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1337) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'erosion_accel'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat', detected/extracted 6 process function(s): 
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat.entry25'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::last_blk_pxl_width17'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::addrbound18'
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat_Block_.split15_proc'
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2AxiStream', detected/extracted 2 process function(s): 
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::last_blk_pxl_width31'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2Axi', detected/extracted 5 process function(s): 
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2Axi.entry34'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2Axi_Block_.split13_proc'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'erosion_accel', detected/extracted 6 process function(s): 
	 'erosion_accel.entry39'
	 'Block_.split2_proc'
	 'Loop_VITIS_LOOP_35_1_proc'
	 'xf::cv::Array2xfMat<8, 0, 128, 128, 1>'
	 'xf::cv::erode<0, 0, 128, 128, 2, 3, 3, 1, 1>'
	 'xf::cv::xfMat2Array<8, 0, 128, 128, 1>'.
Command         transform done; 1.77 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name F:/erosion/erosion/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:206:17) in function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1050:25) to (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1056:13) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream'... converting 3 basic blocks.
Command         transform done; 0.95 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 979.070 ; gain = 860.645
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build F:/erosion/erosion/solution1/.autopilot/db/a.o.2.bc -o F:/erosion/erosion/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_3' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372:39) in function 'xf::cv::erode<0, 0, 128, 128, 2, 3, 3, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1238:13) in function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream'.
WARNING: [XFORM 203-631] Renaming function 'xf::cv::xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' to 'xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55:17)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::xfMat2Array<8, 0, 128, 128, 1>' to 'xfMat2Array<8, 0, 128, 128, 1>' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1411:9)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::xfExtractPixels<1, 1, 0>' to 'xfExtractPixels<1, 1, 0>' (F:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:69:1)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::erode<0, 0, 128, 128, 2, 3, 3, 1, 1>' to 'erode<0, 0, 128, 128, 2, 3, 3, 1, 1>' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:344:30)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::MatStream2AxiStream' to 'MatStream2AxiStream' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2Axi_Block_.split13_proc' to 'Mat2Axi_Block_.split13_proc' 
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2AxiStream' to 'Mat2AxiStream' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1274:29)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2Axi.entry34' to 'Mat2Axi.entry34' 
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::Mat2Axi' to 'Mat2Axi' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1331:5)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 2>::AxiStream2Axi' to 'AxiStream2Axi' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1302)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream' to 'AxiStream2MatStream' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:145:23)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat_Block_.split15_proc' to 'Axi2Mat_Block_.split15_proc' 
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat.entry25' to 'Axi2Mat.entry25' 
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat' to 'Axi2Mat' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1107:5)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream' to 'Axi2AxiStream' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1000)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::last_blk_pxl_width31' to 'last_blk_pxl_width31' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1274:6)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::last_blk_pxl_width17' to 'last_blk_pxl_width17' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115:13)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::addrbound18' to 'addrbound18' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:976:30)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::addrbound' to 'addrbound' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:976:29)
WARNING: [XFORM 203-631] Renaming function 'xf::cv::Array2xfMat<8, 0, 128, 128, 1>' to 'Array2xfMat<8, 0, 128, 128, 1>' (F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1192:9)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'gmem1' (source/xf_erosion_accel.cpp:39:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buf[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for '_kernel' (source/xf_erosion_accel.cpp:39:13)
WARNING: [HLS 200-1449] Process Axi2AxiStream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process MatStream2AxiStream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Mat2AxiStream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_35_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Array2xfMat<8, 0, 128, 128, 1> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 2.381 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 979.070 ; gain = 860.645
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.376 sec.
Command     elaborate done; 34.428 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'erosion_accel' ...
Execute       ap_set_top_model erosion_accel 
WARNING: [SYN 201-103] Legalizing function name 'erosion_accel.entry39' to 'erosion_accel_entry39'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split2_proc' to 'Block_split2_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat.entry3' to 'Axi2Mat_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat.entry25' to 'Axi2Mat_entry25'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat_Block_.split15_proc' to 'Axi2Mat_Block_split15_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<8, 0, 128, 128, 1>' to 'Array2xfMat_8_0_128_128_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfExtractPixels<1, 1, 0>' to 'xfExtractPixels_1_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>' to 'xferode_128_128_1_0_1_0_129_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'erode<0, 0, 128, 128, 2, 3, 3, 1, 1>' to 'erode_0_0_128_128_2_3_3_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi.entry34' to 'Mat2Axi_entry34'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi_Block_.split13_proc' to 'Mat2Axi_Block_split13_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<8, 0, 128, 128, 1>' to 'xfMat2Array_8_0_128_128_1_s'.
Command       ap_set_top_model done; 0.163 sec.
Execute       get_model_list erosion_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model erosion_accel 
Execute       preproc_iomode -model xfMat2Array<8, 0, 128, 128, 1> 
Execute       preproc_iomode -model Mat2Axi 
Execute       preproc_iomode -model AxiStream2Axi 
Execute       preproc_iomode -model Mat2AxiStream 
Execute       preproc_iomode -model MatStream2AxiStream 
Execute       preproc_iomode -model last_blk_pxl_width31 
Execute       preproc_iomode -model Mat2Axi_Block_.split13_proc 
Execute       preproc_iomode -model addrbound 
Execute       preproc_iomode -model Mat2Axi.entry34 
Execute       preproc_iomode -model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
Execute       preproc_iomode -model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
Execute       preproc_iomode -model xfExtractPixels<1, 1, 0> 
Execute       preproc_iomode -model Array2xfMat<8, 0, 128, 128, 1> 
Execute       preproc_iomode -model Axi2Mat 
Execute       preproc_iomode -model AxiStream2MatStream 
Execute       preproc_iomode -model Axi2AxiStream 
Execute       preproc_iomode -model Axi2Mat_Block_.split15_proc 
Execute       preproc_iomode -model addrbound18 
Execute       preproc_iomode -model last_blk_pxl_width17 
Execute       preproc_iomode -model Axi2Mat.entry25 
Execute       preproc_iomode -model Axi2Mat.entry3 
Execute       preproc_iomode -model Loop_VITIS_LOOP_35_1_proc 
Execute       preproc_iomode -model Block_.split2_proc 
Execute       preproc_iomode -model erosion_accel.entry39 
Execute       get_model_list erosion_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: erosion_accel.entry39 Block_.split2_proc Loop_VITIS_LOOP_35_1_proc Axi2Mat.entry3 Axi2Mat.entry25 last_blk_pxl_width17 addrbound18 Axi2Mat_Block_.split15_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<8, 0, 128, 128, 1>} {xfExtractPixels<1, 1, 0>} {xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>} {erode<0, 0, 128, 128, 2, 3, 3, 1, 1>} Mat2Axi.entry34 addrbound Mat2Axi_Block_.split13_proc last_blk_pxl_width31 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1>} erosion_accel
INFO-FLOW: Configuring Module : erosion_accel.entry39 ...
Execute       set_default_model erosion_accel.entry39 
Execute       apply_spec_resource_limit erosion_accel.entry39 
INFO-FLOW: Configuring Module : Block_.split2_proc ...
Execute       set_default_model Block_.split2_proc 
Execute       apply_spec_resource_limit Block_.split2_proc 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_35_1_proc ...
Execute       set_default_model Loop_VITIS_LOOP_35_1_proc 
Execute       apply_spec_resource_limit Loop_VITIS_LOOP_35_1_proc 
INFO-FLOW: Configuring Module : Axi2Mat.entry3 ...
Execute       set_default_model Axi2Mat.entry3 
Execute       apply_spec_resource_limit Axi2Mat.entry3 
INFO-FLOW: Configuring Module : Axi2Mat.entry25 ...
Execute       set_default_model Axi2Mat.entry25 
Execute       apply_spec_resource_limit Axi2Mat.entry25 
INFO-FLOW: Configuring Module : last_blk_pxl_width17 ...
Execute       set_default_model last_blk_pxl_width17 
Execute       apply_spec_resource_limit last_blk_pxl_width17 
INFO-FLOW: Configuring Module : addrbound18 ...
Execute       set_default_model addrbound18 
Execute       apply_spec_resource_limit addrbound18 
INFO-FLOW: Configuring Module : Axi2Mat_Block_.split15_proc ...
Execute       set_default_model Axi2Mat_Block_.split15_proc 
Execute       apply_spec_resource_limit Axi2Mat_Block_.split15_proc 
INFO-FLOW: Configuring Module : Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       apply_spec_resource_limit Axi2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2MatStream ...
Execute       set_default_model AxiStream2MatStream 
Execute       apply_spec_resource_limit AxiStream2MatStream 
INFO-FLOW: Configuring Module : Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       apply_spec_resource_limit Axi2Mat 
INFO-FLOW: Configuring Module : Array2xfMat<8, 0, 128, 128, 1> ...
Execute       set_default_model Array2xfMat<8, 0, 128, 128, 1> 
Execute       apply_spec_resource_limit Array2xfMat<8, 0, 128, 128, 1> 
INFO-FLOW: Configuring Module : xfExtractPixels<1, 1, 0> ...
Execute       set_default_model xfExtractPixels<1, 1, 0> 
Execute       apply_spec_resource_limit xfExtractPixels<1, 1, 0> 
INFO-FLOW: Configuring Module : xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> ...
Execute       set_default_model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
Execute       apply_spec_resource_limit xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
INFO-FLOW: Configuring Module : erode<0, 0, 128, 128, 2, 3, 3, 1, 1> ...
Execute       set_default_model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
Execute       apply_spec_resource_limit erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
INFO-FLOW: Configuring Module : Mat2Axi.entry34 ...
Execute       set_default_model Mat2Axi.entry34 
Execute       apply_spec_resource_limit Mat2Axi.entry34 
INFO-FLOW: Configuring Module : addrbound ...
Execute       set_default_model addrbound 
Execute       apply_spec_resource_limit addrbound 
INFO-FLOW: Configuring Module : Mat2Axi_Block_.split13_proc ...
Execute       set_default_model Mat2Axi_Block_.split13_proc 
Execute       apply_spec_resource_limit Mat2Axi_Block_.split13_proc 
INFO-FLOW: Configuring Module : last_blk_pxl_width31 ...
Execute       set_default_model last_blk_pxl_width31 
Execute       apply_spec_resource_limit last_blk_pxl_width31 
INFO-FLOW: Configuring Module : MatStream2AxiStream ...
Execute       set_default_model MatStream2AxiStream 
Execute       apply_spec_resource_limit MatStream2AxiStream 
INFO-FLOW: Configuring Module : Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       apply_spec_resource_limit Mat2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       apply_spec_resource_limit AxiStream2Axi 
INFO-FLOW: Configuring Module : Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       apply_spec_resource_limit Mat2Axi 
INFO-FLOW: Configuring Module : xfMat2Array<8, 0, 128, 128, 1> ...
Execute       set_default_model xfMat2Array<8, 0, 128, 128, 1> 
Execute       apply_spec_resource_limit xfMat2Array<8, 0, 128, 128, 1> 
INFO-FLOW: Configuring Module : erosion_accel ...
Execute       set_default_model erosion_accel 
Execute       apply_spec_resource_limit erosion_accel 
INFO-FLOW: Model list for preprocess: erosion_accel.entry39 Block_.split2_proc Loop_VITIS_LOOP_35_1_proc Axi2Mat.entry3 Axi2Mat.entry25 last_blk_pxl_width17 addrbound18 Axi2Mat_Block_.split15_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<8, 0, 128, 128, 1>} {xfExtractPixels<1, 1, 0>} {xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>} {erode<0, 0, 128, 128, 2, 3, 3, 1, 1>} Mat2Axi.entry34 addrbound Mat2Axi_Block_.split13_proc last_blk_pxl_width31 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1>} erosion_accel
INFO-FLOW: Preprocessing Module: erosion_accel.entry39 ...
Execute       set_default_model erosion_accel.entry39 
Execute       cdfg_preprocess -model erosion_accel.entry39 
Execute       rtl_gen_preprocess erosion_accel.entry39 
INFO-FLOW: Preprocessing Module: Block_.split2_proc ...
Execute       set_default_model Block_.split2_proc 
Execute       cdfg_preprocess -model Block_.split2_proc 
Execute       rtl_gen_preprocess Block_.split2_proc 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_35_1_proc ...
Execute       set_default_model Loop_VITIS_LOOP_35_1_proc 
Execute       cdfg_preprocess -model Loop_VITIS_LOOP_35_1_proc 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_35_1_proc 
INFO-FLOW: Preprocessing Module: Axi2Mat.entry3 ...
Execute       set_default_model Axi2Mat.entry3 
Execute       cdfg_preprocess -model Axi2Mat.entry3 
Execute       rtl_gen_preprocess Axi2Mat.entry3 
INFO-FLOW: Preprocessing Module: Axi2Mat.entry25 ...
Execute       set_default_model Axi2Mat.entry25 
Execute       cdfg_preprocess -model Axi2Mat.entry25 
Execute       rtl_gen_preprocess Axi2Mat.entry25 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width17 ...
Execute       set_default_model last_blk_pxl_width17 
Execute       cdfg_preprocess -model last_blk_pxl_width17 
Execute       rtl_gen_preprocess last_blk_pxl_width17 
INFO-FLOW: Preprocessing Module: addrbound18 ...
Execute       set_default_model addrbound18 
Execute       cdfg_preprocess -model addrbound18 
Execute       rtl_gen_preprocess addrbound18 
INFO-FLOW: Preprocessing Module: Axi2Mat_Block_.split15_proc ...
Execute       set_default_model Axi2Mat_Block_.split15_proc 
Execute       cdfg_preprocess -model Axi2Mat_Block_.split15_proc 
Execute       rtl_gen_preprocess Axi2Mat_Block_.split15_proc 
INFO-FLOW: Preprocessing Module: Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       cdfg_preprocess -model Axi2AxiStream 
Execute       rtl_gen_preprocess Axi2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream ...
Execute       set_default_model AxiStream2MatStream 
Execute       cdfg_preprocess -model AxiStream2MatStream 
Execute       rtl_gen_preprocess AxiStream2MatStream 
INFO-FLOW: Preprocessing Module: Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       cdfg_preprocess -model Axi2Mat 
Execute       rtl_gen_preprocess Axi2Mat 
INFO-FLOW: Preprocessing Module: Array2xfMat<8, 0, 128, 128, 1> ...
Execute       set_default_model Array2xfMat<8, 0, 128, 128, 1> 
Execute       cdfg_preprocess -model Array2xfMat<8, 0, 128, 128, 1> 
Execute       rtl_gen_preprocess Array2xfMat<8, 0, 128, 128, 1> 
INFO-FLOW: Preprocessing Module: xfExtractPixels<1, 1, 0> ...
Execute       set_default_model xfExtractPixels<1, 1, 0> 
Execute       cdfg_preprocess -model xfExtractPixels<1, 1, 0> 
Execute       rtl_gen_preprocess xfExtractPixels<1, 1, 0> 
INFO-FLOW: Preprocessing Module: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> ...
Execute       set_default_model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
Execute       cdfg_preprocess -model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
Execute       rtl_gen_preprocess xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
INFO-FLOW: Preprocessing Module: erode<0, 0, 128, 128, 2, 3, 3, 1, 1> ...
Execute       set_default_model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
Execute       cdfg_preprocess -model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
Execute       rtl_gen_preprocess erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
INFO-FLOW: Preprocessing Module: Mat2Axi.entry34 ...
Execute       set_default_model Mat2Axi.entry34 
Execute       cdfg_preprocess -model Mat2Axi.entry34 
Execute       rtl_gen_preprocess Mat2Axi.entry34 
INFO-FLOW: Preprocessing Module: addrbound ...
Execute       set_default_model addrbound 
Execute       cdfg_preprocess -model addrbound 
Execute       rtl_gen_preprocess addrbound 
INFO-FLOW: Preprocessing Module: Mat2Axi_Block_.split13_proc ...
Execute       set_default_model Mat2Axi_Block_.split13_proc 
Execute       cdfg_preprocess -model Mat2Axi_Block_.split13_proc 
Execute       rtl_gen_preprocess Mat2Axi_Block_.split13_proc 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width31 ...
Execute       set_default_model last_blk_pxl_width31 
Execute       cdfg_preprocess -model last_blk_pxl_width31 
Execute       rtl_gen_preprocess last_blk_pxl_width31 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream ...
Execute       set_default_model MatStream2AxiStream 
Execute       cdfg_preprocess -model MatStream2AxiStream 
Execute       rtl_gen_preprocess MatStream2AxiStream 
INFO-FLOW: Preprocessing Module: Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       cdfg_preprocess -model Mat2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       cdfg_preprocess -model AxiStream2Axi 
Execute       rtl_gen_preprocess AxiStream2Axi 
INFO-FLOW: Preprocessing Module: Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       cdfg_preprocess -model Mat2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
INFO-FLOW: Preprocessing Module: xfMat2Array<8, 0, 128, 128, 1> ...
Execute       set_default_model xfMat2Array<8, 0, 128, 128, 1> 
Execute       cdfg_preprocess -model xfMat2Array<8, 0, 128, 128, 1> 
Execute       rtl_gen_preprocess xfMat2Array<8, 0, 128, 128, 1> 
INFO-FLOW: Preprocessing Module: erosion_accel ...
Execute       set_default_model erosion_accel 
Execute       cdfg_preprocess -model erosion_accel 
Execute       rtl_gen_preprocess erosion_accel 
INFO-FLOW: Model list for synthesis: erosion_accel.entry39 Block_.split2_proc Loop_VITIS_LOOP_35_1_proc Axi2Mat.entry3 Axi2Mat.entry25 last_blk_pxl_width17 addrbound18 Axi2Mat_Block_.split15_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<8, 0, 128, 128, 1>} {xfExtractPixels<1, 1, 0>} {xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>} {erode<0, 0, 128, 128, 2, 3, 3, 1, 1>} Mat2Axi.entry34 addrbound Mat2Axi_Block_.split13_proc last_blk_pxl_width31 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1>} erosion_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'erosion_accel_entry39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model erosion_accel.entry39 
Execute       schedule -model erosion_accel.entry39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111]  Elapsed time: 36.717 seconds; current allocated memory: 454.306 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.sched.adb -f 
INFO-FLOW: Finish scheduling erosion_accel.entry39.
Execute       set_default_model erosion_accel.entry39 
Execute       bind -model erosion_accel.entry39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 454.424 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.bind.adb -f 
INFO-FLOW: Finish binding erosion_accel.entry39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_.split2_proc 
Execute       schedule -model Block_.split2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 454.493 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.split2_proc.
Execute       set_default_model Block_.split2_proc 
Execute       bind -model Block_.split2_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 454.579 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_.split2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_35_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_VITIS_LOOP_35_1_proc 
Execute       schedule -model Loop_VITIS_LOOP_35_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 454.687 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_35_1_proc.
Execute       set_default_model Loop_VITIS_LOOP_35_1_proc 
Execute       bind -model Loop_VITIS_LOOP_35_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 454.803 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_35_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat.entry3 
Execute       schedule -model Axi2Mat.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 454.852 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.entry3.
Execute       set_default_model Axi2Mat.entry3 
Execute       bind -model Axi2Mat.entry3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 454.923 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_entry25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat.entry25 
Execute       schedule -model Axi2Mat.entry25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 454.962 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.entry25.
Execute       set_default_model Axi2Mat.entry25 
Execute       bind -model Axi2Mat.entry25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 455.122 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.entry25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width17 
Execute       schedule -model last_blk_pxl_width17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 455.144 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width17.
Execute       set_default_model last_blk_pxl_width17 
Execute       bind -model last_blk_pxl_width17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 455.186 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addrbound18 
Execute       schedule -model addrbound18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln976) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 455.230 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/addrbound18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/addrbound18.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound18.
Execute       set_default_model addrbound18 
Execute       bind -model addrbound18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 455.346 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/addrbound18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/addrbound18.bind.adb -f 
INFO-FLOW: Finish binding addrbound18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_Block_split15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat_Block_.split15_proc 
Execute       schedule -model Axi2Mat_Block_.split15_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 455.367 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat_Block_.split15_proc.
Execute       set_default_model Axi2Mat_Block_.split15_proc 
Execute       bind -model Axi2Mat_Block_.split15_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 455.397 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat_Block_.split15_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2AxiStream 
Execute       schedule -model Axi2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 455.485 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream.
Execute       set_default_model Axi2AxiStream 
Execute       bind -model Axi2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 455.657 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2MatStream 
Execute       schedule -model AxiStream2MatStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 456.031 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream.
Execute       set_default_model AxiStream2MatStream 
Execute       bind -model AxiStream2MatStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 456.480 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat 
Execute       schedule -model Axi2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO last_blk_width_c (from last_blk_pxl_width17_U0 to AxiStream2MatStream_U0) to 6 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 456.580 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.
Execute       set_default_model Axi2Mat 
Execute       bind -model Axi2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 456.828 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_8_0_128_128_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2xfMat<8, 0, 128, 128, 1> 
Execute       schedule -model Array2xfMat<8, 0, 128, 128, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 456.872 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<8, 0, 128, 128, 1>.
Execute       set_default_model Array2xfMat<8, 0, 128, 128, 1> 
Execute       bind -model Array2xfMat<8, 0, 128, 128, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 457.016 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<8, 0, 128, 128, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfExtractPixels<1, 1, 0> 
Execute       schedule -model xfExtractPixels<1, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels<1, 1, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 457.040 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfExtractPixels<1, 1, 0>.
Execute       set_default_model xfExtractPixels<1, 1, 0> 
Execute       bind -model xfExtractPixels<1, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 457.099 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding xfExtractPixels<1, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_128_128_1_0_1_0_129_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
Execute       schedule -model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_263_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.243 sec.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 457.585 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>.
Execute       set_default_model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
Execute       bind -model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_2_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.147 sec.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 458.321 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.bind.adb -f 
INFO-FLOW: Finish binding xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'erode_0_0_128_128_2_3_3_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
Execute       schedule -model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_372_3_VITIS_LOOP_373_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 458.572 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling erode<0, 0, 128, 128, 2, 3, 3, 1, 1>.
Execute       set_default_model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
Execute       bind -model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 458.882 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.bind.adb -f 
INFO-FLOW: Finish binding erode<0, 0, 128, 128, 2, 3, 3, 1, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_entry34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi.entry34 
Execute       schedule -model Mat2Axi.entry34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 458.924 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.entry34.
Execute       set_default_model Mat2Axi.entry34 
Execute       bind -model Mat2Axi.entry34 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 459.017 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.entry34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addrbound 
Execute       schedule -model addrbound 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln976) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 459.081 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/addrbound.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/addrbound.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.
Execute       set_default_model addrbound 
Execute       bind -model addrbound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 459.174 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/addrbound.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/addrbound.bind.adb -f 
INFO-FLOW: Finish binding addrbound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi_Block_.split13_proc 
Execute       schedule -model Mat2Axi_Block_.split13_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 459.195 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi_Block_.split13_proc.
Execute       set_default_model Mat2Axi_Block_.split13_proc 
Execute       bind -model Mat2Axi_Block_.split13_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 459.225 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi_Block_.split13_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width31 
Execute       schedule -model last_blk_pxl_width31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 459.262 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width31.
Execute       set_default_model last_blk_pxl_width31 
Execute       bind -model last_blk_pxl_width31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 459.345 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatStream2AxiStream 
Execute       schedule -model MatStream2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 459.557 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream.
Execute       set_default_model MatStream2AxiStream 
Execute       bind -model MatStream2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 459.807 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AxiStream 
Execute       schedule -model Mat2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 459.883 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AxiStream.
Execute       set_default_model Mat2AxiStream 
Execute       bind -model Mat2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 459.999 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Mat2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Axi 
Execute       schedule -model AxiStream2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 460.087 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi.
Execute       set_default_model AxiStream2Axi 
Execute       bind -model AxiStream2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 460.255 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi 
Execute       schedule -model Mat2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 460.330 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.
Execute       set_default_model Mat2Axi 
Execute       bind -model Mat2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 460.509 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_8_0_128_128_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2Array<8, 0, 128, 128, 1> 
Execute       schedule -model xfMat2Array<8, 0, 128, 128, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 460.546 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<8, 0, 128, 128, 1>.
Execute       set_default_model xfMat2Array<8, 0, 128, 128, 1> 
Execute       bind -model xfMat2Array<8, 0, 128, 128, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 460.699 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<8, 0, 128, 128, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'erosion_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model erosion_accel 
Execute       schedule -model erosion_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO p_kernel (from Loop_VITIS_LOOP_35_1_proc_U0 to erode_0_0_128_128_2_3_3_1_1_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 460.826 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.sched.adb -f 
INFO-FLOW: Finish scheduling erosion_accel.
Execute       set_default_model erosion_accel 
Execute       bind -model erosion_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.304 sec.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 461.190 MB.
Execute       syn_report -verbosereport -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.125 sec.
Execute       db_write -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.bind.adb -f 
INFO-FLOW: Finish binding erosion_accel.
Execute       get_model_list erosion_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess erosion_accel.entry39 
Execute       rtl_gen_preprocess Block_.split2_proc 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_35_1_proc 
Execute       rtl_gen_preprocess Axi2Mat.entry3 
Execute       rtl_gen_preprocess Axi2Mat.entry25 
Execute       rtl_gen_preprocess last_blk_pxl_width17 
Execute       rtl_gen_preprocess addrbound18 
Execute       rtl_gen_preprocess Axi2Mat_Block_.split15_proc 
Execute       rtl_gen_preprocess Axi2AxiStream 
Execute       rtl_gen_preprocess AxiStream2MatStream 
Execute       rtl_gen_preprocess Axi2Mat 
Execute       rtl_gen_preprocess Array2xfMat<8, 0, 128, 128, 1> 
Execute       rtl_gen_preprocess xfExtractPixels<1, 1, 0> 
Execute       rtl_gen_preprocess xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> 
Execute       rtl_gen_preprocess erode<0, 0, 128, 128, 2, 3, 3, 1, 1> 
Execute       rtl_gen_preprocess Mat2Axi.entry34 
Execute       rtl_gen_preprocess addrbound 
Execute       rtl_gen_preprocess Mat2Axi_Block_.split13_proc 
Execute       rtl_gen_preprocess last_blk_pxl_width31 
Execute       rtl_gen_preprocess MatStream2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
Execute       rtl_gen_preprocess AxiStream2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
Execute       rtl_gen_preprocess xfMat2Array<8, 0, 128, 128, 1> 
Execute       rtl_gen_preprocess erosion_accel 
INFO-FLOW: Model list for RTL generation: erosion_accel.entry39 Block_.split2_proc Loop_VITIS_LOOP_35_1_proc Axi2Mat.entry3 Axi2Mat.entry25 last_blk_pxl_width17 addrbound18 Axi2Mat_Block_.split15_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<8, 0, 128, 128, 1>} {xfExtractPixels<1, 1, 0>} {xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>} {erode<0, 0, 128, 128, 2, 3, 3, 1, 1>} Mat2Axi.entry34 addrbound Mat2Axi_Block_.split13_proc last_blk_pxl_width31 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1>} erosion_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'erosion_accel_entry39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model erosion_accel.entry39 -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'erosion_accel_entry39'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 461.396 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl erosion_accel.entry39 -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_erosion_accel_entry39 
Execute       gen_rtl erosion_accel.entry39 -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_erosion_accel_entry39 
Execute       syn_report -csynth -model erosion_accel.entry39 -o F:/erosion/erosion/solution1/syn/report/erosion_accel_entry39_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model erosion_accel.entry39 -o F:/erosion/erosion/solution1/syn/report/erosion_accel_entry39_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model erosion_accel.entry39 -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model erosion_accel.entry39 -f -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.adb 
Execute       gen_tb_info erosion_accel.entry39 -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_.split2_proc -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 461.854 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_.split2_proc -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Block_split2_proc 
Execute       gen_rtl Block_.split2_proc -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Block_split2_proc 
Execute       syn_report -csynth -model Block_.split2_proc -o F:/erosion/erosion/solution1/syn/report/Block_split2_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block_.split2_proc -o F:/erosion/erosion/solution1/syn/report/Block_split2_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block_.split2_proc -o F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Block_.split2_proc -f -o F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.adb 
Execute       gen_tb_info Block_.split2_proc -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_35_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_VITIS_LOOP_35_1_proc -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_35_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 462.401 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_VITIS_LOOP_35_1_proc -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Loop_VITIS_LOOP_35_1_proc 
Execute       gen_rtl Loop_VITIS_LOOP_35_1_proc -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Loop_VITIS_LOOP_35_1_proc 
Execute       syn_report -csynth -model Loop_VITIS_LOOP_35_1_proc -o F:/erosion/erosion/solution1/syn/report/Loop_VITIS_LOOP_35_1_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_VITIS_LOOP_35_1_proc -o F:/erosion/erosion/solution1/syn/report/Loop_VITIS_LOOP_35_1_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_VITIS_LOOP_35_1_proc -o F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_VITIS_LOOP_35_1_proc -f -o F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.adb 
Execute       gen_tb_info Loop_VITIS_LOOP_35_1_proc -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat.entry3 -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 462.916 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat.entry3 -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Axi2Mat_entry3 
Execute       gen_rtl Axi2Mat.entry3 -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Axi2Mat_entry3 
Execute       syn_report -csynth -model Axi2Mat.entry3 -o F:/erosion/erosion/solution1/syn/report/Axi2Mat_entry3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat.entry3 -o F:/erosion/erosion/solution1/syn/report/Axi2Mat_entry3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat.entry3 -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat.entry3 -f -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.adb 
Execute       gen_tb_info Axi2Mat.entry3 -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_entry25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat.entry25 -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_entry25'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 463.224 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat.entry25 -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Axi2Mat_entry25 
Execute       gen_rtl Axi2Mat.entry25 -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Axi2Mat_entry25 
Execute       syn_report -csynth -model Axi2Mat.entry25 -o F:/erosion/erosion/solution1/syn/report/Axi2Mat_entry25_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat.entry25 -o F:/erosion/erosion/solution1/syn/report/Axi2Mat_entry25_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat.entry25 -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat.entry25 -f -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.adb 
Execute       gen_tb_info Axi2Mat.entry25 -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model last_blk_pxl_width17 -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width17'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 463.553 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width17 -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_last_blk_pxl_width17 
Execute       gen_rtl last_blk_pxl_width17 -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_last_blk_pxl_width17 
Execute       syn_report -csynth -model last_blk_pxl_width17 -o F:/erosion/erosion/solution1/syn/report/last_blk_pxl_width17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model last_blk_pxl_width17 -o F:/erosion/erosion/solution1/syn/report/last_blk_pxl_width17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model last_blk_pxl_width17 -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model last_blk_pxl_width17 -f -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.adb 
Execute       gen_tb_info last_blk_pxl_width17 -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addrbound18 -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/addrbound18.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15s_15s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound18'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 463.884 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl addrbound18 -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_addrbound18 
Execute       gen_rtl addrbound18 -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_addrbound18 
Execute       syn_report -csynth -model addrbound18 -o F:/erosion/erosion/solution1/syn/report/addrbound18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addrbound18 -o F:/erosion/erosion/solution1/syn/report/addrbound18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addrbound18 -o F:/erosion/erosion/solution1/.autopilot/db/addrbound18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addrbound18 -f -o F:/erosion/erosion/solution1/.autopilot/db/addrbound18.adb 
Execute       gen_tb_info addrbound18 -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/addrbound18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_Block_split15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat_Block_.split15_proc -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_Block_split15_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 464.223 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat_Block_.split15_proc -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Axi2Mat_Block_split15_proc 
Execute       gen_rtl Axi2Mat_Block_.split15_proc -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Axi2Mat_Block_split15_proc 
Execute       syn_report -csynth -model Axi2Mat_Block_.split15_proc -o F:/erosion/erosion/solution1/syn/report/Axi2Mat_Block_split15_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat_Block_.split15_proc -o F:/erosion/erosion/solution1/syn/report/Axi2Mat_Block_split15_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat_Block_.split15_proc -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat_Block_.split15_proc -f -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.adb 
Execute       gen_tb_info Axi2Mat_Block_.split15_proc -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2AxiStream -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 464.654 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Axi2AxiStream 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Axi2AxiStream 
Execute       syn_report -csynth -model Axi2AxiStream -o F:/erosion/erosion/solution1/syn/report/Axi2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2AxiStream -o F:/erosion/erosion/solution1/syn/report/Axi2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2AxiStream -o F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2AxiStream -f -o F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.adb 
Execute       gen_tb_info Axi2AxiStream -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AxiStream2MatStream -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 465.870 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2MatStream -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_AxiStream2MatStream 
Execute       gen_rtl AxiStream2MatStream -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_AxiStream2MatStream 
Execute       syn_report -csynth -model AxiStream2MatStream -o F:/erosion/erosion/solution1/syn/report/AxiStream2MatStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AxiStream2MatStream -o F:/erosion/erosion/solution1/syn/report/AxiStream2MatStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AxiStream2MatStream -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model AxiStream2MatStream -f -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.adb 
Execute       gen_tb_info AxiStream2MatStream -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
Command       create_rtl_model done; 0.396 sec.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 468.434 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Axi2Mat 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Axi2Mat 
Execute       syn_report -csynth -model Axi2Mat -o F:/erosion/erosion/solution1/syn/report/Axi2Mat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat -o F:/erosion/erosion/solution1/syn/report/Axi2Mat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat -f -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.adb 
Execute       gen_tb_info Axi2Mat -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_8_0_128_128_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Array2xfMat<8, 0, 128, 128, 1> -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_8_0_128_128_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 469.538 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2xfMat<8, 0, 128, 128, 1> -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Array2xfMat_8_0_128_128_1_s 
Execute       gen_rtl Array2xfMat<8, 0, 128, 128, 1> -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Array2xfMat_8_0_128_128_1_s 
Execute       syn_report -csynth -model Array2xfMat<8, 0, 128, 128, 1> -o F:/erosion/erosion/solution1/syn/report/Array2xfMat_8_0_128_128_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Array2xfMat<8, 0, 128, 128, 1> -o F:/erosion/erosion/solution1/syn/report/Array2xfMat_8_0_128_128_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Array2xfMat<8, 0, 128, 128, 1> -o F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Array2xfMat<8, 0, 128, 128, 1> -f -o F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.adb 
Execute       gen_tb_info Array2xfMat<8, 0, 128, 128, 1> -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xfExtractPixels<1, 1, 0> -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels_1_1_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 469.854 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfExtractPixels<1, 1, 0> -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_xfExtractPixels_1_1_0_s 
Execute       gen_rtl xfExtractPixels<1, 1, 0> -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_xfExtractPixels_1_1_0_s 
Execute       syn_report -csynth -model xfExtractPixels<1, 1, 0> -o F:/erosion/erosion/solution1/syn/report/xfExtractPixels_1_1_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xfExtractPixels<1, 1, 0> -o F:/erosion/erosion/solution1/syn/report/xfExtractPixels_1_1_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xfExtractPixels<1, 1, 0> -o F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xfExtractPixels<1, 1, 0> -f -o F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.adb 
Execute       gen_tb_info xfExtractPixels<1, 1, 0> -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_128_128_1_0_1_0_129_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_128_128_1_0_1_0_129_3_3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 471.174 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s 
Execute       gen_rtl xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s 
Execute       syn_report -csynth -model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> -o F:/erosion/erosion/solution1/syn/report/xferode_128_128_1_0_1_0_129_3_3_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> -o F:/erosion/erosion/solution1/syn/report/xferode_128_128_1_0_1_0_129_3_3_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> -o F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> -f -o F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.adb 
Command       db_write done; 0.103 sec.
Execute       gen_tb_info xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'erode_0_0_128_128_2_3_3_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'erode_0_0_128_128_2_3_3_1_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 474.072 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl erode<0, 0, 128, 128, 2, 3, 3, 1, 1> -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_erode_0_0_128_128_2_3_3_1_1_s 
Execute       gen_rtl erode<0, 0, 128, 128, 2, 3, 3, 1, 1> -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_erode_0_0_128_128_2_3_3_1_1_s 
Execute       syn_report -csynth -model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> -o F:/erosion/erosion/solution1/syn/report/erode_0_0_128_128_2_3_3_1_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> -o F:/erosion/erosion/solution1/syn/report/erode_0_0_128_128_2_3_3_1_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> -o F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model erode<0, 0, 128, 128, 2, 3, 3, 1, 1> -f -o F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.adb 
Execute       gen_tb_info erode<0, 0, 128, 128, 2, 3, 3, 1, 1> -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_entry34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi.entry34 -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_entry34'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 475.188 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi.entry34 -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Mat2Axi_entry34 
Execute       gen_rtl Mat2Axi.entry34 -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Mat2Axi_entry34 
Execute       syn_report -csynth -model Mat2Axi.entry34 -o F:/erosion/erosion/solution1/syn/report/Mat2Axi_entry34_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi.entry34 -o F:/erosion/erosion/solution1/syn/report/Mat2Axi_entry34_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi.entry34 -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi.entry34 -f -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.adb 
Execute       gen_tb_info Mat2Axi.entry34 -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addrbound -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/addrbound.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15s_15s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 475.575 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl addrbound -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_addrbound 
Execute       gen_rtl addrbound -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_addrbound 
Execute       syn_report -csynth -model addrbound -o F:/erosion/erosion/solution1/syn/report/addrbound_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addrbound -o F:/erosion/erosion/solution1/syn/report/addrbound_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addrbound -o F:/erosion/erosion/solution1/.autopilot/db/addrbound.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addrbound -f -o F:/erosion/erosion/solution1/.autopilot/db/addrbound.adb 
Execute       gen_tb_info addrbound -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/addrbound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi_Block_.split13_proc -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_split13_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 475.859 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi_Block_.split13_proc -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Mat2Axi_Block_split13_proc 
Execute       gen_rtl Mat2Axi_Block_.split13_proc -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Mat2Axi_Block_split13_proc 
Execute       syn_report -csynth -model Mat2Axi_Block_.split13_proc -o F:/erosion/erosion/solution1/syn/report/Mat2Axi_Block_split13_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi_Block_.split13_proc -o F:/erosion/erosion/solution1/syn/report/Mat2Axi_Block_split13_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi_Block_.split13_proc -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi_Block_.split13_proc -f -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.adb 
Execute       gen_tb_info Mat2Axi_Block_.split13_proc -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model last_blk_pxl_width31 -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width31'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 476.144 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width31 -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_last_blk_pxl_width31 
Execute       gen_rtl last_blk_pxl_width31 -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_last_blk_pxl_width31 
Execute       syn_report -csynth -model last_blk_pxl_width31 -o F:/erosion/erosion/solution1/syn/report/last_blk_pxl_width31_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model last_blk_pxl_width31 -o F:/erosion/erosion/solution1/syn/report/last_blk_pxl_width31_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model last_blk_pxl_width31 -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model last_blk_pxl_width31 -f -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.adb 
Execute       gen_tb_info last_blk_pxl_width31 -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MatStream2AxiStream -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 476.786 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatStream2AxiStream -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_MatStream2AxiStream 
Execute       gen_rtl MatStream2AxiStream -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_MatStream2AxiStream 
Execute       syn_report -csynth -model MatStream2AxiStream -o F:/erosion/erosion/solution1/syn/report/MatStream2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MatStream2AxiStream -o F:/erosion/erosion/solution1/syn/report/MatStream2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MatStream2AxiStream -o F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MatStream2AxiStream -f -o F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.adb 
Execute       gen_tb_info MatStream2AxiStream -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AxiStream -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 477.943 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Mat2AxiStream 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Mat2AxiStream 
Execute       syn_report -csynth -model Mat2AxiStream -o F:/erosion/erosion/solution1/syn/report/Mat2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2AxiStream -o F:/erosion/erosion/solution1/syn/report/Mat2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2AxiStream -o F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2AxiStream -f -o F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.adb 
Execute       gen_tb_info Mat2AxiStream -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AxiStream2Axi -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 478.605 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_AxiStream2Axi 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_AxiStream2Axi 
Execute       syn_report -csynth -model AxiStream2Axi -o F:/erosion/erosion/solution1/syn/report/AxiStream2Axi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AxiStream2Axi -o F:/erosion/erosion/solution1/syn/report/AxiStream2Axi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AxiStream2Axi -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model AxiStream2Axi -f -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.adb 
Execute       gen_tb_info AxiStream2Axi -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w15_d2_S' is changed to 'fifo_w15_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
Command       create_rtl_model done; 0.374 sec.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 479.825 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_Mat2Axi 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_Mat2Axi 
Execute       syn_report -csynth -model Mat2Axi -o F:/erosion/erosion/solution1/syn/report/Mat2Axi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi -o F:/erosion/erosion/solution1/syn/report/Mat2Axi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi -f -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.adb 
Execute       gen_tb_info Mat2Axi -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_8_0_128_128_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xfMat2Array<8, 0, 128, 128, 1> -top_prefix erosion_accel_ -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_8_0_128_128_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 480.708 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2Array<8, 0, 128, 128, 1> -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel_xfMat2Array_8_0_128_128_1_s 
Execute       gen_rtl xfMat2Array<8, 0, 128, 128, 1> -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel_xfMat2Array_8_0_128_128_1_s 
Execute       syn_report -csynth -model xfMat2Array<8, 0, 128, 128, 1> -o F:/erosion/erosion/solution1/syn/report/xfMat2Array_8_0_128_128_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xfMat2Array<8, 0, 128, 128, 1> -o F:/erosion/erosion/solution1/syn/report/xfMat2Array_8_0_128_128_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xfMat2Array<8, 0, 128, 128, 1> -o F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xfMat2Array<8, 0, 128, 128, 1> -f -o F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.adb 
Execute       gen_tb_info xfMat2Array<8, 0, 128, 128, 1> -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'erosion_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model erosion_accel -top_prefix  -sub_prefix erosion_accel_ -mg_file F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'erosion_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'erosion_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'erosion_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'erosion_accel/img_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'erosion_accel/process_shape' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'erosion_accel/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'erosion_accel/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'erosion_accel/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'erosion_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'img_in', 'process_shape' and 'img_out' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'erosion_accel'.
Command       create_rtl_model done; 0.391 sec.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 483.150 MB.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl erosion_accel -istop -style xilinx -f -lang vhdl -o F:/erosion/erosion/solution1/syn/vhdl/erosion_accel 
Execute       gen_rtl erosion_accel -istop -style xilinx -f -lang vlog -o F:/erosion/erosion/solution1/syn/verilog/erosion_accel 
Execute       syn_report -csynth -model erosion_accel -o F:/erosion/erosion/solution1/syn/report/erosion_accel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model erosion_accel -o F:/erosion/erosion/solution1/syn/report/erosion_accel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model erosion_accel -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.135 sec.
Execute       db_write -model erosion_accel -f -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.adb 
Execute       gen_tb_info erosion_accel -p F:/erosion/erosion/solution1/.autopilot/db -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel 
Execute       export_constraint_db -f -tool general -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.constraint.tcl 
Execute       syn_report -designview -model erosion_accel -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.design.xml 
Command       syn_report done; 0.19 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model erosion_accel -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model erosion_accel -o F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks erosion_accel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain erosion_accel 
INFO-FLOW: Model list for RTL component generation: erosion_accel.entry39 Block_.split2_proc Loop_VITIS_LOOP_35_1_proc Axi2Mat.entry3 Axi2Mat.entry25 last_blk_pxl_width17 addrbound18 Axi2Mat_Block_.split15_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<8, 0, 128, 128, 1>} {xfExtractPixels<1, 1, 0>} {xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>} {erode<0, 0, 128, 128, 2, 3, 3, 1, 1>} Mat2Axi.entry34 addrbound Mat2Axi_Block_.split13_proc last_blk_pxl_width31 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 128, 128, 1>} erosion_accel
INFO-FLOW: Handling components in module [erosion_accel_entry39] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.compgen.tcl 
INFO-FLOW: Handling components in module [Block_split2_proc] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_35_1_proc] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2Mat_entry3] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2Mat_entry25] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width17] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound18] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound18.compgen.tcl 
INFO-FLOW: Found component erosion_accel_mul_mul_15s_15s_15_4_1.
INFO-FLOW: Append model erosion_accel_mul_mul_15s_15s_15_4_1
INFO-FLOW: Handling components in module [Axi2Mat_Block_split15_proc] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2AxiStream] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2MatStream] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
INFO-FLOW: Found component erosion_accel_mul_32s_32s_32_1_1.
INFO-FLOW: Append model erosion_accel_mul_32s_32s_32_1_1
INFO-FLOW: Handling components in module [Axi2Mat] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
INFO-FLOW: Found component erosion_accel_fifo_w64_d2_S.
INFO-FLOW: Append model erosion_accel_fifo_w64_d2_S
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S
INFO-FLOW: Found component erosion_accel_fifo_w64_d4_S.
INFO-FLOW: Append model erosion_accel_fifo_w64_d4_S
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S
INFO-FLOW: Found component erosion_accel_fifo_w4_d6_S.
INFO-FLOW: Append model erosion_accel_fifo_w4_d6_S
INFO-FLOW: Found component erosion_accel_fifo_w15_d2_S.
INFO-FLOW: Append model erosion_accel_fifo_w15_d2_S
INFO-FLOW: Found component erosion_accel_fifo_w32_d4_S.
INFO-FLOW: Append model erosion_accel_fifo_w32_d4_S
INFO-FLOW: Found component erosion_accel_fifo_w32_d4_S.
INFO-FLOW: Append model erosion_accel_fifo_w32_d4_S
INFO-FLOW: Found component erosion_accel_fifo_w15_d2_S.
INFO-FLOW: Append model erosion_accel_fifo_w15_d2_S
INFO-FLOW: Found component erosion_accel_fifo_w8_d2_S.
INFO-FLOW: Append model erosion_accel_fifo_w8_d2_S
INFO-FLOW: Found component erosion_accel_start_for_Axi2Mat_entry25_U0.
INFO-FLOW: Append model erosion_accel_start_for_Axi2Mat_entry25_U0
INFO-FLOW: Found component erosion_accel_start_for_addrbound18_U0.
INFO-FLOW: Append model erosion_accel_start_for_addrbound18_U0
INFO-FLOW: Found component erosion_accel_start_for_AxiStream2MatStream_U0.
INFO-FLOW: Append model erosion_accel_start_for_AxiStream2MatStream_U0
INFO-FLOW: Handling components in module [Array2xfMat_8_0_128_128_1_s] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [xfExtractPixels_1_1_0_s] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [xferode_128_128_1_0_1_0_129_3_3_s] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.compgen.tcl 
INFO-FLOW: Found component erosion_accel_mux_32_8_1_1.
INFO-FLOW: Append model erosion_accel_mux_32_8_1_1
INFO-FLOW: Found component erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V.
INFO-FLOW: Append model erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V
INFO-FLOW: Handling components in module [erode_0_0_128_128_2_3_3_1_1_s] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi_entry34] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi_Block_split13_proc] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width31] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.compgen.tcl 
INFO-FLOW: Handling components in module [MatStream2AxiStream] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
INFO-FLOW: Found component erosion_accel_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model erosion_accel_mul_32ns_32ns_64_1_1
INFO-FLOW: Handling components in module [Mat2AxiStream] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO-FLOW: Found component erosion_accel_fifo_w4_d2_S.
INFO-FLOW: Append model erosion_accel_fifo_w4_d2_S
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x
INFO-FLOW: Handling components in module [AxiStream2Axi] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
INFO-FLOW: Found component erosion_accel_fifo_w64_d4_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w64_d4_S_x
INFO-FLOW: Found component erosion_accel_fifo_w15_d2_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w15_d2_S_x
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x0.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x0
INFO-FLOW: Found component erosion_accel_fifo_w15_d2_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w15_d2_S_x
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x0.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x0
INFO-FLOW: Found component erosion_accel_fifo_w15_d2_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w15_d2_S_x
INFO-FLOW: Found component erosion_accel_fifo_w15_d2_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w15_d2_S_x
INFO-FLOW: Found component erosion_accel_fifo_w8_d2_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w8_d2_S_x
INFO-FLOW: Found component erosion_accel_start_for_addrbound_U0.
INFO-FLOW: Append model erosion_accel_start_for_addrbound_U0
INFO-FLOW: Handling components in module [xfMat2Array_8_0_128_128_1_s] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [erosion_accel] ... 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.tcl 
INFO-FLOW: Found component erosion_accel_fifo_w64_d3_S.
INFO-FLOW: Append model erosion_accel_fifo_w64_d3_S
INFO-FLOW: Found component erosion_accel_fifo_w64_d2_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w64_d2_S_x
INFO-FLOW: Found component erosion_accel_fifo_w64_d5_S.
INFO-FLOW: Append model erosion_accel_fifo_w64_d5_S
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x1.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x1.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x1.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x1.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: Found component erosion_accel_fifo_w32_d4_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w32_d4_S_x
INFO-FLOW: Found component erosion_accel_fifo_w32_d4_S_x.
INFO-FLOW: Append model erosion_accel_fifo_w32_d4_S_x
INFO-FLOW: Found component erosion_accel_fifo_w8_d2_S_x0.
INFO-FLOW: Append model erosion_accel_fifo_w8_d2_S_x0
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x1.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: Found component erosion_accel_fifo_w32_d2_S_x1.
INFO-FLOW: Append model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: Found component erosion_accel_fifo_w8_d2_S_x0.
INFO-FLOW: Append model erosion_accel_fifo_w8_d2_S_x0
INFO-FLOW: Found component erosion_accel_start_for_Block_split2_proc_U0.
INFO-FLOW: Append model erosion_accel_start_for_Block_split2_proc_U0
INFO-FLOW: Found component erosion_accel_start_for_xfMat2Array_8_0_128_128_1_U0.
INFO-FLOW: Append model erosion_accel_start_for_xfMat2Array_8_0_128_128_1_U0
INFO-FLOW: Found component erosion_accel_control_s_axi.
INFO-FLOW: Append model erosion_accel_control_s_axi
INFO-FLOW: Found component erosion_accel_control_r_s_axi.
INFO-FLOW: Append model erosion_accel_control_r_s_axi
INFO-FLOW: Found component erosion_accel_gmem0_m_axi.
INFO-FLOW: Append model erosion_accel_gmem0_m_axi
INFO-FLOW: Found component erosion_accel_gmem1_m_axi.
INFO-FLOW: Append model erosion_accel_gmem1_m_axi
INFO-FLOW: Found component erosion_accel_gmem2_m_axi.
INFO-FLOW: Append model erosion_accel_gmem2_m_axi
INFO-FLOW: Append model erosion_accel_entry39
INFO-FLOW: Append model Block_split2_proc
INFO-FLOW: Append model Loop_VITIS_LOOP_35_1_proc
INFO-FLOW: Append model Axi2Mat_entry3
INFO-FLOW: Append model Axi2Mat_entry25
INFO-FLOW: Append model last_blk_pxl_width17
INFO-FLOW: Append model addrbound18
INFO-FLOW: Append model Axi2Mat_Block_split15_proc
INFO-FLOW: Append model Axi2AxiStream
INFO-FLOW: Append model AxiStream2MatStream
INFO-FLOW: Append model Axi2Mat
INFO-FLOW: Append model Array2xfMat_8_0_128_128_1_s
INFO-FLOW: Append model xfExtractPixels_1_1_0_s
INFO-FLOW: Append model xferode_128_128_1_0_1_0_129_3_3_s
INFO-FLOW: Append model erode_0_0_128_128_2_3_3_1_1_s
INFO-FLOW: Append model Mat2Axi_entry34
INFO-FLOW: Append model addrbound
INFO-FLOW: Append model Mat2Axi_Block_split13_proc
INFO-FLOW: Append model last_blk_pxl_width31
INFO-FLOW: Append model MatStream2AxiStream
INFO-FLOW: Append model Mat2AxiStream
INFO-FLOW: Append model AxiStream2Axi
INFO-FLOW: Append model Mat2Axi
INFO-FLOW: Append model xfMat2Array_8_0_128_128_1_s
INFO-FLOW: Append model erosion_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: erosion_accel_mul_mul_15s_15s_15_4_1 erosion_accel_mul_32s_32s_32_1_1 erosion_accel_fifo_w64_d2_S erosion_accel_fifo_w32_d2_S erosion_accel_fifo_w32_d2_S erosion_accel_fifo_w64_d4_S erosion_accel_fifo_w32_d2_S erosion_accel_fifo_w32_d2_S erosion_accel_fifo_w4_d6_S erosion_accel_fifo_w15_d2_S erosion_accel_fifo_w32_d4_S erosion_accel_fifo_w32_d4_S erosion_accel_fifo_w15_d2_S erosion_accel_fifo_w8_d2_S erosion_accel_start_for_Axi2Mat_entry25_U0 erosion_accel_start_for_addrbound18_U0 erosion_accel_start_for_AxiStream2MatStream_U0 erosion_accel_mux_32_8_1_1 erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V erosion_accel_mul_32ns_32ns_64_1_1 erosion_accel_fifo_w4_d2_S erosion_accel_fifo_w32_d2_S_x erosion_accel_fifo_w32_d2_S_x erosion_accel_fifo_w64_d4_S_x erosion_accel_fifo_w15_d2_S_x erosion_accel_fifo_w32_d2_S_x0 erosion_accel_fifo_w15_d2_S_x erosion_accel_fifo_w32_d2_S_x0 erosion_accel_fifo_w15_d2_S_x erosion_accel_fifo_w15_d2_S_x erosion_accel_fifo_w8_d2_S_x erosion_accel_start_for_addrbound_U0 erosion_accel_fifo_w64_d3_S erosion_accel_fifo_w64_d2_S_x erosion_accel_fifo_w64_d5_S erosion_accel_fifo_w32_d2_S_x1 erosion_accel_fifo_w32_d2_S_x1 erosion_accel_fifo_w32_d2_S_x1 erosion_accel_fifo_w32_d2_S_x1 erosion_accel_fifo_w32_d4_S_x erosion_accel_fifo_w32_d4_S_x erosion_accel_fifo_w8_d2_S_x0 erosion_accel_fifo_w32_d2_S_x1 erosion_accel_fifo_w32_d2_S_x1 erosion_accel_fifo_w8_d2_S_x0 erosion_accel_start_for_Block_split2_proc_U0 erosion_accel_start_for_xfMat2Array_8_0_128_128_1_U0 erosion_accel_control_s_axi erosion_accel_control_r_s_axi erosion_accel_gmem0_m_axi erosion_accel_gmem1_m_axi erosion_accel_gmem2_m_axi erosion_accel_entry39 Block_split2_proc Loop_VITIS_LOOP_35_1_proc Axi2Mat_entry3 Axi2Mat_entry25 last_blk_pxl_width17 addrbound18 Axi2Mat_Block_split15_proc Axi2AxiStream AxiStream2MatStream Axi2Mat Array2xfMat_8_0_128_128_1_s xfExtractPixels_1_1_0_s xferode_128_128_1_0_1_0_129_3_3_s erode_0_0_128_128_2_3_3_1_1_s Mat2Axi_entry34 addrbound Mat2Axi_Block_split13_proc last_blk_pxl_width31 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi xfMat2Array_8_0_128_128_1_s erosion_accel
INFO-FLOW: To file: write model erosion_accel_mul_mul_15s_15s_15_4_1
INFO-FLOW: To file: write model erosion_accel_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model erosion_accel_fifo_w64_d2_S
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model erosion_accel_fifo_w64_d4_S
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model erosion_accel_fifo_w4_d6_S
INFO-FLOW: To file: write model erosion_accel_fifo_w15_d2_S
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d4_S
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d4_S
INFO-FLOW: To file: write model erosion_accel_fifo_w15_d2_S
INFO-FLOW: To file: write model erosion_accel_fifo_w8_d2_S
INFO-FLOW: To file: write model erosion_accel_start_for_Axi2Mat_entry25_U0
INFO-FLOW: To file: write model erosion_accel_start_for_addrbound18_U0
INFO-FLOW: To file: write model erosion_accel_start_for_AxiStream2MatStream_U0
INFO-FLOW: To file: write model erosion_accel_mux_32_8_1_1
INFO-FLOW: To file: write model erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V
INFO-FLOW: To file: write model erosion_accel_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model erosion_accel_fifo_w4_d2_S
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w64_d4_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w15_d2_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model erosion_accel_fifo_w15_d2_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model erosion_accel_fifo_w15_d2_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w15_d2_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w8_d2_S_x
INFO-FLOW: To file: write model erosion_accel_start_for_addrbound_U0
INFO-FLOW: To file: write model erosion_accel_fifo_w64_d3_S
INFO-FLOW: To file: write model erosion_accel_fifo_w64_d2_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w64_d5_S
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d4_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d4_S_x
INFO-FLOW: To file: write model erosion_accel_fifo_w8_d2_S_x0
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model erosion_accel_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model erosion_accel_fifo_w8_d2_S_x0
INFO-FLOW: To file: write model erosion_accel_start_for_Block_split2_proc_U0
INFO-FLOW: To file: write model erosion_accel_start_for_xfMat2Array_8_0_128_128_1_U0
INFO-FLOW: To file: write model erosion_accel_control_s_axi
INFO-FLOW: To file: write model erosion_accel_control_r_s_axi
INFO-FLOW: To file: write model erosion_accel_gmem0_m_axi
INFO-FLOW: To file: write model erosion_accel_gmem1_m_axi
INFO-FLOW: To file: write model erosion_accel_gmem2_m_axi
INFO-FLOW: To file: write model erosion_accel_entry39
INFO-FLOW: To file: write model Block_split2_proc
INFO-FLOW: To file: write model Loop_VITIS_LOOP_35_1_proc
INFO-FLOW: To file: write model Axi2Mat_entry3
INFO-FLOW: To file: write model Axi2Mat_entry25
INFO-FLOW: To file: write model last_blk_pxl_width17
INFO-FLOW: To file: write model addrbound18
INFO-FLOW: To file: write model Axi2Mat_Block_split15_proc
INFO-FLOW: To file: write model Axi2AxiStream
INFO-FLOW: To file: write model AxiStream2MatStream
INFO-FLOW: To file: write model Axi2Mat
INFO-FLOW: To file: write model Array2xfMat_8_0_128_128_1_s
INFO-FLOW: To file: write model xfExtractPixels_1_1_0_s
INFO-FLOW: To file: write model xferode_128_128_1_0_1_0_129_3_3_s
INFO-FLOW: To file: write model erode_0_0_128_128_2_3_3_1_1_s
INFO-FLOW: To file: write model Mat2Axi_entry34
INFO-FLOW: To file: write model addrbound
INFO-FLOW: To file: write model Mat2Axi_Block_split13_proc
INFO-FLOW: To file: write model last_blk_pxl_width31
INFO-FLOW: To file: write model MatStream2AxiStream
INFO-FLOW: To file: write model Mat2AxiStream
INFO-FLOW: To file: write model AxiStream2Axi
INFO-FLOW: To file: write model Mat2Axi
INFO-FLOW: To file: write model xfMat2Array_8_0_128_128_1_s
INFO-FLOW: To file: write model erosion_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): erosion_accel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d F:/erosion/erosion/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       ap_source done; 0.127 sec.
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound18.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.281 sec.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'erosion_accel_mul_32s_32s_32_1_1_Multiplier_0'
Command       ap_source done; 0.113 sec.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'din_c1_U(erosion_accel_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c2_U(erosion_accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c3_U(erosion_accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'din_c_U(erosion_accel_fifo_w64_d4_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(erosion_accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(erosion_accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_c_U(erosion_accel_fifo_w4_d6_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(erosion_accel_fifo_w15_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c13_U(erosion_accel_fifo_w32_d4_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c14_U(erosion_accel_fifo_w32_d4_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(erosion_accel_fifo_w15_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(erosion_accel_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Axi2Mat_entry25_U0_U(erosion_accel_start_for_Axi2Mat_entry25_U0)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_addrbound18_U0_U(erosion_accel_start_for_addrbound18_U0)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2MatStream_U0_U(erosion_accel_start_for_AxiStream2MatStream_U0)' using Shift Registers.
Command       ap_source done; 0.931 sec.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.108 sec.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'erosion_accel_mul_32ns_32ns_64_1_1_Multiplier_1'
Command       ap_source done; 0.112 sec.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(erosion_accel_fifo_w4_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_i_U(erosion_accel_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_i_U(erosion_accel_fifo_w32_d2_S_x)' using Shift Registers.
Command       ap_source done; 0.17 sec.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(erosion_accel_fifo_w64_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(erosion_accel_fifo_w15_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c10_U(erosion_accel_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(erosion_accel_fifo_w15_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c11_U(erosion_accel_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(erosion_accel_fifo_w15_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(erosion_accel_fifo_w15_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(erosion_accel_fifo_w8_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_addrbound_U0_U(erosion_accel_start_for_addrbound_U0)' using Shift Registers.
Command       ap_source done; 0.502 sec.
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s erosion_accel_p_kernel_memcore 
INFO: [HLS 200-741] Implementing PIPO erosion_accel_p_kernel_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'erosion_accel_p_kernel_memcore_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in_c_U(erosion_accel_fifo_w64_d3_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'process_shape_c_U(erosion_accel_fifo_w64_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_out_c_U(erosion_accel_fifo_w64_d5_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(erosion_accel_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(erosion_accel_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(erosion_accel_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(erosion_accel_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(erosion_accel_fifo_w32_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(erosion_accel_fifo_w32_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_data_U(erosion_accel_fifo_w8_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c9_U(erosion_accel_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c10_U(erosion_accel_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_data_U(erosion_accel_fifo_w8_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split2_proc_U0_U(erosion_accel_start_for_Block_split2_proc_U0)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Array_8_0_128_128_1_U0_U(erosion_accel_start_for_xfMat2Array_8_0_128_128_1_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
Execute         is_m_axi_addr64 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 1.278 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d F:/erosion/erosion/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.133 sec.
Command       ap_source done; 0.133 sec.
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=erosion_accel xml_exists=0
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound18.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s erosion_accel_p_kernel_memcore 
INFO: [HLS 200-741] Implementing PIPO erosion_accel_p_kernel_memcore using a single memory for all blocks
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound18.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.159 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound18.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.compgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s erosion_accel_p_kernel_memcore 
INFO: [HLS 200-741] Implementing PIPO erosion_accel_p_kernel_memcore using a single memory for all blocks
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.constraint.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=77 #gSsdmPorts=4
Execute       source F:/xilinx_2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/top-io-be.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.dataonly.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.dataonly.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.dataonly.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.dataonly.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.rtl_wrap.cfg.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel_entry39.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Block_split2_proc.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Loop_VITIS_LOOP_35_1_proc.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry3.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_entry25.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width17.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound18.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat_Block_split15_proc.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2MatStream.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Array2xfMat_8_0_128_128_1_s.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xferode_128_128_1_0_1_0_129_3_3_s.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erode_0_0_128_128_2_3_3_1_1_s.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_entry34.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/addrbound.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi_Block_split13_proc.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/last_blk_pxl_width31.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/MatStream2AxiStream.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/xfMat2Array_8_0_128_128_1_s.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.tbgen.tcl 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/erosion_accel.constraint.tcl 
Execute       sc_get_clocks erosion_accel 
Execute       source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 979.070 ; gain = 860.645
INFO: [VHDL 208-304] Generating VHDL RTL for erosion_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for erosion_accel.
Execute       syn_report -model erosion_accel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 28.666 sec.
Command   csynth_design done; 63.098 sec.
Command ap_source done; 64.618 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:21:32 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.935 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.119 sec.
Command         ap_source done; 0.119 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.19 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.241 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.117 sec.
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.156 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.236 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -argv F:/erosion/source/tb.png -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.728 sec.
Command ap_source done; error code: 1; 12.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:24:59 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.046 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.118 sec.
Command         ap_source done; 0.118 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.164 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.297 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.358 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.154 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.229 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -argv F:/erosion/source/tb.png -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.807 sec.
Command ap_source done; error code: 1; 2.442 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:28:42 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.94 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.159 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.185 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.235 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       ap_source done; 0.113 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.149 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.225 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -argv F:/erosion/source/tb.png -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.059 sec.
Command ap_source done; error code: 1; 4.555 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:30:07 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.918 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.117 sec.
Command         ap_source done; 0.117 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.156 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.157 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.21 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.119 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.166 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.251 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -argv F:/erosion/source/tb.png -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.775 sec.
Command ap_source done; error code: 1; 2.275 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:31:07 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.944 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.123 sec.
Command         ap_source done; 0.123 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.162 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.192 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.241 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       ap_source done; 0.113 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.151 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.227 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -argv F:/erosion/source/tb.png -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.753 sec.
Command ap_source done; error code: 1; 2.255 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:37:12 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.925 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.119 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.166 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.211 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       ap_source done; 0.116 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.158 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.235 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -argv F:/erosion/source/tb.png -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.772 sec.
Command ap_source done; error code: 1; 2.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:37:57 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.029 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.121 sec.
Command         ap_source done; 0.121 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.163 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.285 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.34 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.112 sec.
Command       ap_source done; 0.112 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.151 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.233 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -argv F:/erosion/source/tb.png -clean -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.707 sec.
Command ap_source done; error code: 1; 7.316 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:39:27 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.931 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.122 sec.
Command         ap_source done; 0.122 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.176 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.201 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.253 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.112 sec.
Command       ap_source done; 0.112 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.16 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.241 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -argv F:/erosion/source/tb.png -clean -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.627 sec.
Command ap_source done; error code: 1; 7.158 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:42:28 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.958 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.157 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.204 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.252 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.117 sec.
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.165 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.252 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.671 sec.
Command ap_source done; 7.212 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:42:59 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.942 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.126 sec.
Command         ap_source done; 0.126 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.165 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.188 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.231 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       ap_source done; 0.113 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.149 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.226 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.644 sec.
Command ap_source done; 7.121 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:43:38 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.926 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.125 sec.
Command         ap_source done; 0.125 sec.
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Command       add_library done; 0.163 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.195 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.237 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.111 sec.
Command       ap_source done; 0.111 sec.
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Command     add_library done; 0.147 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.228 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.602 sec.
Command ap_source done; 7.087 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:58:17 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     open_platform DefaultPlatform 
Command     open_platform done; 0.115 sec.
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Command       ap_source done; 0.205 sec.
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 0.121 sec.
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.215 sec.
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Command     import_lib done; 0.549 sec.
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.113 sec.
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.497 sec.
Command     ap_source done; 0.502 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.934 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.125 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.551 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.109 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./erosion/solution1/directives.tcl 
Execute     set_directive_top -name erosion_accel erosion_accel 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.018 sec.
Command ap_source done; 12.766 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 14:59:47 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.124 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.931 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.044 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.244 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.126 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./erosion/solution1/directives.tcl 
Execute     set_directive_top -name erosion_accel erosion_accel 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.762 sec.
Command ap_source done; 7.152 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 15:03:19 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.121 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.827 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.942 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.129 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./erosion/solution1/directives.tcl 
Execute     set_directive_top -name erosion_accel erosion_accel 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.88 sec.
Command ap_source done; 7.124 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 15:04:11 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.908 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.017 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.198 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./erosion/solution1/directives.tcl 
Execute     set_directive_top -name erosion_accel erosion_accel 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -setup -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.454 sec.
Command ap_source done; 6.764 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 15:04:40 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.841 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.945 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.125 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.101 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./erosion/solution1/directives.tcl 
Execute     set_directive_top -name erosion_accel erosion_accel 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.189 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.588 sec.
Command ap_source done; 6.848 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 15:07:44 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.83 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.932 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.113 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./erosion/solution1/directives.tcl 
Execute     set_directive_top -name erosion_accel erosion_accel 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.142 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.777 sec.
Command ap_source done; 7.038 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Fri Jan 22 16:56:09 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/xilinx_2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/xilinx_2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.935 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.087 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.281 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/xilinx_2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/xilinx_2020.1/Vivado/2020.1/data;F:/xilinx_2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.108 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./erosion/solution1/directives.tcl 
Execute     set_directive_top -name erosion_accel erosion_accel 
INFO-FLOW: Setting directive 'TOP' name=erosion_accel 
Execute   csim_design -ldflags -L F:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs3411 -lopencv_imgproc3411 -lopencv_core3411 -lopencv_highgui3411 -lopencv_flann3411 -lopencv_features2d3411 -argv F:/erosion/source/tb.png -clean -quiet 
Execute     source F:/erosion/erosion/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_tb.cpp 
Execute     is_encrypted F:/erosion/source/xf_erosion_accel.cpp 
Execute     is_xip F:/erosion/source/xf_erosion_accel.cpp 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.142 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.682 sec.
Command ap_source done; 7.117 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/erosion/erosion/solution1 opened at Mon Jan 25 09:17:12 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Command     import_lib done; 0.118 sec.
Execute     source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/xilinx_2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
