#!/bin/sh -h 
PYTHONHOME=/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3//etc/search/pyh
export PYTHONHOME
PYTHONPATH=/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/pylib27
export PYTHONPATH
LD_LIBRARY_PATH=/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib:/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/lib/pylib27
export LD_LIBRARY_PATH
/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx/K-2015.09-SP2-3/linux64/bin/vcsfind_create_index.exe  -z  /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/simv.daidir/debug_dump/fsearch/idents_OtPa2R.xml.gz  -o /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/simv.daidir/debug_dump/fsearch/fsearch.db_tmp
\mv /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/simv.daidir/debug_dump/fsearch/fsearch.db_tmp /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/simv.daidir/debug_dump/fsearch/fsearch.db
