# Reading C:/altera/12.0/modelsim_ase/tcl/vsim/pref.tcl 
# do project_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {project.vho}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity project
# -- Compiling architecture structure of project
# 
# do "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/vsimproject.do"
# vsim project
# vsim project 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.project(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_ram_block(block_arch)
# Loading cycloneii.cycloneii_ram_register(reg_arch)
# Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)
# ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# 
# add wave ir
# add wave clk
# add wave dataS
# add wave dataT
# add wave inA
# add wave rbout
# add wave aluout
# add wave dataD
# add wave rfwrite
# add wave aluop
# add wave MI_out 
# add wave maRS
# add wave memRead
# add wave memWrite
# add wave RM_out
# add wave res
# add wave muxyout
# add wave ledG
# add wave muxMA
# add wave key
# add wave mux2_out
# add wave dat_out
# add wave sw
# add wave hex0
# 
# force res 0 0
# force clk 0 0, 1 1000 -repeat 2000
# force key 1011 0, 0111 100 -repeat 200
# force sw 0000011111 0
# force hex0 0000000 0
# 
# run 240000
#  
do project_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {project.vho}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity project
# -- Compiling architecture structure of project
# 
# do "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/vsimproject.do"
# vsim project
# vsim project 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.project(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_ram_block(block_arch)
# Loading cycloneii.cycloneii_ram_register(reg_arch)
# Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)
# ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# 
# add wave ir
# add wave clk
# add wave dataS
# add wave dataT
# add wave inA
# add wave rbout
# add wave aluout
# add wave dataD
# add wave rfwrite
# add wave aluop
# add wave MI_out 
# add wave maRS
# add wave memRead
# add wave memWrite
# add wave RM_out
# add wave res
# add wave muxyout
# add wave ledG
# add wave muxMA
# add wave key
# add wave mux2_out
# add wave dat_out
# add wave sw
# 
# 
# force res 0 0
# force clk 0 0, 1 1000 -repeat 2000
# force key 1011 0, 0111 100 -repeat 200
# force sw 0000011111 0
# force hex0 0000000 0
# 
# run 240000
do project_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {project.vho}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity project
# -- Compiling architecture structure of project
# 
# do "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/vsimproject.do"
# vsim project
# vsim project 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.project(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_ram_block(block_arch)
# Loading cycloneii.cycloneii_ram_register(reg_arch)
# Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)
# ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# 
# add wave ir
# add wave clk
# add wave dataS
# add wave dataT
# add wave inA
# add wave rbout
# add wave aluout
# add wave dataD
# add wave rfwrite
# add wave aluop
# add wave MI_out 
# add wave maRS
# add wave memRead
# add wave memWrite
# add wave RM_out
# add wave res
# add wave muxyout
# add wave ledG
# add wave muxMA
# add wave key
# add wave mux2_out
# add wave dat_out
# add wave sw
# add wave hex0
# 
# force res 0 0
# force clk 0 0, 1 1000 -repeat 2000
# force key 1011 0, 0111 100 -repeat 200
# force sw 0000011111 0
# force hex0 0000000 0
# 
# run 240000
# WARNING: No extended dataflow license exists
do project_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {project.vho}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity project
# -- Compiling architecture structure of project
# 
# do "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/vsimproject.do"
# vsim project
# vsim project 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.project(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_ram_block(block_arch)
# Loading cycloneii.cycloneii_ram_register(reg_arch)
# Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)
# ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# 
# add wave ir
# add wave clk
# add wave dataS
# add wave dataT
# add wave inA
# add wave rbout
# add wave aluout
# add wave dataD
# add wave rfwrite
# add wave aluop
# add wave MI_out 
# add wave maRS
# add wave memRead
# add wave memWrite
# add wave RM_out
# add wave res
# add wave muxyout
# add wave ledG
# add wave muxMA
# add wave key
# add wave mux2_out
# add wave dat_out
# add wave sw
# add wave hex0
# 
# force res 0 0
# force clk 0 0, 1 1000 -repeat 2000
# force key 1011 0, 0111 125000 
# force sw 0000011111 0
# force hex0 0000000 0
# 
# run 240000
