
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
…
+Loading parts and site information from %s
36*device2A
-/opt/Xilinx/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
’
!Parsing RTL primitives file [%s]
14*netlist2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
›
*Finished parsing RTL primitives file [%s]
11*netlist2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
‹
Loaded user repository '%s'.
1135*coregen2P
</home/agilehw/agile-codev-platform/hw/Vivado/agileHWBlock_102default:defaultZ19-1700
r
Loaded Vivado repository '%s'.
1332*coregen25
!/opt/Xilinx/Vivado/2013.3/data/ip2default:defaultZ19-2313
˜
áCould not find the IP definition for IP '%s' in the IP Catalog. Attempting to load the user repositories that were used when that IP was generated, to see if the definition is there. The user repositories being added are:
%s
1343*coregen2/
MainDesign_zed_hdmi_out_0_02default:default2æ
Ñ    /home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core/agileHWBlock_10
    /home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core/agileHWBlock_9
    /home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core
2default:defaultZ19-2325
5
Refreshing IP repositories
234*coregenZ19-234
‹
Loaded user repository '%s'.
1135*coregen2P
</home/agilehw/agile-codev-platform/hw/Vivado/agileHWBlock_102default:defaultZ19-1700
Á
Loaded user repository '%s'.
1135*coregen2…
q/home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core/agileHWBlock_102default:defaultZ19-1700
À
Loaded user repository '%s'.
1135*coregen2„
p/home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core/agileHWBlock_92default:defaultZ19-1700
°
Loaded user repository '%s'.
1135*coregen2u
a/home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core2default:defaultZ19-1700
©
xDuplicate IP found for '%s'. The one found in repository '%s' will take precedence over the same IP in repository '%s'.
1161*coregen29
%neil_and_soheil:user:agileHWBlock:1.02default:default2P
</home/agilehw/agile-codev-platform/hw/Vivado/agileHWBlock_102default:default2…
q/home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core/agileHWBlock_102default:defaultZ19-1663
©
xDuplicate IP found for '%s'. The one found in repository '%s' will take precedence over the same IP in repository '%s'.
1161*coregen29
%neil_and_soheil:user:agileHWBlock:1.02default:default2P
</home/agilehw/agile-codev-platform/hw/Vivado/agileHWBlock_102default:default2…
q/home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core/agileHWBlock_102default:defaultZ19-1663
¶
iFound the IP definition for IP '%s' from the user repositories that were used when the IP was generated.
1344*coregen2/
MainDesign_zed_hdmi_out_0_02default:defaultZ19-2326
Ë
One or more IPs have been locked in the design '%s'. Please run report_ip_status for more details and recommendations on how to fix this issue.
639*rsb2!
MainDesign.bd2default:defaultZ41-1303
ø
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
add_files: 2default:default2
00:00:122default:default2
00:00:132default:default2
501.3012default:default2
41.3522default:defaultZ17-268
v
Command: %s
53*	vivadotcl2N
:synth_design -top MainDesign_wrapper -part xc7z020clg484-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
¨
¢The '%s' target of the sub-design '%s' is stale, please manually generate the synthesis target first by executing the command: generate_target {%s} [get_files %s]106*	vivadotcl2
	Synthesis2default:default2

MainDesign2default:default2
	Synthesis2default:default2‰
u/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/MainDesign.bd2default:defaultZ4-249
²
¢The '%s' target of the sub-design '%s' is stale, please manually generate the synthesis target first by executing the command: generate_target {%s} [get_files %s]106*	vivadotcl2"
Implementation2default:default2

MainDesign2default:default2"
Implementation2default:default2‰
u/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/MainDesign.bd2default:defaultZ4-249
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 536.301 ; gain = 138.918
2default:default
Å
*function %s does not always return a value2048*oasys2 
gpo_bit_used2default:default2¾
§/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd2default:default2
2082default:default8@Z8-2048
Ž
synthesizing module '%s'638*oasys2&
MainDesign_wrapper2default:default2—
€/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v2default:default2
32default:default8@Z8-638
ý
synthesizing module '%s'638*oasys2

MainDesign2default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
42default:default8@Z8-638
·
synthesizing module '%s'638*oasys2
GND2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
24042default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
12default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
24042default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2
VCC2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
271932default:default8@Z8-638
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2default:default2
22default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
271932default:default8@Z8-256
­
synthesizing module '%s'638*oasys2*
MainDesign_clk_wiz_0_02default:default2±
š/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.v2default:default2
692default:default8@Z8-638
½
synthesizing module '%s'638*oasys22
MainDesign_clk_wiz_0_0_clk_wiz2default:default2¹
¢/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_clk_wiz.v2default:default2
672default:default8@Z8-638
¸
synthesizing module '%s'638*oasys2
IBUF2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
61592default:default8@Z8-638
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUF2default:default2
32default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
61592default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
111432default:default8@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
42default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
111432default:default8@Z8-256
·
synthesizing module '%s'638*oasys2
BUFG2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4342default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
52default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4342default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys22
MainDesign_clk_wiz_0_0_clk_wiz2default:default2
62default:default2
12default:default2¹
¢/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_clk_wiz.v2default:default2
672default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2*
MainDesign_clk_wiz_0_02default:default2
72default:default2
12default:default2±
š/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.v2default:default2
692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2/
MainDesign_proc_sys_reset_02default:default2Ã
¬/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/synth/MainDesign_proc_sys_reset_0.vhd2default:default2
712default:default8@Z8-638
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
proc_sys_reset2default:default2Ï
º/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1402default:default2
U02default:default2"
proc_sys_reset2default:default2Ã
¬/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/synth/MainDesign_proc_sys_reset_0.vhd2default:default2
1172default:default8@Z8-3491
Æ
synthesizing module '%s'638*oasys2"
proc_sys_reset2default:default2Ñ
º/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
°
synthesizing module '%s'638*oasys2
lpf2default:default2Æ
¯/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRL162default:default2K
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
265002default:default2
	POR_SRL_I2default:default2
SRL162default:default2Æ
¯/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1882default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2
SRL162default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
265002default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL162default:default2
82default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
265002default:default8@Z8-256
ë
%done synthesizing module '%s' (%s#%s)256*oasys2
lpf2default:default2
92default:default2
12default:default2Æ
¯/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
º
synthesizing module '%s'638*oasys2
sequence2default:default2Ë
´/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-638
Ì
synthesizing module '%s'638*oasys2/
proc_sys_reset_v5_0_upcnt_n2default:default2Ê
³/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-638
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2/
proc_sys_reset_v5_0_upcnt_n2default:default2
102default:default2
12default:default2Ê
³/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
sequence2default:default2
112default:default2
12default:default2Ë
´/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2"
proc_sys_reset2default:default2
122default:default2
12default:default2Ñ
º/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2/
MainDesign_proc_sys_reset_02default:default2
132default:default2
12default:default2Ã
¬/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/synth/MainDesign_proc_sys_reset_0.vhd2default:default2
712default:default8@Z8-256
’
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2"
proc_sys_reset2default:default2/
MainDesign_proc_sys_reset_02default:default2
102default:default2
72default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
2382default:default8@Z8-350
Ô
synthesizing module '%s'638*oasys25
!MainDesign_processing_system7_0_02default:default2Í
¶/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/synth/MainDesign_processing_system7_0_0.v2default:default2
572default:default8@Z8-638
í
synthesizing module '%s'638*oasys2>
*processing_system7_v5_3_processing_system72default:default2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-638
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21712default:default8@Z8-4446
¸
synthesizing module '%s'638*oasys2
BIBUF2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
2692default:default8@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
BIBUF2default:default2
142default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
2692default:default8@Z8-256
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21722default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21732default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21742default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21752default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21762default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21772default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21782default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21792default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21802default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21812default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21822default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21832default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21842default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Þ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44462default:default2
1002default:defaultZ17-14
¸
synthesizing module '%s'638*oasys2
PS72default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
193392default:default8@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
PS72default:default2
152default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
193392default:default8@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2>
*processing_system7_v5_3_processing_system72default:default2
162default:default2
12default:default2Ü
Å/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-256
Ù
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
inst2default:default2>
*processing_system7_v5_3_processing_system72default:default2
6732default:default2
6602default:default2Í
¶/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/synth/MainDesign_processing_system7_0_0.v2default:default2
4532default:default8@Z8-350

%done synthesizing module '%s' (%s#%s)256*oasys25
!MainDesign_processing_system7_0_02default:default2
172default:default2
12default:default2Í
¶/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/synth/MainDesign_processing_system7_0_0.v2default:default2
572default:default8@Z8-256
¡
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2(
processing_system7_02default:default25
!MainDesign_processing_system7_0_02default:default2
1192default:default2
1042default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
2462default:default8@Z8-350
¡
synthesizing module '%s'638*oasys2@
,MainDesign_processing_system7_0_axi_periph_02default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
7082default:default8@Z8-638

synthesizing module '%s'638*oasys2+
m00_couplers_imp_VG7ZLK2default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
13902default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys2+
m00_couplers_imp_VG7ZLK2default:default2
182default:default2
12default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
13902default:default8@Z8-256
Ž
synthesizing module '%s'638*oasys2,
m01_couplers_imp_180AW1Y2default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
15222default:default8@Z8-638
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2,
m01_couplers_imp_180AW1Y2default:default2
192default:default2
12default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
15222default:default8@Z8-256

synthesizing module '%s'638*oasys2+
m02_couplers_imp_WNEIF92default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
16542default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys2+
m02_couplers_imp_WNEIF92default:default2
202default:default2
12default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
16542default:default8@Z8-256
Ž
synthesizing module '%s'638*oasys2,
s00_couplers_imp_156Q4UY2default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
17792default:default8@Z8-638
ˆ
module '%s' not found439*oasys2)
MainDesign_auto_pc_812default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
20222default:default8@Z8-439
•
failed synthesizing module '%s'285*oasys2,
s00_couplers_imp_156Q4UY2default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
17792default:default8@Z8-285
¨
failed synthesizing module '%s'285*oasys2@
,MainDesign_processing_system7_0_axi_periph_02default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
7082default:default8@Z8-285
„
failed synthesizing module '%s'285*oasys2

MainDesign2default:default2Ž
x/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v2default:default2
42default:default8@Z8-285
•
failed synthesizing module '%s'285*oasys2&
MainDesign_wrapper2default:default2—
€/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v2default:default2
32default:default8@Z8-285
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:03:22 ; elapsed = 00:03:27 . Memory (MB): peak = 597.109 ; gain = 199.727
2default:default
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
492default:default2
1062default:default2
02default:default2
52default:defaultZ4-41
E

%s failed
30*	vivadotcl2 
synth_design2default:defaultZ4-43
…
Command failed: %s
69*common2Y
ESynthesis failed - please see the console or run log file for details2default:defaultZ17-69
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Wed Jul 23 20:45:12 20142default:defaultZ17-206