{"vcs1":{"timestamp_begin":1747920562.965043118, "rt":12.57, "ut":12.61, "st":0.70}}
{"vcselab":{"timestamp_begin":1747920575.622722376, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747920576.049171696, "rt":0.44, "ut":0.19, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747920562.304251484}
{"VCS_COMP_START_TIME": 1747920562.304251484}
{"VCS_COMP_END_TIME": 1747920576.640607865}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 615308}}
{"vcselab": {"peak_mem": 183884}}
