INFO: [VRFC 10-163] Analyzing VHDL file "/ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.srcs/sim_1/new/Symbol_mapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Symbol_mapper_tb'
