Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: DIV32.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DIV32.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DIV32"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : DIV32
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/ProgRetiLogiche/Partial_Full_Adder.vhd" into library work
Parsing entity <Partial_Full_Adder>.
Parsing architecture <RTL> of entity <partial_full_adder>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/CLA8BIT.vhd" into library work
Parsing entity <CLA8BIT>.
Parsing architecture <RTL> of entity <cla8bit>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/HA.vhd" into library work
Parsing entity <HA>.
Parsing architecture <RTL> of entity <ha>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/CLA8X4.vhd" into library work
Parsing entity <CLA8X4>.
Parsing architecture <RTL> of entity <cla8x4>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/REGISTER_GEN.vhd" into library work
Parsing entity <REGISTER_GEN>.
Parsing architecture <RTL> of entity <register_gen>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/RC5BIT.vhd" into library work
Parsing entity <RC5BIT>.
Parsing architecture <RTL> of entity <rc5bit>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/NOT1BIT.vhd" into library work
Parsing entity <NOT1BIT>.
Parsing architecture <RTL> of entity <not1bit>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/ITERATION.vhd" into library work
Parsing entity <ITERATION>.
Parsing architecture <RTL> of entity <iteration>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/REGISTERINPUT.vhd" into library work
Parsing entity <REGISTERINPUT>.
Parsing architecture <RTL> of entity <registerinput>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/NOT32BITGEN.vhd" into library work
Parsing entity <NOT32BITGEN>.
Parsing architecture <RTL> of entity <not32bitgen>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/COUNTER.vhd" into library work
Parsing entity <COUNTER>.
Parsing architecture <RTL> of entity <counter>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/CORE_DIV.vhd" into library work
Parsing entity <CORE_DIV>.
Parsing architecture <RTL> of entity <core_div>.
Parsing VHDL file "/home/ise/ProgRetiLogiche/DIV32.vhd" into library work
Parsing entity <DIV32>.
Parsing architecture <RTL> of entity <div32>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DIV32> (architecture <RTL>) from library <work>.

Elaborating entity <NOT32BITGEN> (architecture <RTL>) from library <work>.

Elaborating entity <NOT1BIT> (architecture <RTL>) from library <work>.

Elaborating entity <COUNTER> (architecture <RTL>) from library <work>.

Elaborating entity <RC5BIT> (architecture <RTL>) from library <work>.

Elaborating entity <HA> (architecture <RTL>) from library <work>.

Elaborating entity <REGISTER_GEN> (architecture <RTL>) with generics from library <work>.

Elaborating entity <REGISTER_GEN> (architecture <RTL>) with generics from library <work>.

Elaborating entity <REGISTERINPUT> (architecture <RTL>) from library <work>.

Elaborating entity <CORE_DIV> (architecture <RTL>) from library <work>.

Elaborating entity <ITERATION> (architecture <RTL>) from library <work>.

Elaborating entity <CLA8X4> (architecture <RTL>) from library <work>.

Elaborating entity <CLA8BIT> (architecture <RTL>) from library <work>.

Elaborating entity <Partial_Full_Adder> (architecture <RTL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DIV32>.
    Related source file is "/home/ise/ProgRetiLogiche/DIV32.vhd".
    Summary:
	no macro.
Unit <DIV32> synthesized.

Synthesizing Unit <NOT32BITGEN>.
    Related source file is "/home/ise/ProgRetiLogiche/NOT32BITGEN.vhd".
    Summary:
	no macro.
Unit <NOT32BITGEN> synthesized.

Synthesizing Unit <NOT1BIT>.
    Related source file is "/home/ise/ProgRetiLogiche/NOT1BIT.vhd".
    Summary:
	no macro.
Unit <NOT1BIT> synthesized.

Synthesizing Unit <COUNTER>.
    Related source file is "/home/ise/ProgRetiLogiche/COUNTER.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <COUNTER> synthesized.

Synthesizing Unit <RC5BIT>.
    Related source file is "/home/ise/ProgRetiLogiche/RC5BIT.vhd".
    Summary:
	no macro.
Unit <RC5BIT> synthesized.

Synthesizing Unit <HA>.
    Related source file is "/home/ise/ProgRetiLogiche/HA.vhd".
    Summary:
Unit <HA> synthesized.

Synthesizing Unit <REGISTER_GEN_1>.
    Related source file is "/home/ise/ProgRetiLogiche/REGISTER_GEN.vhd".
        N = 5
    Found 5-bit register for signal <CQ>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <REGISTER_GEN_1> synthesized.

Synthesizing Unit <REGISTER_GEN_2>.
    Related source file is "/home/ise/ProgRetiLogiche/REGISTER_GEN.vhd".
        N = 1
    Found 1-bit register for signal <CQ>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <REGISTER_GEN_2> synthesized.

Synthesizing Unit <REGISTERINPUT>.
    Related source file is "/home/ise/ProgRetiLogiche/REGISTERINPUT.vhd".
    Found 32-bit register for signal <Dout>.
    Found 32-bit register for signal <Nout>.
    Found 1-bit register for signal <STRout>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <REGISTERINPUT> synthesized.

Synthesizing Unit <CORE_DIV>.
    Related source file is "/home/ise/ProgRetiLogiche/CORE_DIV.vhd".
    Found 32-bit register for signal <CRout>.
    Found 31-bit register for signal <CNout>.
    Found 1-bit register for signal <ERROR_DIV_ZERO>.
    Found 32-bit register for signal <CQout>.
    Found 32-bit register for signal <CDout>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <CORE_DIV> synthesized.

Synthesizing Unit <ITERATION>.
    Related source file is "/home/ise/ProgRetiLogiche/ITERATION.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ITERATION> synthesized.

Synthesizing Unit <CLA8X4>.
    Related source file is "/home/ise/ProgRetiLogiche/CLA8X4.vhd".
    Summary:
	no macro.
Unit <CLA8X4> synthesized.

Synthesizing Unit <CLA8BIT>.
    Related source file is "/home/ise/ProgRetiLogiche/CLA8BIT.vhd".
    Summary:
	no macro.
Unit <CLA8BIT> synthesized.

Synthesizing Unit <Partial_Full_Adder>.
    Related source file is "/home/ise/ProgRetiLogiche/Partial_Full_Adder.vhd".
    Summary:
Unit <Partial_Full_Adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 1-bit register                                        : 3
 31-bit register                                       : 1
 32-bit register                                       : 5
 5-bit register                                        : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 31
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 69
 1-bit xor2                                            : 69

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 199
 Flip-Flops                                            : 199
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 31
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 69
 1-bit xor2                                            : 69

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REGISTERINPUT> ...

Optimizing unit <DIV32> ...

Optimizing unit <CORE_DIV> ...

Optimizing unit <CLA8BIT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DIV32, actual ratio is 1.
FlipFlop UREGISTERINPUT/STRout has been replicated 5 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop UREGISTERINPUT/STRout connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 204
 Flip-Flops                                            : 204

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DIV32.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 351
#      GND                         : 1
#      INV                         : 32
#      LUT2                        : 62
#      LUT3                        : 70
#      LUT4                        : 4
#      LUT5                        : 49
#      LUT6                        : 123
#      MUXF7                       : 10
# FlipFlops/Latches                : 204
#      FDR                         : 204
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 132
#      IBUF                        : 66
#      OBUF                        : 66

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             204  out of  54576     0%  
 Number of Slice LUTs:                  340  out of  27288     1%  
    Number used as Logic:               340  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    377
   Number with an unused Flip Flop:     173  out of    377    45%  
   Number with an unused LUT:            37  out of    377     9%  
   Number of fully used LUT-FF pairs:   167  out of    377    44%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         133
 Number of bonded IOBs:                 133  out of    296    44%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 204   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.863ns (Maximum Frequency: 145.698MHz)
   Minimum input arrival time before clock: 3.706ns
   Maximum output required time after clock: 3.950ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.863ns (frequency: 145.698MHz)
  Total number of paths / destination ports: 18983 / 134
-------------------------------------------------------------------------
Delay:               6.863ns (Levels of Logic = 6)
  Source:            UREGISTERINPUT/Dout_16 (FF)
  Destination:       UCORE_DIV/CRout_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: UREGISTERINPUT/Dout_16 to UCORE_DIV/CRout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.808  UREGISTERINPUT/Dout_16 (UREGISTERINPUT/Dout_16)
     LUT3:I0->O            8   0.205   0.803  UCORE_DIV/Mmux_D_preloop81 (UCORE_DIV/D_preloop<16>)
     LUT6:I5->O            2   0.205   0.617  UCORE_DIV/UITERATION/SUM/GEN[1].U/Cout<7>1_SW1 (N41)
     LUT6:I5->O            6   0.205   0.973  UCORE_DIV/UITERATION/SUM/GEN[1].U/C<7><6>_SW2 (N66)
     LUT6:I3->O            3   0.205   0.879  UCORE_DIV/UITERATION/SUM/GEN[2].U/C<2><1>1_SW2 (N190)
     LUT5:I2->O           16   0.205   1.005  UCORE_DIV/UITERATION/SUM/GEN[3].U/C<7><6> (UCORE_DIV/UITERATION/SUM/GEN[3].U/C<7>)
     LUT4:I3->O            1   0.205   0.000  UCORE_DIV/UITERATION/Mmux_Rout251 (UCORE_DIV/R_postloop<31>)
     FDR:D                     0.102          UCORE_DIV/CRout_31
    ----------------------------------------
    Total                      6.863ns (1.779ns logic, 5.085ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 274 / 274
-------------------------------------------------------------------------
Offset:              3.706ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       UCOUNTER/UREGSUM/CQ_4 (FF)
  Destination Clock: CLK rising

  Data Path: RST to UCOUNTER/UREGSUM/CQ_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           204   1.222   2.054  RST_IBUF (RST_IBUF)
     FDR:R                     0.430          UCOUNTER/UREGSUM/CQ_0
    ----------------------------------------
    Total                      3.706ns (1.652ns logic, 2.054ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              3.950ns (Levels of Logic = 1)
  Source:            UCORE_DIV/CRout_30 (FF)
  Destination:       Rout<30> (PAD)
  Source Clock:      CLK rising

  Data Path: UCORE_DIV/CRout_30 to Rout<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.447   0.932  UCORE_DIV/CRout_30 (UCORE_DIV/CRout_30)
     OBUF:I->O                 2.571          Rout_30_OBUF (Rout<30>)
    ----------------------------------------
    Total                      3.950ns (3.018ns logic, 0.932ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.863|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 4.91 secs
 
--> 


Total memory usage is 485612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

