

================================================================
== Vitis HLS Report for 'mlp'
================================================================
* Date:           Fri Feb 19 23:06:26 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        CG4002
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.211 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1   |        ?|        ?|      1129|          -|          -|   inf|        no|
        | + VITIS_LOOP_47_2  |      561|      561|         1|          1|          1|   561|       yes|
        | + VITIS_LOOP_51_3  |      561|      561|         3|          1|          1|   560|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S_AXIS_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %S_AXIS_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_AXIS_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %M_AXIS_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_0 = alloca i64 1" [main.cpp:43]   --->   Operation 17 'alloca' 'weights_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i32 %weights_0, i64 0, i64 560"   --->   Operation 18 'getelementptr' 'weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln45 = br void" [main.cpp:45]   --->   Operation 19 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 20 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [main.cpp:47]   --->   Operation 21 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [main.cpp:47]   --->   Operation 22 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i10 %add_ln47, void %.split, i10 0, void" [main.cpp:47]   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.93ns)   --->   "%add_ln47 = add i10 %j, i10 1" [main.cpp:47]   --->   Operation 24 'add' 'add_ln47' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln47 = icmp_eq  i10 %j, i10 561" [main.cpp:47]   --->   Operation 26 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 561, i64 561, i64 561"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split, void %.preheader.preheader" [main.cpp:47]   --->   Operation 28 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j" [main.cpp:47]   --->   Operation 29 'zext' 'j_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %S_AXIS_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %tmp" [main.cpp:48]   --->   Operation 32 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%in_data = bitcast i32 %trunc_ln48" [main.cpp:48]   --->   Operation 33 'bitcast' 'in_data' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%weights_0_addr_1 = getelementptr i32 %weights_0, i64 0, i64 %j_cast" [main.cpp:49]   --->   Operation 34 'getelementptr' 'weights_0_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %in_data, i10 %weights_0_addr_1" [main.cpp:49]   --->   Operation 35 'store' 'store_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.48>
ST_4 : Operation 37 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%j_1 = phi i10 %add_ln51, void %.split2, i10 0, void %.preheader.preheader" [main.cpp:51]   --->   Operation 38 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.93ns)   --->   "%add_ln51 = add i10 %j_1, i10 1" [main.cpp:51]   --->   Operation 39 'add' 'add_ln51' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln51 = icmp_eq  i10 %j_1, i10 560" [main.cpp:51]   --->   Operation 41 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 560, i64 560, i64 560"   --->   Operation 42 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split2, void" [main.cpp:51]   --->   Operation 43 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%j_1_cast = zext i10 %j_1" [main.cpp:51]   --->   Operation 44 'zext' 'j_1_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%weights_0_addr_2 = getelementptr i32 %weights_0, i64 0, i64 %j_1_cast" [main.cpp:52]   --->   Operation 45 'getelementptr' 'weights_0_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.35ns)   --->   "%out_data_1 = load i10 %weights_0_addr_2" [main.cpp:52]   --->   Operation 46 'load' 'out_data_1' <Predicate = (!icmp_ln51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>

State 6 <SV = 5> <Delay = 1.35>
ST_6 : Operation 47 [1/2] (1.35ns)   --->   "%out_data_1 = load i10 %weights_0_addr_2" [main.cpp:52]   --->   Operation 47 'load' 'out_data_1' <Predicate = (!icmp_ln51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln174_1 = bitcast i32 %out_data_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'bitcast' 'bitcast_ln174_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln174_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %bitcast_ln174_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'bitconcatenate' 'or_ln174_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i33 %or_ln174_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'zext' 'zext_ln174_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %M_AXIS_V, i64 %zext_ln174_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [main.cpp:51]   --->   Operation 52 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 53 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %M_AXIS_V, i64 %zext_ln174_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.35>
ST_8 : Operation 55 [2/2] (1.35ns)   --->   "%out_data = load i10 %weights_0_addr" [main.cpp:55]   --->   Operation 55 'load' 'out_data' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>

State 9 <SV = 6> <Delay = 1.35>
ST_9 : Operation 56 [1/2] (1.35ns)   --->   "%out_data = load i10 %weights_0_addr" [main.cpp:55]   --->   Operation 56 'load' 'out_data' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 561> <RAM>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %out_data" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %bitcast_ln174" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i33 %or_ln" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %M_AXIS_V, i64 %zext_ln174" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 61 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %M_AXIS_V, i64 %zext_ln174" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln45 = br void" [main.cpp:45]   --->   Operation 62 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', main.cpp:47) with incoming values : ('add_ln47', main.cpp:47) [17]  (0.489 ns)

 <State 3>: 2.21ns
The critical path consists of the following:
	'phi' operation ('j', main.cpp:47) with incoming values : ('add_ln47', main.cpp:47) [17]  (0 ns)
	'getelementptr' operation ('weights_0_addr_1', main.cpp:49) [29]  (0 ns)
	'store' operation ('store_ln49', main.cpp:49) of variable 'in.data', main.cpp:48 on array 'weights_0', main.cpp:43 [30]  (1.35 ns)
	blocking operation 0.859 ns on control path)

 <State 4>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', main.cpp:51) with incoming values : ('add_ln51', main.cpp:51) [35]  (0.489 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', main.cpp:51) with incoming values : ('add_ln51', main.cpp:51) [35]  (0 ns)
	'getelementptr' operation ('weights_0_addr_2', main.cpp:52) [44]  (0 ns)
	'load' operation ('out.data', main.cpp:52) on array 'weights_0', main.cpp:43 [45]  (1.35 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'load' operation ('out.data', main.cpp:52) on array 'weights_0', main.cpp:43 [45]  (1.35 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.35ns
The critical path consists of the following:
	'load' operation ('out.data', main.cpp:55) on array 'weights_0', main.cpp:43 [52]  (1.35 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'load' operation ('out.data', main.cpp:55) on array 'weights_0', main.cpp:43 [52]  (1.35 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
