// Seed: 450623088
`default_nettype id_1
module module_0 (
    input id_0,
    output reg id_1,
    input reg id_2,
    input logic id_3
);
  initial begin
    id_1 <= (id_2);
  end
  assign id_1 = id_2;
  logic id_4;
  wor   id_5;
  assign id_1 = &id_2;
  assign id_5[1] = id_4;
  always @(*);
endmodule
