{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436478515738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436478515738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 18:48:35 2015 " "Processing started: Thu Jul 09 18:48:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436478515738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436478515738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsPipe_line -c mipsPipe_line " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipsPipe_line -c mipsPipe_line" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436478515738 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436478516148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipspipe_line.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipspipe_line.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mipsPipe_line-mipsPipe_line_op " "Found design unit 1: mipsPipe_line-mipsPipe_line_op" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516758 ""} { "Info" "ISGN_ENTITY_NAME" "1 mipsPipe_line " "Found entity 1: mipsPipe_line" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file textmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textmips-SYN " "Found design unit 1: textmips-SYN" {  } { { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516758 ""} { "Info" "ISGN_ENTITY_NAME" "1 textMIPS " "Found entity 1: textMIPS" {  } { { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamips-SYN " "Found design unit 1: datamips-SYN" {  } { { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516768 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMIPS " "Found entity 1: dataMIPS" {  } { { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips/ulamips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ulamips/ulamips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaMIPS-behavioral " "Found design unit 1: ulaMIPS-behavioral" {  } { { "UlaMIPS/ulaMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516768 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaMIPS " "Found entity 1: ulaMIPS" {  } { { "UlaMIPS/ulaMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagewb/stagewb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagewb/stagewb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageWB-behavioral " "Found design unit 1: stageWB-behavioral" {  } { { "stageWB/stageWB.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageWB/stageWB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516778 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageWB " "Found entity 1: stageWB" {  } { { "stageWB/stageWB.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageWB/stageWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagemem/stagemem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagemem/stagemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageMEM-behavioral " "Found design unit 1: stageMEM-behavioral" {  } { { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516778 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageMEM " "Found entity 1: stageMEM" {  } { { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagef/stagef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagef/stagef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageF-behavioral " "Found design unit 1: stageF-behavioral" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516778 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageF " "Found entity 1: stageF" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stageex/stageex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stageex/stageex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageEX-behavioral " "Found design unit 1: stageEX-behavioral" {  } { { "stageEX/stageEX.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516788 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageEX " "Found entity 1: stageEX" {  } { { "stageEX/stageEX.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stageex/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stageex/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-behavioral " "Found design unit 1: mux21-behavioral" {  } { { "stageEX/mux21.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/mux21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516788 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "stageEX/mux21.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staged/staged.vhd 2 1 " "Found 2 design units, including 1 entities, in source file staged/staged.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageD-behavioral " "Found design unit 1: stageD-behavioral" {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516798 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageD " "Found entity 1: stageD" {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Somador " "Found design unit 1: somador-Somador" {  } { { "Somador/somador.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Somador/somador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516798 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "Somador/somador.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Somador/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemwb/regmemwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmemwb/regmemwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regMEMWB-behavioral " "Found design unit 1: regMEMWB-behavioral" {  } { { "regMEMWB/regMEMWB.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regMEMWB/regMEMWB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516798 ""} { "Info" "ISGN_ENTITY_NAME" "1 regMEMWB " "Found entity 1: regMEMWB" {  } { { "regMEMWB/regMEMWB.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regMEMWB/regMEMWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regifid/regifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regifid/regifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIFID-reg_ifid " "Found design unit 1: RegIFID-reg_ifid" {  } { { "RegIFID/RegIFID.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIFID/RegIFID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516808 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIFID " "Found entity 1: RegIFID" {  } { { "RegIFID/RegIFID.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIFID/RegIFID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regidex/regidex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regidex/regidex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIDEX-reg_idex " "Found design unit 1: RegIDEX-reg_idex" {  } { { "RegIDEX/RegIDEX.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIDEX/RegIDEX.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516808 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIDEX " "Found entity 1: RegIDEX" {  } { { "RegIDEX/RegIDEX.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIDEX/RegIDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexmem/regexmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regexmem/regexmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regEXMEM-behavioral " "Found design unit 1: regEXMEM-behavioral" {  } { { "regEXMEM/regEXMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regEXMEM/regEXMEM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516818 ""} { "Info" "ISGN_ENTITY_NAME" "1 regEXMEM " "Found entity 1: regEXMEM" {  } { { "regEXMEM/regEXMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regEXMEM/regEXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-PC " "Found design unit 1: pc-PC" {  } { { "PC/pc.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/PC/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516818 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "PC/pc.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/PC/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516818 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 Mux41/mux41.vhd " "Entity \"mux41\" obtained from \"Mux41/mux41.vhd\" instead of from Quartus II megafunction library" {  } { { "Mux41/mux41.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux41/mux41.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1436478516828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41/mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41/mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-behavioral " "Found design unit 1: mux41-behavioral" {  } { { "Mux41/mux41.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux41/mux41.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516828 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "Mux41/mux41.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux41/mux41.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21/mux21mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21/mux21mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21MIPS-behavioral " "Found design unit 1: mux21MIPS-behavioral" {  } { { "Mux21/mux21MIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux21/mux21MIPS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516828 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21MIPS " "Found entity 1: mux21MIPS" {  } { { "Mux21/mux21MIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux21/mux21MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemips/controlemips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlemips/controlemips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleMIPS-controleMIPS_op " "Found design unit 1: controleMIPS-controleMIPS_op" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516828 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleMIPS " "Found entity 1: controleMIPS" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips/bregmips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bregmips/bregmips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behavioral " "Found design unit 1: bregMIPS-behavioral" {  } { { "bregMIPS/bregMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/bregMIPS/bregMIPS.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516838 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "bregMIPS/bregMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/bregMIPS/bregMIPS.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478516838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478516838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mipsPipe_line " "Elaborating entity \"mipsPipe_line\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436478516888 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk mipsPipe_line.vhd(281) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(281): used implicit default value for signal \"clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 281 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516948 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "StallF mipsPipe_line.vhd(281) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(281): used implicit default value for signal \"StallF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 281 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516948 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCSrcF mipsPipe_line.vhd(282) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(282): used implicit default value for signal \"PCSrcF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 282 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516948 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCJumpF mipsPipe_line.vhd(283) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(283): used implicit default value for signal \"PCJumpF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 283 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCBranchF mipsPipe_line.vhd(283) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(283): used implicit default value for signal \"PCBranchF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 283 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCPlus4F mipsPipe_line.vhd(283) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(283): object \"PCPlus4F\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "InstrF mipsPipe_line.vhd(283) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(283): object \"InstrF\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "equalD mipsPipe_line.vhd(286) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(286): object \"equalD\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WriteRegW mipsPipe_line.vhd(287) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(287): used implicit default value for signal \"WriteRegW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 287 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RsD mipsPipe_line.vhd(287) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(287): object \"RsD\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RtD mipsPipe_line.vhd(287) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(287): object \"RtD\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RdD mipsPipe_line.vhd(287) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(287): object \"RdD\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InstD mipsPipe_line.vhd(288) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(288): used implicit default value for signal \"InstD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 288 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCPlus4D mipsPipe_line.vhd(288) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(288): used implicit default value for signal \"PCPlus4D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 288 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AluOutM mipsPipe_line.vhd(288) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(288): used implicit default value for signal \"AluOutM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 288 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD1 mipsPipe_line.vhd(288) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(288): object \"RD1\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD2 mipsPipe_line.vhd(288) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(288): object \"RD2\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signImmD mipsPipe_line.vhd(288) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(288): object \"signImmD\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCBranchD mipsPipe_line.vhd(288) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(288): object \"PCBranchD\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWriteE mipsPipe_line.vhd(291) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal \"RegWriteE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemtoRegE mipsPipe_line.vhd(291) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal \"MemtoRegE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWriteE mipsPipe_line.vhd(291) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal \"MemWriteE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUSrcE mipsPipe_line.vhd(291) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal \"ALUSrcE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegDstE mipsPipe_line.vhd(291) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal \"RegDstE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOutOvfl mipsPipe_line.vhd(291) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object \"ALUOutOvfl\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOutZero mipsPipe_line.vhd(291) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object \"ALUOutZero\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516958 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWriteE_S mipsPipe_line.vhd(291) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object \"RegWriteE_S\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemtoRegE_S mipsPipe_line.vhd(291) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object \"MemtoRegE_S\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWriteE_S mipsPipe_line.vhd(291) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object \"MemWriteE_S\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ForwardAE mipsPipe_line.vhd(292) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(292): used implicit default value for signal \"ForwardAE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 292 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ForwardBE mipsPipe_line.vhd(292) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(292): used implicit default value for signal \"ForwardBE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 292 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUControlE mipsPipe_line.vhd(293) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(293): used implicit default value for signal \"ALUControlE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 293 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RtE mipsPipe_line.vhd(294) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(294): used implicit default value for signal \"RtE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 294 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RdE mipsPipe_line.vhd(294) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(294): used implicit default value for signal \"RdE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 294 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteRegE mipsPipe_line.vhd(294) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(294): object \"WriteRegE\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD1_E mipsPipe_line.vhd(295) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(295): used implicit default value for signal \"RD1_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 295 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD2_E mipsPipe_line.vhd(295) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(295): used implicit default value for signal \"RD2_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 295 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SignImmE mipsPipe_line.vhd(295) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(295): used implicit default value for signal \"SignImmE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 295 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOutE mipsPipe_line.vhd(295) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(295): object \"ALUOutE\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteDataE mipsPipe_line.vhd(295) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(295): object \"WriteDataE\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWriteM mipsPipe_line.vhd(298) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(298): used implicit default value for signal \"RegWriteM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 298 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemtoRegM mipsPipe_line.vhd(298) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(298): used implicit default value for signal \"MemtoRegM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 298 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWriteM mipsPipe_line.vhd(298) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(298): used implicit default value for signal \"MemWriteM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 298 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWriteM_S mipsPipe_line.vhd(298) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(298): object \"RegWriteM_S\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemtoRegM_S mipsPipe_line.vhd(298) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(298): object \"MemtoRegM_S\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WriteDataM mipsPipe_line.vhd(299) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(299): used implicit default value for signal \"WriteDataM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 299 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ReadDataM mipsPipe_line.vhd(299) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(299): object \"ReadDataM\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WriteRegM mipsPipe_line.vhd(300) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(300): used implicit default value for signal \"WriteRegM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 300 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteRegM_S mipsPipe_line.vhd(300) " "Verilog HDL or VHDL warning at mipsPipe_line.vhd(300): object \"WriteRegM_S\" assigned a value but never read" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436478516968 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memtoregW mipsPipe_line.vhd(303) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(303): used implicit default value for signal \"memtoregW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 303 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516978 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUoutW mipsPipe_line.vhd(304) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(304): used implicit default value for signal \"ALUoutW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516978 "|mipsPipe_line"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadDataW mipsPipe_line.vhd(304) " "VHDL Signal Declaration warning at mipsPipe_line.vhd(304): used implicit default value for signal \"ReadDataW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478516978 "|mipsPipe_line"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stageF stageF:InsFetch " "Elaborating entity \"stageF\" for hierarchy \"stageF:InsFetch\"" {  } { { "mipsPipe_line.vhd" "InsFetch" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478517038 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_data stageF.vhd(46) " "VHDL Signal Declaration warning at stageF.vhd(46): used implicit default value for signal \"mem_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCF stageF.vhd(63) " "VHDL Process Statement warning at stageF.vhd(63): signal \"PCF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "plus4 stageF.vhd(63) " "VHDL Process Statement warning at stageF.vhd(63): signal \"plus4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCF stageF.vhd(64) " "VHDL Process Statement warning at stageF.vhd(64): signal \"PCF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "plus4 stageF.vhd(64) " "VHDL Process Statement warning at stageF.vhd(64): signal \"plus4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCSrcF stageF.vhd(66) " "VHDL Process Statement warning at stageF.vhd(66): signal \"PCSrcF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCPlus4Sig stageF.vhd(67) " "VHDL Process Statement warning at stageF.vhd(67): signal \"PCPlus4Sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCBranchF stageF.vhd(68) " "VHDL Process Statement warning at stageF.vhd(68): signal \"PCBranchF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCJumpF stageF.vhd(69) " "VHDL Process Statement warning at stageF.vhd(69): signal \"PCJumpF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCsig stageF.vhd(60) " "VHDL Process Statement warning at stageF.vhd(60): inferring latch(es) for signal or variable \"PCsig\", which holds its previous value in one or more paths through the process" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[0\] stageF.vhd(60) " "Inferred latch for \"PCsig\[0\]\" at stageF.vhd(60)" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[1\] stageF.vhd(60) " "Inferred latch for \"PCsig\[1\]\" at stageF.vhd(60)" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[2\] stageF.vhd(60) " "Inferred latch for \"PCsig\[2\]\" at stageF.vhd(60)" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[3\] stageF.vhd(60) " "Inferred latch for \"PCsig\[3\]\" at stageF.vhd(60)" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[4\] stageF.vhd(60) " "Inferred latch for \"PCsig\[4\]\" at stageF.vhd(60)" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[5\] stageF.vhd(60) " "Inferred latch for \"PCsig\[5\]\" at stageF.vhd(60)" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[6\] stageF.vhd(60) " "Inferred latch for \"PCsig\[6\]\" at stageF.vhd(60)" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsig\[7\] stageF.vhd(60) " "Inferred latch for \"PCsig\[7\]\" at stageF.vhd(60)" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436478517038 "|mipsPipe_line|stageF:InsFetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textMIPS stageF:InsFetch\|textMIPS:map_textMIPS " "Elaborating entity \"textMIPS\" for hierarchy \"stageF:InsFetch\|textMIPS:map_textMIPS\"" {  } { { "stageF/stageF.vhd" "map_textMIPS" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478517058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\"" {  } { { "textMIPS.vhd" "altsyncram_component" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\"" {  } { { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component " "Instantiated megafunction \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memText.mif " "Parameter \"init_file\" = \"memText.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518148 ""}  } { { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436478518148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2d1 " "Found entity 1: altsyncram_v2d1" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478518455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478518455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2d1 stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated " "Elaborating entity \"altsyncram_v2d1\" for hierarchy \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518455 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/memText.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/memText.mif -- setting all initial values to 0" {  } { { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1436478518465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc stageF:InsFetch\|pc:map_pc " "Elaborating entity \"pc\" for hierarchy \"stageF:InsFetch\|pc:map_pc\"" {  } { { "stageF/stageF.vhd" "map_pc" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stageD stageD:InsDecode " "Elaborating entity \"stageD\" for hierarchy \"stageD:InsDecode\"" {  } { { "mipsPipe_line.vhd" "InsDecode" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518595 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD1 stageD.vhd(16) " "VHDL Signal Declaration warning at stageD.vhd(16): used implicit default value for signal \"RD1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478518595 "|mipsPipe_line|stageD:InsDecode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD2 stageD.vhd(17) " "VHDL Signal Declaration warning at stageD.vhd(17): used implicit default value for signal \"RD2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478518595 "|mipsPipe_line|stageD:InsDecode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signImmD stageD.vhd(19) " "VHDL Signal Declaration warning at stageD.vhd(19): used implicit default value for signal \"signImmD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478518595 "|mipsPipe_line|stageD:InsDecode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RsD stageD.vhd(21) " "VHDL Signal Declaration warning at stageD.vhd(21): used implicit default value for signal \"RsD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478518595 "|mipsPipe_line|stageD:InsDecode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RtD stageD.vhd(22) " "VHDL Signal Declaration warning at stageD.vhd(22): used implicit default value for signal \"RtD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478518595 "|mipsPipe_line|stageD:InsDecode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RdD stageD.vhd(23) " "VHDL Signal Declaration warning at stageD.vhd(23): used implicit default value for signal \"RdD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478518605 "|mipsPipe_line|stageD:InsDecode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "equalD stageD.vhd(25) " "VHDL Signal Declaration warning at stageD.vhd(25): used implicit default value for signal \"equalD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478518605 "|mipsPipe_line|stageD:InsDecode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCBranchD stageD.vhd(28) " "VHDL Signal Declaration warning at stageD.vhd(28): used implicit default value for signal \"PCBranchD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436478518605 "|mipsPipe_line|stageD:InsDecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stageEX stageEX:Execute " "Elaborating entity \"stageEX\" for hierarchy \"stageEX:Execute\"" {  } { { "mipsPipe_line.vhd" "Execute" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 stageEX:Execute\|mux21:map_mux21_1 " "Elaborating entity \"mux21\" for hierarchy \"stageEX:Execute\|mux21:map_mux21_1\"" {  } { { "stageEX/stageEX.vhd" "map_mux21_1" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 stageEX:Execute\|mux41:map_Mux41_1 " "Elaborating entity \"mux41\" for hierarchy \"stageEX:Execute\|mux41:map_Mux41_1\"" {  } { { "stageEX/stageEX.vhd" "map_Mux41_1" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21MIPS stageEX:Execute\|mux21MIPS:map_mux21MIPS_2 " "Elaborating entity \"mux21MIPS\" for hierarchy \"stageEX:Execute\|mux21MIPS:map_mux21MIPS_2\"" {  } { { "stageEX/stageEX.vhd" "map_mux21MIPS_2" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaMIPS stageEX:Execute\|ulaMIPS:map_ulaMIPS " "Elaborating entity \"ulaMIPS\" for hierarchy \"stageEX:Execute\|ulaMIPS:map_ulaMIPS\"" {  } { { "stageEX/stageEX.vhd" "map_ulaMIPS" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518685 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a5 ulaMIPS.vhdl(63) " "VHDL Process Statement warning at ulaMIPS.vhdl(63): signal \"a5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UlaMIPS/ulaMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478518695 "|mipsPipe_line|stageEX:Execute|ulaMIPS:map_ulaMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a5 ulaMIPS.vhdl(65) " "VHDL Process Statement warning at ulaMIPS.vhdl(65): signal \"a5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UlaMIPS/ulaMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478518695 "|mipsPipe_line|stageEX:Execute|ulaMIPS:map_ulaMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a5 ulaMIPS.vhdl(67) " "VHDL Process Statement warning at ulaMIPS.vhdl(67): signal \"a5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UlaMIPS/ulaMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478518695 "|mipsPipe_line|stageEX:Execute|ulaMIPS:map_ulaMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ulaMIPS.vhdl(80) " "VHDL Process Statement warning at ulaMIPS.vhdl(80): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UlaMIPS/ulaMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436478518695 "|mipsPipe_line|stageEX:Execute|ulaMIPS:map_ulaMIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stageMEM stageMEM:Memory " "Elaborating entity \"stageMEM\" for hierarchy \"stageMEM:Memory\"" {  } { { "mipsPipe_line.vhd" "Memory" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMIPS stageMEM:Memory\|dataMIPS:map_DataMemory " "Elaborating entity \"dataMIPS\" for hierarchy \"stageMEM:Memory\|dataMIPS:map_DataMemory\"" {  } { { "stageMEM/stageMEM.vhd" "map_DataMemory" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\"" {  } { { "dataMIPS.vhd" "altsyncram_component" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\"" {  } { { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memData.mif " "Parameter \"init_file\" = \"memData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478518925 ""}  } { { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436478518925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1d1 " "Found entity 1: altsyncram_k1d1" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436478519005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436478519005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1d1 stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated " "Elaborating entity \"altsyncram_k1d1\" for hierarchy \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478519015 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/memData.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/memData.mif -- setting all initial values to 0" {  } { { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1436478519015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stageWB stageWB:WriteBack " "Elaborating entity \"stageWB\" for hierarchy \"stageWB:WriteBack\"" {  } { { "mipsPipe_line.vhd" "WriteBack" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436478519115 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[0\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[1\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[2\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[3\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[4\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[5\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[6\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[7\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[8\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[9\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[10\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[11\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[12\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[13\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[14\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[15\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[16\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[17\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[18\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[19\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[20\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[21\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[22\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[23\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[24\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[25\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[26\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[27\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[28\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[29\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[30\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[31\] " "Synthesized away node \"stageMEM:Memory\|dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_k1d1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 89 0 0 } } { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 32 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[0\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[1\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[2\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[3\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[4\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[5\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[6\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[7\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[8\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[9\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[10\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[11\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[12\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[13\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[14\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[15\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[16\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[17\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[18\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[19\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[20\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[21\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[22\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[23\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[24\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[25\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[26\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[27\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[28\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[29\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[30\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[31\] " "Synthesized away node \"stageF:InsFetch\|textMIPS:map_textMIPS\|altsyncram:altsyncram_component\|altsyncram_v2d1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/altsyncram_v2d1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 89 0 0 } } { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 57 0 0 } } { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436478527870 "|mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1436478527870 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1436478527870 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1436478528190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  144 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 144 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436478528390 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 09 18:48:48 2015 " "Processing ended: Thu Jul 09 18:48:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436478528390 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436478528390 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436478528390 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436478528390 ""}
