<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintie_dfflr</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_47699'>
<a name="inst_tag_47699"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47699" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintie_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47699_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod950_19.html#inst_tag_47699_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47699_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47700'>
<a name="inst_tag_47700"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47700" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47700_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod950_19.html#inst_tag_47700_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47700_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47701'>
<a name="inst_tag_47701"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47701" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintattr_lsb_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.11</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47701_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod950_19.html#inst_tag_47701_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47701_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47702'>
<a name="inst_tag_47702"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47702" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintie_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.49</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47702_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod950_19.html#inst_tag_47702_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47702_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.49</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47703'>
<a name="inst_tag_47703"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47703" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47703_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod950_19.html#inst_tag_47703_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47703_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 48.15</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod3385.html#inst_tag_259952" >gen_clic_clicint_write[3].gen_internal_clicintip.u_n22_internal_clicintip_gen</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47704'>
<a name="inst_tag_47704"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47704" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.27</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47704_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod950_19.html#inst_tag_47704_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47704_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.27</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47705'>
<a name="inst_tag_47705"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47705" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintattr_lsb_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47705_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod950_19.html#inst_tag_47705_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47705_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47706'>
<a name="inst_tag_47706"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47706" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintie_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47706_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod950_19.html#inst_tag_47706_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47706_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47707'>
<a name="inst_tag_47707"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47707" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47707_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod950_19.html#inst_tag_47707_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47707_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47708'>
<a name="inst_tag_47708"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47708" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintattr_lsb_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47708_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod950_19.html#inst_tag_47708_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47708_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47709'>
<a name="inst_tag_47709"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47709" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintie_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47709_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod950_19.html#inst_tag_47709_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47709_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47710'>
<a name="inst_tag_47710"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47710" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47710_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod950_19.html#inst_tag_47710_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47710_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47711'>
<a name="inst_tag_47711"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47711" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintattr_lsb_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47711_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod950_19.html#inst_tag_47711_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47711_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47712'>
<a name="inst_tag_47712"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_47712" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintie_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod950_19.html#inst_tag_47712_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod950_19.html#inst_tag_47712_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_19.html#inst_tag_47712_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 51.74</td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.74</td>
<td class="wht cl rt"></td>
<td><a href="mod2273_0.html#inst_tag_175709" >u_n22_clic_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod950.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_47699"  onclick="showContent('inst_tag_47699')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintie_dfflr</a><br>
<a href="#inst_tag_47700"  onclick="showContent('inst_tag_47700')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a><br>
<a href="#inst_tag_47701"  onclick="showContent('inst_tag_47701')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintattr_lsb_dfflr</a><br>
<a href="#inst_tag_47702"  onclick="showContent('inst_tag_47702')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintie_dfflr</a><br>
<a href="#inst_tag_47703"  onclick="showContent('inst_tag_47703')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a><br>
<a href="#inst_tag_47704"  onclick="showContent('inst_tag_47704')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a><br>
<a href="#inst_tag_47705"  onclick="showContent('inst_tag_47705')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintattr_lsb_dfflr</a><br>
<a href="#inst_tag_47706"  onclick="showContent('inst_tag_47706')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintie_dfflr</a><br>
<a href="#inst_tag_47707"  onclick="showContent('inst_tag_47707')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a><br>
<a href="#inst_tag_47708"  onclick="showContent('inst_tag_47708')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintattr_lsb_dfflr</a><br>
<a href="#inst_tag_47709"  onclick="showContent('inst_tag_47709')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintie_dfflr</a><br>
<a href="#inst_tag_47710"  onclick="showContent('inst_tag_47710')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a><br>
<a href="#inst_tag_47711"  onclick="showContent('inst_tag_47711')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintattr_lsb_dfflr</a><br>
<a href="#inst_tag_47712"  onclick="showContent('inst_tag_47712')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintie_dfflr</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_47699'>
<a name="inst_tag_47699_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47699" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintie_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47699_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47699" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47699_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47699" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47700'>
<a name="inst_tag_47700_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47700" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47700_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47700" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47700_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47700" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47701'>
<a name="inst_tag_47701_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47701" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintattr_lsb_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47701_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47701" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintattr_lsb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">8</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">8</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47701_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47701" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintattr_lsb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47702'>
<a name="inst_tag_47702_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47702" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintie_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47702_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47702" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">6</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">6</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47702_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47702" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47703'>
<a name="inst_tag_47703_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47703" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47703_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47703" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47703_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47703" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47704'>
<a name="inst_tag_47704_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47704" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47704_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47704" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">8</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">8</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47704_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47704" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47705'>
<a name="inst_tag_47705_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47705" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintattr_lsb_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47705_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47705" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintattr_lsb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47705_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47705" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintattr_lsb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47706'>
<a name="inst_tag_47706_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47706" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintie_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47706_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47706" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47706_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47706" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47707'>
<a name="inst_tag_47707_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47707" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47707_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47707" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47707_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47707" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47708'>
<a name="inst_tag_47708_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47708" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintattr_lsb_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47708_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47708" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintattr_lsb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47708_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47708" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintattr_lsb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47709'>
<a name="inst_tag_47709_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47709" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintie_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47709_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47709" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47709_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47709" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47710'>
<a name="inst_tag_47710_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47710" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47710_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47710" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47710_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47710" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47711'>
<a name="inst_tag_47711_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47711" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintattr_lsb_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47711_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47711" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintattr_lsb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47711_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47711" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintattr_lsb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47712'>
<a name="inst_tag_47712_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_19.html#inst_tag_47712" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintie_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47712_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_19.html#inst_tag_47712" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">4</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47712_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_19.html#inst_tag_47712" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintie_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_47699">
    <li>
      <a href="#inst_tag_47699_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47699_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47699_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47700">
    <li>
      <a href="#inst_tag_47700_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47700_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47700_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47701">
    <li>
      <a href="#inst_tag_47701_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47701_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47701_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47702">
    <li>
      <a href="#inst_tag_47702_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47702_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47702_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47703">
    <li>
      <a href="#inst_tag_47703_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47703_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47703_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47704">
    <li>
      <a href="#inst_tag_47704_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47704_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47704_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47705">
    <li>
      <a href="#inst_tag_47705_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47705_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47705_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47706">
    <li>
      <a href="#inst_tag_47706_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47706_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47706_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47707">
    <li>
      <a href="#inst_tag_47707_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47707_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47707_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47708">
    <li>
      <a href="#inst_tag_47708_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47708_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47708_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47709">
    <li>
      <a href="#inst_tag_47709_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47709_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47709_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47710">
    <li>
      <a href="#inst_tag_47710_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47710_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47710_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47711">
    <li>
      <a href="#inst_tag_47711_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47711_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47711_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47712">
    <li>
      <a href="#inst_tag_47712_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47712_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47712_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
