<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="bd_929b_eth_buf_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/bd_929b_eth_buf_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_929b_util_vector_logic_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/bd_929b_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_ethernet_0_dma_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_axi_ethernet_0_dma_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_xlconcat_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_microblaze_0_xlconcat_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_929b_mac_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/bd_929b_mac_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_929b_c_shift_ram_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/bd_929b_c_shift_ram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_929b_xlconstant_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/bd_929b_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_1_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_1_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_axi_smc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_timer_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_ethernet_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_axi_ethernet_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_929b_eth_buf_0_synth_1"/>
		<Parent Id="bd_929b_util_vector_logic_0_0_synth_1"/>
		<Parent Id="bd_929b_mac_0_synth_1"/>
		<Parent Id="bd_929b_c_shift_ram_0_0_synth_1"/>
		<Parent Id="bd_929b_xlconstant_0_0_synth_1"/>
		<Parent Id="bd_929b_c_counter_binary_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_axi_intc_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mdm_1_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_929b_c_counter_binary_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/bd_929b_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mig_7series_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_mig_7series_0_100M_1_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_rst_mig_7series_0_100M_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_v10_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_v10_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="design_1_lmb_bram_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/design_1_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_ethernet_0_dma_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_xlconcat_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_1_axi_smc_1_synth_1"/>
		<Parent Id="design_1_microblaze_0_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_axi_timer_0_0_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_mdm_1_0_synth_1"/>
		<Parent Id="design_1_mig_7series_0_0_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_100M_1_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_1_dlmb_v10_0_synth_1"/>
		<Parent Id="design_1_ilmb_v10_0_synth_1"/>
		<Parent Id="design_1_lmb_bram_0_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="bd_929b_eth_buf_0_synth_1"/>
		<Parent Id="bd_929b_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_dma_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_xlconcat_0_synth_1"/>
		<Parent Id="bd_929b_mac_0_synth_1"/>
		<Parent Id="bd_929b_c_shift_ram_0_0_synth_1"/>
		<Parent Id="bd_929b_xlconstant_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_1_axi_smc_1_synth_1"/>
		<Parent Id="design_1_microblaze_0_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_axi_timer_0_0_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_mdm_1_0_synth_1"/>
		<Parent Id="bd_929b_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design_1_mig_7series_0_0_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_100M_1_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_1_dlmb_v10_0_synth_1"/>
		<Parent Id="design_1_ilmb_v10_0_synth_1"/>
		<Parent Id="design_1_lmb_bram_0_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
</Runs>

