// Seed: 3627413656
module module_0 (
    inout wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output wor id_8,
    output uwire id_9,
    input wor id_10,
    output wor id_11,
    input tri1 id_12,
    input tri1 id_13,
    input supply1 id_14,
    output wire id_15,
    output wire id_16,
    output tri1 id_17
);
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    output supply0 _id_0,
    output uwire id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    input wire id_5
    , id_13,
    input wire id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9,
    inout wor id_10,
    input uwire id_11
);
  uwire id_14 = -1;
  logic [id_0 : 1] id_15;
  ;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_6,
      id_7,
      id_5,
      id_9,
      id_4,
      id_5,
      id_4,
      id_10,
      id_11,
      id_1,
      id_9,
      id_3,
      id_2,
      id_4,
      id_10,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
