$date
	Sun Dec 25 15:24:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 2 ! out [1:0] $end
$var wire 1 " full $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % pop $end
$var reg 1 & push $end
$var reg 1 ' reset $end
$scope module fifo $end
$var wire 1 # clk $end
$var wire 2 ( in [1:0] $end
$var wire 1 % pop $end
$var wire 1 & push $end
$var wire 1 ' reset $end
$var wire 1 " full $end
$var reg 3 ) head [2:0] $end
$var reg 3 * n [2:0] $end
$var reg 2 + out [1:0] $end
$var reg 3 , tail [2:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 -
b0 ,
b0 +
b0 *
b0 )
b11 (
1'
0&
0%
b11 $
1#
0"
b0 !
$end
#5
0#
#10
1#
0'
#15
0#
#20
b1 *
b1 )
1#
1&
#25
0#
#30
b10 *
b10 )
b11 !
b11 +
1#
b10 $
b10 (
#35
0#
#40
b11 *
b11 )
1#
b11 $
b11 (
#45
0#
#50
1"
b100 *
b0 )
1#
b0 $
b0 (
#55
0#
#60
1#
b11 $
b11 (
#65
0#
#70
1#
#75
0#
#80
0"
b11 *
b1 ,
1#
1%
0&
#85
0#
#90
b10 *
b10 ,
b10 !
b10 +
1#
#95
0#
#100
b1 *
b11 ,
b11 !
b11 +
1#
#105
0#
#110
b0 *
b0 ,
b0 !
b0 +
1#
#115
0#
#120
1#
#125
0#
#130
b1 *
b1 )
1#
1&
#135
0#
#140
b10 *
b10 )
b11 !
b11 +
1#
b10 $
b10 (
0%
#145
0#
#150
b11 *
b11 )
1#
b1 $
b1 (
#155
0#
#160
1"
b100 *
b0 )
1#
b0 $
b0 (
#165
0#
#170
b1 ,
b1 )
1#
b11 $
b11 (
1%
#175
0#
#180
b10 ,
b10 )
b10 !
b10 +
1#
b10 $
b10 (
#185
0#
#190
b11 ,
b11 )
b1 !
b1 +
1#
b1 $
b1 (
#195
0#
#200
b0 ,
b0 )
b0 !
b0 +
1#
#205
0#
#210
b1 ,
b1 )
1#
