*----------------------------------------------------------------------------------------
*	Voltus Power Analysis - Power Calculator - Version v18.17-s023_1 64-bit (03/05/2020 14:39:22)
*	Copyright 2007, Cadence Design Systems, Inc.
*
* 	Date & Time:	2023-Jun-07 17:37:28 (2023-Jun-08 00:37:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fir
*
*	Liberty Libraries used: 
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sky130_fd_sc_hd__ss_100C_1v60.lib
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_32x32m2w8_replica_v1_tt_025C_1v80.lib
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_64x32m4w32_replica_v1_tt_025C_1v80.lib
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_512x32m4w8_replica_v1_tt_025C_1v80.lib
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_1024x32m8w8_replica_v1_tt_025C_1v80.lib
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_1024x32m8w32_replica_v1_tt_025C_1v80.lib
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_1024x64m8w32_replica_v1_tt_025C_1v80.lib
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_2048x32m8w8_replica_v1_tt_025C_1v80.lib
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_4096x8m8w8_replica_v1_tt_025C_1v80.lib
*	        /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_4096x32m8w8_replica_v1_tt_025C_1v80.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        1.6 
*
*	Parasitic Files used: 
*	        /scratch/nk/asic_labs/lab1/sky130/build/par-rundir/fir.ss_100C_1v60.par.spef
*
*	DEF Files used: 
*	        /tmp/ssv_tmpdir_12986_ina208/eps_out_12986.def.gz
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -output activePowerReports.ss_100C_1v60.setup_view -report_prefix power
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.29853240 	   14.3642%
Total Switching Power:       1.77327182 	   85.3226%
Total Leakage Power:         0.00650968 	    0.3132%
Total Power:                 2.07831389 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1374     0.01386   0.0002852      0.1515       7.291 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.1354        1.68     0.00619       1.822       87.66 
Clock (Combinational)            0.02572     0.07909   3.496e-05      0.1048       5.045 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.2985       1.773     0.00651       2.078         100 
-----------------------------------------------------------------------------------------


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02572     0.07909   3.496e-05      0.1048       5.045 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.02572     0.07909   3.496e-05      0.1048       5.045 
-----------------------------------------------------------------------------------------

Clock: clk
Clock Period:                0.005 usec 
Clock Toggle Rate:   400.0000 MHz 
Clock Static Probability:  0.5000


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.6     0.2985       1.773     0.00651       2.078         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:             FE_OFC4_Out_7 (sky130_fd_sc_hd__buf_8):           0.1964 
*                Highest Leakage Power:       CTS_ccl_a_inv_00009 (sky130_fd_sc_hd__clkinv_16):        1.826e-05 
*          Total Cap:      1.47303e-11 F
*          Total instances in design: 1582999
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap: 1582853
-----------------------------------------------------------------------------------------

