<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\impl\gwsynthesis\VGA_FlappyBird.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FPGA_work\GOWIN\POCKET_LAB\VGA_FlappyBird\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.08</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 05 11:07:05 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2841</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>842</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>35.989(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.214</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[13]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>27.743</td>
</tr>
<tr>
<td>2</td>
<td>12.300</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[12]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>27.657</td>
</tr>
<tr>
<td>3</td>
<td>12.450</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[12]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>27.507</td>
</tr>
<tr>
<td>4</td>
<td>12.682</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[13]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>27.275</td>
</tr>
<tr>
<td>5</td>
<td>12.723</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[3]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>27.234</td>
</tr>
<tr>
<td>6</td>
<td>12.821</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[5]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>27.136</td>
</tr>
<tr>
<td>7</td>
<td>12.992</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[10]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>26.965</td>
</tr>
<tr>
<td>8</td>
<td>13.124</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[11]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>26.832</td>
</tr>
<tr>
<td>9</td>
<td>13.190</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[8]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>26.767</td>
</tr>
<tr>
<td>10</td>
<td>13.305</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[9]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>26.651</td>
</tr>
<tr>
<td>11</td>
<td>13.372</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[3]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>26.584</td>
</tr>
<tr>
<td>12</td>
<td>13.486</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[5]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>26.470</td>
</tr>
<tr>
<td>13</td>
<td>13.513</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[6]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>26.443</td>
</tr>
<tr>
<td>14</td>
<td>13.806</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[7]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>26.150</td>
</tr>
<tr>
<td>15</td>
<td>13.961</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[10]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>25.996</td>
</tr>
<tr>
<td>16</td>
<td>13.998</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[6]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>25.959</td>
</tr>
<tr>
<td>17</td>
<td>14.093</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[11]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>25.863</td>
</tr>
<tr>
<td>18</td>
<td>14.159</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[8]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>25.797</td>
</tr>
<tr>
<td>19</td>
<td>14.274</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[9]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>25.682</td>
</tr>
<tr>
<td>20</td>
<td>14.274</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[7]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>25.682</td>
</tr>
<tr>
<td>21</td>
<td>14.454</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_0_s/AD[4]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>25.502</td>
</tr>
<tr>
<td>22</td>
<td>14.956</td>
<td>m1/rgb_y_3_s0/Q</td>
<td>m2/rom_tube_rom_tube_0_1_s/AD[4]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>25.001</td>
</tr>
<tr>
<td>23</td>
<td>19.072</td>
<td>m2/rom_state_rom_state_0_0_s/DO[2]</td>
<td>m2/data_out_3_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>20.528</td>
</tr>
<tr>
<td>24</td>
<td>19.524</td>
<td>m2/rom_state_rom_state_0_0_s/DO[2]</td>
<td>m2/data_out_11_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>20.076</td>
</tr>
<tr>
<td>25</td>
<td>19.783</td>
<td>m2/rom_state_rom_state_0_0_s/DO[2]</td>
<td>m2/data_out_7_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>19.817</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.411</td>
<td>m2/rom_bird_addr_4_s0/Q</td>
<td>m2/rom_bird_rom_bird_0_0_s/AD[8]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.421</td>
<td>m2/rom_state_addr_3_s0/Q</td>
<td>m2/rom_state_rom_state_0_1_s/AD[5]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.575</td>
</tr>
<tr>
<td>3</td>
<td>0.555</td>
<td>m1/h_active_s1/Q</td>
<td>m2/de_in_r0_s0/RESET</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.558</td>
<td>m4/state_0_s0/Q</td>
<td>m4/state_1_s1/CE</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>5</td>
<td>0.679</td>
<td>m2/rom_bird_addr_2_s0/Q</td>
<td>m2/rom_bird_rom_bird_0_0_s/AD[6]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>6</td>
<td>0.682</td>
<td>m2/rom_state_addr_2_s0/Q</td>
<td>m2/rom_state_rom_state_0_1_s/AD[4]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>7</td>
<td>0.690</td>
<td>m1/rgb_x_6_s0/Q</td>
<td>m2/rom_back_rom_back_0_5_s/AD[4]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.844</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>m4/flash_s2/Q</td>
<td>m4/flash_s2/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_0_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>uart_rx_inst/cycle_cnt_10_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_10_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>uart_rx_inst/cycle_cnt_15_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_15_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>m1/rgb_vs_s1/Q</td>
<td>m1/rgb_vs_s1/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>m1/rgb_hs_s1/Q</td>
<td>m1/rgb_hs_s1/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>m1/v_cnt_8_s0/Q</td>
<td>m1/v_cnt_8_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>m4/cnt_0_s3/Q</td>
<td>m4/cnt_0_s3/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>m4/bird_loc_y_9_s1/Q</td>
<td>m4/bird_loc_y_9_s1/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>uart_rx_inst/cycle_cnt_2_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_2_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>uart_rx_inst/cycle_cnt_8_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_8_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>m1/h_cnt_11_s0/Q</td>
<td>m1/h_cnt_11_s0/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>m4/bird_loc_y_0_s1/Q</td>
<td>m4/bird_loc_y_0_s1/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>m4/tube4_x_9_s2/Q</td>
<td>m4/tube4_x_9_s2/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>m4/tube4_x_3_s2/Q</td>
<td>m4/tube4_x_3_s2/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>m4/tube3_x_11_s1/Q</td>
<td>m4/tube3_x_11_s1/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>m4/tube4_x_8_s1/Q</td>
<td>m4/tube4_x_8_s1/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>m4/tube4_x_10_s1/Q</td>
<td>m4/tube4_x_10_s1/D</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m1/rgb_x_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m1/rgb_x_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m1/rgb_x_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m1/rgb_y_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m1/h_cnt_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m2/rom_state_addr_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m2/x_in_r1_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m4/tube3_x_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m4/tube3_x_6_s1</td>
</tr>
<tr>
<td>10</td>
<td>18.672</td>
<td>19.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>m2/x_in_r1_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[10]</td>
</tr>
<tr>
<td>25.284</td>
<td>4.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>m2/n3037_s58/I1</td>
</tr>
<tr>
<td>25.910</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">m2/n3037_s58/F</td>
</tr>
<tr>
<td>25.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>m2/n3037_s56/I1</td>
</tr>
<tr>
<td>26.059</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">m2/n3037_s56/O</td>
</tr>
<tr>
<td>26.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>m2/n3037_s4/I1</td>
</tr>
<tr>
<td>26.222</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">m2/n3037_s4/O</td>
</tr>
<tr>
<td>28.170</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[3][A]</td>
<td>m2/n3059_s0/I0</td>
</tr>
<tr>
<td>29.269</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C18[3][A]</td>
<td style=" background: #97FFFF;">m2/n3059_s0/F</td>
</tr>
<tr>
<td>30.563</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.274, 33.428%; route: 18.011, 64.920%; tC2Q: 0.458, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[9]</td>
</tr>
<tr>
<td>24.794</td>
<td>3.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>m2/n3038_s11/I1</td>
</tr>
<tr>
<td>25.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">m2/n3038_s11/F</td>
</tr>
<tr>
<td>25.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>m2/n3038_s9/I1</td>
</tr>
<tr>
<td>25.765</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">m2/n3038_s9/O</td>
</tr>
<tr>
<td>25.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>m2/n3038_s4/I1</td>
</tr>
<tr>
<td>25.928</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">m2/n3038_s4/O</td>
</tr>
<tr>
<td>28.360</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>m2/n3060_s0/I0</td>
</tr>
<tr>
<td>29.182</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">m2/n3060_s0/F</td>
</tr>
<tr>
<td>30.477</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.193, 33.240%; route: 18.005, 65.103%; tC2Q: 0.458, 1.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[9]</td>
</tr>
<tr>
<td>24.794</td>
<td>3.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>m2/n3038_s11/I1</td>
</tr>
<tr>
<td>25.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">m2/n3038_s11/F</td>
</tr>
<tr>
<td>25.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>m2/n3038_s9/I1</td>
</tr>
<tr>
<td>25.765</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">m2/n3038_s9/O</td>
</tr>
<tr>
<td>25.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>m2/n3038_s4/I1</td>
</tr>
<tr>
<td>25.928</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">m2/n3038_s4/O</td>
</tr>
<tr>
<td>28.360</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>m2/n3060_s0/I0</td>
</tr>
<tr>
<td>29.182</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">m2/n3060_s0/F</td>
</tr>
<tr>
<td>30.327</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.193, 33.421%; route: 17.855, 64.913%; tC2Q: 0.458, 1.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[10]</td>
</tr>
<tr>
<td>25.284</td>
<td>4.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>m2/n3037_s58/I1</td>
</tr>
<tr>
<td>25.910</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">m2/n3037_s58/F</td>
</tr>
<tr>
<td>25.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>m2/n3037_s56/I1</td>
</tr>
<tr>
<td>26.059</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">m2/n3037_s56/O</td>
</tr>
<tr>
<td>26.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>m2/n3037_s4/I1</td>
</tr>
<tr>
<td>26.222</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">m2/n3037_s4/O</td>
</tr>
<tr>
<td>28.170</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[3][A]</td>
<td>m2/n3059_s0/I0</td>
</tr>
<tr>
<td>29.269</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C18[3][A]</td>
<td style=" background: #97FFFF;">m2/n3059_s0/F</td>
</tr>
<tr>
<td>30.095</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.274, 34.002%; route: 17.542, 64.318%; tC2Q: 0.458, 1.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[0]</td>
</tr>
<tr>
<td>23.980</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>m2/n3047_s12/I1</td>
</tr>
<tr>
<td>25.012</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">m2/n3047_s12/F</td>
</tr>
<tr>
<td>25.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>m2/n3047_s10/I1</td>
</tr>
<tr>
<td>25.161</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">m2/n3047_s10/O</td>
</tr>
<tr>
<td>25.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>m2/n3047_s4/I1</td>
</tr>
<tr>
<td>25.324</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">m2/n3047_s4/O</td>
</tr>
<tr>
<td>27.272</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>m2/n3069_s0/I0</td>
</tr>
<tr>
<td>28.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">m2/n3069_s0/F</td>
</tr>
<tr>
<td>30.054</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 34.527%; route: 17.372, 63.790%; tC2Q: 0.458, 1.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[2]</td>
</tr>
<tr>
<td>24.300</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>m2/n3045_s11/I1</td>
</tr>
<tr>
<td>25.122</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3045_s11/F</td>
</tr>
<tr>
<td>25.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>m2/n3045_s9/I1</td>
</tr>
<tr>
<td>25.271</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">m2/n3045_s9/O</td>
</tr>
<tr>
<td>25.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>m2/n3045_s4/I1</td>
</tr>
<tr>
<td>25.434</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3045_s4/O</td>
</tr>
<tr>
<td>27.382</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>m2/n3067_s0/I0</td>
</tr>
<tr>
<td>28.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">m2/n3067_s0/F</td>
</tr>
<tr>
<td>29.956</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.470, 34.898%; route: 17.208, 63.413%; tC2Q: 0.458, 1.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[7]</td>
</tr>
<tr>
<td>24.299</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>m2/n3040_s11/I1</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">m2/n3040_s11/F</td>
</tr>
<tr>
<td>25.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>m2/n3040_s9/I1</td>
</tr>
<tr>
<td>25.270</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">m2/n3040_s9/O</td>
</tr>
<tr>
<td>25.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>m2/n3040_s4/I1</td>
</tr>
<tr>
<td>25.433</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">m2/n3040_s4/O</td>
</tr>
<tr>
<td>27.380</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>m2/n3062_s0/I0</td>
</tr>
<tr>
<td>28.006</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">m2/n3062_s0/F</td>
</tr>
<tr>
<td>29.785</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.997, 33.365%; route: 17.510, 64.935%; tC2Q: 0.458, 1.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[8]</td>
</tr>
<tr>
<td>23.980</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>m2/n3039_s11/I1</td>
</tr>
<tr>
<td>24.802</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">m2/n3039_s11/F</td>
</tr>
<tr>
<td>24.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>m2/n3039_s9/I1</td>
</tr>
<tr>
<td>24.951</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td style=" background: #97FFFF;">m2/n3039_s9/O</td>
</tr>
<tr>
<td>24.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>m2/n3039_s4/I1</td>
</tr>
<tr>
<td>25.114</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">m2/n3039_s4/O</td>
</tr>
<tr>
<td>27.232</td>
<td>2.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td>m2/n3061_s0/I0</td>
</tr>
<tr>
<td>27.858</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[3][A]</td>
<td style=" background: #97FFFF;">m2/n3061_s0/F</td>
</tr>
<tr>
<td>29.653</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.997, 33.530%; route: 17.377, 64.761%; tC2Q: 0.458, 1.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[5]</td>
</tr>
<tr>
<td>24.149</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>m2/n3042_s11/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" background: #97FFFF;">m2/n3042_s11/F</td>
</tr>
<tr>
<td>25.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>m2/n3042_s9/I1</td>
</tr>
<tr>
<td>25.397</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">m2/n3042_s9/O</td>
</tr>
<tr>
<td>25.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>m2/n3042_s4/I1</td>
</tr>
<tr>
<td>25.560</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" background: #97FFFF;">m2/n3042_s4/O</td>
</tr>
<tr>
<td>27.023</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>m2/n3064_s0/I0</td>
</tr>
<tr>
<td>28.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[2][B]</td>
<td style=" background: #97FFFF;">m2/n3064_s0/F</td>
</tr>
<tr>
<td>29.587</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.747, 36.415%; route: 16.561, 61.873%; tC2Q: 0.458, 1.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[6]</td>
</tr>
<tr>
<td>23.810</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>m2/n3041_s11/I1</td>
</tr>
<tr>
<td>24.909</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">m2/n3041_s11/F</td>
</tr>
<tr>
<td>24.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>m2/n3041_s9/I1</td>
</tr>
<tr>
<td>25.058</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">m2/n3041_s9/O</td>
</tr>
<tr>
<td>25.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>m2/n3041_s4/I1</td>
</tr>
<tr>
<td>25.221</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">m2/n3041_s4/O</td>
</tr>
<tr>
<td>26.854</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>m2/n3063_s0/I0</td>
</tr>
<tr>
<td>27.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[1][B]</td>
<td style=" background: #97FFFF;">m2/n3063_s0/F</td>
</tr>
<tr>
<td>29.472</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.470, 35.533%; route: 16.723, 62.748%; tC2Q: 0.458, 1.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[0]</td>
</tr>
<tr>
<td>23.980</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>m2/n3047_s12/I1</td>
</tr>
<tr>
<td>25.012</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">m2/n3047_s12/F</td>
</tr>
<tr>
<td>25.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>m2/n3047_s10/I1</td>
</tr>
<tr>
<td>25.161</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">m2/n3047_s10/O</td>
</tr>
<tr>
<td>25.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>m2/n3047_s4/I1</td>
</tr>
<tr>
<td>25.324</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">m2/n3047_s4/O</td>
</tr>
<tr>
<td>27.272</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>m2/n3069_s0/I0</td>
</tr>
<tr>
<td>28.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">m2/n3069_s0/F</td>
</tr>
<tr>
<td>29.405</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 35.370%; route: 16.723, 62.906%; tC2Q: 0.458, 1.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[2]</td>
</tr>
<tr>
<td>24.300</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>m2/n3045_s11/I1</td>
</tr>
<tr>
<td>25.122</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3045_s11/F</td>
</tr>
<tr>
<td>25.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>m2/n3045_s9/I1</td>
</tr>
<tr>
<td>25.271</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">m2/n3045_s9/O</td>
</tr>
<tr>
<td>25.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>m2/n3045_s4/I1</td>
</tr>
<tr>
<td>25.434</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3045_s4/O</td>
</tr>
<tr>
<td>27.382</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>m2/n3067_s0/I0</td>
</tr>
<tr>
<td>28.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">m2/n3067_s0/F</td>
</tr>
<tr>
<td>29.291</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.470, 35.776%; route: 16.542, 62.493%; tC2Q: 0.458, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[3]</td>
</tr>
<tr>
<td>24.299</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>m2/n3044_s11/I1</td>
</tr>
<tr>
<td>24.925</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3044_s11/F</td>
</tr>
<tr>
<td>24.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>m2/n3044_s9/I1</td>
</tr>
<tr>
<td>25.074</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" background: #97FFFF;">m2/n3044_s9/O</td>
</tr>
<tr>
<td>25.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>m2/n3044_s4/I1</td>
</tr>
<tr>
<td>25.237</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3044_s4/O</td>
</tr>
<tr>
<td>26.870</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[3][B]</td>
<td>m2/n3066_s0/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C18[3][B]</td>
<td style=" background: #97FFFF;">m2/n3066_s0/F</td>
</tr>
<tr>
<td>29.263</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.274, 35.071%; route: 16.711, 63.195%; tC2Q: 0.458, 1.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[4]</td>
</tr>
<tr>
<td>23.980</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td>m2/n3043_s11/I1</td>
</tr>
<tr>
<td>24.802</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">m2/n3043_s11/F</td>
</tr>
<tr>
<td>24.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td>m2/n3043_s9/I1</td>
</tr>
<tr>
<td>24.951</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">m2/n3043_s9/O</td>
</tr>
<tr>
<td>24.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td>m2/n3043_s4/I1</td>
</tr>
<tr>
<td>25.114</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">m2/n3043_s4/O</td>
</tr>
<tr>
<td>26.577</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>m2/n3065_s0/I0</td>
</tr>
<tr>
<td>27.676</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">m2/n3065_s0/F</td>
</tr>
<tr>
<td>28.971</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.470, 36.214%; route: 16.222, 62.034%; tC2Q: 0.458, 1.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[7]</td>
</tr>
<tr>
<td>24.299</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>m2/n3040_s11/I1</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">m2/n3040_s11/F</td>
</tr>
<tr>
<td>25.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>m2/n3040_s9/I1</td>
</tr>
<tr>
<td>25.270</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">m2/n3040_s9/O</td>
</tr>
<tr>
<td>25.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>m2/n3040_s4/I1</td>
</tr>
<tr>
<td>25.433</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">m2/n3040_s4/O</td>
</tr>
<tr>
<td>27.380</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>m2/n3062_s0/I0</td>
</tr>
<tr>
<td>28.006</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">m2/n3062_s0/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.997, 34.609%; route: 16.541, 63.628%; tC2Q: 0.458, 1.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[3]</td>
</tr>
<tr>
<td>24.299</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>m2/n3044_s11/I1</td>
</tr>
<tr>
<td>24.925</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3044_s11/F</td>
</tr>
<tr>
<td>24.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>m2/n3044_s9/I1</td>
</tr>
<tr>
<td>25.074</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" background: #97FFFF;">m2/n3044_s9/O</td>
</tr>
<tr>
<td>25.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>m2/n3044_s4/I1</td>
</tr>
<tr>
<td>25.237</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3044_s4/O</td>
</tr>
<tr>
<td>26.870</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[3][B]</td>
<td>m2/n3066_s0/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C18[3][B]</td>
<td style=" background: #97FFFF;">m2/n3066_s0/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.274, 35.726%; route: 16.226, 62.508%; tC2Q: 0.458, 1.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[8]</td>
</tr>
<tr>
<td>23.980</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>m2/n3039_s11/I1</td>
</tr>
<tr>
<td>24.802</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">m2/n3039_s11/F</td>
</tr>
<tr>
<td>24.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>m2/n3039_s9/I1</td>
</tr>
<tr>
<td>24.951</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td style=" background: #97FFFF;">m2/n3039_s9/O</td>
</tr>
<tr>
<td>24.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>m2/n3039_s4/I1</td>
</tr>
<tr>
<td>25.114</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">m2/n3039_s4/O</td>
</tr>
<tr>
<td>27.232</td>
<td>2.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td>m2/n3061_s0/I0</td>
</tr>
<tr>
<td>27.858</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[3][A]</td>
<td style=" background: #97FFFF;">m2/n3061_s0/F</td>
</tr>
<tr>
<td>28.683</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.997, 34.787%; route: 16.408, 63.441%; tC2Q: 0.458, 1.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[5]</td>
</tr>
<tr>
<td>24.149</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>m2/n3042_s11/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" background: #97FFFF;">m2/n3042_s11/F</td>
</tr>
<tr>
<td>25.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>m2/n3042_s9/I1</td>
</tr>
<tr>
<td>25.397</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">m2/n3042_s9/O</td>
</tr>
<tr>
<td>25.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>m2/n3042_s4/I1</td>
</tr>
<tr>
<td>25.560</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" background: #97FFFF;">m2/n3042_s4/O</td>
</tr>
<tr>
<td>27.023</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>m2/n3064_s0/I0</td>
</tr>
<tr>
<td>28.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[2][B]</td>
<td style=" background: #97FFFF;">m2/n3064_s0/F</td>
</tr>
<tr>
<td>28.618</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.747, 37.783%; route: 15.592, 60.440%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[6]</td>
</tr>
<tr>
<td>23.810</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>m2/n3041_s11/I1</td>
</tr>
<tr>
<td>24.909</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">m2/n3041_s11/F</td>
</tr>
<tr>
<td>24.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>m2/n3041_s9/I1</td>
</tr>
<tr>
<td>25.058</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">m2/n3041_s9/O</td>
</tr>
<tr>
<td>25.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>m2/n3041_s4/I1</td>
</tr>
<tr>
<td>25.221</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">m2/n3041_s4/O</td>
</tr>
<tr>
<td>26.854</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>m2/n3063_s0/I0</td>
</tr>
<tr>
<td>27.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[1][B]</td>
<td style=" background: #97FFFF;">m2/n3063_s0/F</td>
</tr>
<tr>
<td>28.503</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.470, 36.874%; route: 15.754, 61.342%; tC2Q: 0.458, 1.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[4]</td>
</tr>
<tr>
<td>23.980</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td>m2/n3043_s11/I1</td>
</tr>
<tr>
<td>24.802</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">m2/n3043_s11/F</td>
</tr>
<tr>
<td>24.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td>m2/n3043_s9/I1</td>
</tr>
<tr>
<td>24.951</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">m2/n3043_s9/O</td>
</tr>
<tr>
<td>24.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td>m2/n3043_s4/I1</td>
</tr>
<tr>
<td>25.114</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">m2/n3043_s4/O</td>
</tr>
<tr>
<td>26.577</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>m2/n3065_s0/I0</td>
</tr>
<tr>
<td>27.676</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">m2/n3065_s0/F</td>
</tr>
<tr>
<td>28.503</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.470, 36.874%; route: 15.754, 61.342%; tC2Q: 0.458, 1.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[1]</td>
</tr>
<tr>
<td>23.979</td>
<td>2.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>m2/n3046_s11/I1</td>
</tr>
<tr>
<td>24.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">m2/n3046_s11/F</td>
</tr>
<tr>
<td>24.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>m2/n3046_s9/I1</td>
</tr>
<tr>
<td>24.754</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">m2/n3046_s9/O</td>
</tr>
<tr>
<td>24.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>m2/n3046_s4/I1</td>
</tr>
<tr>
<td>24.917</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">m2/n3046_s4/O</td>
</tr>
<tr>
<td>26.385</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>m2/n3068_s0/I0</td>
</tr>
<tr>
<td>27.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3068_s0/F</td>
</tr>
<tr>
<td>28.322</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>m2/rom_tube_rom_tube_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.801, 34.511%; route: 16.243, 63.692%; tC2Q: 0.458, 1.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>m1/rgb_y_3_s0/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">m1/rgb_y_3_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>3.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>m2/n2899_s9/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s9/F</td>
</tr>
<tr>
<td>9.330</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>m2/n2899_s8/I2</td>
</tr>
<tr>
<td>10.391</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s8/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>m2/n2899_s7/I0</td>
</tr>
<tr>
<td>11.632</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s7/F</td>
</tr>
<tr>
<td>12.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>m2/n2899_s5/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s5/F</td>
</tr>
<tr>
<td>13.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>m2/n2899_s4/I0</td>
</tr>
<tr>
<td>14.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">m2/n2899_s4/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>m2/n2899_s2/I3</td>
</tr>
<tr>
<td>15.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">m2/n2899_s2/F</td>
</tr>
<tr>
<td>16.623</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>m2/n2889_s1/I3</td>
</tr>
<tr>
<td>17.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">m2/n2889_s1/F</td>
</tr>
<tr>
<td>20.958</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m2/add_1450_s4/A1[10]</td>
</tr>
<tr>
<td>21.228</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">m2/add_1450_s4/DOUT[1]</td>
</tr>
<tr>
<td>23.979</td>
<td>2.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>m2/n3046_s11/I1</td>
</tr>
<tr>
<td>24.605</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">m2/n3046_s11/F</td>
</tr>
<tr>
<td>24.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>m2/n3046_s9/I1</td>
</tr>
<tr>
<td>24.754</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">m2/n3046_s9/O</td>
</tr>
<tr>
<td>24.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>m2/n3046_s4/I1</td>
</tr>
<tr>
<td>24.917</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">m2/n3046_s4/O</td>
</tr>
<tr>
<td>26.385</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>m2/n3068_s0/I0</td>
</tr>
<tr>
<td>27.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">m2/n3068_s0/F</td>
</tr>
<tr>
<td>27.821</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">m2/rom_tube_rom_tube_0_1_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s/CLK</td>
</tr>
<tr>
<td>42.777</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>m2/rom_tube_rom_tube_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.801, 35.202%; route: 15.742, 62.964%; tC2Q: 0.458, 1.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>m2/rom_state_rom_state_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/data_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>m2/rom_state_rom_state_0_0_s/CLK</td>
</tr>
<tr>
<td>6.280</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">m2/rom_state_rom_state_0_0_s/DO[2]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>m2/n4004_s10/I1</td>
</tr>
<tr>
<td>9.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">m2/n4004_s10/F</td>
</tr>
<tr>
<td>10.719</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>m2/n4004_s7/I3</td>
</tr>
<tr>
<td>11.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" background: #97FFFF;">m2/n4004_s7/F</td>
</tr>
<tr>
<td>13.689</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>m2/n4004_s6/I1</td>
</tr>
<tr>
<td>14.721</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">m2/n4004_s6/F</td>
</tr>
<tr>
<td>15.525</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>m2/n4004_s5/I3</td>
</tr>
<tr>
<td>16.327</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">m2/n4004_s5/F</td>
</tr>
<tr>
<td>16.746</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td>m2/n4004_s3/I3</td>
</tr>
<tr>
<td>17.845</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R12C24[3][B]</td>
<td style=" background: #97FFFF;">m2/n4004_s3/F</td>
</tr>
<tr>
<td>19.646</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td>m2/n4004_s1/I2</td>
</tr>
<tr>
<td>20.745</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td style=" background: #97FFFF;">m2/n4004_s1/F</td>
</tr>
<tr>
<td>23.349</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[B]</td>
<td style=" font-weight:bold;">m2/data_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td>m2/data_out_3_s0/CLK</td>
</tr>
<tr>
<td>42.420</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[B]</td>
<td>m2/data_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.096, 29.695%; route: 10.972, 53.450%; tC2Q: 3.460, 16.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>m2/rom_state_rom_state_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>m2/rom_state_rom_state_0_0_s/CLK</td>
</tr>
<tr>
<td>6.280</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">m2/rom_state_rom_state_0_0_s/DO[2]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>m2/n4004_s10/I1</td>
</tr>
<tr>
<td>9.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">m2/n4004_s10/F</td>
</tr>
<tr>
<td>10.719</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>m2/n4004_s7/I3</td>
</tr>
<tr>
<td>11.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" background: #97FFFF;">m2/n4004_s7/F</td>
</tr>
<tr>
<td>13.689</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>m2/n4004_s6/I1</td>
</tr>
<tr>
<td>14.721</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">m2/n4004_s6/F</td>
</tr>
<tr>
<td>15.525</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>m2/n4004_s5/I3</td>
</tr>
<tr>
<td>16.327</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">m2/n4004_s5/F</td>
</tr>
<tr>
<td>16.746</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td>m2/n4004_s3/I3</td>
</tr>
<tr>
<td>17.845</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R12C24[3][B]</td>
<td style=" background: #97FFFF;">m2/n4004_s3/F</td>
</tr>
<tr>
<td>19.508</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>m2/n3996_s22/I2</td>
</tr>
<tr>
<td>20.134</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">m2/n3996_s22/F</td>
</tr>
<tr>
<td>20.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>m2/n3996_s3/I0</td>
</tr>
<tr>
<td>20.283</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">m2/n3996_s3/O</td>
</tr>
<tr>
<td>22.896</td>
<td>2.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[B]</td>
<td style=" font-weight:bold;">m2/data_out_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>m2/data_out_11_s0/CLK</td>
</tr>
<tr>
<td>42.420</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT27[B]</td>
<td>m2/data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.772, 28.750%; route: 10.844, 54.015%; tC2Q: 3.460, 17.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>m2/rom_state_rom_state_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/data_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>m2/rom_state_rom_state_0_0_s/CLK</td>
</tr>
<tr>
<td>6.280</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">m2/rom_state_rom_state_0_0_s/DO[2]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>m2/n4004_s10/I1</td>
</tr>
<tr>
<td>9.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">m2/n4004_s10/F</td>
</tr>
<tr>
<td>10.719</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>m2/n4004_s7/I3</td>
</tr>
<tr>
<td>11.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" background: #97FFFF;">m2/n4004_s7/F</td>
</tr>
<tr>
<td>13.689</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>m2/n4004_s6/I1</td>
</tr>
<tr>
<td>14.721</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">m2/n4004_s6/F</td>
</tr>
<tr>
<td>15.525</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>m2/n4004_s5/I3</td>
</tr>
<tr>
<td>16.327</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">m2/n4004_s5/F</td>
</tr>
<tr>
<td>16.746</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td>m2/n4004_s3/I3</td>
</tr>
<tr>
<td>17.845</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R12C24[3][B]</td>
<td style=" background: #97FFFF;">m2/n4004_s3/F</td>
</tr>
<tr>
<td>19.662</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>m2/n4000_s5/I2</td>
</tr>
<tr>
<td>20.694</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">m2/n4000_s5/F</td>
</tr>
<tr>
<td>20.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>m2/n4000_s3/I0</td>
</tr>
<tr>
<td>20.843</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">m2/n4000_s3/O</td>
</tr>
<tr>
<td>22.637</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">m2/data_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>m2/data_out_7_s0/CLK</td>
</tr>
<tr>
<td>42.420</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>m2/data_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.178, 31.176%; route: 10.179, 51.364%; tC2Q: 3.460, 17.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>m2/rom_bird_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_bird_rom_bird_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>m2/rom_bird_addr_4_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">m2/rom_bird_addr_4_s0/Q</td>
</tr>
<tr>
<td>3.325</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">m2/rom_bird_rom_bird_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>m2/rom_bird_rom_bird_0_0_s/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>m2/rom_bird_rom_bird_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>m2/rom_state_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_state_rom_state_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>m2/rom_state_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" font-weight:bold;">m2/rom_state_addr_3_s0/Q</td>
</tr>
<tr>
<td>3.336</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">m2/rom_state_rom_state_0_1_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>m2/rom_state_rom_state_0_1_s/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>m2/rom_state_rom_state_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.013%; tC2Q: 0.333, 57.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/h_active_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/de_in_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>m1/h_active_s1/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" font-weight:bold;">m1/h_active_s1/Q</td>
</tr>
<tr>
<td>3.331</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" font-weight:bold;">m2/de_in_r0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>m2/de_in_r0_s0/CLK</td>
</tr>
<tr>
<td>2.776</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>m2/de_in_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>m4/state_0_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">m4/state_0_s0/Q</td>
</tr>
<tr>
<td>3.334</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">m4/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>m4/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.776</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>m4/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>m2/rom_bird_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_bird_rom_bird_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>m2/rom_bird_addr_2_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">m2/rom_bird_addr_2_s0/Q</td>
</tr>
<tr>
<td>3.594</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">m2/rom_bird_rom_bird_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>m2/rom_bird_rom_bird_0_0_s/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>m2/rom_bird_rom_bird_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>m2/rom_state_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_state_rom_state_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>m2/rom_state_addr_2_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">m2/rom_state_addr_2_s0/Q</td>
</tr>
<tr>
<td>3.597</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">m2/rom_state_rom_state_0_1_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>m2/rom_state_rom_state_0_1_s/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>m2/rom_state_rom_state_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/rom_back_rom_back_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>m1/rgb_x_6_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">m1/rgb_x_6_s0/Q</td>
</tr>
<tr>
<td>3.605</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">m2/rom_back_rom_back_0_5_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>m2/rom_back_rom_back_0_5_s/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>m2/rom_back_rom_back_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 60.520%; tC2Q: 0.333, 39.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/flash_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/flash_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>m4/flash_s2/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">m4/flash_s2/Q</td>
</tr>
<tr>
<td>3.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>m4/n160_s3/I1</td>
</tr>
<tr>
<td>3.469</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">m4/n160_s3/F</td>
</tr>
<tr>
<td>3.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">m4/flash_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>m4/flash_s2/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>m4/flash_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>uart_rx_inst/n173_s1/I0</td>
</tr>
<tr>
<td>3.469</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n173_s1/F</td>
</tr>
<tr>
<td>3.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>uart_rx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>3.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>uart_rx_inst/n163_s1/I0</td>
</tr>
<tr>
<td>3.469</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n163_s1/F</td>
</tr>
<tr>
<td>3.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>uart_rx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>uart_rx_inst/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_15_s0/Q</td>
</tr>
<tr>
<td>3.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>uart_rx_inst/n158_s1/I2</td>
</tr>
<tr>
<td>3.469</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n158_s1/F</td>
</tr>
<tr>
<td>3.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_vs_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m1/rgb_vs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>m1/rgb_vs_s1/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>3.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>m1/n242_s3/I2</td>
</tr>
<tr>
<td>3.469</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">m1/n242_s3/F</td>
</tr>
<tr>
<td>3.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">m1/rgb_vs_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>m1/rgb_vs_s1/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>m1/rgb_vs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/rgb_hs_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m1/rgb_hs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>m1/rgb_hs_s1/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">m1/rgb_hs_s1/Q</td>
</tr>
<tr>
<td>3.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>m1/n199_s4/I0</td>
</tr>
<tr>
<td>3.469</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">m1/n199_s4/F</td>
</tr>
<tr>
<td>3.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">m1/rgb_hs_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>m1/rgb_hs_s1/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>m1/rgb_hs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m1/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>m1/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">m1/v_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>m1/n151_s3/I0</td>
</tr>
<tr>
<td>3.469</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">m1/n151_s3/F</td>
</tr>
<tr>
<td>3.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">m1/v_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>m1/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>m1/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>m4/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">m4/cnt_0_s3/Q</td>
</tr>
<tr>
<td>3.098</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>m4/n744_s3/I1</td>
</tr>
<tr>
<td>3.470</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">m4/n744_s3/F</td>
</tr>
<tr>
<td>3.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">m4/cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>m4/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>m4/cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/bird_loc_y_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/bird_loc_y_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>m4/bird_loc_y_9_s1/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">m4/bird_loc_y_9_s1/Q</td>
</tr>
<tr>
<td>3.098</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>m4/n136_s0/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">m4/n136_s0/F</td>
</tr>
<tr>
<td>3.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">m4/bird_loc_y_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>m4/bird_loc_y_9_s1/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>m4/bird_loc_y_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>uart_rx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.098</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>uart_rx_inst/n171_s1/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n171_s1/F</td>
</tr>
<tr>
<td>3.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>uart_rx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.098</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>uart_rx_inst/n165_s1/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n165_s1/F</td>
</tr>
<tr>
<td>3.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/h_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m1/h_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>m1/h_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">m1/h_cnt_11_s0/Q</td>
</tr>
<tr>
<td>3.098</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>m1/n101_s1/I1</td>
</tr>
<tr>
<td>3.470</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">m1/n101_s1/F</td>
</tr>
<tr>
<td>3.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">m1/h_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>m1/h_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>m1/h_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/bird_loc_y_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/bird_loc_y_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>m4/bird_loc_y_0_s1/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">m4/bird_loc_y_0_s1/Q</td>
</tr>
<tr>
<td>3.099</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>m4/n107_s6/I0</td>
</tr>
<tr>
<td>3.471</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">m4/n107_s6/F</td>
</tr>
<tr>
<td>3.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">m4/bird_loc_y_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>m4/bird_loc_y_0_s1/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>m4/bird_loc_y_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube4_x_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/tube4_x_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>m4/tube4_x_9_s2/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">m4/tube4_x_9_s2/Q</td>
</tr>
<tr>
<td>3.099</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>m4/n683_s1/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">m4/n683_s1/F</td>
</tr>
<tr>
<td>3.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">m4/tube4_x_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>m4/tube4_x_9_s2/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>m4/tube4_x_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube4_x_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/tube4_x_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>m4/tube4_x_3_s2/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">m4/tube4_x_3_s2/Q</td>
</tr>
<tr>
<td>3.099</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>m4/n677_s1/I3</td>
</tr>
<tr>
<td>3.471</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">m4/n677_s1/F</td>
</tr>
<tr>
<td>3.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">m4/tube4_x_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>m4/tube4_x_3_s2/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>m4/tube4_x_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube3_x_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/tube3_x_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>m4/tube3_x_11_s1/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">m4/tube3_x_11_s1/Q</td>
</tr>
<tr>
<td>3.099</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>m4/n657_s1/I2</td>
</tr>
<tr>
<td>3.471</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">m4/n657_s1/F</td>
</tr>
<tr>
<td>3.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">m4/tube3_x_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>m4/tube3_x_11_s1/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>m4/tube3_x_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube4_x_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/tube4_x_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>m4/tube4_x_8_s1/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">m4/tube4_x_8_s1/Q</td>
</tr>
<tr>
<td>3.099</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>m4/n684_s1/I3</td>
</tr>
<tr>
<td>3.471</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">m4/n684_s1/F</td>
</tr>
<tr>
<td>3.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">m4/tube4_x_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>m4/tube4_x_8_s1/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>m4/tube4_x_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/tube4_x_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/tube4_x_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>m4/tube4_x_10_s1/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">m4/tube4_x_10_s1/Q</td>
</tr>
<tr>
<td>3.099</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>m4/n682_s1/I3</td>
</tr>
<tr>
<td>3.471</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" background: #97FFFF;">m4/n682_s1/F</td>
</tr>
<tr>
<td>3.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">m4/tube4_x_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>m4/tube4_x_10_s1/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>m4/tube4_x_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m1/rgb_x_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m1/rgb_x_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m1/rgb_x_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m1/rgb_x_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m1/rgb_x_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m1/rgb_x_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m1/rgb_x_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m1/rgb_x_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m1/rgb_x_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m1/rgb_y_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m1/rgb_y_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m1/rgb_y_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m1/h_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m1/h_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m1/h_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m2/rom_state_addr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m2/rom_state_addr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m2/rom_state_addr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m2/x_in_r1_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m2/x_in_r1_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m2/x_in_r1_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/tube3_x_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m4/tube3_x_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m4/tube3_x_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/tube3_x_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m4/tube3_x_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m4/tube3_x_6_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m2/x_in_r1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.576</td>
<td>2.576</td>
<td>tCL</td>
<td>FF</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.839</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>m2/x_in_r1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>m2/x_in_r1_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>340</td>
<td>rgb_clk</td>
<td>12.214</td>
<td>0.262</td>
</tr>
<tr>
<td>91</td>
<td>n166_6</td>
<td>28.289</td>
<td>2.674</td>
</tr>
<tr>
<td>63</td>
<td>tube3_x_11_4</td>
<td>28.289</td>
<td>2.486</td>
</tr>
<tr>
<td>56</td>
<td>cnt_3_9</td>
<td>25.414</td>
<td>2.335</td>
</tr>
<tr>
<td>39</td>
<td>cnt_3_11</td>
<td>28.289</td>
<td>1.987</td>
</tr>
<tr>
<td>38</td>
<td>rgb_y_Z[8]</td>
<td>17.191</td>
<td>5.375</td>
</tr>
<tr>
<td>37</td>
<td>rgb_y_Z[5]</td>
<td>17.605</td>
<td>3.439</td>
</tr>
<tr>
<td>36</td>
<td>n3240_2</td>
<td>14.685</td>
<td>3.934</td>
</tr>
<tr>
<td>35</td>
<td>rgb_y_Z[7]</td>
<td>18.756</td>
<td>3.481</td>
</tr>
<tr>
<td>34</td>
<td>rgb_y_Z[6]</td>
<td>17.093</td>
<td>3.788</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C21</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C33</td>
<td>83.33%</td>
</tr>
<tr>
<td>R18C35</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C34</td>
<td>81.94%</td>
</tr>
<tr>
<td>R9C21</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C38</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C39</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C33</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C25</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
