
---------- Begin Simulation Statistics ----------
simSeconds                                   0.318287                       # Number of seconds simulated (Second)
simTicks                                 318286554000                       # Number of ticks simulated (Tick)
finalTick                                319277582000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1131.67                       # Real time elapsed on the host (Second)
hostTickRate                                281252858                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                    116433066                       # Number of instructions simulated (Count)
simOps                                      141305649                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   102886                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     124864                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        636573108                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       140424554                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      248198227                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 304889                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1045459                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           3453095                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           636568905                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.389900                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.205399                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 568178535     89.26%     89.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6147654      0.97%     90.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   8323864      1.31%     91.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6856274      1.08%     92.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  37157361      5.84%     98.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   5667552      0.89%     99.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1824725      0.29%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   2385051      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     27889      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             636568905                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    6122      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                   8951      0.05%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  10662      0.05%      0.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  7669      0.04%      0.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 19177      0.10%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               19709790     99.73%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    35      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      9841754      3.97%      3.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      40979856     16.51%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          923      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     20.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     19706460      7.94%     28.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     28.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         7680      0.00%     28.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     28.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     28.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     19706088      7.94%     36.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult     19706464      7.94%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     44.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    133320724     53.72%     98.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4928278      1.99%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      248198227                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.389897                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            19762406                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.079623                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                773970962                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                50992337                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50823640                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                379061697                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                90477838                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        88652309                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    71241807                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                   186877072                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         248102164                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     133246652                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     96068                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                5056                       # Number of nop insts executed (Count)
system.cpu.numRefs                          138174925                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        5198984                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4928273                       # Number of stores executed (Count)
system.cpu.numRate                           0.389747                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              58                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            4203                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   114775510                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     139378962                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.546245                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.546245                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.180302                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.180302                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  209338828                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  55295887                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  206837581                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    15318447                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   15320448                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 349174996                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       25007516                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4930129                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         2429                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5366290                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           5273356                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             94458                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              5180586                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1628                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 5180570                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999997                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       3                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              91                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               91                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1043671                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             94453                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    636392665                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.219022                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.805127                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       569398830     89.47%     89.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        42290122      6.65%     96.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          228144      0.04%     96.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4834110      0.76%     96.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        18597918      2.92%     99.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          176123      0.03%     99.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            4226      0.00%     99.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           67965      0.01%     99.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          795227      0.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    636392665                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            114780502                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              139383954                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    29546820                       # Number of memory references committed (Count)
system.cpu.commit.loads                      24618778                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    5195011                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         88648391                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    84923773                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      9841300      7.06%      7.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     40870518     29.32%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          836      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     36.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     19705600     14.14%     50.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         7680      0.01%     50.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     50.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     50.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     19705600     14.14%     64.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult     19705600     14.14%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     24618778     17.66%     96.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4928042      3.54%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    139383954                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        795227                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4949824                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4949824                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4949824                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4949824                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     24601738                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        24601738                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     24601738                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       24601738                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1917796955500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1917796955500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1917796955500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1917796955500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     29551562                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      29551562                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     29551562                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     29551562                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.832502                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.832502                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.832502                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.832502                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 77953.718371                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 77953.718371                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 77953.718371                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 77953.718371                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    606941152                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     14767500                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      41.099790                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            0                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      4927280                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           4927280                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      9831358                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       9831358                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      9831358                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      9831358                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     14770380                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     14770380                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     14770380                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     14770380                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1258300767500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1258300767500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1258300767500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1258300767500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.499817                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.499817                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.499817                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.499817                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 85190.818889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 85190.818889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 85190.818889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 85190.818889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               14770377                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        21782                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           21782                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     24601738                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      24601738                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1917796955500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1917796955500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     24623520                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     24623520                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.999115                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.999115                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 77953.718371                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 77953.718371                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      9831358                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      9831358                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     14770380                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     14770380                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1258300767500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1258300767500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.599848                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.599848                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 85190.818889                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 85190.818889                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4928042                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4928042                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      4928042                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4928042                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             19773830                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           14770377                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.338749                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          394                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          630                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          132976625                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         132976625                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  5379115                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             613311270                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   5267623                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              12515633                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  95264                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5016271                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     5                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              141697963                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     3                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           14747049                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      119056963                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5366290                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5180573                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     621726587                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  190538                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                  14710939                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 51824                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          636568905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.227227                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.180952                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                610629347     95.93%     95.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1020241      0.16%     96.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      430      0.00%     96.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  3208700      0.50%     96.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  5624424      0.88%     97.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  4841802      0.76%     98.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     4191      0.00%     98.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2651686      0.42%     98.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8588084      1.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            636568905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.008430                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.187028                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       14710897                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          14710897                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      14710897                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         14710897                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           42                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              42                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           42                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             42                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3743500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3743500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3743500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3743500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     14710939                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      14710939                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     14710939                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     14710939                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 89130.952381                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 89130.952381                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 89130.952381                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 89130.952381                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           42                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                42                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           41                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           41                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3609000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3609000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3609000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3609000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 88024.390244                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 88024.390244                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 88024.390244                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 88024.390244                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     42                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     14710897                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        14710897                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           42                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            42                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3743500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3743500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     14710939                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     14710939                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 89130.952381                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 89130.952381                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           41                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3609000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3609000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 88024.390244                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 88024.390244                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5511                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 42                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             131.214286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           58843798                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          58843798                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     95264                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  528253120                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2526305                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              140429613                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                94753                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 25007516                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4930129                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   1077698                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            159                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          92830                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1623                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                94453                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                139480289                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               139475949                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 117210750                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 163716168                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.219104                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.715939                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         573                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  388714                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 159                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2066                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   86                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               14765152                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           24618778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            342.423474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           110.959039                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2193      0.01%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  156      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  106      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  251      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  175      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  112      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  254      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  396      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  440      0.00%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  511      0.00%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1446      0.01%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                897      0.00%      0.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                752      0.00%      0.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                350      0.00%      0.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               6693      0.03%      0.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               7989      0.03%      0.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              17654      0.07%      0.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             165106      0.67%      0.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             131095      0.53%      1.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             102985      0.42%      1.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             119157      0.48%      2.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             191841      0.78%      3.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             202503      0.82%      3.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             230411      0.94%      4.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             215544      0.88%      5.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             140085      0.57%      6.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             289427      1.18%      7.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279            1290058      5.24%     12.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289            5779709     23.48%     36.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299            3076565     12.50%     48.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         12643917     51.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1357                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             24618778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  95264                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 10408889                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               579322716                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12613450                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              34128586                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              140744349                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               33899141                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   3867                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                      4                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           155964850                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   406289730                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                101149438                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                130035442                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             154408835                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1555933                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  71751780                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        776016587                       # The number of ROB reads (Count)
system.cpu.rob.writes                       281031648                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                114775510                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  139378962                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandMisses::cpu.inst                   41                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             14770380                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                14770421                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  41                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            14770380                       # number of overall misses (Count)
system.l2.overallMisses::total               14770421                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         3544500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    1233677032000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1233680576500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        3544500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   1233677032000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1233680576500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 41                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           14770380                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              14770421                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                41                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          14770380                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             14770421                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total                     1                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total                    1                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 86451.219512                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83523.716519                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83523.724645                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 86451.219512                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83523.716519                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83523.724645                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              4927189                       # number of writebacks (Count)
system.l2.writebacks::total                   4927189                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               41                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         14770380                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            14770421                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              41                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        14770380                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           14770421                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      3124500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 1085973252000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   1085976376500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      3124500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 1085973252000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  1085976376500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total                 1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total                1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 76207.317073                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73523.717873                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73523.725322                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 76207.317073                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73523.717873                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73523.725322                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       14770510                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           37                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             37                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            41                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               41                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      3544500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      3544500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           41                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             41                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 86451.219512                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 86451.219512                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           41                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           41                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      3124500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      3124500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 76207.317073                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76207.317073                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data     14770380                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        14770380                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 1233677032000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 1233677032000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     14770380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      14770380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 83523.716519                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 83523.716519                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     14770380                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     14770380                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 1085973252000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 1085973252000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 73523.717873                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 73523.717873                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           42                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               42                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           42                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           42                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      4927280                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          4927280                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      4927280                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      4927280                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     29544789                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   14770510                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.000255                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.057616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.168402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4095.773982                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  459                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2791                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  846                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  251097230                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 251097230                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   4927188.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        42.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  14770380.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000109634500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       307840                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       307840                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            32737739                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            4626542                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    14770422                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    4927188                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  14770422                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  4927188                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.77                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              14770422                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              4927188                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 4785696                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 4908663                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 3778623                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 1297433                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 163985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 303551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 322433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 323217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 319671                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 319092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 318535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 320430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 323963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 324776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 314803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 313560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 311397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 308246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 308081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 308133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   4913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   3739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   3128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   2550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   2050                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   1667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   1310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    945                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    698                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       307840                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      47.981153                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     47.215805                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      8.826661                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            339      0.11%      0.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          1111      0.36%      0.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47        158330     51.43%     51.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63        134065     43.55%     95.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79         12446      4.04%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95          1287      0.42%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111          219      0.07%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            5      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            7      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            7      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        307840                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       307840                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.005695                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.005523                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.075549                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           306093     99.43%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1742      0.57%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        307840                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               945307008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            315340032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2969987252.43039942                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              990742549.55803132                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  318286628000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      16158.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    945304320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    315340352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 8445.220089316121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2969978807.210310459137                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 990743554.941375255585                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           42                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     14770380                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      4927188                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1383500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 476992224500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7981009168750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32940.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32293.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1619789.86                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    945304256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      945306944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    315340032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    315340032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           42                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     14770379                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        14770421                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      4927188                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        4927188                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           8445                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2969978606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2969987051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         8445                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          8445                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    990742550                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        990742550                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    990742550                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          8445                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2969978606                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3960729601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             14770422                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             4927193                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      1003727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       780619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       907820                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       900103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       989261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       783253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1026511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       912062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       881860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       957975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       980792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       933062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       881816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      1020353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       867523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       943685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       296954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       315173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       304665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       281607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       290276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       318318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       286379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       321665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       318382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       315151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       291261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       327967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       318364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       300954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       331193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       308884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            200048195500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           73852110000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       476993608000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13543.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32293.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            13358896                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            3863226                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           78.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2475491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   509.250976                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   358.079276                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   361.653195                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       288149     11.64%     11.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       484597     19.58%     31.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       326624     13.19%     44.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       235845      9.53%     53.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       244179      9.86%     63.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       118857      4.80%     68.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        89736      3.62%     72.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        76063      3.07%     75.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       611441     24.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2475491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             945307008                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          315340352                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2969.987252                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              990.743555                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   30.94                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               23.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.74                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      8630996220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      4587464310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    52146026100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   12606493140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 25125253920.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 141393555900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3154296960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  247644086550                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   778.053875                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6894819000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10628280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 300764803000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      9044088060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      4807031625                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    53314929780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   13113454320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 25125253920.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 141655648170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2933799840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  249994205715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   785.437533                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6331375750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10628280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 301328798750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            14770420                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       4927188                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           9843035                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       14770422                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     44311065                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                44311065                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   1260646912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1260646912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           14770422                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 14770422    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             14770422                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         51511989000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        77712945500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       29540645                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     14770223                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           14770419                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      9854469                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           42                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         19686418                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             41                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      14770380                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          125                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     44311134                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               44311259                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1260650048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1260655424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        14770510                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 315340096                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          29540931                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000011                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.003307                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                29540608    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     323      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            29540931                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 319277582000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        19697742000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             63000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       22155565500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      29540840                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     14770419                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             323                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          323                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000027                       # Number of seconds simulated (Second)
simTicks                                     26583000                       # Number of ticks simulated (Tick)
finalTick                                319304165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                274086610                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                    116443167                       # Number of instructions simulated (Count)
simOps                                      141317684                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               1199266636                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 1455285362                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            53166                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20860                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      248                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18316                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     50                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9249                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5260                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  93                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               34916                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.524573                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.392559                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     28410     81.37%     81.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2362      6.76%     88.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1328      3.80%     91.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       802      2.30%     94.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       670      1.92%     96.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       488      1.40%     97.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       430      1.23%     98.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       216      0.62%     99.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       210      0.60%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 34916                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      97     18.44%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    247     46.96%     65.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   182     34.60%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          600      3.28%      3.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11416     62.33%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.19%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4189     22.87%     88.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2050     11.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18316                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.344506                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 526                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028718                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    71529                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30047                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16589                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     322                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17916                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17995                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4079                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       321                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  68                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6096                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3087                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2017                       # Number of stores executed (Count)
system.cpu.numRate                           0.338468                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             170                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           18250                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10101                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12035                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.263439                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.263439                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.189990                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.189990                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18486                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11754                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2793                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2883                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2246                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4561                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2280                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          552                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          139                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5203                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3672                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               370                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1895                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  233                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1579                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.833245                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     393                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             580                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              562                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9311                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               798                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        32918                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.366000                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.356725                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29332     89.11%     89.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1325      4.03%     93.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             601      1.83%     94.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             290      0.88%     95.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             356      1.08%     96.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             183      0.56%     97.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             123      0.37%     97.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              90      0.27%     98.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             618      1.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        32918                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10114                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12048                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4195                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2646                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2195                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11239                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7725     64.12%     64.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2646     21.96%     87.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.86%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12048                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           618                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4492                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4492                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4492                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4492                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          745                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             745                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          745                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            745                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     61992991                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     61992991                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     61992991                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     61992991                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5237                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5237                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5237                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5237                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.142257                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.142257                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.142257                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.142257                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 83212.068456                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 83212.068456                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 83212.068456                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 83212.068456                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2922                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           25                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           49                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      59.632653                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          inf                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           36                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                36                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          411                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           411                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          411                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          411                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          334                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          334                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          334                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          334                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     30985499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     30985499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     30985499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     30985499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063777                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063777                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063777                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063777                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 92770.955090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 92770.955090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 92770.955090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 92770.955090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    340                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3106                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3106                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          658                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           658                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     57252500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     57252500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3764                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3764                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.174814                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.174814                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 87009.878419                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 87009.878419                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          345                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          345                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          313                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          313                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     29388500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     29388500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.083156                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.083156                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 93892.971246                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 93892.971246                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       259000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       259000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 86333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 86333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       256000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       256000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 85333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 85333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1386                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1386                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           87                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           87                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      4740491                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      4740491                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.059063                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.059063                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 54488.402299                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 54488.402299                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           66                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           66                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1596999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1596999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014257                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014257                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 76047.571429                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 76047.571429                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 6033                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1364                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.423021                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          928                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21592                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21592                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     9306                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 20381                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4019                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   385                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    825                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1483                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    87                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23394                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   307                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8199                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22625                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5203                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1990                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         21827                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1820                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  629                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3337                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2931                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   206                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              34916                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.744988                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.090679                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    30129     86.29%     86.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      415      1.19%     87.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      486      1.39%     88.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      446      1.28%     90.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      430      1.23%     91.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      530      1.52%     92.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      306      0.88%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      311      0.89%     94.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1863      5.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                34916                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.097863                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.425554                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2637                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2637                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2637                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2637                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          293                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             293                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          293                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            293                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     21281999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     21281999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     21281999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     21281999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2930                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2930                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2930                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2930                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.100000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.100000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.100000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.100000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 72634.808874                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 72634.808874                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 72634.808874                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 72634.808874                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          285                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             57                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          232                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               232                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           60                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          233                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          233                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          233                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          233                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     17356999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     17356999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     17356999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     17356999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.079522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.079522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.079522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.079522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74493.557940                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74493.557940                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74493.557940                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74493.557940                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    232                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2637                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2637                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          293                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           293                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     21281999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     21281999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2930                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2930                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.100000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.100000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72634.808874                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 72634.808874                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          233                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          233                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     17356999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     17356999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.079522                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.079522                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74493.557940                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74493.557940                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14786664                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                488                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           30300.540984                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              11952                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             11952                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       825                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6123                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      806                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21176                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   77                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4561                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2280                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   248                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        61                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      703                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          811                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  890                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17524                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16853                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8809                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14738                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.316988                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597707                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         156                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1944                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    763                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   54                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     42                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             31.777022                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            68.035436                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2196     82.99%     82.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   14      0.53%     83.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    5      0.19%     83.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.11%     83.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    5      0.19%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     84.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     84.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.08%     84.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 30      1.13%     85.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                122      4.61%     89.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 30      1.13%     91.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 11      0.42%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 36      1.36%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 10      0.38%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  7      0.26%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                126      4.76%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 27      1.02%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.08%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.11%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.04%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.08%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               10      0.38%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    825                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     9573                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    7778                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9328                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4061                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3351                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22435                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    557                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1659                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1129                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20304                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       29924                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23349                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11202                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9220                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1790                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            53438                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44546                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10101                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12035                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     24                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        25                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    24                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       25                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  209                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  334                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     543                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 209                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 334                       # number of overall misses (Count)
system.l2.overallMisses::total                    543                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        16745500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        30564000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           47309500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       16745500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       30564000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          47309500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                233                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                335                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   568                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               233                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               335                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  568                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.896996                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997015                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.955986                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.896996                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997015                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.955986                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80122.009569                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 91508.982036                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87126.151013                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80122.009569                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 91508.982036                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87126.151013                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   70                       # number of writebacks (Count)
system.l2.writebacks::total                        70                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              209                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              334                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 543                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             209                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             334                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                543                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     14665500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     27204000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       41869500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     14665500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     27204000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      41869500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.896996                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997015                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.955986                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.896996                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997015                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.955986                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70169.856459                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 81449.101796                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77107.734807                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70169.856459                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 81449.101796                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77107.734807                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            728                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        38500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        38500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              24                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 24                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           209                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              209                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     16745500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     16745500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          233                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            233                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.896996                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.896996                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80122.009569                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80122.009569                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          209                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          209                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     14665500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     14665500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.896996                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.896996                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70169.856459                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70169.856459                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1757000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1757000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             22                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                22                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79863.636364                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79863.636364                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1537000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1537000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69863.636364                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69863.636364                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          312                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             312                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     28807000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     28807000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996805                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996805                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 92330.128205                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 92330.128205                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          312                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          312                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     25667000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     25667000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996805                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996805                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 82266.025641                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 82266.025641                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          232                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              232                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          232                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          232                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           36                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               36                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           36                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           36                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8308                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4824                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.722222                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      97.425595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       100.430919                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3898.143487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.023786                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.024519                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.951695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  232                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2901                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  963                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9864                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9864                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        71.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       208.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       334.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000043362500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1095                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 60                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         542                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         71                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       542                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       71                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   542                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   71                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     279                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     163                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     116.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    112.965322                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     32.705759                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79             1     25.00%     25.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-111            1     25.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-127            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-159            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                4    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34688                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 4544                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1304894105.25523829                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              170936312.68103677                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      26513000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      43251.22                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         4096                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 500771169.544445693493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 804122935.710792660713                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 154083436.782906383276                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          208                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          334                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           71                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6089500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     13213000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    422980000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29276.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39559.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5957464.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         4544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         4544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          208                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          335                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             543                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           71                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             71                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      500771170                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      806530489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1307301659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    500771170                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     500771170                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    170936313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        170936313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    170936313                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     500771170                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     806530489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1478237972                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  542                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  64                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           91                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 9140000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2710000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           19302500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16863.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35613.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 348                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 39                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            64.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           60.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          215                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   171.460465                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   120.021676                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   182.118599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          111     51.63%     51.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           55     25.58%     77.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           22     10.23%     87.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           13      6.05%     93.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            3      1.40%     94.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            6      2.79%     97.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.47%     98.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.93%     99.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      0.93%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          215                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34688                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               4096                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1304.894105                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              154.083437                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          821100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          428835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1949220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        182700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     11792160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       277440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      17295375                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   650.617876                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       638750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     25164250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          749700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          387090                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1927800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        151380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12042390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        66720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      17169000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   645.863898                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE        90750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     25712250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 522                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            71                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               657                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 22                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                22                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            520                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1816                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1816                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        39360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    39360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                544                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      544    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  544                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1691000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2917000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1272                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          728                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                548                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          106                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          232                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              962                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                22                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               22                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            233                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           313                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          697                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1017                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1714                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        23936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   53632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             728                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      4480                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1298                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1298    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1298                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     26583000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             839000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            348000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            508000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1142                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          572                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
