
---------- Begin Simulation Statistics ----------
final_tick                               2141096057223                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181102                       # Simulator instruction rate (inst/s)
host_mem_usage                              134448248                       # Number of bytes of host memory used
host_op_rate                                   210672                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99265.89                       # Real time elapsed on the host
host_tick_rate                               11918894                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 17977236422                       # Number of instructions simulated
sim_ops                                   20912575033                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.183140                       # Number of seconds simulated
sim_ticks                                1183139647197                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  319                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  376                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  475                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1512                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    44.211030                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      354278136                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    801334276                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect       659881                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    728028759                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     21364526                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     21365921                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         1395                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      912644114                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       68161029                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1631828412                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1523302326                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts       658478                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         905091975                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    298105518                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     46946233                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     17994918                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   4246473193                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4940820322                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2834712294                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.742971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.646108                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1545208603     54.51%     54.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    340687594     12.02%     66.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    279171019      9.85%     76.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     65860352      2.32%     78.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    183674767      6.48%     85.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     47947762      1.69%     86.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     33469141      1.18%     88.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     40587538      1.43%     89.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    298105518     10.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2834712294                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     67982661                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       4402045295                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            959999697                       # Number of loads committed
system.switch_cpus0.commit.membars           52161595                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   3060899974     61.95%     61.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    192994694      3.91%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    959999697     19.43%     85.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    726925957     14.71%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4940820322                       # Class of committed instruction
system.switch_cpus0.commit.refs            1686925654                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts         80208452                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         4246473193                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4940820322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.668146                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.668146                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1793902080                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1412                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    353602895                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4968893761                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       278827448                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        596201819                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles        697651                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         3095                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    167636280                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          912644114                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        544059342                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2292112312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       135820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            4280366111                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles          139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        1398108                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.321663                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    544453756                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    443803691                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.508624                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2837265281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.754872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.853359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1834117371     64.64%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       162291687      5.72%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        80666177      2.84%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       106239804      3.74%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4       121867673      4.30%     81.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        40331120      1.42%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       131459506      4.63%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        23526295      0.83%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       336765648     11.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2837265281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                     60                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       984573                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       906060844                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.757402                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1726389109                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         727849853                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       78168835                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    963434801                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     47109880                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         3874                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    729163078                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4958815334                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    998539256                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       867068                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4986214643                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents      13283567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     78143039                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        697651                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     92111381                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          107                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    190160232                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1879                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        54698                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     36520597                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3435074                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237108                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        54698                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         5136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       979437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4832268605                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4948646458                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.572611                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2767008806                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.744161                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4948959019                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      6097671935                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3540887068                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.496678                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.496678                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   3067181525     61.50%     61.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    193009011      3.87%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    998715053     20.03%     85.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    728176120     14.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4987081712                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           86517655                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017348                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       10972169     12.68%     12.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult      10432040     12.06%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     24.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      33720307     38.98%     63.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     31393139     36.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4956654678                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  12669495022                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4868424983                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4896539163                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4911705453                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4987081712                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     47109881                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     17994862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        14542                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       163648                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     15984245                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2837265281                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.757707                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.131521                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1208336855     42.59%     42.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    497321528     17.53%     60.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    297513409     10.49%     70.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    230806652      8.13%     78.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    180719103      6.37%     85.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    206559768      7.28%     92.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    116675469      4.11%     96.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     48074632      1.69%     98.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     51257865      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2837265281                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.757707                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     116944689                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    228465879                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses     80221475                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes     80325726                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     41126691                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     44584981                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    963434801                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    729163078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5247402265                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     187783656                       # number of misc regfile writes
system.switch_cpus0.numCycles              2837265341                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      233415683                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   5175354744                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     190784858                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       355678480                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      36921572                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents         2088                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   7961179968                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4963184923                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   5199340060                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        685518552                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      71260857                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles        697651                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    400916000                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps        23985137                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   6077811853                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles   1161038912                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     57706800                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts       1045982701                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     47110196                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups     53513696                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          7495417869                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         9920184464                       # The number of ROB writes
system.switch_cpus0.timesIdled                      5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads        53481975                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes       26739501                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    35.880790                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      252611736                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    704030587                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      2304353                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    614626463                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     25380412                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     25381101                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses          689                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      749241797                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       37897612                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads       1125581859                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes      1016817585                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      2304253                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         724636388                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    283911980                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     55357668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     92344783                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   3884600851                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    4531604699                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2824753684                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.604248                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.598804                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1540334143     54.53%     54.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    518712684     18.36%     72.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    182925169      6.48%     79.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     88389519      3.13%     82.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     71639940      2.54%     85.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     52064179      1.84%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     43735865      1.55%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     43040205      1.52%     89.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    283911980     10.05%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2824753684                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     37109090                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       4153062720                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            950102198                       # Number of loads committed
system.switch_cpus1.commit.membars           67658026                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2647089831     58.41%     58.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    105390510      2.33%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    950102198     20.97%     81.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    829022160     18.29%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   4531604699                       # Class of committed instruction
system.switch_cpus1.commit.refs            1779124358                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        206442128                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         3884600851                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           4531604699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.730388                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.730388                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   2042622754                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred          106                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    248305171                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    4650092491                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       156259192                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        437841679                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       2382552                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts          437                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    198158982                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          749241797                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        476936945                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2356204215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       428150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            4022732801                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        4765304                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.264072                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    478678161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    315889760                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.417820                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2837265160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.657936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.870742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1947851633     68.65%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        90200840      3.18%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        95793113      3.38%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       105424139      3.72%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4       105373728      3.71%     82.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        52595900      1.85%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        38804755      1.37%     85.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        21126694      0.74%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       380094358     13.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2837265160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2698955                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       730342818                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.654562                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1906866592                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         841533350                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       11002842                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    971390986                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     55742468                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        31910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    853063749                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   4623724115                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts   1065333242                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3658283                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   4694431572                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       2962526                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     80347370                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2382552                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     83217711                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     78742840                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        11055                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       139650                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads    101698296                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21288774                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores     24041585                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents       139650                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1309778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1389177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       4135644087                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           4588689014                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.597322                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2470312048                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.617293                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            4590283744                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      5600819568                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     3206769606                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.369136                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.369136                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2684253962     57.14%     57.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    105426479      2.24%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            2      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            1      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     59.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead   1065872733     22.69%     82.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    842536684     17.93%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    4698089861                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt          104500663                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022243                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       12625710     12.08%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult        174217      0.17%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      43050256     41.20%     53.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     48650480     46.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    4490948076                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads  11727505620                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   4378955167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   4483247483                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        4567981646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       4698089861                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     55742469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     92119356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        67340                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       384801                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     72103843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2837265160                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.655852                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.132249                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1307072253     46.07%     46.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    496381571     17.50%     63.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    255121479      8.99%     72.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    194909828      6.87%     79.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    176939696      6.24%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5    194377548      6.85%     92.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6    104484372      3.68%     96.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     63644212      2.24%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     44334201      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2837265160                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.655851                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     311642448                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    610507259                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    209733847                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    232729888                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     76548536                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     92325954                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    971390986                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    853063749                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     6228114180                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     221429168                       # number of misc regfile writes
system.switch_cpus1.numCycles              2837265341                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      227215357                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   4347630469                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      32230280                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       228766939                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     184047166                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        60784                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   7307821366                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    4633722473                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   4441827127                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        558472404                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents     105971886                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       2382552                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    443248748                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        94196579                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   5548247473                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1377179159                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     68629293                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        997232594                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     55742848                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    145701500                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          7164786298                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         9260427292                       # The number of ROB writes
system.switch_cpus1.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       139625030                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       70115433                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    29.671745                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      252873588                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    852236985                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect       981789                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    748968305                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     31913126                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     31919873                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses         6747                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      891740887                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       39466668                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads       1266809868                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes      1126585770                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts       981216                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         883947817                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    264781470                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     70121465                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts     19574584                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   3892749357                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    4554679057                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2834290409                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.606991                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.580826                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1547967671     54.62%     54.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    516677516     18.23%     72.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    157456194      5.56%     78.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     97202241      3.43%     81.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4    100690663      3.55%     85.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     31365963      1.11%     86.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     73402634      2.59%     89.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     44746057      1.58%     90.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    264781470      9.34%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2834290409                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     39215088                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       4132181582                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            982031240                       # Number of loads committed
system.switch_cpus2.commit.membars           77911418                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   2768804235     60.79%     60.79% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     15584656      0.34%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    982031240     21.56%     82.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    788258926     17.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   4554679057                       # Class of committed instruction
system.switch_cpus2.commit.refs            1770290166                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts         96430586                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         3892749357                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           4554679057                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.728859                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.728859                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   2026733336                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred          577                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    252498396                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    4587111575                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       171370250                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        473092448                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       1003887                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts          470                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles    165065182                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          891740887                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        492143669                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2343443414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes        83077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3928389829                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        2008920                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.314296                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    492817126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    324253382                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.384569                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2837265111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.619856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.842669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1956071959     68.94%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       123242684      4.34%     73.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        72650797      2.56%     75.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        87610733      3.09%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4       110086406      3.88%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        37195626      1.31%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        63657374      2.24%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        37678802      1.33%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       349070730     12.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2837265111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       981374                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       885212599                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.627989                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1828230282                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         789359751                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        1970815                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    986303907                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     70365895                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       331444                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    791873683                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   4574253641                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts   1038870531                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1065807                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   4619036596                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents         8070                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1003887                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles         8662                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     31898691                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        30262                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     54793566                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4272665                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      3614755                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        30262                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         3769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       977605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       4185716153                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           4562972871                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.572295                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       2395462624                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.608229                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            4563489331                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      5288176188                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     3132462859                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.372008                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.372008                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   2775546201     60.08%     60.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     15584656      0.34%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            2      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            1      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead   1039117432     22.49%     82.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    789854111     17.10%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    4620102403                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           79575944                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017224                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        2689537      3.38%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      3.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      23454943     29.47%     32.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     53431464     67.15%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    4556254935                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads  11870450296                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   4466540841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   4497386728                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        4503887745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       4620102403                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     70365896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     19574575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         6811                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       244430                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     15714366                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2837265111                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.628365                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.217588                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1434677937     50.57%     50.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    397558121     14.01%     64.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    239566376      8.44%     73.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    172197100      6.07%     79.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    189257717      6.67%     85.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5    144869661      5.11%     90.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6    125339837      4.42%     95.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     76984861      2.71%     98.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     56813501      2.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2837265111                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.628365                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     143423412                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    286602376                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses     96432030                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes     96471574                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     26664201                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     47307950                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    986303907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    791873683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     5455877013                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     280483960                       # number of misc regfile writes
system.switch_cpus2.numCycles              2837265341                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles        1980261                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   4423653207                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents       9628251                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       241612256                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     133158686                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.RenameLookups   6830628432                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    4580394843                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   4446205095                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        575458255                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents         17787                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       1003887                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    267434740                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps        22551873                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   5255046973                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1749775705                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     86194497                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        900135724                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     70365898                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups     64313172                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          7143756405                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         9151482919                       # The number of ROB writes
system.switch_cpus2.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads        64287861                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes       32144170                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          322                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     35916082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     71832164                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                707                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          660                       # Transaction distribution
system.membus.trans_dist::CleanEvict              145                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           707                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port         1148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port         1071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        88704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        86272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       174976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  174976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 707                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3695861                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3754328                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6694090                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data        39680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             47360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        41344                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          41344                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data          310                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                370                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          323                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               323                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         2380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data        33538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data          433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         1190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data          108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                40029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         2380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         1190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            5950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         34944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               34944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         34944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         2380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data        33538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data          433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         1190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data          108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               74973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples       620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.849433765446                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           35                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           35                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             305299                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               588                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        370                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       323                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      740                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     646                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               54                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               46                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               60                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               50                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              50                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               42                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              28                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              45                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.11                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    17170744                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   3700000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               31045744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23203.71                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41953.71                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     384                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    290                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.89                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               44.89                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  740                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 646                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    334                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    334                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     27                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    32                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    32                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    41                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          689                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.606676                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.189756                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    33.337039                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127           57      8.27%      8.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          615     89.26%     97.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255            2      0.29%     97.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           11      1.60%     99.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            3      0.44%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          689                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     20.685714                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    18.477022                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.372825                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2-3              1      2.86%      2.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-5              1      2.86%      5.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11            1      2.86%      8.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15            2      5.71%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17            8     22.86%     37.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19            3      8.57%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21            3      8.57%     54.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23            6     17.14%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25            2      5.71%     77.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27            1      2.86%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29            2      5.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31            1      2.86%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33            2      5.71%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           35                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.800000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.752978                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.346018                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               8     22.86%     22.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              23     65.71%     88.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2      5.71%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      2.86%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           35                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 47360                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  39872                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  47360                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               41344                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1177606555095                       # Total gap between requests
system.mem_ctrls0.avgGap                 1699287958.29                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data        39680                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         1408                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        39872                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 2380.107882168806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 33537.883794196816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2380.107882168806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 432.746887667056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 1190.053941084403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 108.186721916764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 33700.163877071958                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data          620                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           22                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          646                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2083154                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data     25721618                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1929224                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data       307500                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst       906748                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data        97500                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24101512153120                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     47344.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     41486.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     43846.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     38437.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     41215.82                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     48750.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 37308842342.29                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             2306220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             1225785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            2484720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           1487700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    93395777280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     17328396720                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    439733286240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      550464964665                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.257813                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1143047382450                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  39507520000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    584744747                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             2613240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             1388970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            2798880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy           1764360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    93395777280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     17377758150                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    439691689440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      550473790320                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.265272                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1142938910656                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  39507520000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    693216541                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data        37120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             43136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        43136                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          43136                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data          290                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                337                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          337                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               337                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         1190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data        31374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         1190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data          325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data          216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                36459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         1190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         1190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            4544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         36459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               36459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         36459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         1190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data        31374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         1190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data          325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data          216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               72918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples       580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.829962093894                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           36                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           36                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             305221                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               623                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        337                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       337                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     674                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               52                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               48                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               42                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              42                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               54                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               32                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               44                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               73                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              42                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              32                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              42                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              30                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.48                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    13377232                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   3370000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               26014732                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19847.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38597.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     349                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    304                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.78                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.10                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  674                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 674                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    317                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    320                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    31                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    31                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          680                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.458824                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.773309                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    35.755199                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           65      9.56%      9.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          602     88.53%     98.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319            9      1.32%     99.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            3      0.44%     99.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          680                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     18.722222                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    17.123983                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     7.785008                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7              1      2.78%      2.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              4     11.11%     13.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            4     11.11%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            2      5.56%     30.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17            5     13.89%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19            3      8.33%     52.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21            4     11.11%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23            3      8.33%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25            4     11.11%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27            3      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29            1      2.78%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37            1      2.78%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           36                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.305556                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.213120                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.039880                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               5     13.89%     13.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              25     69.44%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      2.78%     86.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               3      8.33%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      2.78%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               1      2.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           36                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 43136                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  42176                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  43136                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               43136                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1177606608888                       # Total gap between requests
system.mem_ctrls1.avgGap                 1747190814.37                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         1408                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data        37120                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         1408                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          384                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        42176                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 1190.053941084403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 31374.149355861537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 1190.053941084403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 324.560165750292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2163.734438335278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 216.373443833528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 35647.524871573711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           22                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data          580                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           22                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          674                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst       949022                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data     21830388                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1044712                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data       210000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1784878                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data       195732                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 25702704768123                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     43137.36                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     37638.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     47486.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     44621.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     48933.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 38134576807.30                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             2449020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             1301685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            2313360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy           1759140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    93395777280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     17327931600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    439733668800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      550465200885                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.258013                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1143048417218                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  39507520000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    583709979                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             2406180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             1278915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            2499000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy           1680840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    93395777280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     17346814560                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    439717752480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      550468209255                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.260555                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1143006974046                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  39507520000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    625153151                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   957956410026                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1183139647197                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   2002099828                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    492143623                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2494243451                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   2002099828                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    492143623                       # number of overall hits
system.cpu2.icache.overall_hits::total     2494243451                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          798                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           843                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          798                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total          843                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      3991524                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3991524                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      3991524                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3991524                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   2002100626                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    492143668                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2494244294                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   2002100626                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    492143668                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2494244294                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 88700.533333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  4734.903915                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 88700.533333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  4734.903915                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          358                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    71.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          206                       # number of writebacks
system.cpu2.icache.writebacks::total              206                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           32                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      3001983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3001983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      3001983                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3001983                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93811.968750                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 93811.968750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93811.968750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 93811.968750                       # average overall mshr miss latency
system.cpu2.icache.replacements                   206                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   2002099828                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    492143623                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2494243451                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          798                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          843                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      3991524                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3991524                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    492143668                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2494244294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 88700.533333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  4734.903915                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      3001983                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3001983                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 93811.968750                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 93811.968750                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.734832                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2494244281                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              830                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         3005113.591566                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   606.073105                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    17.661727                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.971271                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.028304                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999575                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      97275528296                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     97275528296                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    756092170                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   1577458195                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      2333550365                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    756092170                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   1577458195                       # number of overall hits
system.cpu2.dcache.overall_hits::total     2333550365                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6830761                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     30533476                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      37364237                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6830761                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     30533476                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37364237                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 358568382072                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 358568382072                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 358568382072                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 358568382072                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    762922931                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1607991671                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   2370914602                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    762922931                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1607991671                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   2370914602                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.008953                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.018989                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015759                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.008953                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.018989                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015759                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 11743.451092                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9596.566419                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 11743.451092                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9596.566419                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12013985                       # number of writebacks
system.cpu2.dcache.writebacks::total         12013985                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     23259583                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     23259583                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     23259583                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     23259583                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      7273893                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7273893                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      7273893                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7273893                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  73013840214                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  73013840214                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  73013840214                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  73013840214                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.004524                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003068                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.004524                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003068                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10037.794097                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10037.794097                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10037.794097                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10037.794097                       # average overall mshr miss latency
system.cpu2.dcache.replacements              14105065                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    393183677                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    859329765                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1252513442                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2772796                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     30523976                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     33296772                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 358454414304                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 358454414304                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    395956473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    889853741                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1285810214                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.007003                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.034302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025896                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 11743.372302                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10765.440395                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     23251508                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     23251508                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7272468                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7272468                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  72999535863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  72999535863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10037.794029                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10037.794029                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    362908493                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    718128430                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1081036923                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4057965                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9500                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4067465                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    113967768                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    113967768                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    366966458                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    718137930                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1085104388                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.011058                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003748                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 11996.607158                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total    28.019360                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         8075                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         8075                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         1425                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1425                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     14304351                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     14304351                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 10038.141053                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10038.141053                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     28387151                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     70120528                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     98507679                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          948                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1140                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     12093000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     12093000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     28387343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     70121476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     98508819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 12756.329114                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10607.894737                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          473                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          473                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          475                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          475                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      5177889                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      5177889                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10900.818947                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10900.818947                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     28387343                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     70120990                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     98508333                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     28387343                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     70120990                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     98508333                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999357                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         2544671698                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         14105321                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           180.405090                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   143.825806                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   112.173550                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.561820                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.438178                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      82187921449                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     82187921449                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   957956410026                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1183139647197                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1982951410                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    544059293                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2527010703                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1982951410                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    544059293                       # number of overall hits
system.cpu0.icache.overall_hits::total     2527010703                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          837                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           884                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          837                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total          884                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4419366                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4419366                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4419366                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4419366                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1982952247                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    544059340                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2527011587                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1982952247                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    544059340                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2527011587                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 94029.063830                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  4999.282805                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 94029.063830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  4999.282805                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          223                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu0.icache.writebacks::total              246                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           33                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      3271782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3271782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      3271782                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3271782                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 99144.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99144.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 99144.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99144.909091                       # average overall mshr miss latency
system.cpu0.icache.replacements                   246                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1982951410                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    544059293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2527010703                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          837                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          884                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4419366                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4419366                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1982952247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    544059340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2527011587                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 94029.063830                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  4999.282805                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      3271782                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3271782                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 99144.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99144.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.815956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2527011573                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              870                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2904611.003448                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   605.581605                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    18.234352                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.970483                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.029222                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999705                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      98553452763                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     98553452763                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    706648633                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1348693475                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2055342108                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    706648633                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1348693475                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2055342108                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9687633                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     62358346                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      72045979                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9687633                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     62358346                       # number of overall misses
system.cpu0.dcache.overall_misses::total     72045979                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 735438170232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 735438170232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 735438170232                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 735438170232                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    716336266                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1411051821                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2127388087                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    716336266                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1411051821                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2127388087                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013524                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.044193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.033866                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013524                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.044193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.033866                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 11793.740813                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10207.900294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 11793.740813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10207.900294                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1541                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              111                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.882883                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9669371                       # number of writebacks
system.cpu0.dcache.writebacks::total          9669371                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     45604057                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     45604057                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     45604057                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     45604057                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     16754289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     16754289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     16754289                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     16754289                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 171504248307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 171504248307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 171504248307                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 171504248307                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.011874                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007876                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.011874                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007876                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10236.438461                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10236.438461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10236.438461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10236.438461                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26442142                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    391569551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    668715984                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1060285535                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6143746                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     62355794                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68499540                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 735407734236                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 735407734236                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    397713297                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    731071778                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1128785075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.015448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.085294                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11793.735386                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10735.951427                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     45602143                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     45602143                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     16753651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16753651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 171497839851                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 171497839851                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.022917                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.014842                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10236.445766                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10236.445766                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    315079082                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    679977491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     995056573                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3543887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2552                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3546439                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     30435996                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     30435996                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    318622969                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    679980043                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    998603012                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011123                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003551                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 11926.330721                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     8.582129                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         1914                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1914                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          638                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          638                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      6408456                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6408456                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10044.601881                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10044.601881                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     18627678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     46945605                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     65573283                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          637                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      7321269                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7321269                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     18627835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     46946242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     65574077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11493.357928                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9220.741814                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data          318                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          318                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          319                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          319                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      3201309                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3201309                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10035.451411                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10035.451411                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     18627835                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     46945914                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     65573749                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     18627835                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     46945914                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     65573749                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999358                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         2212931538                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26442398                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            83.688761                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   143.272366                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   112.726993                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.559658                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.440340                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      72299591614                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     72299591614                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   957956410026                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1183139647197                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1974661117                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    476936894                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2451598011                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1974661117                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    476936894                       # number of overall hits
system.cpu1.icache.overall_hits::total     2451598011                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          811                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           861                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          811                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total          861                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4413528                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4413528                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4413528                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4413528                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1974661928                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    476936944                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2451598872                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1974661928                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    476936944                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2451598872                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 88270.560000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5126.048780                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 88270.560000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5126.048780                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu1.icache.writebacks::total              220                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           33                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      3239673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3239673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      3239673                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3239673                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 98171.909091                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 98171.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 98171.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 98171.909091                       # average overall mshr miss latency
system.cpu1.icache.replacements                   220                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1974661117                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    476936894                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2451598011                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          811                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          861                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4413528                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4413528                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1974661928                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    476936944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2451598872                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 88270.560000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5126.048780                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      3239673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3239673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 98171.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 98171.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.653014                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2451598855                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              844                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2904737.979858                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   605.424857                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    18.228157                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.970232                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.029212                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999444                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      95612356852                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     95612356852                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    808398516                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1589904819                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2398303335                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    808398516                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1589904819                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2398303335                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8965605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     26792338                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      35757943                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8965605                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     26792338                       # number of overall misses
system.cpu1.dcache.overall_misses::total     35757943                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 244052605182                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 244052605182                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 244052605182                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 244052605182                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    817364121                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1616697157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2434061278                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    817364121                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1616697157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2434061278                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010969                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.016572                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014691                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010969                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.016572                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014691                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  9109.044727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6825.129879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  9109.044727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6825.129879                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     18726323                       # number of writebacks
system.cpu1.dcache.writebacks::total         18726323                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     14906082                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14906082                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     14906082                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14906082                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11886256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11886256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     11886256                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     11886256                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 119786219457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 119786219457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 119786219457                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 119786219457                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.007352                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004883                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.007352                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004883                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10077.708191                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10077.708191                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10077.708191                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10077.708191                       # average overall mshr miss latency
system.cpu1.dcache.replacements              20854187                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    422976556                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    816240704                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1239217260                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4989224                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     26791586                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     31780810                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 244043841510                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 244043841510                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    427965780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    843032290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1270998070                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.011658                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.031780                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  9108.973299                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7678.968582                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     14905706                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14905706                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     11885880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     11885880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 119782454364                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 119782454364                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.014099                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009352                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10077.710221                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10077.710221                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    385421960                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    773664115                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total    1159086075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3976381                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          752                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3977133                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      8763672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8763672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    389398341                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    773664867                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total   1163063208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010212                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003420                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11653.819149                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total     2.203515                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          376                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          376                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          376                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          376                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      3765093                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3765093                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 10013.545213                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10013.545213                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     23794971                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     55548755                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     79343726                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1830                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          752                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2582                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      9106863                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9106863                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     23796801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     55549507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     79346308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000033                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12110.190160                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  3527.057707                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          752                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          752                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      8479695                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8479695                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 11276.190160                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11276.190160                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     23796801                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     55357292                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     79154093                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     23796801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     55357292                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     79154093                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999365                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2577655597                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         20854443                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           123.602227                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   144.378047                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   111.621318                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.563977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.436021                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      82982828171                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     82982828171                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data     16754008                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data     11887001                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7274365                       # number of demand (read+write) hits
system.l2.demand_hits::total                 35915375                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data     16754008                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data     11887001                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7274365                       # number of overall hits
system.l2.overall_hits::total                35915375                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          600                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::total                    707                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          600                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            3                       # number of overall misses
system.l2.overall_misses::total                   707                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      3228414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     54508572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3196722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       621747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      2951526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       299823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         64806804                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      3228414                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     54508572                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3196722                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       621747                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      2951526                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       299823                       # number of overall miss cycles
system.l2.overall_miss_latency::total        64806804                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     16754608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data     11887008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      7274368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             35916082                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     16754608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data     11887008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      7274368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            35916082                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000020                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000020                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 97830.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 90847.620000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 96870.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data        88821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 95210.516129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        99941                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91664.503536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 97830.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 90847.620000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 96870.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data        88821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 95210.516129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        99941                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91664.503536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 660                       # number of writebacks
system.l2.writebacks::total                       660                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               707                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              707                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      2946549                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     49365280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      2915908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       562014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      2685269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       274333                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58749353                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      2946549                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     49365280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      2915908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       562014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      2685269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       274333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58749353                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000020                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000020                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89289.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 82275.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88360.848485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 80287.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86621.580645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 91444.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83096.680339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89289.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 82275.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88360.848485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 80287.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86621.580645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 91444.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83096.680339                       # average overall mshr miss latency
system.l2.replacements                            805                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     20571461                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         20571461                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     20571461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     20571461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           98                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               98                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           98                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           98                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data          638                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         1425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2439                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data          638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data         1425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      3228414                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3196722                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      2951526                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9376662                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             98                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 97830.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 96870.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 95210.516129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96666.618557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      2946549                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      2915908                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      2685269                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8547726                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 89289.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 88360.848485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 86621.580645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88120.886598                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data     16753370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data     11886625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      7272940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          35912935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     54508572                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       621747                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       299823                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     55430142                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     16753970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data     11886632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      7272943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35913545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000036                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 90847.620000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        88821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data        99941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90869.085246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            7                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     49365280                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       562014                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       274333                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     50201627                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000036                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 82275.466667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 80287.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 91444.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82297.749180                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    97990643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33573                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2918.733595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.947176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            2094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    29073.324866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data             972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    32.998217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   422.782604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    32.987006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     6.999686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst    30.961957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     2.998487                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.063904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.887247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.029663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.012902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1149310277                       # Number of tag accesses
system.l2.tags.data_accesses               1149310277                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2141096057223                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          35913643                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20572121                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           98                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15344668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2439                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2439                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            98                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35913545                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     50263824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     35661024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     21823104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             107748246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2702230272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2859526144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1668636544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7230418048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             805                       # Total snoops (count)
system.tol2bus.snoopTraffic                     84480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35916887                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002994                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35916565    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    322      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35916887                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64267372800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34936691054                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             68805                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       24801714546                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             70053                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       15178425851                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
