

================================================================
== Vivado HLS Report for 'sbs_fixedpoint_spike'
================================================================
* Date:           Wed Feb 12 09:44:56 2020

* Version:        2019.1.1 (Build 2579327 on Sat Jun 29 09:16:32 MDT 2019)
* Project:        sbs_fixedpoint_spike
* Solution:       sbs_fixedpoint_spike
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     4.732|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|   2 ~ 5  |          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    471|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     404|    236|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    401|    -|
|Register         |        -|      -|     776|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1180|   1108|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+-----+
    |                   Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+-----+
    |sbs_fixedpoint_spike_CRTL_BUS_s_axi_U         |sbs_fixedpoint_spike_CRTL_BUS_s_axi        |        0|      0|  112|  168|    0|
    |sbs_fixedpoint_spike_add_64ns_64ns_64_2_1_U1  |sbs_fixedpoint_spike_add_64ns_64ns_64_2_1  |        0|      0|  292|   68|    0|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                         |                                           |        0|      0|  404|  236|    0|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_fu_314_p2                    |     +    |      0|  0|  39|          32|           1|
    |add_ln40_fu_275_p2                    |     +    |      0|  0|  38|          31|           1|
    |add_ln46_fu_177_p2                    |     +    |      0|  0|  39|          32|           2|
    |add_ln48_fu_182_p2                    |     +    |      0|  0|  39|          32|           2|
    |and_ln46_fu_329_p2                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op93_write_state8        |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln26_fu_193_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln29_fu_198_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln40_fu_270_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln43_fu_293_p2                   |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln46_1_fu_309_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln46_fu_325_p2                   |   icmp   |      0|  0|  29|          64|          64|
    |stream_in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_333_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state3                       |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 471|         473|         308|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  44|          9|    1|          9|
    |empty_reg_147                   |   9|          2|   32|         64|
    |stream_in_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |stream_in_V_data_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_dest_V_0_data_out   |   9|          2|    6|         12|
    |stream_in_V_dest_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_id_V_0_data_out     |   9|          2|    5|         10|
    |stream_in_V_id_V_0_state        |  15|          3|    2|          6|
    |stream_in_V_keep_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_keep_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_strb_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_strb_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_user_V_0_data_out   |   9|          2|    2|          4|
    |stream_in_V_user_V_0_state      |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |stream_out_V_data_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out  |   9|          2|    6|         12|
    |stream_out_V_dest_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_id_V_1_data_out    |   9|          2|    5|         10|
    |stream_out_V_id_V_1_state       |  15|          3|    2|          6|
    |stream_out_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_keep_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_strb_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_user_V_1_data_out  |   9|          2|    2|          4|
    |stream_out_V_user_V_1_state     |  15|          3|    2|          6|
    |sum                             |   9|          2|   64|        128|
    |tmp_data_V_2_reg_158            |   9|          2|   31|         62|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 401|         84|  263|        559|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln40_reg_400                 |  31|   0|   31|          0|
    |add_ln45_reg_434                 |  64|   0|   64|          0|
    |add_ln46_reg_376                 |  32|   0|   32|          0|
    |add_ln48_reg_381                 |  32|   0|   32|          0|
    |and_ln46_reg_445                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |channel_dest_V                   |   6|   0|    6|          0|
    |channel_id_V                     |   5|   0|    5|          0|
    |channel_keep_V                   |   4|   0|    4|          0|
    |channel_strb_V                   |   4|   0|    4|          0|
    |channel_user_V                   |   2|   0|    2|          0|
    |empty_reg_147                    |  32|   0|   32|          0|
    |icmp_ln43_reg_415                |   1|   0|    1|          0|
    |icmp_ln46_1_reg_424              |   1|   0|    1|          0|
    |icmp_ln46_reg_440                |   1|   0|    1|          0|
    |ip_index                         |  32|   0|   32|          0|
    |layerSize_read_reg_370           |  32|   0|   32|          0|
    |random_value                     |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |stream_in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |stream_in_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |stream_in_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |stream_in_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |stream_in_V_id_V_0_state         |   2|   0|    2|          0|
    |stream_in_V_keep_V_0_payload_A   |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_payload_B   |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_strb_V_0_payload_A   |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_payload_B   |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |stream_in_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_user_V_0_state       |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |stream_out_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |stream_out_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |stream_out_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |stream_out_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |stream_out_V_id_V_1_state        |   2|   0|    2|          0|
    |stream_out_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |stream_out_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_user_V_1_state      |   2|   0|    2|          0|
    |sum                              |  64|   0|   64|          0|
    |tmp_data_V_2_reg_158             |  31|   0|   31|          0|
    |tmp_data_V_3_reg_392             |  31|   0|   32|          1|
    |vectorSize_read_reg_364          |  32|   0|   32|          0|
    |zext_ln43_reg_410                |  32|   0|   64|         32|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 776|   0|  809|         33|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |       CRTL_BUS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | sbs_fixedpoint_spike | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | sbs_fixedpoint_spike | return value |
|interrupt               | out |    1| ap_ctrl_hs | sbs_fixedpoint_spike | return value |
|stream_in_TDATA         |  in |   32|    axis    |  stream_in_V_data_V  |    pointer   |
|stream_in_TVALID        |  in |    1|    axis    |  stream_in_V_dest_V  |    pointer   |
|stream_in_TREADY        | out |    1|    axis    |  stream_in_V_dest_V  |    pointer   |
|stream_in_TDEST         |  in |    6|    axis    |  stream_in_V_dest_V  |    pointer   |
|stream_in_TKEEP         |  in |    4|    axis    |  stream_in_V_keep_V  |    pointer   |
|stream_in_TSTRB         |  in |    4|    axis    |  stream_in_V_strb_V  |    pointer   |
|stream_in_TUSER         |  in |    2|    axis    |  stream_in_V_user_V  |    pointer   |
|stream_in_TLAST         |  in |    1|    axis    |  stream_in_V_last_V  |    pointer   |
|stream_in_TID           |  in |    5|    axis    |   stream_in_V_id_V   |    pointer   |
|stream_out_TDATA        | out |   32|    axis    |  stream_out_V_data_V |    pointer   |
|stream_out_TREADY       |  in |    1|    axis    |  stream_out_V_data_V |    pointer   |
|stream_out_TVALID       | out |    1|    axis    |  stream_out_V_dest_V |    pointer   |
|stream_out_TDEST        | out |    6|    axis    |  stream_out_V_dest_V |    pointer   |
|stream_out_TKEEP        | out |    4|    axis    |  stream_out_V_keep_V |    pointer   |
|stream_out_TSTRB        | out |    4|    axis    |  stream_out_V_strb_V |    pointer   |
|stream_out_TUSER        | out |    2|    axis    |  stream_out_V_user_V |    pointer   |
|stream_out_TLAST        | out |    1|    axis    |  stream_out_V_last_V |    pointer   |
|stream_out_TID          | out |    5|    axis    |   stream_out_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

