
---------- Begin Simulation Statistics ----------
final_tick                                25175948125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    561                       # Simulator instruction rate (inst/s)
host_mem_usage                               10073776                       # Number of bytes of host memory used
host_op_rate                                      574                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28513.98                       # Real time elapsed on the host
host_tick_rate                                 615715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15989872                       # Number of instructions simulated
sim_ops                                      16362725                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017556                       # Number of seconds simulated
sim_ticks                                 17556483750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.316058                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  686521                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               705455                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                935                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8611                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            720825                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10037                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11477                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1440                       # Number of indirect misses.
system.cpu.branchPred.lookups                  794974                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28926                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1102                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4876455                       # Number of instructions committed
system.cpu.committedOps                       4951823                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.073873                       # CPI: cycles per instruction
system.cpu.discardedOps                         21953                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2756172                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            174183                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1287591                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4562007                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325322                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      851                       # number of quiesce instructions executed
system.cpu.numCycles                         14989603                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       851                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3441255     69.49%     69.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2886      0.06%     69.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                 186789      3.77%     73.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1320893     26.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4951823                       # Class of committed instruction
system.cpu.quiesceCycles                     13100771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10427596                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1209014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              394352                       # Transaction distribution
system.membus.trans_dist::ReadResp             402144                       # Transaction distribution
system.membus.trans_dist::WriteReq             210757                       # Transaction distribution
system.membus.trans_dist::WriteResp            210757                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          610                       # Transaction distribution
system.membus.trans_dist::WriteClean                8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7305                       # Transaction distribution
system.membus.trans_dist::ReadExReq               314                       # Transaction distribution
system.membus.trans_dist::ReadExResp              314                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           676                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       596493                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        596493                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        21158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        21158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1195896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1213196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1192986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1192986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2427340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       455424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       455424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        19068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       128916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     38175408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     38175408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38759748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1806537                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000802                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028310                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1805088     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1449      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1806537                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3003894611                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17384000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20045343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3365875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15140550                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2377545395                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           36650250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       413696                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       413696                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       801531                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       801531                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8078                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        13764                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2363392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2363392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2430454                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12694                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        19068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     37814272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     37814272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     38685996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4136758750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3322098083                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2043387000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3732866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2799649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6532515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3732866                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2799649                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6532515                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3732866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6532515                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2799649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13065031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2799649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6532515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9332165                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2799649                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       962607                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3762257                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2799649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9332165                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       962607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13094422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       393485                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       393485                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       203008                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       203008                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1181696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1192986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     37814272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     38175408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       730742                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       730742    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       730742                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1674093830                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2170427000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    316147133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11198598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    327345731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     11198598                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      7475529                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     18674127                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    327345731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     18674127                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    346019857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12779520                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     43712512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     25034752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     42663936                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       399360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8118272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       782336                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5189632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3732866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1758179852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    727908856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2489821574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1004140935                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1425954784                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2430095719                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3732866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2762320786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2153863640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4919917293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     11082857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       933216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     12016074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4666082                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3732866                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      8398948                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     15748939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4666082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     20415022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     14468501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3732866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     18201367                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3732866                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      7465732                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     11198598                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     18201367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      7465732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3732866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     29399965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       455488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       457280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       455488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       455488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7117                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           28                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7145                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25944147                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       102071                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26046218                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25944147                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25944147                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25944147                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       102071                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26046218                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     25034752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25244464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12779520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13032064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       391168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              394447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          618                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       199680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             203626                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3732866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3742663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1425954784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       962607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3506853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1437899773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2252843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11198598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       933216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    727908856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            742293513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2252843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3732866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     14941261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       933216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2153863640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       962607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3506853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2180193286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    590742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000553649250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              709707                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             216904                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      394447                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     203626                       # Number of write requests accepted
system.mem_ctrls.readBursts                    394447                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   203626                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12701                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12741950170                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1971620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23092955170                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32313.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58563.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       329                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   367778                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  189473                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                394446                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               203626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  347721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    699                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.027510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.643909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.504840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1069      2.63%      2.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          914      2.25%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          594      1.46%      6.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          689      1.69%      8.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          763      1.87%      9.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          559      1.37%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          552      1.36%     12.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          699      1.72%     14.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34873     85.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1678.085106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1138.797991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            39     16.60%     16.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.43%     17.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.43%     17.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           48     20.43%     37.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.43%     38.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          121     51.49%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.43%     90.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.85%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      5.11%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.43%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.85%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           235                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     866.540426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    570.375949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    362.137602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             29     12.34%     12.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.70%     14.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.85%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.43%     15.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.85%     16.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.43%     16.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.43%     17.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      4.26%     21.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          185     78.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           235                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25236736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13032768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25244464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13032064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1437.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       742.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1437.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    742.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17556483750                       # Total gap between requests
system.mem_ctrls.avgGap                      29355.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     25027968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12778432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3670894.520663911477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3742662.878037864342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1425568374.418937921524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 962607.333031592891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3506852.560952018481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2354913.466086282860                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11198597.782998545095                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 933216.481916545425                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 727846884.487903237343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       391168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          618                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       199680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59055870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60950115                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  22904047540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     29065945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39835700                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25938274750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3712346875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma    925281990                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 300171201565                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57671.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59290.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58552.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    109682.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41409.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41971318.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1208446.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   3614382.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1503261.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9348947030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    949830000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7260459095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1702                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           851                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9622012.925969                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2493735.521537                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          851    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       268875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11937625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             851                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     16987615125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8188333000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2381453                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2381453                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2381453                       # number of overall hits
system.cpu.icache.overall_hits::total         2381453                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7117                       # number of overall misses
system.cpu.icache.overall_misses::total          7117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    310371875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    310371875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    310371875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    310371875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2388570                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2388570                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2388570                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2388570                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43609.930448                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43609.930448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43609.930448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43609.930448                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7117                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7117                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7117                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7117                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    299272625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    299272625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    299272625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    299272625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42050.389911                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42050.389911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42050.389911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42050.389911                       # average overall mshr miss latency
system.cpu.icache.replacements                   6925                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2381453                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2381453                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    310371875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    310371875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2388570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2388570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43609.930448                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43609.930448                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    299272625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    299272625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42050.389911                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42050.389911                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           453.595162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1907619                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            275.468448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   453.595162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.885928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.885928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4784256                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4784256                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       306120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           306120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       306120                       # number of overall hits
system.cpu.dcache.overall_hits::total          306120                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1280                       # number of overall misses
system.cpu.dcache.overall_misses::total          1280                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95405375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95405375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95405375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95405375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       307400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       307400                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       307400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       307400                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004164                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004164                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74535.449219                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74535.449219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74535.449219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74535.449219                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          610                       # number of writebacks
system.cpu.dcache.writebacks::total               610                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8616                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8616                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72454500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72454500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72454500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72454500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     18815875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     18815875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003221                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003221                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003221                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003221                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73186.363636                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73186.363636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73186.363636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73186.363636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2183.829503                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2183.829503                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    990                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       187092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          187092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55026250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55026250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       187823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       187823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75275.307798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75275.307798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          867                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          867                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     18815875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     18815875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74411.982249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74411.982249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21702.277970                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21702.277970                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       119028                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         119028                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40379125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40379125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       119577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       119577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73550.318761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73550.318761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7749                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7749                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22152000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22152000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70547.770701                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70547.770701                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       596493                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       596493                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6229467625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6229467625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10443.488230                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10443.488230                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       101140                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       101140                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       495353                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       495353                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6005226031                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6005226031                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12123.124380                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12123.124380                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.020652                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22991                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.037074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.020652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6002534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6002534                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25175948125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25176221250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    561                       # Simulator instruction rate (inst/s)
host_mem_usage                               10073776                       # Number of bytes of host memory used
host_op_rate                                      574                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28514.06                       # Real time elapsed on the host
host_tick_rate                                 615723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15989881                       # Number of instructions simulated
sim_ops                                      16362740                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017557                       # Number of seconds simulated
sim_ticks                                 17556756875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.315652                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  686523                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               705460                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                936                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8613                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            720827                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10038                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11479                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1441                       # Number of indirect misses.
system.cpu.branchPred.lookups                  794983                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28930                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1102                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4876464                       # Number of instructions committed
system.cpu.committedOps                       4951838                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.073957                       # CPI: cycles per instruction
system.cpu.discardedOps                         21958                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2756189                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            174185                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1287593                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4562368                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325314                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      851                       # number of quiesce instructions executed
system.cpu.numCycles                         14990040                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       851                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3441263     69.49%     69.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2886      0.06%     69.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                 186795      3.77%     73.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1320893     26.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4951838                       # Class of committed instruction
system.cpu.quiesceCycles                     13100771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10427672                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1209023                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              394352                       # Transaction distribution
system.membus.trans_dist::ReadResp             402149                       # Transaction distribution
system.membus.trans_dist::WriteReq             210757                       # Transaction distribution
system.membus.trans_dist::WriteResp            210757                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          612                       # Transaction distribution
system.membus.trans_dist::WriteClean                8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7308                       # Transaction distribution
system.membus.trans_dist::ReadExReq               314                       # Transaction distribution
system.membus.trans_dist::ReadExResp              314                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           678                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       596493                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        596493                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        21166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        21166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1195902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1213202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1192986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1192986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2427354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       455616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       455616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        19068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     38175408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     38175408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38760196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1806541                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000802                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028310                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1805092     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1449      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1806541                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3003907361                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17384000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20052093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3365875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15152050                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2377545395                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           36665250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       413696                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       413696                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       801531                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       801531                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8078                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        13764                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2363392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2363392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2430454                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12694                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        19068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     37814272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     37814272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     38685996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4136758750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3322098083                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2043387000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3732808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2799606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6532414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3732808                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2799606                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6532414                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3732808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6532414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2799606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13064827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2799606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6532414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9332020                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2799606                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       962592                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3762198                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2799606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9332020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       962592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13094218                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       393485                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       393485                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       203008                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       203008                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1181696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1192986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     37814272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     38175408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       730742                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       730742    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       730742                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1674093830                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2170427000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    316142215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11198424                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    327340638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     11198424                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      7475413                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     18673836                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    327340638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     18673836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    346014474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12779520                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     43712512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     25034752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     42663936                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       399360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8118272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       782336                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5189632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3732808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1758152500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    727897532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2489782840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1004125313                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1425932601                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2430057915                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3732808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2762277814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2153830133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4919840755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     11082685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       933202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     12015887                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4666010                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3732808                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      8398818                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     15748694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4666010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     20414704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     14468276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3732808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     18201084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3732808                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      7465616                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     11198424                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     18201084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      7465616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3732808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     29399507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       455616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       457408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       455616                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       455616                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7119                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           28                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7147                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25951034                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       102069                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26053103                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25951034                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25951034                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25951034                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       102069                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26053103                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     25034752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25244592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12779520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13032192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       391168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              394449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          620                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       199680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             203628                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3732808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3742605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1425932601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       962592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3514089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1437884695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2260099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11198424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       933202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    727897532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            742289256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2260099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3732808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     14941028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       933202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2153830133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       962592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3514089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2180173951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    590742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000553649250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              709713                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             216904                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      394449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     203628                       # Number of write requests accepted
system.mem_ctrls.readBursts                    394449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   203628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12701                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12741950170                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1971630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23093007670                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32313.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58563.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       329                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   367780                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  189473                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                394448                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               203628                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  347721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    699                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.027510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.643909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.504840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1069      2.63%      2.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          914      2.25%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          594      1.46%      6.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          689      1.69%      8.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          763      1.87%      9.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          559      1.37%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          552      1.36%     12.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          699      1.72%     14.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34873     85.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1678.085106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1138.797991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            39     16.60%     16.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.43%     17.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.43%     17.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           48     20.43%     37.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.43%     38.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          121     51.49%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.43%     90.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.85%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      5.11%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.43%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.85%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           235                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     866.540426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    570.375949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    362.137602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             29     12.34%     12.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.70%     14.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.85%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.43%     15.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.85%     16.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.43%     16.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.43%     17.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      4.26%     21.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          185     78.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           235                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25236864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13032768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25244592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13032192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1437.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       742.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1437.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    742.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17556846875                       # Total gap between requests
system.mem_ctrls.avgGap                      29355.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     25027968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12778432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3670837.413700872101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3742604.654596836306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1425546197.295620918274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 962592.358049043221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3514088.646283654962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2354876.831430748105                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11198423.569899780676                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 933201.964158314979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 727835561.600553274155                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       391168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          620                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       199680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59055870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60950115                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  22904047540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     29065945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39888200                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25938274750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3712346875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma    925281990                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 300171201565                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57671.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59290.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58552.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    109682.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41377.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41835927.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1208446.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   3614382.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1503261.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9348947030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    949830000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7260732220                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1702                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           851                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9622012.925969                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2493735.521537                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          851    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       268875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11937625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             851                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     16987888250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8188333000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2381471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2381471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2381471                       # number of overall hits
system.cpu.icache.overall_hits::total         2381471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7119                       # number of overall misses
system.cpu.icache.overall_misses::total          7119                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    310501250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    310501250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    310501250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    310501250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2388590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2388590                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2388590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2388590                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43615.851945                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43615.851945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43615.851945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43615.851945                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7119                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7119                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7119                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7119                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    299397125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    299397125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    299397125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    299397125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42056.064756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42056.064756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42056.064756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42056.064756                       # average overall mshr miss latency
system.cpu.icache.replacements                   6928                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2381471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2381471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7119                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    310501250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    310501250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2388590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2388590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43615.851945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43615.851945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    299397125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    299397125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42056.064756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42056.064756                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           453.595200                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5807343                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            786.476571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   453.595200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.885928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.885928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4784299                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4784299                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       306125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           306125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       306125                       # number of overall hits
system.cpu.dcache.overall_hits::total          306125                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1282                       # number of overall misses
system.cpu.dcache.overall_misses::total          1282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95525375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95525375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95525375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95525375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       307407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       307407                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       307407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       307407                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004170                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74512.773011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74512.773011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74512.773011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74512.773011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.dcache.writebacks::total               612                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8616                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8616                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72571125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72571125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72571125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72571125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     18815875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     18815875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003227                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003227                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003227                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003227                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73156.376008                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73156.376008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73156.376008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73156.376008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2183.829503                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2183.829503                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    992                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       187097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          187097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55146250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55146250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       187830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       187830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75233.628922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75233.628922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          867                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          867                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50419125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50419125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     18815875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     18815875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74364.491150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74364.491150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21702.277970                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21702.277970                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       119028                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         119028                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40379125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40379125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       119577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       119577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73550.318761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73550.318761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7749                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7749                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22152000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22152000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70547.770701                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70547.770701                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       596493                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       596493                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6229467625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6229467625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10443.488230                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10443.488230                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       101140                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       101140                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       495353                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       495353                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6005226031                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6005226031                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12123.124380                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12123.124380                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.020543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              310571                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            206.496676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.020543                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6002564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6002564                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25176221250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
