Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep 21 12:40:41 2020
| Host         : Ion-Notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.956        0.000                      0                 1382        0.044        0.000                      0                 1382        4.020        0.000                       0                   644  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          3.956        0.000                      0                 1382        0.044        0.000                      0                 1382        4.020        0.000                       0                   644  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.610ns (30.680%)  route 3.638ns (69.320%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 13.284 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.388     8.246    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.152     8.398 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.623     9.021    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.539    13.284    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism              0.261    13.545    
                         clock uncertainty           -0.154    13.390    
    SLICE_X5Y51          FDRE (Setup_fdre_C_CE)      -0.413    12.977    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.610ns (30.680%)  route 3.638ns (69.320%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 13.284 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.388     8.246    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.152     8.398 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.623     9.021    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.539    13.284    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                         clock pessimism              0.261    13.545    
                         clock uncertainty           -0.154    13.390    
    SLICE_X5Y51          FDRE (Setup_fdre_C_CE)      -0.413    12.977    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.612ns (31.894%)  route 3.442ns (68.106%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 13.284 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.188     8.046    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.154     8.200 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.627     8.828    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.539    13.284    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.261    13.545    
                         clock uncertainty           -0.154    13.390    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.372    13.018    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         13.018    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.612ns (31.894%)  route 3.442ns (68.106%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 13.284 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.188     8.046    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.154     8.200 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.627     8.828    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.539    13.284    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.261    13.545    
                         clock uncertainty           -0.154    13.390    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.372    13.018    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         13.018    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.612ns (31.894%)  route 3.442ns (68.106%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 13.284 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.188     8.046    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.154     8.200 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.627     8.828    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.539    13.284    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.261    13.545    
                         clock uncertainty           -0.154    13.390    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.372    13.018    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         13.018    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.612ns (31.894%)  route 3.442ns (68.106%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 13.284 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.188     8.046    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.154     8.200 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.627     8.828    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.539    13.284    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.261    13.545    
                         clock uncertainty           -0.154    13.390    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.372    13.018    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         13.018    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.612ns (31.894%)  route 3.442ns (68.106%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 13.284 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.188     8.046    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.154     8.200 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.627     8.828    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.539    13.284    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                         clock pessimism              0.261    13.545    
                         clock uncertainty           -0.154    13.390    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.372    13.018    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         13.018    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.610ns (31.431%)  route 3.512ns (68.569%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.389     8.247    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.152     8.399 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.497     8.896    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.554    13.299    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y46          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                         clock pessimism              0.376    13.675    
                         clock uncertainty           -0.154    13.521    
    SLICE_X5Y46          FDRE (Setup_fdre_C_CE)      -0.407    13.114    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.610ns (31.431%)  route 3.512ns (68.569%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.389     8.247    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.152     8.399 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.497     8.896    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.554    13.299    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y46          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
                         clock pessimism              0.376    13.675    
                         clock uncertainty           -0.154    13.521    
    SLICE_X5Y46          FDRE (Setup_fdre_C_CE)      -0.407    13.114    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 1.610ns (31.548%)  route 3.493ns (68.452%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 13.300 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.108 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.627     6.735    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.859 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.388     8.246    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.152     8.398 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.479     8.877    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         1.555    13.300    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.376    13.676    
                         clock uncertainty           -0.154    13.522    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.413    13.109    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  4.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.586     1.455    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y40          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.102     1.698    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X4Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.854     1.832    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.360     1.471    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.654    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.580     1.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.229     1.820    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.895     1.873    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.108     1.765    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.765    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.367%)  route 0.189ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.580     1.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.767    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.895     1.873    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.108     1.765    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.712    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.000%)  route 0.230ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.580     1.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.230     1.821    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.895     1.873    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.108     1.765    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.765    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.981%)  route 0.140ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.569     1.438    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.140     1.742    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.832     1.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.108     1.702    
    SLICE_X8Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.981%)  route 0.140ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.569     1.438    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.140     1.742    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.832     1.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.108     1.702    
    SLICE_X8Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.981%)  route 0.140ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.569     1.438    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.140     1.742    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.832     1.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.108     1.702    
    SLICE_X8Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.068%)  route 0.118ns (47.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.567     1.436    design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y42          FDRE                                         r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.128     1.564 r  design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.118     1.682    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.835     1.813    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.341     1.471    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.601    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.587     1.456    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.128     1.584 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.853     1.831    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.341     1.489    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.619    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.862%)  route 0.119ns (48.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.586     1.455    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.128     1.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.119     1.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=644, routed)         0.852     1.830    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.341     1.488    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.618    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X6Y47     design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X3Y38     design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X3Y38     design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y41     design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y47     design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y47     design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y46     design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y47     design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y47     design_1_i/axi_rw_time_calculat_0/U0/axi_rw_time_calculator_ip_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y42    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



