// Seed: 2695299125
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2
);
  wire  id_4;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd91,
    parameter id_10 = 32'd27
) (
    input tri _id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wand id_9,
    output wire _id_10
);
  genvar id_12;
  logic [-1 : id_10] id_13;
  ;
  logic [-1 : id_0] id_14;
  supply0 id_15 = -1;
  wire id_16[-1 : id_10];
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9
  );
endmodule
