// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_insert_point_Pipeline_VITIS_LOOP_262_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln243_5,
        regions_min_0_address0,
        regions_min_0_ce0,
        regions_min_0_q0,
        regions_min_0_address1,
        regions_min_0_ce1,
        regions_min_0_q1,
        zext_ln243_4,
        regions_min_1_address0,
        regions_min_1_ce0,
        regions_min_1_q0,
        regions_min_1_address1,
        regions_min_1_ce1,
        regions_min_1_q1,
        zext_ln243_3,
        regions_max_0_address0,
        regions_max_0_ce0,
        regions_max_0_q0,
        regions_max_0_address1,
        regions_max_0_ce1,
        regions_max_0_q1,
        zext_ln243_2,
        regions_max_1_address0,
        regions_max_1_ce0,
        regions_max_1_q0,
        regions_max_1_address1,
        regions_max_1_ce1,
        regions_max_1_q1,
        zext_ln243_1,
        regions_center_0_address0,
        regions_center_0_ce0,
        regions_center_0_q0,
        regions_center_0_address1,
        regions_center_0_ce1,
        regions_center_0_q1,
        zext_ln243,
        regions_center_1_address0,
        regions_center_1_ce0,
        regions_center_1_q0,
        regions_center_1_address1,
        regions_center_1_ce1,
        regions_center_1_q1,
        merge_2_out,
        merge_2_out_ap_vld,
        merge_1_out,
        merge_1_out_ap_vld,
        grp_fu_1011_p_din0,
        grp_fu_1011_p_din1,
        grp_fu_1011_p_opcode,
        grp_fu_1011_p_dout0,
        grp_fu_1011_p_ce,
        grp_fu_1017_p_din0,
        grp_fu_1017_p_din1,
        grp_fu_1017_p_dout0,
        grp_fu_1017_p_ce,
        grp_fu_1022_p_din0,
        grp_fu_1022_p_din1,
        grp_fu_1022_p_opcode,
        grp_fu_1022_p_dout0,
        grp_fu_1022_p_ce,
        grp_fu_1027_p_din0,
        grp_fu_1027_p_din1,
        grp_fu_1027_p_opcode,
        grp_fu_1027_p_dout0,
        grp_fu_1027_p_ce,
        grp_fu_1032_p_din0,
        grp_fu_1032_p_din1,
        grp_fu_1032_p_opcode,
        grp_fu_1032_p_dout0,
        grp_fu_1032_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] zext_ln243_5;
output  [11:0] regions_min_0_address0;
output   regions_min_0_ce0;
input  [31:0] regions_min_0_q0;
output  [11:0] regions_min_0_address1;
output   regions_min_0_ce1;
input  [31:0] regions_min_0_q1;
input  [8:0] zext_ln243_4;
output  [11:0] regions_min_1_address0;
output   regions_min_1_ce0;
input  [31:0] regions_min_1_q0;
output  [11:0] regions_min_1_address1;
output   regions_min_1_ce1;
input  [31:0] regions_min_1_q1;
input  [8:0] zext_ln243_3;
output  [11:0] regions_max_0_address0;
output   regions_max_0_ce0;
input  [31:0] regions_max_0_q0;
output  [11:0] regions_max_0_address1;
output   regions_max_0_ce1;
input  [31:0] regions_max_0_q1;
input  [8:0] zext_ln243_2;
output  [11:0] regions_max_1_address0;
output   regions_max_1_ce0;
input  [31:0] regions_max_1_q0;
output  [11:0] regions_max_1_address1;
output   regions_max_1_ce1;
input  [31:0] regions_max_1_q1;
input  [8:0] zext_ln243_1;
output  [11:0] regions_center_0_address0;
output   regions_center_0_ce0;
input  [31:0] regions_center_0_q0;
output  [11:0] regions_center_0_address1;
output   regions_center_0_ce1;
input  [31:0] regions_center_0_q1;
input  [8:0] zext_ln243;
output  [11:0] regions_center_1_address0;
output   regions_center_1_ce0;
input  [31:0] regions_center_1_q0;
output  [11:0] regions_center_1_address1;
output   regions_center_1_ce1;
input  [31:0] regions_center_1_q1;
output  [9:0] merge_2_out;
output   merge_2_out_ap_vld;
output  [9:0] merge_1_out;
output   merge_1_out_ap_vld;
output  [31:0] grp_fu_1011_p_din0;
output  [31:0] grp_fu_1011_p_din1;
output  [1:0] grp_fu_1011_p_opcode;
input  [31:0] grp_fu_1011_p_dout0;
output   grp_fu_1011_p_ce;
output  [31:0] grp_fu_1017_p_din0;
output  [31:0] grp_fu_1017_p_din1;
input  [31:0] grp_fu_1017_p_dout0;
output   grp_fu_1017_p_ce;
output  [31:0] grp_fu_1022_p_din0;
output  [31:0] grp_fu_1022_p_din1;
output  [4:0] grp_fu_1022_p_opcode;
input  [0:0] grp_fu_1022_p_dout0;
output   grp_fu_1022_p_ce;
output  [31:0] grp_fu_1027_p_din0;
output  [31:0] grp_fu_1027_p_din1;
output  [4:0] grp_fu_1027_p_opcode;
input  [0:0] grp_fu_1027_p_dout0;
output   grp_fu_1027_p_ce;
output  [31:0] grp_fu_1032_p_din0;
output  [31:0] grp_fu_1032_p_din1;
output  [4:0] grp_fu_1032_p_opcode;
input  [0:0] grp_fu_1032_p_dout0;
output   grp_fu_1032_p_ce;

reg ap_idle;
reg[11:0] regions_min_0_address0;
reg regions_min_0_ce0;
reg[11:0] regions_min_0_address1;
reg regions_min_0_ce1;
reg[11:0] regions_min_1_address0;
reg regions_min_1_ce0;
reg[11:0] regions_min_1_address1;
reg regions_min_1_ce1;
reg[11:0] regions_max_0_address0;
reg regions_max_0_ce0;
reg[11:0] regions_max_0_address1;
reg regions_max_0_ce1;
reg[11:0] regions_max_1_address0;
reg regions_max_1_ce0;
reg[11:0] regions_max_1_address1;
reg regions_max_1_ce1;
reg[11:0] regions_center_0_address0;
reg regions_center_0_ce0;
reg[11:0] regions_center_0_address1;
reg regions_center_0_ce1;
reg[11:0] regions_center_1_address0;
reg regions_center_1_ce0;
reg[11:0] regions_center_1_address1;
reg regions_center_1_ce1;
reg merge_2_out_ap_vld;
reg merge_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln1073_reg_4098;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_1061_p4;
reg   [31:0] reg_1117;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] grp_fu_1070_p4;
reg   [31:0] reg_1123;
wire   [31:0] grp_fu_1079_p4;
reg   [31:0] reg_1129;
wire   [31:0] grp_fu_1088_p4;
reg   [31:0] reg_1135;
wire   [31:0] grp_fu_1098_p4;
reg   [31:0] reg_1146;
wire   [31:0] grp_fu_1107_p4;
reg   [31:0] reg_1152;
reg   [31:0] reg_1163;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_1169;
reg   [31:0] reg_1175;
reg   [31:0] reg_1181;
reg   [31:0] reg_1192;
reg   [31:0] reg_1198;
reg   [31:0] reg_1209;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1215;
reg   [31:0] reg_1221;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_1227;
reg   [31:0] reg_1237;
reg   [31:0] reg_1243;
reg   [31:0] reg_1253;
wire   [31:0] grp_fu_1010_p2;
reg   [31:0] reg_1259;
reg   [0:0] icmp_ln1073_reg_4098_pp0_iter1_reg;
wire   [31:0] grp_fu_1014_p2;
reg   [31:0] reg_1266;
wire   [31:0] grp_fu_1018_p2;
reg   [31:0] reg_1272;
wire   [31:0] grp_fu_1022_p2;
reg   [31:0] reg_1278;
reg   [31:0] reg_1284;
reg   [31:0] reg_1290;
reg   [31:0] reg_1299;
reg   [31:0] reg_1305;
reg   [31:0] reg_1311;
reg   [31:0] reg_1317;
reg   [0:0] and_ln298_13_reg_4879;
reg   [31:0] reg_1323;
wire   [31:0] grp_fu_1026_p2;
reg   [31:0] reg_1329;
reg   [0:0] icmp_ln1073_reg_4098_pp0_iter2_reg;
wire   [31:0] grp_fu_1043_p2;
reg   [31:0] reg_1335;
wire   [31:0] grp_fu_1031_p2;
reg   [31:0] reg_1340;
reg   [0:0] and_ln298_15_reg_4911;
reg   [0:0] icmp_ln1073_reg_4098_pp0_iter3_reg;
reg   [31:0] reg_1345;
reg   [31:0] i_real_3_reg_4090;
reg   [31:0] i_real_3_reg_4090_pp0_iter1_reg;
reg   [31:0] i_real_3_reg_4090_pp0_iter2_reg;
reg   [31:0] i_real_3_reg_4090_pp0_iter3_reg;
reg   [31:0] i_real_3_reg_4090_pp0_iter4_reg;
reg   [31:0] i_real_3_reg_4090_pp0_iter5_reg;
wire   [0:0] icmp_ln1073_fu_1389_p2;
reg   [0:0] icmp_ln1073_reg_4098_pp0_iter4_reg;
reg   [0:0] icmp_ln1073_reg_4098_pp0_iter5_reg;
wire   [0:0] trunc_ln251_fu_1398_p1;
reg   [0:0] trunc_ln251_reg_4102;
wire   [11:0] tmp_116_fu_1417_p3;
reg   [11:0] tmp_116_reg_4109;
wire   [11:0] tmp_117_fu_1435_p3;
reg   [11:0] tmp_117_reg_4125;
wire   [11:0] tmp_118_fu_1453_p3;
reg   [11:0] tmp_118_reg_4141;
wire   [11:0] tmp_119_fu_1471_p3;
reg   [11:0] tmp_119_reg_4157;
wire   [11:0] tmp_120_fu_1489_p3;
reg   [11:0] tmp_120_reg_4173;
wire   [11:0] tmp_121_fu_1507_p3;
reg   [11:0] tmp_121_reg_4189;
wire   [11:0] tmp_122_fu_1535_p3;
reg   [11:0] tmp_122_reg_4205;
wire   [11:0] tmp_123_fu_1553_p3;
reg   [11:0] tmp_123_reg_4221;
wire   [11:0] tmp_124_fu_1571_p3;
reg   [11:0] tmp_124_reg_4237;
wire   [11:0] tmp_125_fu_1589_p3;
reg   [11:0] tmp_125_reg_4253;
wire   [11:0] tmp_126_fu_1607_p3;
reg   [11:0] tmp_126_reg_4269;
wire   [11:0] tmp_127_fu_1625_p3;
reg   [11:0] tmp_127_reg_4285;
wire   [0:0] icmp_ln1065_fu_1638_p2;
reg   [0:0] icmp_ln1065_reg_4301;
reg   [0:0] icmp_ln1065_reg_4301_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_reg_4301_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_reg_4301_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_reg_4301_pp0_iter4_reg;
reg   [0:0] icmp_ln1065_reg_4301_pp0_iter5_reg;
wire   [0:0] trunc_ln251_1_fu_1669_p1;
reg   [0:0] trunc_ln251_1_reg_4311;
wire   [0:0] and_ln298_1_fu_1993_p2;
reg   [0:0] and_ln298_1_reg_4438;
wire   [0:0] and_ln298_3_fu_2197_p2;
reg   [0:0] and_ln298_3_reg_4503;
reg   [31:0] tmp_80_reg_4508;
reg   [31:0] tmp_81_reg_4513;
reg   [31:0] tmp_83_reg_4518;
reg   [31:0] tmp_85_reg_4527;
wire   [0:0] and_ln298_5_fu_2399_p2;
reg   [0:0] and_ln298_5_reg_4596;
reg   [31:0] tmp_86_reg_4601;
reg   [31:0] tmp_87_reg_4606;
wire   [0:0] and_ln298_7_fu_2603_p2;
reg   [0:0] and_ln298_7_reg_4671;
wire   [0:0] and_ln298_9_fu_2807_p2;
reg   [0:0] and_ln298_9_reg_4736;
reg   [31:0] mul_reg_4801;
reg   [31:0] d1_2_reg_4806;
reg   [31:0] d2_2_reg_4811;
reg   [31:0] sub79_2_reg_4816;
reg   [31:0] sub91_2_reg_4821;
wire   [0:0] and_ln298_11_fu_3011_p2;
reg   [0:0] and_ln298_11_reg_4826;
reg   [31:0] tmp_104_reg_4831;
reg   [31:0] tmp_105_reg_4836;
reg   [31:0] tmp_107_reg_4841;
reg   [31:0] tmp_109_reg_4850;
wire   [31:0] i_real_4_fu_3017_p2;
reg   [31:0] i_real_4_reg_4859;
reg   [31:0] i_real_4_reg_4859_pp0_iter2_reg;
reg   [31:0] i_real_4_reg_4859_pp0_iter3_reg;
reg   [31:0] i_real_4_reg_4859_pp0_iter4_reg;
reg   [31:0] i_real_4_reg_4859_pp0_iter5_reg;
reg   [31:0] mul_1_reg_4864;
reg   [31:0] d1_3_reg_4869;
reg   [31:0] sub91_3_reg_4874;
wire   [0:0] and_ln298_13_fu_3109_p2;
reg   [31:0] tmp_110_reg_4884;
reg   [31:0] tmp_111_reg_4889;
wire   [31:0] ov_2_fu_3115_p3;
reg   [31:0] ov_2_reg_4894;
reg   [31:0] mul_2_reg_4901;
reg   [31:0] sub91_4_reg_4906;
wire   [0:0] and_ln298_15_fu_3200_p2;
wire   [31:0] ov_6_fu_3206_p3;
reg   [31:0] ov_6_reg_4916;
reg   [31:0] mul_3_reg_4923;
reg   [31:0] mul_3_reg_4923_pp0_iter2_reg;
reg   [31:0] sub91_5_reg_4928;
reg   [31:0] distance_reg_4933;
wire   [31:0] ov_32_fu_3254_p3;
reg   [31:0] ov_32_reg_4938;
wire   [31:0] ov_10_fu_3261_p3;
reg   [31:0] ov_10_reg_4943;
reg   [31:0] mul_4_reg_4950;
reg   [31:0] mul_4_reg_4950_pp0_iter2_reg;
reg   [31:0] d1_6_reg_4955;
reg   [31:0] d2_6_reg_4960;
reg   [31:0] sub79_6_reg_4965;
wire   [31:0] ov_7_fu_3309_p3;
reg   [31:0] ov_7_reg_4970;
wire   [31:0] ov_14_fu_3316_p3;
reg   [31:0] ov_14_reg_4975;
reg   [31:0] mul_5_reg_4982;
reg   [31:0] mul_5_reg_4982_pp0_iter2_reg;
reg   [31:0] d2_7_reg_4987;
reg   [31:0] sub79_7_reg_4992;
reg   [31:0] sub91_7_reg_4997;
wire   [31:0] ov_11_fu_3364_p3;
reg   [31:0] ov_11_reg_5002;
wire   [31:0] ov_18_fu_3371_p3;
reg   [31:0] ov_18_reg_5007;
reg   [31:0] d_7_reg_5014;
reg   [31:0] overlap_1_reg_5020;
wire   [31:0] ov_15_fu_3419_p3;
reg   [31:0] ov_15_reg_5025;
wire   [31:0] ov_22_fu_3426_p3;
reg   [31:0] ov_22_reg_5030;
reg   [31:0] mul_6_reg_5037;
reg   [31:0] mul_6_reg_5037_pp0_iter2_reg;
reg   [31:0] mul_6_reg_5037_pp0_iter3_reg;
wire   [31:0] ov_19_fu_3474_p3;
reg   [31:0] ov_19_reg_5042;
wire   [31:0] ov_23_fu_3522_p3;
reg   [31:0] ov_23_reg_5047;
wire   [31:0] ov_26_fu_3529_p3;
reg   [31:0] ov_26_reg_5052;
reg   [31:0] mul_7_reg_5059;
reg   [31:0] mul_7_reg_5059_pp0_iter3_reg;
reg   [31:0] mul_7_reg_5059_pp0_iter4_reg;
wire   [31:0] ov_30_fu_3536_p3;
reg   [31:0] ov_30_reg_5064;
wire   [31:0] ov_27_fu_3584_p3;
reg   [31:0] ov_27_reg_5071;
wire   [31:0] ov_31_fu_3632_p3;
reg   [31:0] ov_31_reg_5076;
reg   [31:0] ov_31_reg_5076_pp0_iter3_reg;
reg   [31:0] distance_3_reg_5081;
reg   [31:0] overlap_7_reg_5086;
reg   [31:0] overlap_7_reg_5086_pp0_iter4_reg;
wire   [31:0] grp_fu_1035_p2;
reg   [31:0] distance_5_reg_5093;
reg   [0:0] tmp_62_reg_5098;
reg   [0:0] tmp_62_reg_5098_pp0_iter5_reg;
reg   [31:0] distance_6_reg_5103;
wire   [31:0] sc_2_fu_3693_p3;
reg   [31:0] sc_2_reg_5108;
reg   [31:0] tmp_score_load_reg_5115;
reg   [31:0] merge_1_1_reg_5122;
reg   [31:0] merge_2_1_reg_5129;
reg   [31:0] score_load_reg_5135;
wire   [31:0] tmp_other_6_fu_3821_p3;
reg   [31:0] tmp_other_6_reg_5143;
wire   [31:0] tmp_score_4_fu_3828_p3;
reg   [31:0] tmp_score_4_reg_5148;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage5_subdone;
reg    ap_condition_exit_pp0_iter5_stage5;
wire    ap_block_pp0_stage6_subdone;
wire   [63:0] zext_ln295_fu_1425_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln295_8_fu_1443_p1;
wire   [63:0] zext_ln295_16_fu_1461_p1;
wire   [63:0] zext_ln295_24_fu_1479_p1;
wire   [63:0] zext_ln290_fu_1497_p1;
wire   [63:0] zext_ln290_8_fu_1515_p1;
wire   [63:0] zext_ln296_fu_1543_p1;
wire   [63:0] zext_ln296_8_fu_1561_p1;
wire   [63:0] zext_ln296_16_fu_1579_p1;
wire   [63:0] zext_ln296_24_fu_1597_p1;
wire   [63:0] zext_ln290_16_fu_1615_p1;
wire   [63:0] zext_ln290_24_fu_1633_p1;
wire   [63:0] zext_ln295_1_fu_1680_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln295_9_fu_1690_p1;
wire   [63:0] zext_ln295_17_fu_1700_p1;
wire   [63:0] zext_ln295_25_fu_1710_p1;
wire   [63:0] zext_ln290_1_fu_1720_p1;
wire   [63:0] zext_ln290_9_fu_1730_p1;
wire   [63:0] zext_ln296_1_fu_1740_p1;
wire   [63:0] zext_ln296_9_fu_1750_p1;
wire   [63:0] zext_ln296_17_fu_1760_p1;
wire   [63:0] zext_ln296_25_fu_1770_p1;
wire   [63:0] zext_ln290_17_fu_1780_p1;
wire   [63:0] zext_ln290_25_fu_1790_p1;
wire   [63:0] zext_ln295_2_fu_1800_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln295_10_fu_1810_p1;
wire   [63:0] zext_ln295_18_fu_1820_p1;
wire   [63:0] zext_ln295_26_fu_1830_p1;
wire   [63:0] zext_ln290_2_fu_1840_p1;
wire   [63:0] zext_ln290_10_fu_1850_p1;
wire   [63:0] zext_ln296_2_fu_1860_p1;
wire   [63:0] zext_ln296_10_fu_1870_p1;
wire   [63:0] zext_ln296_18_fu_1880_p1;
wire   [63:0] zext_ln296_26_fu_1890_p1;
wire   [63:0] zext_ln290_18_fu_1900_p1;
wire   [63:0] zext_ln290_26_fu_1910_p1;
wire   [63:0] zext_ln295_3_fu_2004_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln295_11_fu_2014_p1;
wire   [63:0] zext_ln295_19_fu_2024_p1;
wire   [63:0] zext_ln295_27_fu_2034_p1;
wire   [63:0] zext_ln290_3_fu_2044_p1;
wire   [63:0] zext_ln290_11_fu_2054_p1;
wire   [63:0] zext_ln296_3_fu_2064_p1;
wire   [63:0] zext_ln296_11_fu_2074_p1;
wire   [63:0] zext_ln296_19_fu_2084_p1;
wire   [63:0] zext_ln296_27_fu_2094_p1;
wire   [63:0] zext_ln290_19_fu_2104_p1;
wire   [63:0] zext_ln290_27_fu_2114_p1;
wire   [63:0] zext_ln295_4_fu_2208_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln295_12_fu_2218_p1;
wire   [63:0] zext_ln295_20_fu_2228_p1;
wire   [63:0] zext_ln295_28_fu_2238_p1;
wire   [63:0] zext_ln290_4_fu_2248_p1;
wire   [63:0] zext_ln290_12_fu_2258_p1;
wire   [63:0] zext_ln296_4_fu_2268_p1;
wire   [63:0] zext_ln296_12_fu_2278_p1;
wire   [63:0] zext_ln296_20_fu_2288_p1;
wire   [63:0] zext_ln296_28_fu_2298_p1;
wire   [63:0] zext_ln290_20_fu_2308_p1;
wire   [63:0] zext_ln290_28_fu_2318_p1;
wire   [63:0] zext_ln295_5_fu_2410_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln295_13_fu_2420_p1;
wire   [63:0] zext_ln295_21_fu_2430_p1;
wire   [63:0] zext_ln295_29_fu_2440_p1;
wire   [63:0] zext_ln290_5_fu_2450_p1;
wire   [63:0] zext_ln290_13_fu_2460_p1;
wire   [63:0] zext_ln296_5_fu_2470_p1;
wire   [63:0] zext_ln296_13_fu_2480_p1;
wire   [63:0] zext_ln296_21_fu_2490_p1;
wire   [63:0] zext_ln296_29_fu_2500_p1;
wire   [63:0] zext_ln290_21_fu_2510_p1;
wire   [63:0] zext_ln290_29_fu_2520_p1;
wire   [63:0] zext_ln295_6_fu_2614_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln295_14_fu_2624_p1;
wire   [63:0] zext_ln295_22_fu_2634_p1;
wire   [63:0] zext_ln295_30_fu_2644_p1;
wire   [63:0] zext_ln290_6_fu_2654_p1;
wire   [63:0] zext_ln290_14_fu_2664_p1;
wire   [63:0] zext_ln296_6_fu_2674_p1;
wire   [63:0] zext_ln296_14_fu_2684_p1;
wire   [63:0] zext_ln296_22_fu_2694_p1;
wire   [63:0] zext_ln296_30_fu_2704_p1;
wire   [63:0] zext_ln290_22_fu_2714_p1;
wire   [63:0] zext_ln290_30_fu_2724_p1;
wire   [63:0] zext_ln295_7_fu_2818_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln295_15_fu_2828_p1;
wire   [63:0] zext_ln295_23_fu_2838_p1;
wire   [63:0] zext_ln295_31_fu_2848_p1;
wire   [63:0] zext_ln290_7_fu_2858_p1;
wire   [63:0] zext_ln290_15_fu_2868_p1;
wire   [63:0] zext_ln296_7_fu_2878_p1;
wire   [63:0] zext_ln296_15_fu_2888_p1;
wire   [63:0] zext_ln296_23_fu_2898_p1;
wire   [63:0] zext_ln296_31_fu_2908_p1;
wire   [63:0] zext_ln290_23_fu_2918_p1;
wire   [63:0] zext_ln290_31_fu_2928_p1;
reg   [31:0] merge_1_fu_106;
wire   [31:0] merge_1_6_fu_3984_p3;
wire    ap_loop_init;
reg   [31:0] merge_2_fu_110;
wire   [31:0] merge_2_6_fu_3978_p3;
reg   [31:0] score_fu_114;
wire   [31:0] score_3_fu_3972_p3;
reg   [31:0] tmp_other_1_fu_118;
wire   [31:0] i_real_fu_3022_p3;
reg   [31:0] k_real_1_fu_122;
wire   [31:0] k_real_3_fu_1656_p3;
reg   [31:0] tmp_score_fu_126;
wire   [31:0] tmp_score_3_fu_3842_p3;
reg   [31:0] tmp_other_fu_130;
wire   [31:0] tmp_other_5_fu_3835_p3;
wire    ap_block_pp0_stage5_01001;
reg   [31:0] grp_fu_1006_p0;
reg   [31:0] grp_fu_1006_p1;
reg   [31:0] grp_fu_1010_p0;
reg   [31:0] grp_fu_1010_p1;
reg   [31:0] grp_fu_1014_p0;
reg   [31:0] grp_fu_1014_p1;
reg   [31:0] grp_fu_1018_p0;
reg   [31:0] grp_fu_1018_p1;
reg   [31:0] grp_fu_1022_p0;
reg   [31:0] grp_fu_1022_p1;
reg   [31:0] grp_fu_1026_p0;
reg   [31:0] grp_fu_1026_p1;
reg   [31:0] grp_fu_1031_p0;
reg   [31:0] grp_fu_1031_p1;
reg   [31:0] grp_fu_1039_p0;
reg   [31:0] grp_fu_1039_p1;
reg   [31:0] grp_fu_1043_p0;
reg   [31:0] grp_fu_1043_p1;
reg   [31:0] grp_fu_1051_p0;
reg   [31:0] grp_fu_1056_p0;
reg   [31:0] grp_fu_1056_p1;
reg   [0:0] grp_fu_1061_p3;
reg   [0:0] grp_fu_1079_p3;
reg   [0:0] grp_fu_1088_p3;
wire   [8:0] lshr_ln_fu_1402_p4;
wire   [8:0] add_ln295_fu_1412_p2;
wire   [8:0] add_ln295_1_fu_1430_p2;
wire   [8:0] add_ln295_2_fu_1448_p2;
wire   [8:0] add_ln295_3_fu_1466_p2;
wire   [8:0] add_ln290_fu_1484_p2;
wire   [8:0] add_ln290_1_fu_1502_p2;
wire   [8:0] lshr_ln290_1_fu_1520_p4;
wire   [8:0] add_ln296_fu_1530_p2;
wire   [8:0] add_ln296_1_fu_1548_p2;
wire   [8:0] add_ln296_2_fu_1566_p2;
wire   [8:0] add_ln296_3_fu_1584_p2;
wire   [8:0] add_ln290_2_fu_1602_p2;
wire   [8:0] add_ln290_3_fu_1620_p2;
wire   [31:0] k_real_fu_1644_p2;
wire   [31:0] k_real_2_fu_1650_p2;
wire   [11:0] or_ln295_fu_1675_p2;
wire   [11:0] or_ln295_7_fu_1685_p2;
wire   [11:0] or_ln295_14_fu_1695_p2;
wire   [11:0] or_ln295_21_fu_1705_p2;
wire   [11:0] or_ln290_fu_1715_p2;
wire   [11:0] or_ln290_7_fu_1725_p2;
wire   [11:0] or_ln296_fu_1735_p2;
wire   [11:0] or_ln296_7_fu_1745_p2;
wire   [11:0] or_ln296_14_fu_1755_p2;
wire   [11:0] or_ln296_21_fu_1765_p2;
wire   [11:0] or_ln290_14_fu_1775_p2;
wire   [11:0] or_ln290_21_fu_1785_p2;
wire   [11:0] or_ln295_1_fu_1795_p2;
wire   [11:0] or_ln295_8_fu_1805_p2;
wire   [11:0] or_ln295_15_fu_1815_p2;
wire   [11:0] or_ln295_22_fu_1825_p2;
wire   [11:0] or_ln290_1_fu_1835_p2;
wire   [11:0] or_ln290_8_fu_1845_p2;
wire   [11:0] or_ln296_1_fu_1855_p2;
wire   [11:0] or_ln296_8_fu_1865_p2;
wire   [11:0] or_ln296_15_fu_1875_p2;
wire   [11:0] or_ln296_22_fu_1885_p2;
wire   [11:0] or_ln290_15_fu_1895_p2;
wire   [11:0] or_ln290_22_fu_1905_p2;
wire   [31:0] bitcast_ln298_fu_1915_p1;
wire   [31:0] bitcast_ln298_1_fu_1933_p1;
wire   [7:0] tmp_21_fu_1919_p4;
wire   [22:0] trunc_ln298_fu_1929_p1;
wire   [0:0] icmp_ln298_1_fu_1957_p2;
wire   [0:0] icmp_ln298_fu_1951_p2;
wire   [7:0] tmp_22_fu_1937_p4;
wire   [22:0] trunc_ln298_1_fu_1947_p1;
wire   [0:0] icmp_ln298_3_fu_1975_p2;
wire   [0:0] icmp_ln298_2_fu_1969_p2;
wire   [0:0] or_ln298_fu_1963_p2;
wire   [0:0] or_ln298_1_fu_1981_p2;
wire   [0:0] and_ln298_fu_1987_p2;
wire   [11:0] or_ln295_2_fu_1999_p2;
wire   [11:0] or_ln295_9_fu_2009_p2;
wire   [11:0] or_ln295_16_fu_2019_p2;
wire   [11:0] or_ln295_23_fu_2029_p2;
wire   [11:0] or_ln290_2_fu_2039_p2;
wire   [11:0] or_ln290_9_fu_2049_p2;
wire   [11:0] or_ln296_2_fu_2059_p2;
wire   [11:0] or_ln296_9_fu_2069_p2;
wire   [11:0] or_ln296_16_fu_2079_p2;
wire   [11:0] or_ln296_23_fu_2089_p2;
wire   [11:0] or_ln290_16_fu_2099_p2;
wire   [11:0] or_ln290_23_fu_2109_p2;
wire   [31:0] bitcast_ln298_2_fu_2119_p1;
wire   [31:0] bitcast_ln298_3_fu_2137_p1;
wire   [7:0] tmp_26_fu_2123_p4;
wire   [22:0] trunc_ln298_2_fu_2133_p1;
wire   [0:0] icmp_ln298_5_fu_2161_p2;
wire   [0:0] icmp_ln298_4_fu_2155_p2;
wire   [7:0] tmp_27_fu_2141_p4;
wire   [22:0] trunc_ln298_3_fu_2151_p1;
wire   [0:0] icmp_ln298_7_fu_2179_p2;
wire   [0:0] icmp_ln298_6_fu_2173_p2;
wire   [0:0] or_ln298_2_fu_2167_p2;
wire   [0:0] and_ln298_2_fu_2191_p2;
wire   [0:0] or_ln298_3_fu_2185_p2;
wire   [11:0] or_ln295_3_fu_2203_p2;
wire   [11:0] or_ln295_10_fu_2213_p2;
wire   [11:0] or_ln295_17_fu_2223_p2;
wire   [11:0] or_ln295_24_fu_2233_p2;
wire   [11:0] or_ln290_3_fu_2243_p2;
wire   [11:0] or_ln290_10_fu_2253_p2;
wire   [11:0] or_ln296_3_fu_2263_p2;
wire   [11:0] or_ln296_10_fu_2273_p2;
wire   [11:0] or_ln296_17_fu_2283_p2;
wire   [11:0] or_ln296_24_fu_2293_p2;
wire   [11:0] or_ln290_17_fu_2303_p2;
wire   [11:0] or_ln290_24_fu_2313_p2;
wire   [31:0] bitcast_ln298_4_fu_2323_p1;
wire   [31:0] bitcast_ln298_5_fu_2340_p1;
wire   [7:0] tmp_31_fu_2326_p4;
wire   [22:0] trunc_ln298_4_fu_2336_p1;
wire   [0:0] icmp_ln298_9_fu_2363_p2;
wire   [0:0] icmp_ln298_8_fu_2357_p2;
wire   [7:0] tmp_32_fu_2343_p4;
wire   [22:0] trunc_ln298_5_fu_2353_p1;
wire   [0:0] icmp_ln298_11_fu_2381_p2;
wire   [0:0] icmp_ln298_10_fu_2375_p2;
wire   [0:0] or_ln298_4_fu_2369_p2;
wire   [0:0] and_ln298_4_fu_2393_p2;
wire   [0:0] or_ln298_5_fu_2387_p2;
wire   [11:0] or_ln295_4_fu_2405_p2;
wire   [11:0] or_ln295_11_fu_2415_p2;
wire   [11:0] or_ln295_18_fu_2425_p2;
wire   [11:0] or_ln295_25_fu_2435_p2;
wire   [11:0] or_ln290_4_fu_2445_p2;
wire   [11:0] or_ln290_11_fu_2455_p2;
wire   [11:0] or_ln296_4_fu_2465_p2;
wire   [11:0] or_ln296_11_fu_2475_p2;
wire   [11:0] or_ln296_18_fu_2485_p2;
wire   [11:0] or_ln296_25_fu_2495_p2;
wire   [11:0] or_ln290_18_fu_2505_p2;
wire   [11:0] or_ln290_25_fu_2515_p2;
wire   [31:0] bitcast_ln298_6_fu_2525_p1;
wire   [31:0] bitcast_ln298_7_fu_2543_p1;
wire   [7:0] tmp_36_fu_2529_p4;
wire   [22:0] trunc_ln298_6_fu_2539_p1;
wire   [0:0] icmp_ln298_13_fu_2567_p2;
wire   [0:0] icmp_ln298_12_fu_2561_p2;
wire   [7:0] tmp_37_fu_2547_p4;
wire   [22:0] trunc_ln298_7_fu_2557_p1;
wire   [0:0] icmp_ln298_15_fu_2585_p2;
wire   [0:0] icmp_ln298_14_fu_2579_p2;
wire   [0:0] or_ln298_6_fu_2573_p2;
wire   [0:0] or_ln298_7_fu_2591_p2;
wire   [0:0] and_ln298_6_fu_2597_p2;
wire   [11:0] or_ln295_5_fu_2609_p2;
wire   [11:0] or_ln295_12_fu_2619_p2;
wire   [11:0] or_ln295_19_fu_2629_p2;
wire   [11:0] or_ln295_26_fu_2639_p2;
wire   [11:0] or_ln290_5_fu_2649_p2;
wire   [11:0] or_ln290_12_fu_2659_p2;
wire   [11:0] or_ln296_5_fu_2669_p2;
wire   [11:0] or_ln296_12_fu_2679_p2;
wire   [11:0] or_ln296_19_fu_2689_p2;
wire   [11:0] or_ln296_26_fu_2699_p2;
wire   [11:0] or_ln290_19_fu_2709_p2;
wire   [11:0] or_ln290_26_fu_2719_p2;
wire   [31:0] bitcast_ln298_8_fu_2729_p1;
wire   [31:0] bitcast_ln298_9_fu_2747_p1;
wire   [7:0] tmp_41_fu_2733_p4;
wire   [22:0] trunc_ln298_8_fu_2743_p1;
wire   [0:0] icmp_ln298_17_fu_2771_p2;
wire   [0:0] icmp_ln298_16_fu_2765_p2;
wire   [7:0] tmp_42_fu_2751_p4;
wire   [22:0] trunc_ln298_9_fu_2761_p1;
wire   [0:0] icmp_ln298_19_fu_2789_p2;
wire   [0:0] icmp_ln298_18_fu_2783_p2;
wire   [0:0] or_ln298_8_fu_2777_p2;
wire   [0:0] or_ln298_9_fu_2795_p2;
wire   [0:0] and_ln298_8_fu_2801_p2;
wire   [11:0] or_ln295_6_fu_2813_p2;
wire   [11:0] or_ln295_13_fu_2823_p2;
wire   [11:0] or_ln295_20_fu_2833_p2;
wire   [11:0] or_ln295_27_fu_2843_p2;
wire   [11:0] or_ln290_6_fu_2853_p2;
wire   [11:0] or_ln290_13_fu_2863_p2;
wire   [11:0] or_ln296_6_fu_2873_p2;
wire   [11:0] or_ln296_13_fu_2883_p2;
wire   [11:0] or_ln296_20_fu_2893_p2;
wire   [11:0] or_ln296_27_fu_2903_p2;
wire   [11:0] or_ln290_20_fu_2913_p2;
wire   [11:0] or_ln290_27_fu_2923_p2;
wire   [31:0] bitcast_ln298_10_fu_2933_p1;
wire   [31:0] bitcast_ln298_11_fu_2951_p1;
wire   [7:0] tmp_46_fu_2937_p4;
wire   [22:0] trunc_ln298_10_fu_2947_p1;
wire   [0:0] icmp_ln298_21_fu_2975_p2;
wire   [0:0] icmp_ln298_20_fu_2969_p2;
wire   [7:0] tmp_47_fu_2955_p4;
wire   [22:0] trunc_ln298_11_fu_2965_p1;
wire   [0:0] icmp_ln298_23_fu_2993_p2;
wire   [0:0] icmp_ln298_22_fu_2987_p2;
wire   [0:0] or_ln298_10_fu_2981_p2;
wire   [0:0] or_ln298_11_fu_2999_p2;
wire   [0:0] and_ln298_10_fu_3005_p2;
wire   [31:0] bitcast_ln298_12_fu_3033_p1;
wire   [31:0] bitcast_ln298_13_fu_3050_p1;
wire   [7:0] tmp_51_fu_3036_p4;
wire   [22:0] trunc_ln298_12_fu_3046_p1;
wire   [0:0] icmp_ln298_25_fu_3073_p2;
wire   [0:0] icmp_ln298_24_fu_3067_p2;
wire   [7:0] tmp_52_fu_3053_p4;
wire   [22:0] trunc_ln298_13_fu_3063_p1;
wire   [0:0] icmp_ln298_27_fu_3091_p2;
wire   [0:0] icmp_ln298_26_fu_3085_p2;
wire   [0:0] or_ln298_12_fu_3079_p2;
wire   [0:0] or_ln298_13_fu_3097_p2;
wire   [0:0] and_ln298_12_fu_3103_p2;
wire   [31:0] bitcast_ln298_14_fu_3122_p1;
wire   [31:0] bitcast_ln298_15_fu_3140_p1;
wire   [7:0] tmp_56_fu_3126_p4;
wire   [22:0] trunc_ln298_14_fu_3136_p1;
wire   [0:0] icmp_ln298_29_fu_3164_p2;
wire   [0:0] icmp_ln298_28_fu_3158_p2;
wire   [7:0] tmp_57_fu_3144_p4;
wire   [22:0] trunc_ln298_15_fu_3154_p1;
wire   [0:0] icmp_ln298_31_fu_3182_p2;
wire   [0:0] icmp_ln298_30_fu_3176_p2;
wire   [0:0] or_ln298_14_fu_3170_p2;
wire   [0:0] or_ln298_15_fu_3188_p2;
wire   [0:0] and_ln298_14_fu_3194_p2;
wire   [31:0] bitcast_ln302_fu_3213_p1;
wire   [7:0] tmp_24_fu_3216_p4;
wire   [22:0] trunc_ln302_fu_3226_p1;
wire   [0:0] icmp_ln302_1_fu_3236_p2;
wire   [0:0] icmp_ln302_fu_3230_p2;
wire   [0:0] or_ln302_fu_3242_p2;
wire   [0:0] and_ln302_fu_3248_p2;
wire   [31:0] bitcast_ln302_1_fu_3268_p1;
wire   [7:0] tmp_29_fu_3271_p4;
wire   [22:0] trunc_ln302_1_fu_3281_p1;
wire   [0:0] icmp_ln302_3_fu_3291_p2;
wire   [0:0] icmp_ln302_2_fu_3285_p2;
wire   [0:0] or_ln302_1_fu_3297_p2;
wire   [0:0] and_ln302_1_fu_3303_p2;
wire   [31:0] bitcast_ln302_2_fu_3323_p1;
wire   [7:0] tmp_34_fu_3326_p4;
wire   [22:0] trunc_ln302_2_fu_3336_p1;
wire   [0:0] icmp_ln302_5_fu_3346_p2;
wire   [0:0] icmp_ln302_4_fu_3340_p2;
wire   [0:0] or_ln302_2_fu_3352_p2;
wire   [0:0] and_ln302_2_fu_3358_p2;
wire   [31:0] bitcast_ln302_3_fu_3378_p1;
wire   [7:0] tmp_39_fu_3381_p4;
wire   [22:0] trunc_ln302_3_fu_3391_p1;
wire   [0:0] icmp_ln302_7_fu_3401_p2;
wire   [0:0] icmp_ln302_6_fu_3395_p2;
wire   [0:0] or_ln302_3_fu_3407_p2;
wire   [0:0] and_ln302_3_fu_3413_p2;
wire   [31:0] bitcast_ln302_4_fu_3433_p1;
wire   [7:0] tmp_44_fu_3436_p4;
wire   [22:0] trunc_ln302_4_fu_3446_p1;
wire   [0:0] icmp_ln302_9_fu_3456_p2;
wire   [0:0] icmp_ln302_8_fu_3450_p2;
wire   [0:0] or_ln302_4_fu_3462_p2;
wire   [0:0] and_ln302_4_fu_3468_p2;
wire   [31:0] bitcast_ln302_5_fu_3481_p1;
wire   [7:0] tmp_49_fu_3484_p4;
wire   [22:0] trunc_ln302_5_fu_3494_p1;
wire   [0:0] icmp_ln302_11_fu_3504_p2;
wire   [0:0] icmp_ln302_10_fu_3498_p2;
wire   [0:0] or_ln302_5_fu_3510_p2;
wire   [0:0] and_ln302_5_fu_3516_p2;
wire   [31:0] bitcast_ln302_6_fu_3543_p1;
wire   [7:0] tmp_54_fu_3546_p4;
wire   [22:0] trunc_ln302_6_fu_3556_p1;
wire   [0:0] icmp_ln302_13_fu_3566_p2;
wire   [0:0] icmp_ln302_12_fu_3560_p2;
wire   [0:0] or_ln302_6_fu_3572_p2;
wire   [0:0] and_ln302_6_fu_3578_p2;
wire   [31:0] bitcast_ln302_7_fu_3591_p1;
wire   [7:0] tmp_59_fu_3594_p4;
wire   [22:0] trunc_ln302_7_fu_3604_p1;
wire   [0:0] icmp_ln302_15_fu_3614_p2;
wire   [0:0] icmp_ln302_14_fu_3608_p2;
wire   [0:0] or_ln302_7_fu_3620_p2;
wire   [0:0] and_ln302_7_fu_3626_p2;
wire   [31:0] bitcast_ln308_fu_3639_p1;
wire   [7:0] tmp_61_fu_3642_p4;
wire   [22:0] trunc_ln308_fu_3652_p1;
wire   [0:0] icmp_ln308_1_fu_3662_p2;
wire   [0:0] icmp_ln308_fu_3656_p2;
wire   [0:0] or_ln308_fu_3668_p2;
wire   [31:0] bitcast_ln312_fu_3679_p1;
wire   [31:0] xor_ln312_fu_3683_p2;
wire   [0:0] and_ln308_fu_3674_p2;
wire   [31:0] sc_fu_3689_p1;
wire   [31:0] bitcast_ln316_fu_3733_p1;
wire   [31:0] bitcast_ln316_1_fu_3750_p1;
wire   [7:0] tmp_63_fu_3736_p4;
wire   [22:0] trunc_ln316_fu_3746_p1;
wire   [0:0] icmp_ln316_2_fu_3773_p2;
wire   [0:0] icmp_ln316_1_fu_3767_p2;
wire   [7:0] tmp_64_fu_3753_p4;
wire   [22:0] trunc_ln316_1_fu_3763_p1;
wire   [0:0] icmp_ln316_4_fu_3791_p2;
wire   [0:0] icmp_ln316_3_fu_3785_p2;
wire   [0:0] or_ln316_1_fu_3779_p2;
wire   [0:0] or_ln316_2_fu_3797_p2;
wire   [0:0] and_ln316_fu_3803_p2;
wire   [0:0] icmp_ln316_fu_3727_p2;
wire   [0:0] and_ln316_1_fu_3809_p2;
wire   [0:0] or_ln316_fu_3815_p2;
wire   [31:0] bitcast_ln329_fu_3866_p1;
wire   [31:0] bitcast_ln329_1_fu_3883_p1;
wire   [7:0] tmp_66_fu_3869_p4;
wire   [22:0] trunc_ln329_fu_3879_p1;
wire   [0:0] icmp_ln329_1_fu_3906_p2;
wire   [0:0] icmp_ln329_fu_3900_p2;
wire   [7:0] tmp_67_fu_3886_p4;
wire   [22:0] trunc_ln329_1_fu_3896_p1;
wire   [0:0] icmp_ln329_3_fu_3924_p2;
wire   [0:0] icmp_ln329_2_fu_3918_p2;
wire   [0:0] or_ln329_1_fu_3912_p2;
wire   [0:0] or_ln329_2_fu_3930_p2;
wire   [0:0] and_ln329_fu_3936_p2;
wire   [0:0] tmp_fu_3859_p3;
wire   [0:0] and_ln329_1_fu_3942_p2;
wire   [0:0] or_ln329_fu_3948_p2;
wire   [31:0] score_2_fu_3954_p3;
wire   [31:0] merge_2_5_fu_3960_p3;
wire   [31:0] merge_1_5_fu_3966_p3;
reg   [1:0] grp_fu_1006_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage2_00001;
reg   [1:0] grp_fu_1026_opcode;
reg   [1:0] grp_fu_1031_opcode;
reg   [4:0] grp_fu_1056_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1010_p0),
    .din1(grp_fu_1010_p1),
    .ce(1'b1),
    .dout(grp_fu_1010_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1014_p0),
    .din1(grp_fu_1014_p1),
    .ce(1'b1),
    .dout(grp_fu_1014_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1018_p0),
    .din1(grp_fu_1018_p1),
    .ce(1'b1),
    .dout(grp_fu_1018_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1022_p0),
    .din1(grp_fu_1022_p1),
    .ce(1'b1),
    .dout(grp_fu_1022_p2)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1026_p0),
    .din1(grp_fu_1026_p1),
    .opcode(grp_fu_1026_opcode),
    .ce(1'b1),
    .dout(grp_fu_1026_p2)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1031_p0),
    .din1(grp_fu_1031_p1),
    .opcode(grp_fu_1031_opcode),
    .ce(1'b1),
    .dout(grp_fu_1031_p2)
);

run_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1340),
    .din1(mul_5_reg_4982_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_1035_p2)
);

run_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1043_p0),
    .din1(grp_fu_1043_p1),
    .ce(1'b1),
    .dout(grp_fu_1043_p2)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U19(
    .din0(regions_center_0_q1),
    .din1(regions_center_1_q1),
    .din2(grp_fu_1061_p3),
    .dout(grp_fu_1061_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U20(
    .din0(regions_center_0_q0),
    .din1(regions_center_1_q0),
    .din2(trunc_ln251_reg_4102),
    .dout(grp_fu_1070_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U21(
    .din0(regions_max_0_q1),
    .din1(regions_max_1_q1),
    .din2(grp_fu_1079_p3),
    .dout(grp_fu_1079_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U22(
    .din0(regions_min_0_q1),
    .din1(regions_min_1_q1),
    .din2(grp_fu_1088_p3),
    .dout(grp_fu_1088_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U23(
    .din0(regions_max_0_q0),
    .din1(regions_max_1_q0),
    .din2(trunc_ln251_reg_4102),
    .dout(grp_fu_1098_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U24(
    .din0(regions_min_0_q0),
    .din1(regions_min_1_q0),
    .din2(trunc_ln251_reg_4102),
    .dout(grp_fu_1107_p4)
);

run_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter5_stage5) | ((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5)))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        k_real_1_fu_122 <= 32'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1073_fu_1389_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        k_real_1_fu_122 <= k_real_3_fu_1656_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_1_fu_106 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        merge_1_fu_106 <= merge_1_6_fu_3984_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_2_fu_110 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        merge_2_fu_110 <= merge_2_6_fu_3978_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        score_fu_114 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        score_fu_114 <= score_3_fu_3972_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            tmp_other_1_fu_118 <= 32'd0;
        end else if (((icmp_ln1073_reg_4098 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            tmp_other_1_fu_118 <= i_real_fu_3022_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_other_fu_130 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_other_fu_130 <= tmp_other_5_fu_3835_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_score_fu_126 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_score_fu_126 <= tmp_score_3_fu_3842_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln298_11_reg_4826 <= and_ln298_11_fu_3011_p2;
        i_real_4_reg_4859 <= i_real_4_fu_3017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln298_13_reg_4879 <= and_ln298_13_fu_3109_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln298_15_reg_4911 <= and_ln298_15_fu_3200_p2;
        ov_2_reg_4894 <= ov_2_fu_3115_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln298_1_reg_4438 <= and_ln298_1_fu_1993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln298_3_reg_4503 <= and_ln298_3_fu_2197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln298_5_reg_4596 <= and_ln298_5_fu_2399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln298_7_reg_4671 <= and_ln298_7_fu_2603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln298_9_reg_4736 <= and_ln298_9_fu_2807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d1_2_reg_4806 <= grp_fu_1010_p2;
        d2_2_reg_4811 <= grp_fu_1014_p2;
        mul_reg_4801 <= grp_fu_1017_p_dout0;
        sub79_2_reg_4816 <= grp_fu_1018_p2;
        sub91_2_reg_4821 <= grp_fu_1022_p2;
        tmp_104_reg_4831 <= grp_fu_1061_p4;
        tmp_105_reg_4836 <= grp_fu_1070_p4;
        tmp_107_reg_4841 <= grp_fu_1088_p4;
        tmp_109_reg_4850 <= grp_fu_1107_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d1_3_reg_4869 <= grp_fu_1010_p2;
        mul_1_reg_4864 <= grp_fu_1017_p_dout0;
        sub91_3_reg_4874 <= grp_fu_1022_p2;
        tmp_110_reg_4884 <= grp_fu_1061_p4;
        tmp_111_reg_4889 <= grp_fu_1070_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        d1_6_reg_4955 <= grp_fu_1014_p2;
        d2_6_reg_4960 <= grp_fu_1018_p2;
        distance_reg_4933 <= grp_fu_1011_p_dout0;
        mul_4_reg_4950 <= grp_fu_1017_p_dout0;
        sub79_6_reg_4965 <= grp_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        d2_7_reg_4987 <= grp_fu_1022_p2;
        mul_5_reg_4982 <= grp_fu_1017_p_dout0;
        sub79_7_reg_4992 <= grp_fu_1026_p2;
        sub91_7_reg_4997 <= grp_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        d_7_reg_5014 <= grp_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_3_reg_5081 <= grp_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_reg_4098_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_5_reg_5093 <= grp_fu_1035_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1073_reg_4098_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        distance_6_reg_5103 <= grp_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_real_3_reg_4090 <= tmp_other_1_fu_118;
        i_real_3_reg_4090_pp0_iter1_reg <= i_real_3_reg_4090;
        i_real_3_reg_4090_pp0_iter2_reg <= i_real_3_reg_4090_pp0_iter1_reg;
        i_real_3_reg_4090_pp0_iter3_reg <= i_real_3_reg_4090_pp0_iter2_reg;
        i_real_3_reg_4090_pp0_iter4_reg <= i_real_3_reg_4090_pp0_iter3_reg;
        i_real_3_reg_4090_pp0_iter5_reg <= i_real_3_reg_4090_pp0_iter4_reg;
        icmp_ln1065_reg_4301_pp0_iter1_reg <= icmp_ln1065_reg_4301;
        icmp_ln1065_reg_4301_pp0_iter2_reg <= icmp_ln1065_reg_4301_pp0_iter1_reg;
        icmp_ln1065_reg_4301_pp0_iter3_reg <= icmp_ln1065_reg_4301_pp0_iter2_reg;
        icmp_ln1065_reg_4301_pp0_iter4_reg <= icmp_ln1065_reg_4301_pp0_iter3_reg;
        icmp_ln1065_reg_4301_pp0_iter5_reg <= icmp_ln1065_reg_4301_pp0_iter4_reg;
        icmp_ln1073_reg_4098 <= icmp_ln1073_fu_1389_p2;
        icmp_ln1073_reg_4098_pp0_iter1_reg <= icmp_ln1073_reg_4098;
        icmp_ln1073_reg_4098_pp0_iter2_reg <= icmp_ln1073_reg_4098_pp0_iter1_reg;
        icmp_ln1073_reg_4098_pp0_iter3_reg <= icmp_ln1073_reg_4098_pp0_iter2_reg;
        icmp_ln1073_reg_4098_pp0_iter4_reg <= icmp_ln1073_reg_4098_pp0_iter3_reg;
        icmp_ln1073_reg_4098_pp0_iter5_reg <= icmp_ln1073_reg_4098_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_real_4_reg_4859_pp0_iter2_reg <= i_real_4_reg_4859;
        i_real_4_reg_4859_pp0_iter3_reg <= i_real_4_reg_4859_pp0_iter2_reg;
        i_real_4_reg_4859_pp0_iter4_reg <= i_real_4_reg_4859_pp0_iter3_reg;
        i_real_4_reg_4859_pp0_iter5_reg <= i_real_4_reg_4859_pp0_iter4_reg;
        tmp_62_reg_5098_pp0_iter5_reg <= tmp_62_reg_5098;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1073_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln1065_reg_4301 <= icmp_ln1065_fu_1638_p2;
        tmp_116_reg_4109[11 : 3] <= tmp_116_fu_1417_p3[11 : 3];
        tmp_117_reg_4125[11 : 3] <= tmp_117_fu_1435_p3[11 : 3];
        tmp_118_reg_4141[11 : 3] <= tmp_118_fu_1453_p3[11 : 3];
        tmp_119_reg_4157[11 : 3] <= tmp_119_fu_1471_p3[11 : 3];
        tmp_120_reg_4173[11 : 3] <= tmp_120_fu_1489_p3[11 : 3];
        tmp_121_reg_4189[11 : 3] <= tmp_121_fu_1507_p3[11 : 3];
        tmp_122_reg_4205[11 : 3] <= tmp_122_fu_1535_p3[11 : 3];
        tmp_123_reg_4221[11 : 3] <= tmp_123_fu_1553_p3[11 : 3];
        tmp_124_reg_4237[11 : 3] <= tmp_124_fu_1571_p3[11 : 3];
        tmp_125_reg_4253[11 : 3] <= tmp_125_fu_1589_p3[11 : 3];
        tmp_126_reg_4269[11 : 3] <= tmp_126_fu_1607_p3[11 : 3];
        tmp_127_reg_4285[11 : 3] <= tmp_127_fu_1625_p3[11 : 3];
        trunc_ln251_reg_4102 <= trunc_ln251_fu_1398_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_1_1_reg_5122 <= merge_1_fu_106;
        merge_2_1_reg_5129 <= merge_2_fu_110;
        mul_5_reg_4982_pp0_iter2_reg <= mul_5_reg_4982;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_2_reg_4901 <= grp_fu_1017_p_dout0;
        sub91_4_reg_4906 <= grp_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_4923 <= grp_fu_1017_p_dout0;
        sub91_5_reg_4928 <= grp_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_4923_pp0_iter2_reg <= mul_3_reg_4923;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_reg_4950_pp0_iter2_reg <= mul_4_reg_4950;
        ov_31_reg_5076_pp0_iter3_reg <= ov_31_reg_5076;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_5037 <= grp_fu_1043_p2;
        overlap_1_reg_5020 <= grp_fu_1017_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_5037_pp0_iter2_reg <= mul_6_reg_5037;
        mul_6_reg_5037_pp0_iter3_reg <= mul_6_reg_5037_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_7_reg_5059 <= grp_fu_1043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_7_reg_5059_pp0_iter3_reg <= mul_7_reg_5059;
        mul_7_reg_5059_pp0_iter4_reg <= mul_7_reg_5059_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ov_10_reg_4943 <= ov_10_fu_3261_p3;
        ov_32_reg_4938 <= ov_32_fu_3254_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ov_11_reg_5002 <= ov_11_fu_3364_p3;
        ov_18_reg_5007 <= ov_18_fu_3371_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ov_14_reg_4975 <= ov_14_fu_3316_p3;
        ov_7_reg_4970 <= ov_7_fu_3309_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ov_15_reg_5025 <= ov_15_fu_3419_p3;
        ov_22_reg_5030 <= ov_22_fu_3426_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ov_19_reg_5042 <= ov_19_fu_3474_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ov_23_reg_5047 <= ov_23_fu_3522_p3;
        ov_26_reg_5052 <= ov_26_fu_3529_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_27_reg_5071 <= ov_27_fu_3584_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ov_30_reg_5064 <= ov_30_fu_3536_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ov_31_reg_5076 <= ov_31_fu_3632_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_6_reg_4916 <= ov_6_fu_3206_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4098_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        overlap_7_reg_5086 <= grp_fu_1017_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        overlap_7_reg_5086_pp0_iter4_reg <= overlap_7_reg_5086;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1117 <= grp_fu_1061_p4;
        reg_1123 <= grp_fu_1070_p4;
        reg_1129 <= grp_fu_1079_p4;
        reg_1135 <= grp_fu_1088_p4;
        reg_1146 <= grp_fu_1098_p4;
        reg_1152 <= grp_fu_1107_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1163 <= grp_fu_1061_p4;
        reg_1169 <= grp_fu_1070_p4;
        reg_1175 <= grp_fu_1079_p4;
        reg_1181 <= grp_fu_1088_p4;
        reg_1192 <= grp_fu_1098_p4;
        reg_1198 <= grp_fu_1107_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1209 <= grp_fu_1079_p4;
        reg_1215 <= grp_fu_1098_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1221 <= grp_fu_1079_p4;
        reg_1227 <= grp_fu_1088_p4;
        reg_1237 <= grp_fu_1098_p4;
        reg_1243 <= grp_fu_1107_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1253 <= grp_fu_1011_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1259 <= grp_fu_1010_p2;
        reg_1266 <= grp_fu_1014_p2;
        reg_1272 <= grp_fu_1018_p2;
        reg_1278 <= grp_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1284 <= grp_fu_1011_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1290 <= grp_fu_1010_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1299 <= grp_fu_1014_p2;
        reg_1305 <= grp_fu_1018_p2;
        reg_1311 <= grp_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln298_13_reg_4879) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1317 <= grp_fu_1014_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1323 <= grp_fu_1018_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1329 <= grp_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1335 <= grp_fu_1043_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln298_15_reg_4911)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4098_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1340 <= grp_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4098_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1345 <= grp_fu_1043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sc_2_reg_5108 <= sc_2_fu_3693_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        score_load_reg_5135 <= score_fu_114;
        tmp_other_6_reg_5143 <= tmp_other_6_fu_3821_p3;
        tmp_score_4_reg_5148 <= tmp_score_4_fu_3828_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_62_reg_5098 <= grp_fu_1032_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_80_reg_4508 <= grp_fu_1061_p4;
        tmp_81_reg_4513 <= grp_fu_1070_p4;
        tmp_83_reg_4518 <= grp_fu_1088_p4;
        tmp_85_reg_4527 <= grp_fu_1107_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_86_reg_4601 <= grp_fu_1061_p4;
        tmp_87_reg_4606 <= grp_fu_1070_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_score_load_reg_5115 <= tmp_score_fu_126;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln251_1_reg_4311 <= trunc_ln251_1_fu_1669_p1;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4098 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter5_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln298_7_reg_4671)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln298_3_reg_4503)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln298_1_reg_4438)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'd0 == and_ln298_7_reg_4671) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln298_3_reg_4503) & (icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln298_1_reg_4438) & (icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1006_opcode = 2'd1;
    end else if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1006_opcode = 2'd0;
    end else begin
        grp_fu_1006_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln298_7_reg_4671) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1006_p0 = reg_1317;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln298_7_reg_4671))) begin
        grp_fu_1006_p0 = d1_3_reg_4869;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1006_p0 = mul_reg_4801;
    end else if (((1'd0 == and_ln298_3_reg_4503) & (icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1006_p0 = reg_1299;
    end else if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln298_3_reg_4503))) begin
        grp_fu_1006_p0 = reg_1290;
    end else if (((1'd0 == and_ln298_1_reg_4438) & (icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1006_p0 = reg_1266;
    end else if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln298_1_reg_4438))) begin
        grp_fu_1006_p0 = reg_1259;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1006_p0 = tmp_86_reg_4601;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1006_p0 = tmp_80_reg_4508;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1006_p0 = reg_1163;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1006_p0 = reg_1117;
    end else begin
        grp_fu_1006_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln298_7_reg_4671) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1006_p1 = sub91_3_reg_4874;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln298_7_reg_4671))) begin
        grp_fu_1006_p1 = reg_1323;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1006_p1 = 32'd0;
    end else if (((1'd0 == and_ln298_3_reg_4503) & (icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1006_p1 = reg_1311;
    end else if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln298_3_reg_4503))) begin
        grp_fu_1006_p1 = reg_1305;
    end else if (((1'd0 == and_ln298_1_reg_4438) & (icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1006_p1 = reg_1278;
    end else if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln298_1_reg_4438))) begin
        grp_fu_1006_p1 = reg_1272;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1006_p1 = tmp_87_reg_4606;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1006_p1 = tmp_81_reg_4513;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1006_p1 = reg_1169;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1006_p1 = reg_1123;
    end else begin
        grp_fu_1006_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1010_p0 = tmp_104_reg_4831;
    end else if (((1'd0 == and_ln298_5_reg_4596) & (icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1010_p0 = d2_2_reg_4811;
    end else if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln298_5_reg_4596))) begin
        grp_fu_1010_p0 = d1_2_reg_4806;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1010_p0 = reg_1163;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1010_p0 = reg_1117;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1010_p0 = reg_1221;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1010_p0 = reg_1209;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1010_p0 = reg_1175;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1010_p0 = reg_1129;
    end else begin
        grp_fu_1010_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1010_p1 = tmp_105_reg_4836;
    end else if (((1'd0 == and_ln298_5_reg_4596) & (icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1010_p1 = sub91_2_reg_4821;
    end else if (((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln298_5_reg_4596))) begin
        grp_fu_1010_p1 = sub79_2_reg_4816;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1010_p1 = reg_1169;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1010_p1 = reg_1123;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1010_p1 = reg_1227;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1010_p1 = tmp_83_reg_4518;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1010_p1 = reg_1181;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1010_p1 = reg_1135;
    end else begin
        grp_fu_1010_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1014_p0 = tmp_107_reg_4841;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1014_p0 = reg_1209;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1014_p0 = reg_1175;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1014_p0 = reg_1129;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1014_p0 = reg_1237;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1014_p0 = reg_1215;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1014_p0 = reg_1192;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1014_p0 = reg_1146;
    end else begin
        grp_fu_1014_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1014_p1 = tmp_109_reg_4850;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1014_p1 = tmp_107_reg_4841;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1014_p1 = reg_1181;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1014_p1 = reg_1135;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1014_p1 = reg_1243;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1014_p1 = tmp_85_reg_4527;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1014_p1 = reg_1198;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1014_p1 = reg_1152;
    end else begin
        grp_fu_1014_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1018_p0 = reg_1221;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1018_p0 = reg_1215;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1018_p0 = reg_1192;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1018_p0 = reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1018_p0 = reg_1243;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1018_p0 = tmp_85_reg_4527;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1018_p0 = reg_1198;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1018_p0 = reg_1152;
    end else begin
        grp_fu_1018_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1018_p1 = tmp_109_reg_4850;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1018_p1 = reg_1198;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1018_p1 = reg_1152;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1018_p1 = reg_1227;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1018_p1 = tmp_83_reg_4518;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1018_p1 = reg_1181;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1018_p1 = reg_1135;
    end else begin
        grp_fu_1018_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1022_p0 = reg_1237;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1022_p0 = tmp_109_reg_4850;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1022_p0 = reg_1198;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1022_p0 = reg_1152;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1022_p0 = reg_1227;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1022_p0 = tmp_83_reg_4518;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1022_p0 = reg_1181;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1022_p0 = reg_1135;
    end else begin
        grp_fu_1022_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1022_p1 = tmp_107_reg_4841;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1022_p1 = reg_1181;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1022_p1 = reg_1135;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1022_p1 = reg_1243;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1022_p1 = tmp_85_reg_4527;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1022_p1 = reg_1198;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1022_p1 = reg_1152;
    end else begin
        grp_fu_1022_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln298_13_reg_4879) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_13_reg_4879)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln298_11_reg_4826)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln298_9_reg_4736)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1073_reg_4098 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'd0 == and_ln298_11_reg_4826) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'd0 == and_ln298_9_reg_4736) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1026_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1026_opcode = 2'd0;
    end else begin
        grp_fu_1026_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1026_p0 = reg_1329;
    end else if (((1'd0 == and_ln298_13_reg_4879) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1026_p0 = d2_6_reg_4960;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_13_reg_4879))) begin
        grp_fu_1026_p0 = d1_6_reg_4955;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1026_p0 = distance_reg_4933;
    end else if (((1'd0 == and_ln298_11_reg_4826) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1026_p0 = reg_1305;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln298_11_reg_4826))) begin
        grp_fu_1026_p0 = reg_1299;
    end else if (((1'd0 == and_ln298_9_reg_4736) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1026_p0 = reg_1272;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln298_9_reg_4736))) begin
        grp_fu_1026_p0 = reg_1266;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1026_p0 = reg_1243;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1026_p0 = reg_1181;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1026_p0 = reg_1135;
    end else begin
        grp_fu_1026_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1026_p1 = mul_2_reg_4901;
    end else if (((1'd0 == and_ln298_13_reg_4879) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1026_p1 = reg_1317;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_13_reg_4879))) begin
        grp_fu_1026_p1 = sub79_6_reg_4965;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1026_p1 = mul_1_reg_4864;
    end else if (((1'd0 == and_ln298_11_reg_4826) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1026_p1 = sub91_5_reg_4928;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln298_11_reg_4826))) begin
        grp_fu_1026_p1 = reg_1311;
    end else if (((1'd0 == and_ln298_9_reg_4736) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1026_p1 = sub91_4_reg_4906;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln298_9_reg_4736))) begin
        grp_fu_1026_p1 = reg_1278;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1026_p1 = reg_1227;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1026_p1 = reg_1198;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1026_p1 = reg_1152;
    end else begin
        grp_fu_1026_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln298_15_reg_4911) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_15_reg_4911)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1031_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln1073_reg_4098_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1073_reg_4098_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1031_opcode = 2'd0;
    end else begin
        grp_fu_1031_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1031_p0 = distance_6_reg_5103;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1031_p0 = distance_5_reg_5093;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1031_p0 = distance_3_reg_5081;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1031_p0 = reg_1329;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1031_p0 = d2_7_reg_4987;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1031_p0 = reg_1323;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1031_p0 = tmp_110_reg_4884;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1031_p0 = reg_1227;
    end else begin
        grp_fu_1031_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1031_p1 = mul_7_reg_5059_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1031_p1 = mul_6_reg_5037_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1031_p1 = mul_4_reg_4950_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1031_p1 = mul_3_reg_4923_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1031_p1 = sub91_7_reg_4997;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1031_p1 = sub79_7_reg_4992;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1031_p1 = tmp_111_reg_4889;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1031_p1 = reg_1243;
    end else begin
        grp_fu_1031_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1039_p0 = reg_1345;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1039_p0 = ov_32_reg_4938;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1039_p0 = reg_1290;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1039_p0 = reg_1259;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1039_p0 = reg_1284;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1039_p0 = reg_1253;
    end else begin
        grp_fu_1039_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1039_p1 = ov_31_reg_5076_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1039_p1 = ov_7_reg_4970;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1039_p1 = reg_1290;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1039_p1 = reg_1259;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1039_p1 = reg_1284;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1039_p1 = reg_1253;
    end else begin
        grp_fu_1039_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1043_p0 = reg_1345;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1043_p0 = reg_1335;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1043_p0 = d_7_reg_5014;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1043_p0 = overlap_1_reg_5020;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1043_p0 = reg_1290;
    end else begin
        grp_fu_1043_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1043_p1 = ov_27_reg_5071;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1043_p1 = ov_23_reg_5047;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1043_p1 = ov_19_reg_5042;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1043_p1 = ov_15_reg_5025;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1043_p1 = d_7_reg_5014;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1043_p1 = ov_11_reg_5002;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1043_p1 = reg_1290;
    end else begin
        grp_fu_1043_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1051_p0 = ov_26_reg_5052;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1051_p0 = ov_22_reg_5030;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1051_p0 = ov_18_reg_5007;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1051_p0 = ov_14_reg_4975;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1051_p0 = ov_10_reg_4943;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1051_p0 = ov_6_reg_4916;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1051_p0 = ov_2_reg_4894;
    end else begin
        grp_fu_1051_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1073_reg_4098_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1056_opcode = 5'd2;
    end else if (((1'b0 == ap_block_pp0_stage3_00001) & (icmp_ln1073_reg_4098_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1056_opcode = 5'd4;
    end else begin
        grp_fu_1056_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1056_p0 = tmp_score_4_fu_3828_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1056_p0 = sc_2_reg_5108;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1056_p0 = overlap_7_reg_5086;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1056_p0 = ov_30_reg_5064;
    end else begin
        grp_fu_1056_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1056_p1 = score_fu_114;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1056_p1 = tmp_score_fu_126;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1056_p1 = 32'd0;
    end else begin
        grp_fu_1056_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1061_p3 = trunc_ln251_1_reg_4311;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1061_p3 = trunc_ln251_1_fu_1669_p1;
    end else begin
        grp_fu_1061_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1079_p3 = trunc_ln251_1_reg_4311;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1079_p3 = trunc_ln251_1_fu_1669_p1;
    end else begin
        grp_fu_1079_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1088_p3 = trunc_ln251_1_reg_4311;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1088_p3 = trunc_ln251_1_fu_1669_p1;
    end else begin
        grp_fu_1088_p3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_1_out_ap_vld = 1'b1;
    end else begin
        merge_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4098_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_2_out_ap_vld = 1'b1;
    end else begin
        merge_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_0_address0 = zext_ln290_23_fu_2918_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_0_address0 = zext_ln290_22_fu_2714_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_0_address0 = zext_ln290_21_fu_2510_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_0_address0 = zext_ln290_20_fu_2308_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_0_address0 = zext_ln290_19_fu_2104_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_0_address0 = zext_ln290_18_fu_1900_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_0_address0 = zext_ln290_17_fu_1780_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_0_address0 = zext_ln290_16_fu_1615_p1;
    end else begin
        regions_center_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_0_address1 = zext_ln290_7_fu_2858_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_0_address1 = zext_ln290_6_fu_2654_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_0_address1 = zext_ln290_5_fu_2450_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_0_address1 = zext_ln290_4_fu_2248_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_0_address1 = zext_ln290_3_fu_2044_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_0_address1 = zext_ln290_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_0_address1 = zext_ln290_1_fu_1720_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_0_address1 = zext_ln290_fu_1497_p1;
    end else begin
        regions_center_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_0_ce0 = 1'b1;
    end else begin
        regions_center_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_0_ce1 = 1'b1;
    end else begin
        regions_center_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_1_address0 = zext_ln290_31_fu_2928_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_1_address0 = zext_ln290_30_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_1_address0 = zext_ln290_29_fu_2520_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_1_address0 = zext_ln290_28_fu_2318_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_1_address0 = zext_ln290_27_fu_2114_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_1_address0 = zext_ln290_26_fu_1910_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_1_address0 = zext_ln290_25_fu_1790_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_1_address0 = zext_ln290_24_fu_1633_p1;
    end else begin
        regions_center_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_1_address1 = zext_ln290_15_fu_2868_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_1_address1 = zext_ln290_14_fu_2664_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_1_address1 = zext_ln290_13_fu_2460_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_1_address1 = zext_ln290_12_fu_2258_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_1_address1 = zext_ln290_11_fu_2054_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_1_address1 = zext_ln290_10_fu_1850_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_1_address1 = zext_ln290_9_fu_1730_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_1_address1 = zext_ln290_8_fu_1515_p1;
    end else begin
        regions_center_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_1_ce0 = 1'b1;
    end else begin
        regions_center_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_1_ce1 = 1'b1;
    end else begin
        regions_center_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_address0 = zext_ln296_23_fu_2898_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_0_address0 = zext_ln296_22_fu_2694_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_0_address0 = zext_ln296_21_fu_2490_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_0_address0 = zext_ln296_20_fu_2288_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_0_address0 = zext_ln296_19_fu_2084_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_0_address0 = zext_ln296_18_fu_1880_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_0_address0 = zext_ln296_17_fu_1760_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_0_address0 = zext_ln296_16_fu_1579_p1;
    end else begin
        regions_max_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_address1 = zext_ln295_23_fu_2838_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_0_address1 = zext_ln295_22_fu_2634_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_0_address1 = zext_ln295_21_fu_2430_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_0_address1 = zext_ln295_20_fu_2228_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_0_address1 = zext_ln295_19_fu_2024_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_0_address1 = zext_ln295_18_fu_1820_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_0_address1 = zext_ln295_17_fu_1700_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_0_address1 = zext_ln295_16_fu_1461_p1;
    end else begin
        regions_max_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_0_ce0 = 1'b1;
    end else begin
        regions_max_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_0_ce1 = 1'b1;
    end else begin
        regions_max_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_address0 = zext_ln296_31_fu_2908_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_1_address0 = zext_ln296_30_fu_2704_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_1_address0 = zext_ln296_29_fu_2500_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_1_address0 = zext_ln296_28_fu_2298_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_1_address0 = zext_ln296_27_fu_2094_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_1_address0 = zext_ln296_26_fu_1890_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_1_address0 = zext_ln296_25_fu_1770_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_1_address0 = zext_ln296_24_fu_1597_p1;
    end else begin
        regions_max_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_address1 = zext_ln295_31_fu_2848_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_1_address1 = zext_ln295_30_fu_2644_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_1_address1 = zext_ln295_29_fu_2440_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_1_address1 = zext_ln295_28_fu_2238_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_1_address1 = zext_ln295_27_fu_2034_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_1_address1 = zext_ln295_26_fu_1830_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_1_address1 = zext_ln295_25_fu_1710_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_1_address1 = zext_ln295_24_fu_1479_p1;
    end else begin
        regions_max_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_1_ce0 = 1'b1;
    end else begin
        regions_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_1_ce1 = 1'b1;
    end else begin
        regions_max_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_address0 = zext_ln296_7_fu_2878_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_0_address0 = zext_ln296_6_fu_2674_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_0_address0 = zext_ln296_5_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_0_address0 = zext_ln296_4_fu_2268_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_0_address0 = zext_ln296_3_fu_2064_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_0_address0 = zext_ln296_2_fu_1860_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_0_address0 = zext_ln296_1_fu_1740_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_0_address0 = zext_ln296_fu_1543_p1;
    end else begin
        regions_min_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_address1 = zext_ln295_7_fu_2818_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_0_address1 = zext_ln295_6_fu_2614_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_0_address1 = zext_ln295_5_fu_2410_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_0_address1 = zext_ln295_4_fu_2208_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_0_address1 = zext_ln295_3_fu_2004_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_0_address1 = zext_ln295_2_fu_1800_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_0_address1 = zext_ln295_1_fu_1680_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_0_address1 = zext_ln295_fu_1425_p1;
    end else begin
        regions_min_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_0_ce0 = 1'b1;
    end else begin
        regions_min_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_0_ce1 = 1'b1;
    end else begin
        regions_min_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_address0 = zext_ln296_15_fu_2888_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_1_address0 = zext_ln296_14_fu_2684_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_1_address0 = zext_ln296_13_fu_2480_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_1_address0 = zext_ln296_12_fu_2278_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_1_address0 = zext_ln296_11_fu_2074_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_1_address0 = zext_ln296_10_fu_1870_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_1_address0 = zext_ln296_9_fu_1750_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_1_address0 = zext_ln296_8_fu_1561_p1;
    end else begin
        regions_min_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_address1 = zext_ln295_15_fu_2828_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_1_address1 = zext_ln295_14_fu_2624_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_1_address1 = zext_ln295_13_fu_2420_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_1_address1 = zext_ln295_12_fu_2218_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_1_address1 = zext_ln295_11_fu_2014_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_1_address1 = zext_ln295_10_fu_1810_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_1_address1 = zext_ln295_9_fu_1690_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_1_address1 = zext_ln295_8_fu_1443_p1;
    end else begin
        regions_min_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_1_ce0 = 1'b1;
    end else begin
        regions_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_1_ce1 = 1'b1;
    end else begin
        regions_min_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln290_1_fu_1502_p2 = (zext_ln243 + lshr_ln_fu_1402_p4);

assign add_ln290_2_fu_1602_p2 = (zext_ln243_1 + lshr_ln290_1_fu_1520_p4);

assign add_ln290_3_fu_1620_p2 = (zext_ln243 + lshr_ln290_1_fu_1520_p4);

assign add_ln290_fu_1484_p2 = (zext_ln243_1 + lshr_ln_fu_1402_p4);

assign add_ln295_1_fu_1430_p2 = (zext_ln243_4 + lshr_ln_fu_1402_p4);

assign add_ln295_2_fu_1448_p2 = (zext_ln243_3 + lshr_ln_fu_1402_p4);

assign add_ln295_3_fu_1466_p2 = (zext_ln243_2 + lshr_ln_fu_1402_p4);

assign add_ln295_fu_1412_p2 = (zext_ln243_5 + lshr_ln_fu_1402_p4);

assign add_ln296_1_fu_1548_p2 = (zext_ln243_4 + lshr_ln290_1_fu_1520_p4);

assign add_ln296_2_fu_1566_p2 = (zext_ln243_3 + lshr_ln290_1_fu_1520_p4);

assign add_ln296_3_fu_1584_p2 = (zext_ln243_2 + lshr_ln290_1_fu_1520_p4);

assign add_ln296_fu_1530_p2 = (zext_ln243_5 + lshr_ln290_1_fu_1520_p4);

assign and_ln298_10_fu_3005_p2 = (or_ln298_11_fu_2999_p2 & or_ln298_10_fu_2981_p2);

assign and_ln298_11_fu_3011_p2 = (grp_fu_1022_p_dout0 & and_ln298_10_fu_3005_p2);

assign and_ln298_12_fu_3103_p2 = (or_ln298_13_fu_3097_p2 & or_ln298_12_fu_3079_p2);

assign and_ln298_13_fu_3109_p2 = (grp_fu_1022_p_dout0 & and_ln298_12_fu_3103_p2);

assign and_ln298_14_fu_3194_p2 = (or_ln298_15_fu_3188_p2 & or_ln298_14_fu_3170_p2);

assign and_ln298_15_fu_3200_p2 = (grp_fu_1022_p_dout0 & and_ln298_14_fu_3194_p2);

assign and_ln298_1_fu_1993_p2 = (grp_fu_1022_p_dout0 & and_ln298_fu_1987_p2);

assign and_ln298_2_fu_2191_p2 = (or_ln298_2_fu_2167_p2 & grp_fu_1022_p_dout0);

assign and_ln298_3_fu_2197_p2 = (or_ln298_3_fu_2185_p2 & and_ln298_2_fu_2191_p2);

assign and_ln298_4_fu_2393_p2 = (or_ln298_4_fu_2369_p2 & grp_fu_1022_p_dout0);

assign and_ln298_5_fu_2399_p2 = (or_ln298_5_fu_2387_p2 & and_ln298_4_fu_2393_p2);

assign and_ln298_6_fu_2597_p2 = (or_ln298_7_fu_2591_p2 & or_ln298_6_fu_2573_p2);

assign and_ln298_7_fu_2603_p2 = (grp_fu_1022_p_dout0 & and_ln298_6_fu_2597_p2);

assign and_ln298_8_fu_2801_p2 = (or_ln298_9_fu_2795_p2 & or_ln298_8_fu_2777_p2);

assign and_ln298_9_fu_2807_p2 = (grp_fu_1022_p_dout0 & and_ln298_8_fu_2801_p2);

assign and_ln298_fu_1987_p2 = (or_ln298_fu_1963_p2 & or_ln298_1_fu_1981_p2);

assign and_ln302_1_fu_3303_p2 = (or_ln302_1_fu_3297_p2 & grp_fu_1027_p_dout0);

assign and_ln302_2_fu_3358_p2 = (or_ln302_2_fu_3352_p2 & grp_fu_1027_p_dout0);

assign and_ln302_3_fu_3413_p2 = (or_ln302_3_fu_3407_p2 & grp_fu_1027_p_dout0);

assign and_ln302_4_fu_3468_p2 = (or_ln302_4_fu_3462_p2 & grp_fu_1027_p_dout0);

assign and_ln302_5_fu_3516_p2 = (or_ln302_5_fu_3510_p2 & grp_fu_1027_p_dout0);

assign and_ln302_6_fu_3578_p2 = (or_ln302_6_fu_3572_p2 & grp_fu_1027_p_dout0);

assign and_ln302_7_fu_3626_p2 = (or_ln302_7_fu_3620_p2 & grp_fu_1032_p_dout0);

assign and_ln302_fu_3248_p2 = (or_ln302_fu_3242_p2 & grp_fu_1027_p_dout0);

assign and_ln308_fu_3674_p2 = (tmp_62_reg_5098_pp0_iter5_reg & or_ln308_fu_3668_p2);

assign and_ln316_1_fu_3809_p2 = (grp_fu_1032_p_dout0 & and_ln316_fu_3803_p2);

assign and_ln316_fu_3803_p2 = (or_ln316_2_fu_3797_p2 & or_ln316_1_fu_3779_p2);

assign and_ln329_1_fu_3942_p2 = (grp_fu_1032_p_dout0 & and_ln329_fu_3936_p2);

assign and_ln329_fu_3936_p2 = (or_ln329_2_fu_3930_p2 & or_ln329_1_fu_3912_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign bitcast_ln298_10_fu_2933_p1 = reg_1181;

assign bitcast_ln298_11_fu_2951_p1 = reg_1198;

assign bitcast_ln298_12_fu_3033_p1 = tmp_107_reg_4841;

assign bitcast_ln298_13_fu_3050_p1 = tmp_109_reg_4850;

assign bitcast_ln298_14_fu_3122_p1 = reg_1227;

assign bitcast_ln298_15_fu_3140_p1 = reg_1243;

assign bitcast_ln298_1_fu_1933_p1 = reg_1152;

assign bitcast_ln298_2_fu_2119_p1 = reg_1181;

assign bitcast_ln298_3_fu_2137_p1 = reg_1198;

assign bitcast_ln298_4_fu_2323_p1 = tmp_83_reg_4518;

assign bitcast_ln298_5_fu_2340_p1 = tmp_85_reg_4527;

assign bitcast_ln298_6_fu_2525_p1 = reg_1227;

assign bitcast_ln298_7_fu_2543_p1 = reg_1243;

assign bitcast_ln298_8_fu_2729_p1 = reg_1135;

assign bitcast_ln298_9_fu_2747_p1 = reg_1152;

assign bitcast_ln298_fu_1915_p1 = reg_1135;

assign bitcast_ln302_1_fu_3268_p1 = ov_6_reg_4916;

assign bitcast_ln302_2_fu_3323_p1 = ov_10_reg_4943;

assign bitcast_ln302_3_fu_3378_p1 = ov_14_reg_4975;

assign bitcast_ln302_4_fu_3433_p1 = ov_18_reg_5007;

assign bitcast_ln302_5_fu_3481_p1 = ov_22_reg_5030;

assign bitcast_ln302_6_fu_3543_p1 = ov_26_reg_5052;

assign bitcast_ln302_7_fu_3591_p1 = ov_30_reg_5064;

assign bitcast_ln302_fu_3213_p1 = ov_2_reg_4894;

assign bitcast_ln308_fu_3639_p1 = overlap_7_reg_5086_pp0_iter4_reg;

assign bitcast_ln312_fu_3679_p1 = grp_fu_1031_p2;

assign bitcast_ln316_1_fu_3750_p1 = tmp_score_load_reg_5115;

assign bitcast_ln316_fu_3733_p1 = sc_2_reg_5108;

assign bitcast_ln329_1_fu_3883_p1 = score_load_reg_5135;

assign bitcast_ln329_fu_3866_p1 = tmp_score_4_reg_5148;

assign grp_fu_1011_p_ce = 1'b1;

assign grp_fu_1011_p_din0 = grp_fu_1006_p0;

assign grp_fu_1011_p_din1 = grp_fu_1006_p1;

assign grp_fu_1011_p_opcode = grp_fu_1006_opcode;

assign grp_fu_1017_p_ce = 1'b1;

assign grp_fu_1017_p_din0 = grp_fu_1039_p0;

assign grp_fu_1017_p_din1 = grp_fu_1039_p1;

assign grp_fu_1022_p_ce = 1'b1;

assign grp_fu_1022_p_din0 = grp_fu_1088_p4;

assign grp_fu_1022_p_din1 = grp_fu_1107_p4;

assign grp_fu_1022_p_opcode = 5'd4;

assign grp_fu_1027_p_ce = 1'b1;

assign grp_fu_1027_p_din0 = grp_fu_1051_p0;

assign grp_fu_1027_p_din1 = 32'd0;

assign grp_fu_1027_p_opcode = 5'd4;

assign grp_fu_1032_p_ce = 1'b1;

assign grp_fu_1032_p_din0 = grp_fu_1056_p0;

assign grp_fu_1032_p_din1 = grp_fu_1056_p1;

assign grp_fu_1032_p_opcode = grp_fu_1056_opcode;

assign i_real_4_fu_3017_p2 = (i_real_3_reg_4090 + 32'd1);

assign i_real_fu_3022_p3 = ((icmp_ln1065_reg_4301[0:0] == 1'b1) ? i_real_4_fu_3017_p2 : i_real_3_reg_4090);

assign icmp_ln1065_fu_1638_p2 = ((k_real_1_fu_122 == 32'd15) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_1389_p2 = (($signed(tmp_other_1_fu_118) < $signed(32'd15)) ? 1'b1 : 1'b0);

assign icmp_ln298_10_fu_2375_p2 = ((tmp_32_fu_2343_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_11_fu_2381_p2 = ((trunc_ln298_5_fu_2353_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_12_fu_2561_p2 = ((tmp_36_fu_2529_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_13_fu_2567_p2 = ((trunc_ln298_6_fu_2539_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_14_fu_2579_p2 = ((tmp_37_fu_2547_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_15_fu_2585_p2 = ((trunc_ln298_7_fu_2557_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_16_fu_2765_p2 = ((tmp_41_fu_2733_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_17_fu_2771_p2 = ((trunc_ln298_8_fu_2743_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_18_fu_2783_p2 = ((tmp_42_fu_2751_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_19_fu_2789_p2 = ((trunc_ln298_9_fu_2761_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_1_fu_1957_p2 = ((trunc_ln298_fu_1929_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_20_fu_2969_p2 = ((tmp_46_fu_2937_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_21_fu_2975_p2 = ((trunc_ln298_10_fu_2947_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_22_fu_2987_p2 = ((tmp_47_fu_2955_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_23_fu_2993_p2 = ((trunc_ln298_11_fu_2965_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_24_fu_3067_p2 = ((tmp_51_fu_3036_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_25_fu_3073_p2 = ((trunc_ln298_12_fu_3046_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_26_fu_3085_p2 = ((tmp_52_fu_3053_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_27_fu_3091_p2 = ((trunc_ln298_13_fu_3063_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_28_fu_3158_p2 = ((tmp_56_fu_3126_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_29_fu_3164_p2 = ((trunc_ln298_14_fu_3136_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_2_fu_1969_p2 = ((tmp_22_fu_1937_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_30_fu_3176_p2 = ((tmp_57_fu_3144_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_31_fu_3182_p2 = ((trunc_ln298_15_fu_3154_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_3_fu_1975_p2 = ((trunc_ln298_1_fu_1947_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_4_fu_2155_p2 = ((tmp_26_fu_2123_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_5_fu_2161_p2 = ((trunc_ln298_2_fu_2133_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_6_fu_2173_p2 = ((tmp_27_fu_2141_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_7_fu_2179_p2 = ((trunc_ln298_3_fu_2151_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_8_fu_2357_p2 = ((tmp_31_fu_2326_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_9_fu_2363_p2 = ((trunc_ln298_4_fu_2336_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_fu_1951_p2 = ((tmp_21_fu_1919_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_10_fu_3498_p2 = ((tmp_49_fu_3484_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_11_fu_3504_p2 = ((trunc_ln302_5_fu_3494_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_12_fu_3560_p2 = ((tmp_54_fu_3546_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_13_fu_3566_p2 = ((trunc_ln302_6_fu_3556_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_14_fu_3608_p2 = ((tmp_59_fu_3594_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_15_fu_3614_p2 = ((trunc_ln302_7_fu_3604_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_1_fu_3236_p2 = ((trunc_ln302_fu_3226_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_2_fu_3285_p2 = ((tmp_29_fu_3271_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_3_fu_3291_p2 = ((trunc_ln302_1_fu_3281_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_4_fu_3340_p2 = ((tmp_34_fu_3326_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_5_fu_3346_p2 = ((trunc_ln302_2_fu_3336_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_6_fu_3395_p2 = ((tmp_39_fu_3381_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_7_fu_3401_p2 = ((trunc_ln302_3_fu_3391_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_8_fu_3450_p2 = ((tmp_44_fu_3436_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_9_fu_3456_p2 = ((trunc_ln302_4_fu_3446_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_3230_p2 = ((tmp_24_fu_3216_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln308_1_fu_3662_p2 = ((trunc_ln308_fu_3652_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_fu_3656_p2 = ((tmp_61_fu_3642_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln316_1_fu_3767_p2 = ((tmp_63_fu_3736_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln316_2_fu_3773_p2 = ((trunc_ln316_fu_3746_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln316_3_fu_3785_p2 = ((tmp_64_fu_3753_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln316_4_fu_3791_p2 = ((trunc_ln316_1_fu_3763_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_3727_p2 = ((tmp_other_fu_130 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln329_1_fu_3906_p2 = ((trunc_ln329_fu_3879_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln329_2_fu_3918_p2 = ((tmp_67_fu_3886_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln329_3_fu_3924_p2 = ((trunc_ln329_1_fu_3896_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln329_fu_3900_p2 = ((tmp_66_fu_3869_p4 != 8'd255) ? 1'b1 : 1'b0);

assign k_real_2_fu_1650_p2 = (k_real_1_fu_122 + 32'd1);

assign k_real_3_fu_1656_p3 = ((icmp_ln1065_fu_1638_p2[0:0] == 1'b1) ? k_real_fu_1644_p2 : k_real_2_fu_1650_p2);

assign k_real_fu_1644_p2 = (tmp_other_1_fu_118 + 32'd2);

assign lshr_ln290_1_fu_1520_p4 = {{k_real_1_fu_122[9:1]}};

assign lshr_ln_fu_1402_p4 = {{tmp_other_1_fu_118[9:1]}};

assign merge_1_5_fu_3966_p3 = ((or_ln329_fu_3948_p2[0:0] == 1'b1) ? i_real_4_reg_4859_pp0_iter5_reg : merge_1_1_reg_5122);

assign merge_1_6_fu_3984_p3 = ((icmp_ln1065_reg_4301_pp0_iter5_reg[0:0] == 1'b1) ? merge_1_5_fu_3966_p3 : merge_1_1_reg_5122);

assign merge_1_out = merge_1_fu_106[9:0];

assign merge_2_5_fu_3960_p3 = ((or_ln329_fu_3948_p2[0:0] == 1'b1) ? tmp_other_6_reg_5143 : merge_2_1_reg_5129);

assign merge_2_6_fu_3978_p3 = ((icmp_ln1065_reg_4301_pp0_iter5_reg[0:0] == 1'b1) ? merge_2_5_fu_3960_p3 : merge_2_1_reg_5129);

assign merge_2_out = merge_2_fu_110[9:0];

assign or_ln290_10_fu_2253_p2 = (tmp_121_reg_4189 | 12'd4);

assign or_ln290_11_fu_2455_p2 = (tmp_121_reg_4189 | 12'd5);

assign or_ln290_12_fu_2659_p2 = (tmp_121_reg_4189 | 12'd6);

assign or_ln290_13_fu_2863_p2 = (tmp_121_reg_4189 | 12'd7);

assign or_ln290_14_fu_1775_p2 = (tmp_126_reg_4269 | 12'd1);

assign or_ln290_15_fu_1895_p2 = (tmp_126_reg_4269 | 12'd2);

assign or_ln290_16_fu_2099_p2 = (tmp_126_reg_4269 | 12'd3);

assign or_ln290_17_fu_2303_p2 = (tmp_126_reg_4269 | 12'd4);

assign or_ln290_18_fu_2505_p2 = (tmp_126_reg_4269 | 12'd5);

assign or_ln290_19_fu_2709_p2 = (tmp_126_reg_4269 | 12'd6);

assign or_ln290_1_fu_1835_p2 = (tmp_120_reg_4173 | 12'd2);

assign or_ln290_20_fu_2913_p2 = (tmp_126_reg_4269 | 12'd7);

assign or_ln290_21_fu_1785_p2 = (tmp_127_reg_4285 | 12'd1);

assign or_ln290_22_fu_1905_p2 = (tmp_127_reg_4285 | 12'd2);

assign or_ln290_23_fu_2109_p2 = (tmp_127_reg_4285 | 12'd3);

assign or_ln290_24_fu_2313_p2 = (tmp_127_reg_4285 | 12'd4);

assign or_ln290_25_fu_2515_p2 = (tmp_127_reg_4285 | 12'd5);

assign or_ln290_26_fu_2719_p2 = (tmp_127_reg_4285 | 12'd6);

assign or_ln290_27_fu_2923_p2 = (tmp_127_reg_4285 | 12'd7);

assign or_ln290_2_fu_2039_p2 = (tmp_120_reg_4173 | 12'd3);

assign or_ln290_3_fu_2243_p2 = (tmp_120_reg_4173 | 12'd4);

assign or_ln290_4_fu_2445_p2 = (tmp_120_reg_4173 | 12'd5);

assign or_ln290_5_fu_2649_p2 = (tmp_120_reg_4173 | 12'd6);

assign or_ln290_6_fu_2853_p2 = (tmp_120_reg_4173 | 12'd7);

assign or_ln290_7_fu_1725_p2 = (tmp_121_reg_4189 | 12'd1);

assign or_ln290_8_fu_1845_p2 = (tmp_121_reg_4189 | 12'd2);

assign or_ln290_9_fu_2049_p2 = (tmp_121_reg_4189 | 12'd3);

assign or_ln290_fu_1715_p2 = (tmp_120_reg_4173 | 12'd1);

assign or_ln295_10_fu_2213_p2 = (tmp_117_reg_4125 | 12'd4);

assign or_ln295_11_fu_2415_p2 = (tmp_117_reg_4125 | 12'd5);

assign or_ln295_12_fu_2619_p2 = (tmp_117_reg_4125 | 12'd6);

assign or_ln295_13_fu_2823_p2 = (tmp_117_reg_4125 | 12'd7);

assign or_ln295_14_fu_1695_p2 = (tmp_118_reg_4141 | 12'd1);

assign or_ln295_15_fu_1815_p2 = (tmp_118_reg_4141 | 12'd2);

assign or_ln295_16_fu_2019_p2 = (tmp_118_reg_4141 | 12'd3);

assign or_ln295_17_fu_2223_p2 = (tmp_118_reg_4141 | 12'd4);

assign or_ln295_18_fu_2425_p2 = (tmp_118_reg_4141 | 12'd5);

assign or_ln295_19_fu_2629_p2 = (tmp_118_reg_4141 | 12'd6);

assign or_ln295_1_fu_1795_p2 = (tmp_116_reg_4109 | 12'd2);

assign or_ln295_20_fu_2833_p2 = (tmp_118_reg_4141 | 12'd7);

assign or_ln295_21_fu_1705_p2 = (tmp_119_reg_4157 | 12'd1);

assign or_ln295_22_fu_1825_p2 = (tmp_119_reg_4157 | 12'd2);

assign or_ln295_23_fu_2029_p2 = (tmp_119_reg_4157 | 12'd3);

assign or_ln295_24_fu_2233_p2 = (tmp_119_reg_4157 | 12'd4);

assign or_ln295_25_fu_2435_p2 = (tmp_119_reg_4157 | 12'd5);

assign or_ln295_26_fu_2639_p2 = (tmp_119_reg_4157 | 12'd6);

assign or_ln295_27_fu_2843_p2 = (tmp_119_reg_4157 | 12'd7);

assign or_ln295_2_fu_1999_p2 = (tmp_116_reg_4109 | 12'd3);

assign or_ln295_3_fu_2203_p2 = (tmp_116_reg_4109 | 12'd4);

assign or_ln295_4_fu_2405_p2 = (tmp_116_reg_4109 | 12'd5);

assign or_ln295_5_fu_2609_p2 = (tmp_116_reg_4109 | 12'd6);

assign or_ln295_6_fu_2813_p2 = (tmp_116_reg_4109 | 12'd7);

assign or_ln295_7_fu_1685_p2 = (tmp_117_reg_4125 | 12'd1);

assign or_ln295_8_fu_1805_p2 = (tmp_117_reg_4125 | 12'd2);

assign or_ln295_9_fu_2009_p2 = (tmp_117_reg_4125 | 12'd3);

assign or_ln295_fu_1675_p2 = (tmp_116_reg_4109 | 12'd1);

assign or_ln296_10_fu_2273_p2 = (tmp_123_reg_4221 | 12'd4);

assign or_ln296_11_fu_2475_p2 = (tmp_123_reg_4221 | 12'd5);

assign or_ln296_12_fu_2679_p2 = (tmp_123_reg_4221 | 12'd6);

assign or_ln296_13_fu_2883_p2 = (tmp_123_reg_4221 | 12'd7);

assign or_ln296_14_fu_1755_p2 = (tmp_124_reg_4237 | 12'd1);

assign or_ln296_15_fu_1875_p2 = (tmp_124_reg_4237 | 12'd2);

assign or_ln296_16_fu_2079_p2 = (tmp_124_reg_4237 | 12'd3);

assign or_ln296_17_fu_2283_p2 = (tmp_124_reg_4237 | 12'd4);

assign or_ln296_18_fu_2485_p2 = (tmp_124_reg_4237 | 12'd5);

assign or_ln296_19_fu_2689_p2 = (tmp_124_reg_4237 | 12'd6);

assign or_ln296_1_fu_1855_p2 = (tmp_122_reg_4205 | 12'd2);

assign or_ln296_20_fu_2893_p2 = (tmp_124_reg_4237 | 12'd7);

assign or_ln296_21_fu_1765_p2 = (tmp_125_reg_4253 | 12'd1);

assign or_ln296_22_fu_1885_p2 = (tmp_125_reg_4253 | 12'd2);

assign or_ln296_23_fu_2089_p2 = (tmp_125_reg_4253 | 12'd3);

assign or_ln296_24_fu_2293_p2 = (tmp_125_reg_4253 | 12'd4);

assign or_ln296_25_fu_2495_p2 = (tmp_125_reg_4253 | 12'd5);

assign or_ln296_26_fu_2699_p2 = (tmp_125_reg_4253 | 12'd6);

assign or_ln296_27_fu_2903_p2 = (tmp_125_reg_4253 | 12'd7);

assign or_ln296_2_fu_2059_p2 = (tmp_122_reg_4205 | 12'd3);

assign or_ln296_3_fu_2263_p2 = (tmp_122_reg_4205 | 12'd4);

assign or_ln296_4_fu_2465_p2 = (tmp_122_reg_4205 | 12'd5);

assign or_ln296_5_fu_2669_p2 = (tmp_122_reg_4205 | 12'd6);

assign or_ln296_6_fu_2873_p2 = (tmp_122_reg_4205 | 12'd7);

assign or_ln296_7_fu_1745_p2 = (tmp_123_reg_4221 | 12'd1);

assign or_ln296_8_fu_1865_p2 = (tmp_123_reg_4221 | 12'd2);

assign or_ln296_9_fu_2069_p2 = (tmp_123_reg_4221 | 12'd3);

assign or_ln296_fu_1735_p2 = (tmp_122_reg_4205 | 12'd1);

assign or_ln298_10_fu_2981_p2 = (icmp_ln298_21_fu_2975_p2 | icmp_ln298_20_fu_2969_p2);

assign or_ln298_11_fu_2999_p2 = (icmp_ln298_23_fu_2993_p2 | icmp_ln298_22_fu_2987_p2);

assign or_ln298_12_fu_3079_p2 = (icmp_ln298_25_fu_3073_p2 | icmp_ln298_24_fu_3067_p2);

assign or_ln298_13_fu_3097_p2 = (icmp_ln298_27_fu_3091_p2 | icmp_ln298_26_fu_3085_p2);

assign or_ln298_14_fu_3170_p2 = (icmp_ln298_29_fu_3164_p2 | icmp_ln298_28_fu_3158_p2);

assign or_ln298_15_fu_3188_p2 = (icmp_ln298_31_fu_3182_p2 | icmp_ln298_30_fu_3176_p2);

assign or_ln298_1_fu_1981_p2 = (icmp_ln298_3_fu_1975_p2 | icmp_ln298_2_fu_1969_p2);

assign or_ln298_2_fu_2167_p2 = (icmp_ln298_5_fu_2161_p2 | icmp_ln298_4_fu_2155_p2);

assign or_ln298_3_fu_2185_p2 = (icmp_ln298_7_fu_2179_p2 | icmp_ln298_6_fu_2173_p2);

assign or_ln298_4_fu_2369_p2 = (icmp_ln298_9_fu_2363_p2 | icmp_ln298_8_fu_2357_p2);

assign or_ln298_5_fu_2387_p2 = (icmp_ln298_11_fu_2381_p2 | icmp_ln298_10_fu_2375_p2);

assign or_ln298_6_fu_2573_p2 = (icmp_ln298_13_fu_2567_p2 | icmp_ln298_12_fu_2561_p2);

assign or_ln298_7_fu_2591_p2 = (icmp_ln298_15_fu_2585_p2 | icmp_ln298_14_fu_2579_p2);

assign or_ln298_8_fu_2777_p2 = (icmp_ln298_17_fu_2771_p2 | icmp_ln298_16_fu_2765_p2);

assign or_ln298_9_fu_2795_p2 = (icmp_ln298_19_fu_2789_p2 | icmp_ln298_18_fu_2783_p2);

assign or_ln298_fu_1963_p2 = (icmp_ln298_fu_1951_p2 | icmp_ln298_1_fu_1957_p2);

assign or_ln302_1_fu_3297_p2 = (icmp_ln302_3_fu_3291_p2 | icmp_ln302_2_fu_3285_p2);

assign or_ln302_2_fu_3352_p2 = (icmp_ln302_5_fu_3346_p2 | icmp_ln302_4_fu_3340_p2);

assign or_ln302_3_fu_3407_p2 = (icmp_ln302_7_fu_3401_p2 | icmp_ln302_6_fu_3395_p2);

assign or_ln302_4_fu_3462_p2 = (icmp_ln302_9_fu_3456_p2 | icmp_ln302_8_fu_3450_p2);

assign or_ln302_5_fu_3510_p2 = (icmp_ln302_11_fu_3504_p2 | icmp_ln302_10_fu_3498_p2);

assign or_ln302_6_fu_3572_p2 = (icmp_ln302_13_fu_3566_p2 | icmp_ln302_12_fu_3560_p2);

assign or_ln302_7_fu_3620_p2 = (icmp_ln302_15_fu_3614_p2 | icmp_ln302_14_fu_3608_p2);

assign or_ln302_fu_3242_p2 = (icmp_ln302_fu_3230_p2 | icmp_ln302_1_fu_3236_p2);

assign or_ln308_fu_3668_p2 = (icmp_ln308_fu_3656_p2 | icmp_ln308_1_fu_3662_p2);

assign or_ln316_1_fu_3779_p2 = (icmp_ln316_2_fu_3773_p2 | icmp_ln316_1_fu_3767_p2);

assign or_ln316_2_fu_3797_p2 = (icmp_ln316_4_fu_3791_p2 | icmp_ln316_3_fu_3785_p2);

assign or_ln316_fu_3815_p2 = (icmp_ln316_fu_3727_p2 | and_ln316_1_fu_3809_p2);

assign or_ln329_1_fu_3912_p2 = (icmp_ln329_fu_3900_p2 | icmp_ln329_1_fu_3906_p2);

assign or_ln329_2_fu_3930_p2 = (icmp_ln329_3_fu_3924_p2 | icmp_ln329_2_fu_3918_p2);

assign or_ln329_fu_3948_p2 = (tmp_fu_3859_p3 | and_ln329_1_fu_3942_p2);

assign ov_10_fu_3261_p3 = ((and_ln298_5_reg_4596[0:0] == 1'b1) ? grp_fu_1010_p2 : grp_fu_1010_p2);

assign ov_11_fu_3364_p3 = ((and_ln302_2_fu_3358_p2[0:0] == 1'b1) ? 32'd0 : ov_10_reg_4943);

assign ov_14_fu_3316_p3 = ((and_ln298_7_reg_4671[0:0] == 1'b1) ? grp_fu_1011_p_dout0 : grp_fu_1011_p_dout0);

assign ov_15_fu_3419_p3 = ((and_ln302_3_fu_3413_p2[0:0] == 1'b1) ? 32'd0 : ov_14_reg_4975);

assign ov_18_fu_3371_p3 = ((and_ln298_9_reg_4736[0:0] == 1'b1) ? grp_fu_1026_p2 : grp_fu_1026_p2);

assign ov_19_fu_3474_p3 = ((and_ln302_4_fu_3468_p2[0:0] == 1'b1) ? 32'd0 : ov_18_reg_5007);

assign ov_22_fu_3426_p3 = ((and_ln298_11_reg_4826[0:0] == 1'b1) ? grp_fu_1026_p2 : grp_fu_1026_p2);

assign ov_23_fu_3522_p3 = ((and_ln302_5_fu_3516_p2[0:0] == 1'b1) ? 32'd0 : ov_22_reg_5030);

assign ov_26_fu_3529_p3 = ((and_ln298_13_reg_4879[0:0] == 1'b1) ? grp_fu_1026_p2 : grp_fu_1026_p2);

assign ov_27_fu_3584_p3 = ((and_ln302_6_fu_3578_p2[0:0] == 1'b1) ? 32'd0 : ov_26_reg_5052);

assign ov_2_fu_3115_p3 = ((and_ln298_1_reg_4438[0:0] == 1'b1) ? grp_fu_1011_p_dout0 : grp_fu_1011_p_dout0);

assign ov_30_fu_3536_p3 = ((and_ln298_15_reg_4911[0:0] == 1'b1) ? reg_1340 : grp_fu_1031_p2);

assign ov_31_fu_3632_p3 = ((and_ln302_7_fu_3626_p2[0:0] == 1'b1) ? 32'd0 : ov_30_reg_5064);

assign ov_32_fu_3254_p3 = ((and_ln302_fu_3248_p2[0:0] == 1'b1) ? 32'd0 : ov_2_reg_4894);

assign ov_6_fu_3206_p3 = ((and_ln298_3_reg_4503[0:0] == 1'b1) ? grp_fu_1011_p_dout0 : grp_fu_1011_p_dout0);

assign ov_7_fu_3309_p3 = ((and_ln302_1_fu_3303_p2[0:0] == 1'b1) ? 32'd0 : ov_6_reg_4916);

assign sc_2_fu_3693_p3 = ((and_ln308_fu_3674_p2[0:0] == 1'b1) ? overlap_7_reg_5086_pp0_iter4_reg : sc_fu_3689_p1);

assign sc_fu_3689_p1 = xor_ln312_fu_3683_p2;

assign score_2_fu_3954_p3 = ((or_ln329_fu_3948_p2[0:0] == 1'b1) ? tmp_score_4_reg_5148 : score_load_reg_5135);

assign score_3_fu_3972_p3 = ((icmp_ln1065_reg_4301_pp0_iter5_reg[0:0] == 1'b1) ? score_2_fu_3954_p3 : score_load_reg_5135);

assign tmp_116_fu_1417_p3 = {{add_ln295_fu_1412_p2}, {3'd0}};

assign tmp_117_fu_1435_p3 = {{add_ln295_1_fu_1430_p2}, {3'd0}};

assign tmp_118_fu_1453_p3 = {{add_ln295_2_fu_1448_p2}, {3'd0}};

assign tmp_119_fu_1471_p3 = {{add_ln295_3_fu_1466_p2}, {3'd0}};

assign tmp_120_fu_1489_p3 = {{add_ln290_fu_1484_p2}, {3'd0}};

assign tmp_121_fu_1507_p3 = {{add_ln290_1_fu_1502_p2}, {3'd0}};

assign tmp_122_fu_1535_p3 = {{add_ln296_fu_1530_p2}, {3'd0}};

assign tmp_123_fu_1553_p3 = {{add_ln296_1_fu_1548_p2}, {3'd0}};

assign tmp_124_fu_1571_p3 = {{add_ln296_2_fu_1566_p2}, {3'd0}};

assign tmp_125_fu_1589_p3 = {{add_ln296_3_fu_1584_p2}, {3'd0}};

assign tmp_126_fu_1607_p3 = {{add_ln290_2_fu_1602_p2}, {3'd0}};

assign tmp_127_fu_1625_p3 = {{add_ln290_3_fu_1620_p2}, {3'd0}};

assign tmp_21_fu_1919_p4 = {{bitcast_ln298_fu_1915_p1[30:23]}};

assign tmp_22_fu_1937_p4 = {{bitcast_ln298_1_fu_1933_p1[30:23]}};

assign tmp_24_fu_3216_p4 = {{bitcast_ln302_fu_3213_p1[30:23]}};

assign tmp_26_fu_2123_p4 = {{bitcast_ln298_2_fu_2119_p1[30:23]}};

assign tmp_27_fu_2141_p4 = {{bitcast_ln298_3_fu_2137_p1[30:23]}};

assign tmp_29_fu_3271_p4 = {{bitcast_ln302_1_fu_3268_p1[30:23]}};

assign tmp_31_fu_2326_p4 = {{bitcast_ln298_4_fu_2323_p1[30:23]}};

assign tmp_32_fu_2343_p4 = {{bitcast_ln298_5_fu_2340_p1[30:23]}};

assign tmp_34_fu_3326_p4 = {{bitcast_ln302_2_fu_3323_p1[30:23]}};

assign tmp_36_fu_2529_p4 = {{bitcast_ln298_6_fu_2525_p1[30:23]}};

assign tmp_37_fu_2547_p4 = {{bitcast_ln298_7_fu_2543_p1[30:23]}};

assign tmp_39_fu_3381_p4 = {{bitcast_ln302_3_fu_3378_p1[30:23]}};

assign tmp_41_fu_2733_p4 = {{bitcast_ln298_8_fu_2729_p1[30:23]}};

assign tmp_42_fu_2751_p4 = {{bitcast_ln298_9_fu_2747_p1[30:23]}};

assign tmp_44_fu_3436_p4 = {{bitcast_ln302_4_fu_3433_p1[30:23]}};

assign tmp_46_fu_2937_p4 = {{bitcast_ln298_10_fu_2933_p1[30:23]}};

assign tmp_47_fu_2955_p4 = {{bitcast_ln298_11_fu_2951_p1[30:23]}};

assign tmp_49_fu_3484_p4 = {{bitcast_ln302_5_fu_3481_p1[30:23]}};

assign tmp_51_fu_3036_p4 = {{bitcast_ln298_12_fu_3033_p1[30:23]}};

assign tmp_52_fu_3053_p4 = {{bitcast_ln298_13_fu_3050_p1[30:23]}};

assign tmp_54_fu_3546_p4 = {{bitcast_ln302_6_fu_3543_p1[30:23]}};

assign tmp_56_fu_3126_p4 = {{bitcast_ln298_14_fu_3122_p1[30:23]}};

assign tmp_57_fu_3144_p4 = {{bitcast_ln298_15_fu_3140_p1[30:23]}};

assign tmp_59_fu_3594_p4 = {{bitcast_ln302_7_fu_3591_p1[30:23]}};

assign tmp_61_fu_3642_p4 = {{bitcast_ln308_fu_3639_p1[30:23]}};

assign tmp_63_fu_3736_p4 = {{bitcast_ln316_fu_3733_p1[30:23]}};

assign tmp_64_fu_3753_p4 = {{bitcast_ln316_1_fu_3750_p1[30:23]}};

assign tmp_66_fu_3869_p4 = {{bitcast_ln329_fu_3866_p1[30:23]}};

assign tmp_67_fu_3886_p4 = {{bitcast_ln329_1_fu_3883_p1[30:23]}};

assign tmp_fu_3859_p3 = merge_1_1_reg_5122[32'd31];

assign tmp_other_5_fu_3835_p3 = ((icmp_ln1065_reg_4301_pp0_iter5_reg[0:0] == 1'b1) ? 32'd4294967295 : tmp_other_6_fu_3821_p3);

assign tmp_other_6_fu_3821_p3 = ((or_ln316_fu_3815_p2[0:0] == 1'b1) ? i_real_3_reg_4090_pp0_iter5_reg : tmp_other_fu_130);

assign tmp_score_3_fu_3842_p3 = ((icmp_ln1065_reg_4301_pp0_iter5_reg[0:0] == 1'b1) ? 32'd0 : tmp_score_4_fu_3828_p3);

assign tmp_score_4_fu_3828_p3 = ((or_ln316_fu_3815_p2[0:0] == 1'b1) ? sc_2_reg_5108 : tmp_score_load_reg_5115);

assign trunc_ln251_1_fu_1669_p1 = i_real_3_reg_4090[0:0];

assign trunc_ln251_fu_1398_p1 = k_real_1_fu_122[0:0];

assign trunc_ln298_10_fu_2947_p1 = bitcast_ln298_10_fu_2933_p1[22:0];

assign trunc_ln298_11_fu_2965_p1 = bitcast_ln298_11_fu_2951_p1[22:0];

assign trunc_ln298_12_fu_3046_p1 = bitcast_ln298_12_fu_3033_p1[22:0];

assign trunc_ln298_13_fu_3063_p1 = bitcast_ln298_13_fu_3050_p1[22:0];

assign trunc_ln298_14_fu_3136_p1 = bitcast_ln298_14_fu_3122_p1[22:0];

assign trunc_ln298_15_fu_3154_p1 = bitcast_ln298_15_fu_3140_p1[22:0];

assign trunc_ln298_1_fu_1947_p1 = bitcast_ln298_1_fu_1933_p1[22:0];

assign trunc_ln298_2_fu_2133_p1 = bitcast_ln298_2_fu_2119_p1[22:0];

assign trunc_ln298_3_fu_2151_p1 = bitcast_ln298_3_fu_2137_p1[22:0];

assign trunc_ln298_4_fu_2336_p1 = bitcast_ln298_4_fu_2323_p1[22:0];

assign trunc_ln298_5_fu_2353_p1 = bitcast_ln298_5_fu_2340_p1[22:0];

assign trunc_ln298_6_fu_2539_p1 = bitcast_ln298_6_fu_2525_p1[22:0];

assign trunc_ln298_7_fu_2557_p1 = bitcast_ln298_7_fu_2543_p1[22:0];

assign trunc_ln298_8_fu_2743_p1 = bitcast_ln298_8_fu_2729_p1[22:0];

assign trunc_ln298_9_fu_2761_p1 = bitcast_ln298_9_fu_2747_p1[22:0];

assign trunc_ln298_fu_1929_p1 = bitcast_ln298_fu_1915_p1[22:0];

assign trunc_ln302_1_fu_3281_p1 = bitcast_ln302_1_fu_3268_p1[22:0];

assign trunc_ln302_2_fu_3336_p1 = bitcast_ln302_2_fu_3323_p1[22:0];

assign trunc_ln302_3_fu_3391_p1 = bitcast_ln302_3_fu_3378_p1[22:0];

assign trunc_ln302_4_fu_3446_p1 = bitcast_ln302_4_fu_3433_p1[22:0];

assign trunc_ln302_5_fu_3494_p1 = bitcast_ln302_5_fu_3481_p1[22:0];

assign trunc_ln302_6_fu_3556_p1 = bitcast_ln302_6_fu_3543_p1[22:0];

assign trunc_ln302_7_fu_3604_p1 = bitcast_ln302_7_fu_3591_p1[22:0];

assign trunc_ln302_fu_3226_p1 = bitcast_ln302_fu_3213_p1[22:0];

assign trunc_ln308_fu_3652_p1 = bitcast_ln308_fu_3639_p1[22:0];

assign trunc_ln316_1_fu_3763_p1 = bitcast_ln316_1_fu_3750_p1[22:0];

assign trunc_ln316_fu_3746_p1 = bitcast_ln316_fu_3733_p1[22:0];

assign trunc_ln329_1_fu_3896_p1 = bitcast_ln329_1_fu_3883_p1[22:0];

assign trunc_ln329_fu_3879_p1 = bitcast_ln329_fu_3866_p1[22:0];

assign xor_ln312_fu_3683_p2 = (bitcast_ln312_fu_3679_p1 ^ 32'd2147483648);

assign zext_ln290_10_fu_1850_p1 = or_ln290_8_fu_1845_p2;

assign zext_ln290_11_fu_2054_p1 = or_ln290_9_fu_2049_p2;

assign zext_ln290_12_fu_2258_p1 = or_ln290_10_fu_2253_p2;

assign zext_ln290_13_fu_2460_p1 = or_ln290_11_fu_2455_p2;

assign zext_ln290_14_fu_2664_p1 = or_ln290_12_fu_2659_p2;

assign zext_ln290_15_fu_2868_p1 = or_ln290_13_fu_2863_p2;

assign zext_ln290_16_fu_1615_p1 = tmp_126_fu_1607_p3;

assign zext_ln290_17_fu_1780_p1 = or_ln290_14_fu_1775_p2;

assign zext_ln290_18_fu_1900_p1 = or_ln290_15_fu_1895_p2;

assign zext_ln290_19_fu_2104_p1 = or_ln290_16_fu_2099_p2;

assign zext_ln290_1_fu_1720_p1 = or_ln290_fu_1715_p2;

assign zext_ln290_20_fu_2308_p1 = or_ln290_17_fu_2303_p2;

assign zext_ln290_21_fu_2510_p1 = or_ln290_18_fu_2505_p2;

assign zext_ln290_22_fu_2714_p1 = or_ln290_19_fu_2709_p2;

assign zext_ln290_23_fu_2918_p1 = or_ln290_20_fu_2913_p2;

assign zext_ln290_24_fu_1633_p1 = tmp_127_fu_1625_p3;

assign zext_ln290_25_fu_1790_p1 = or_ln290_21_fu_1785_p2;

assign zext_ln290_26_fu_1910_p1 = or_ln290_22_fu_1905_p2;

assign zext_ln290_27_fu_2114_p1 = or_ln290_23_fu_2109_p2;

assign zext_ln290_28_fu_2318_p1 = or_ln290_24_fu_2313_p2;

assign zext_ln290_29_fu_2520_p1 = or_ln290_25_fu_2515_p2;

assign zext_ln290_2_fu_1840_p1 = or_ln290_1_fu_1835_p2;

assign zext_ln290_30_fu_2724_p1 = or_ln290_26_fu_2719_p2;

assign zext_ln290_31_fu_2928_p1 = or_ln290_27_fu_2923_p2;

assign zext_ln290_3_fu_2044_p1 = or_ln290_2_fu_2039_p2;

assign zext_ln290_4_fu_2248_p1 = or_ln290_3_fu_2243_p2;

assign zext_ln290_5_fu_2450_p1 = or_ln290_4_fu_2445_p2;

assign zext_ln290_6_fu_2654_p1 = or_ln290_5_fu_2649_p2;

assign zext_ln290_7_fu_2858_p1 = or_ln290_6_fu_2853_p2;

assign zext_ln290_8_fu_1515_p1 = tmp_121_fu_1507_p3;

assign zext_ln290_9_fu_1730_p1 = or_ln290_7_fu_1725_p2;

assign zext_ln290_fu_1497_p1 = tmp_120_fu_1489_p3;

assign zext_ln295_10_fu_1810_p1 = or_ln295_8_fu_1805_p2;

assign zext_ln295_11_fu_2014_p1 = or_ln295_9_fu_2009_p2;

assign zext_ln295_12_fu_2218_p1 = or_ln295_10_fu_2213_p2;

assign zext_ln295_13_fu_2420_p1 = or_ln295_11_fu_2415_p2;

assign zext_ln295_14_fu_2624_p1 = or_ln295_12_fu_2619_p2;

assign zext_ln295_15_fu_2828_p1 = or_ln295_13_fu_2823_p2;

assign zext_ln295_16_fu_1461_p1 = tmp_118_fu_1453_p3;

assign zext_ln295_17_fu_1700_p1 = or_ln295_14_fu_1695_p2;

assign zext_ln295_18_fu_1820_p1 = or_ln295_15_fu_1815_p2;

assign zext_ln295_19_fu_2024_p1 = or_ln295_16_fu_2019_p2;

assign zext_ln295_1_fu_1680_p1 = or_ln295_fu_1675_p2;

assign zext_ln295_20_fu_2228_p1 = or_ln295_17_fu_2223_p2;

assign zext_ln295_21_fu_2430_p1 = or_ln295_18_fu_2425_p2;

assign zext_ln295_22_fu_2634_p1 = or_ln295_19_fu_2629_p2;

assign zext_ln295_23_fu_2838_p1 = or_ln295_20_fu_2833_p2;

assign zext_ln295_24_fu_1479_p1 = tmp_119_fu_1471_p3;

assign zext_ln295_25_fu_1710_p1 = or_ln295_21_fu_1705_p2;

assign zext_ln295_26_fu_1830_p1 = or_ln295_22_fu_1825_p2;

assign zext_ln295_27_fu_2034_p1 = or_ln295_23_fu_2029_p2;

assign zext_ln295_28_fu_2238_p1 = or_ln295_24_fu_2233_p2;

assign zext_ln295_29_fu_2440_p1 = or_ln295_25_fu_2435_p2;

assign zext_ln295_2_fu_1800_p1 = or_ln295_1_fu_1795_p2;

assign zext_ln295_30_fu_2644_p1 = or_ln295_26_fu_2639_p2;

assign zext_ln295_31_fu_2848_p1 = or_ln295_27_fu_2843_p2;

assign zext_ln295_3_fu_2004_p1 = or_ln295_2_fu_1999_p2;

assign zext_ln295_4_fu_2208_p1 = or_ln295_3_fu_2203_p2;

assign zext_ln295_5_fu_2410_p1 = or_ln295_4_fu_2405_p2;

assign zext_ln295_6_fu_2614_p1 = or_ln295_5_fu_2609_p2;

assign zext_ln295_7_fu_2818_p1 = or_ln295_6_fu_2813_p2;

assign zext_ln295_8_fu_1443_p1 = tmp_117_fu_1435_p3;

assign zext_ln295_9_fu_1690_p1 = or_ln295_7_fu_1685_p2;

assign zext_ln295_fu_1425_p1 = tmp_116_fu_1417_p3;

assign zext_ln296_10_fu_1870_p1 = or_ln296_8_fu_1865_p2;

assign zext_ln296_11_fu_2074_p1 = or_ln296_9_fu_2069_p2;

assign zext_ln296_12_fu_2278_p1 = or_ln296_10_fu_2273_p2;

assign zext_ln296_13_fu_2480_p1 = or_ln296_11_fu_2475_p2;

assign zext_ln296_14_fu_2684_p1 = or_ln296_12_fu_2679_p2;

assign zext_ln296_15_fu_2888_p1 = or_ln296_13_fu_2883_p2;

assign zext_ln296_16_fu_1579_p1 = tmp_124_fu_1571_p3;

assign zext_ln296_17_fu_1760_p1 = or_ln296_14_fu_1755_p2;

assign zext_ln296_18_fu_1880_p1 = or_ln296_15_fu_1875_p2;

assign zext_ln296_19_fu_2084_p1 = or_ln296_16_fu_2079_p2;

assign zext_ln296_1_fu_1740_p1 = or_ln296_fu_1735_p2;

assign zext_ln296_20_fu_2288_p1 = or_ln296_17_fu_2283_p2;

assign zext_ln296_21_fu_2490_p1 = or_ln296_18_fu_2485_p2;

assign zext_ln296_22_fu_2694_p1 = or_ln296_19_fu_2689_p2;

assign zext_ln296_23_fu_2898_p1 = or_ln296_20_fu_2893_p2;

assign zext_ln296_24_fu_1597_p1 = tmp_125_fu_1589_p3;

assign zext_ln296_25_fu_1770_p1 = or_ln296_21_fu_1765_p2;

assign zext_ln296_26_fu_1890_p1 = or_ln296_22_fu_1885_p2;

assign zext_ln296_27_fu_2094_p1 = or_ln296_23_fu_2089_p2;

assign zext_ln296_28_fu_2298_p1 = or_ln296_24_fu_2293_p2;

assign zext_ln296_29_fu_2500_p1 = or_ln296_25_fu_2495_p2;

assign zext_ln296_2_fu_1860_p1 = or_ln296_1_fu_1855_p2;

assign zext_ln296_30_fu_2704_p1 = or_ln296_26_fu_2699_p2;

assign zext_ln296_31_fu_2908_p1 = or_ln296_27_fu_2903_p2;

assign zext_ln296_3_fu_2064_p1 = or_ln296_2_fu_2059_p2;

assign zext_ln296_4_fu_2268_p1 = or_ln296_3_fu_2263_p2;

assign zext_ln296_5_fu_2470_p1 = or_ln296_4_fu_2465_p2;

assign zext_ln296_6_fu_2674_p1 = or_ln296_5_fu_2669_p2;

assign zext_ln296_7_fu_2878_p1 = or_ln296_6_fu_2873_p2;

assign zext_ln296_8_fu_1561_p1 = tmp_123_fu_1553_p3;

assign zext_ln296_9_fu_1750_p1 = or_ln296_7_fu_1745_p2;

assign zext_ln296_fu_1543_p1 = tmp_122_fu_1535_p3;

always @ (posedge ap_clk) begin
    tmp_116_reg_4109[2:0] <= 3'b000;
    tmp_117_reg_4125[2:0] <= 3'b000;
    tmp_118_reg_4141[2:0] <= 3'b000;
    tmp_119_reg_4157[2:0] <= 3'b000;
    tmp_120_reg_4173[2:0] <= 3'b000;
    tmp_121_reg_4189[2:0] <= 3'b000;
    tmp_122_reg_4205[2:0] <= 3'b000;
    tmp_123_reg_4221[2:0] <= 3'b000;
    tmp_124_reg_4237[2:0] <= 3'b000;
    tmp_125_reg_4253[2:0] <= 3'b000;
    tmp_126_reg_4269[2:0] <= 3'b000;
    tmp_127_reg_4285[2:0] <= 3'b000;
end

endmodule //run_insert_point_Pipeline_VITIS_LOOP_262_1
