Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Tue Dec 14 11:54:30 2021
| Host              : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.382        0.000                      0                15258        0.012        0.000                      0                15145        0.750        0.000                       0                  7074  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_pl_0           {0.000 5.000}        10.000          100.000         
  I                {0.000 1.000}        2.000           500.000         
    lcd_dclk_OBUF  {0.000 4.000}        10.000          100.000         
clk_pl_1           {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                 5.872        0.000                      0                 3765        0.019        0.000                      0                 3765        2.000        0.000                       0                  1863  
  I                                                                                                                                                                  0.750        0.000                       0                     2  
    lcd_dclk_OBUF        6.624        0.000                      0                 4636        0.012        0.000                      0                 4636        3.427        0.000                       0                  2508  
clk_pl_1                 3.382        0.000                      0                 6647        0.012        0.000                      0                 6647        1.833        0.000                       0                  2701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
lcd_dclk_OBUF  clk_pl_0             9.236        0.000                      0                   34                                                                        
clk_pl_0       lcd_dclk_OBUF        9.530        0.000                      0                   42                                                                        
clk_pl_1       lcd_dclk_OBUF        6.176        0.000                      0                   25                                                                        
lcd_dclk_OBUF  clk_pl_1             9.468        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.049        0.000                      0                   97        0.179        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.277ns (7.251%)  route 3.543ns (92.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.559ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.851     5.807    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X11Y132        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.556    11.723    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X11Y132        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[0]/C
                         clock pessimism              0.158    11.881    
                         clock uncertainty           -0.130    11.751    
    SLICE_X11Y132        FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.072    11.679    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[0]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.277ns (7.251%)  route 3.543ns (92.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.559ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.851     5.807    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X12Y132        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.556    11.723    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X12Y132        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[13]/C
                         clock pessimism              0.158    11.881    
                         clock uncertainty           -0.130    11.751    
    SLICE_X12Y132        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072    11.679    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[13]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.277ns (7.251%)  route 3.543ns (92.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.559ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.851     5.807    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X11Y132        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.556    11.723    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X11Y132        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[3]/C
                         clock pessimism              0.158    11.881    
                         clock uncertainty           -0.130    11.751    
    SLICE_X11Y132        FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.072    11.679    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[3]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.277ns (7.251%)  route 3.543ns (92.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.559ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.851     5.807    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X12Y132        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.556    11.723    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X12Y132        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[6]/C
                         clock pessimism              0.158    11.881    
                         clock uncertainty           -0.130    11.751    
    SLICE_X12Y132        FDSE (Setup_BFF_SLICEL_C_S)
                                                     -0.072    11.679    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[6]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.277ns (7.268%)  route 3.534ns (92.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 11.725 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.559ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.842     5.798    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X11Y128        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.558    11.725    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X11Y128        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[9]/C
                         clock pessimism              0.158    11.883    
                         clock uncertainty           -0.130    11.753    
    SLICE_X11Y128        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072    11.681    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[9]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.277ns (7.270%)  route 3.533ns (92.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.559ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.841     5.797    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X11Y129        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.557    11.724    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X11Y129        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[11]/C
                         clock pessimism              0.158    11.882    
                         clock uncertainty           -0.130    11.752    
    SLICE_X11Y129        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072    11.680    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[11]
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.277ns (7.270%)  route 3.533ns (92.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.559ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.841     5.797    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X11Y129        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.557    11.724    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X11Y129        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[12]/C
                         clock pessimism              0.158    11.882    
                         clock uncertainty           -0.130    11.752    
    SLICE_X11Y129        FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.072    11.680    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[12]
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.277ns (7.397%)  route 3.468ns (92.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.559ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.776     5.732    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X9Y131         FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.563    11.730    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X9Y131         FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[2]/C
                         clock pessimism              0.158    11.888    
                         clock uncertainty           -0.130    11.758    
    SLICE_X9Y131         FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.072    11.686    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[2]
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.277ns (7.430%)  route 3.451ns (92.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.559ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.759     5.715    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X10Y131        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.554    11.721    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X10Y131        FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[7]/C
                         clock pessimism              0.158    11.879    
                         clock uncertainty           -0.130    11.749    
    SLICE_X10Y131        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072    11.677    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[7]
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.277ns (7.414%)  route 3.459ns (92.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.619ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.559ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.780     1.987    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X17Y144        FDRE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.085 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr_reg[3]/Q
                         net (fo=32, routed)          1.692     3.777    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]
    SLICE_X46Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.956 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do[38]_i_1/O
                         net (fo=31, routed)          1.767     5.723    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom
    SLICE_X9Y128         FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.565    11.732    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X9Y128         FDSE                                         r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[8]/C
                         clock pessimism              0.158    11.890    
                         clock uncertainty           -0.130    11.760    
    SLICE_X9Y128         FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.072    11.688    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[8]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  5.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.881ns (routing 0.316ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.357ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.881     0.992    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y52          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.031 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[5]/Q
                         net (fo=1, routed)           0.033     1.064    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr[5]
    SLICE_X6Y52          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.002     1.140    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y52          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[5]/C
                         clock pessimism             -0.142     0.998    
    SLICE_X6Y52          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.045    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.127ns (73.410%)  route 0.046ns (26.590%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.875ns (routing 0.316ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.357ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.875     0.986    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y119        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.025 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[2]/Q
                         net (fo=3, routed)           0.028     1.053    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[2]
    SLICE_X11Y119        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.067 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt[0]_i_7/O
                         net (fo=1, routed)           0.008     1.075    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt[0]_i_7_n_0
    SLICE_X11Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     1.130 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     1.133    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X11Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     1.152 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.007     1.159    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]_i_1_n_15
    SLICE_X11Y120        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.014     1.152    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y120        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]/C
                         clock pessimism             -0.068     1.084    
    SLICE_X11Y120        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.130    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.883ns (routing 0.316ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.357ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.883     0.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y140         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.033 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.061     1.094    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[24]
    SLICE_X3Y137         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.008     1.146    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y137         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.129     1.017    
    SLICE_X3Y137         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.064    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.891ns (routing 0.316ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.357ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.891     1.002    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y130         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.041 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.043     1.084    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X2Y130         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.011     1.149    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y130         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.141     1.008    
    SLICE_X2Y130         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.090ns (51.136%)  route 0.086ns (48.864%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.878ns (routing 0.316ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.357ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.878     0.989    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y118        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.029 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[11]/Q
                         net (fo=2, routed)           0.079     1.108    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/in[11]
    SLICE_X11Y120        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.158 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.007     1.165    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]_i_1_n_11
    SLICE_X11Y120        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.018     1.156    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y120        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[12]/C
                         clock pessimism             -0.068     1.088    
    SLICE_X11Y120        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.134    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.894ns (routing 0.316ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.357ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.894     1.005    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.044 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/Q
                         net (fo=1, routed)           0.023     1.067    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[74]
    SLICE_X2Y129         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.087 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[74]_i_1__0/O
                         net (fo=1, routed)           0.006     1.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[74]_i_1__0_n_0
    SLICE_X2Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.012     1.150    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
                         clock pessimism             -0.136     1.014    
    SLICE_X2Y129         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.061    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.884ns (routing 0.316ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.357ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.884     0.995    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y143         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.034 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[68]/Q
                         net (fo=1, routed)           0.023     1.057    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[68]
    SLICE_X3Y143         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.077 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[68]_i_1/O
                         net (fo=1, routed)           0.006     1.083    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[68]
    SLICE_X3Y143         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.000     1.138    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y143         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/C
                         clock pessimism             -0.135     1.003    
    SLICE_X3Y143         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.050    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.887ns (routing 0.316ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.357ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.887     0.998    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y137         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.037 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]/Q
                         net (fo=1, routed)           0.023     1.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[18]
    SLICE_X3Y137         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.080 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[18]_i_1/O
                         net (fo=1, routed)           0.006     1.086    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[18]
    SLICE_X3Y137         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.004     1.142    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y137         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/C
                         clock pessimism             -0.136     1.006    
    SLICE_X3Y137         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.053    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.357ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.885     0.996    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y142         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.035 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/Q
                         net (fo=1, routed)           0.023     1.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[38]
    SLICE_X3Y142         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.078 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[38]_i_1/O
                         net (fo=1, routed)           0.006     1.084    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[38]
    SLICE_X3Y142         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.001     1.139    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y142         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.135     1.004    
    SLICE_X3Y142         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.051    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.132ns (74.157%)  route 0.046ns (25.843%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.875ns (routing 0.316ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.357ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.875     0.986    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y119        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.025 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[2]/Q
                         net (fo=3, routed)           0.028     1.053    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[2]
    SLICE_X11Y119        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.067 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt[0]_i_7/O
                         net (fo=1, routed)           0.008     1.075    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt[0]_i_7_n_0
    SLICE_X11Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     1.130 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     1.133    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X11Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.024     1.157 r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.164    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[8]_i_1_n_13
    SLICE_X11Y120        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.014     1.152    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y120        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[10]/C
                         clock pessimism             -0.068     1.084    
    SLICE_X11Y120        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.130    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     MMCME4_ADV/DCLK    n/a            4.000         10.000      6.000      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Min Period        n/a     SRL16E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y116  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y116  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.146         10.000      8.854      SLICE_X5Y121  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.146         10.000      8.854      SLICE_X4Y130  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y135  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y135  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y135  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.573         5.000       4.427      SLICE_X5Y121  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y135  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y135  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y135  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y2     design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y116  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y116  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.573         5.000       4.427      SLICE_X5Y121  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.573         5.000       4.427      SLICE_X5Y121  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period  n/a     BUFGCE_DIV/I        n/a            1.250         2.000       0.750      BUFGCE_DIV_X0Y10  design_1_i/axi_dynclk_0/U0/BUFR_inst/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         2.000       0.750      MMCM_X0Y2         design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  lcd_dclk_OBUF
  To Clock:  lcd_dclk_OBUF

Setup :            0  Failing Endpoints,  Worst Slack        6.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.223ns (7.070%)  route 2.931ns (92.930%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.193ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.059     6.944    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.331    14.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]/C
                         clock pessimism             -0.388    13.700    
                         clock uncertainty           -0.060    13.640    
    SLICE_X5Y79          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    13.568    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.223ns (7.070%)  route 2.931ns (92.930%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.193ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.059     6.944    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.331    14.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22]/C
                         clock pessimism             -0.388    13.700    
                         clock uncertainty           -0.060    13.640    
    SLICE_X5Y79          FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    13.568    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][1]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.223ns (7.070%)  route 2.931ns (92.930%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.193ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.059     6.944    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.331    14.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][1]/C
                         clock pessimism             -0.388    13.700    
                         clock uncertainty           -0.060    13.640    
    SLICE_X5Y79          FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    13.568    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][1]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.223ns (7.070%)  route 2.931ns (92.930%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.193ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.059     6.944    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.331    14.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22]/C
                         clock pessimism             -0.388    13.700    
                         clock uncertainty           -0.060    13.640    
    SLICE_X5Y79          FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072    13.568    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][23]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.223ns (7.070%)  route 2.931ns (92.930%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.193ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.059     6.944    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.331    14.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][23]/C
                         clock pessimism             -0.388    13.700    
                         clock uncertainty           -0.060    13.640    
    SLICE_X5Y79          FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    13.568    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][23]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][1]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.223ns (7.077%)  route 2.928ns (92.923%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.193ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.056     6.941    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.329    14.086    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y81          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][1]/C
                         clock pessimism             -0.388    13.698    
                         clock uncertainty           -0.060    13.638    
    SLICE_X5Y81          FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    13.566    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][1]
  -------------------------------------------------------------------
                         required time                         13.566    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  6.625    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][1]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.223ns (7.075%)  route 2.929ns (92.925%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.193ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.057     6.942    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.331    14.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][1]/C
                         clock pessimism             -0.388    13.700    
                         clock uncertainty           -0.060    13.640    
    SLICE_X5Y79          FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072    13.568    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][1]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][22]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.223ns (7.075%)  route 2.929ns (92.925%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.193ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.057     6.942    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.331    14.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][22]/C
                         clock pessimism             -0.388    13.700    
                         clock uncertainty           -0.060    13.640    
    SLICE_X5Y79          FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072    13.568    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][22]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][23]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.223ns (7.075%)  route 2.929ns (92.925%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.193ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.057     6.942    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.331    14.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][23]/C
                         clock pessimism             -0.388    13.700    
                         clock uncertainty           -0.060    13.640    
    SLICE_X5Y79          FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072    13.568    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][23]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][1]/R
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_dclk_OBUF rise@10.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.223ns (7.075%)  route 2.929ns (92.925%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.211ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.193ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.508     3.790    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.887 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          0.341     4.228    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y88          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     4.326 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.531     5.857    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.885 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1032, routed)        1.057     6.942    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586    11.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    12.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.331    14.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][1]/C
                         clock pessimism             -0.388    13.700    
                         clock uncertainty           -0.060    13.640    
    SLICE_X5Y79          FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    13.568    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][1]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  6.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][22]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.072ns (39.130%)  route 0.112ns (60.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      1.332ns (routing 0.193ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.211ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586     1.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     2.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.332     4.089    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y76          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     4.161 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][22]/Q
                         net (fo=2, routed)           0.112     4.273    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[982]
    SLICE_X9Y75          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.536     3.818    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X9Y75          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22]/C
                         clock pessimism              0.388     4.206    
    SLICE_X9Y75          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     4.261    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22]
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      0.771ns (routing 0.110ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.122ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        0.907     1.018    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.248 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.394    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.483 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.771     2.254    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X9Y89          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.292 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]/Q
                         net (fo=2, routed)           0.043     2.335    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_control_regs[3][21]
    SLICE_X9Y90          LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     2.349 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][31]_i_1/O
                         net (fo=1, routed)           0.021     2.370    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31]_0
    SLICE_X9Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.013     1.151    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.856 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.021    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.122 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.878     2.000    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X9Y90          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31]/C
                         clock pessimism              0.308     2.308    
    SLICE_X9Y90          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.354    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.059ns (48.361%)  route 0.063ns (51.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.844ns (routing 0.110ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.122ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        0.907     1.018    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.248 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.394    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.483 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.844     2.327    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X12Y27         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.366 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[0]/Q
                         net (fo=9, routed)           0.057     2.423    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[0]
    SLICE_X10Y27         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.443 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt[4]_i_1/O
                         net (fo=1, routed)           0.006     2.449    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/p_0_in__2[4]
    SLICE_X10Y27         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.013     1.151    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.856 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.021    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.122 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.961     2.083    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X10Y27         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[4]/C
                         clock pessimism              0.301     2.384    
    SLICE_X10Y27         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.431    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.097ns (52.151%)  route 0.089ns (47.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.809ns
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      1.325ns (routing 0.193ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.211ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586     1.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     2.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.325     4.082    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X8Y79          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     4.152 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1]/Q
                         net (fo=1, routed)           0.064     4.216    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3[1]
    SLICE_X10Y79         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.027     4.243 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1/O
                         net (fo=1, routed)           0.025     4.268    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.527     3.809    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X10Y79         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]/C
                         clock pessimism              0.388     4.197    
    SLICE_X10Y79         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     4.250    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -4.250    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.777ns (routing 0.110ns, distribution 0.667ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.122ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        0.907     1.018    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.248 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.394    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.483 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.777     2.260    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X10Y81         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.299 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10]/Q
                         net (fo=2, routed)           0.037     2.336    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[10]
    SLICE_X10Y81         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.013     1.151    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.856 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.021    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.122 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.881     2.003    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X10Y81         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]/C
                         clock pessimism              0.263     2.266    
    SLICE_X10Y81         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.313    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Net Delay (Source):      0.785ns (routing 0.110ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.122ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        0.907     1.018    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.248 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.394    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.483 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.785     2.268    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X10Y74         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.307 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][16]/Q
                         net (fo=2, routed)           0.037     2.344    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[16]
    SLICE_X10Y74         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.013     1.151    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.856 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.021    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.122 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.890     2.012    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X10Y74         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16]/C
                         clock pessimism              0.262     2.274    
    SLICE_X10Y74         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.321    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][17]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Net Delay (Source):      0.785ns (routing 0.110ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.122ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        0.907     1.018    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.248 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.394    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.483 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.785     2.268    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X10Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.307 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][17]/Q
                         net (fo=2, routed)           0.037     2.344    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1041]
    SLICE_X10Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.013     1.151    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.856 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.021    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.122 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.890     2.012    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X10Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17]/C
                         clock pessimism              0.262     2.274    
    SLICE_X10Y73         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.321    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][25]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.766ns (routing 0.110ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.122ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        0.907     1.018    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.248 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.394    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.483 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.766     2.249    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X14Y85         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.288 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25]/Q
                         net (fo=2, routed)           0.038     2.326    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1017]
    SLICE_X14Y85         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.013     1.151    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.856 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.021    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.122 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        0.867     1.989    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X14Y85         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][25]/C
                         clock pessimism              0.266     2.255    
    SLICE_X14Y85         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.302    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][25]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][18]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.070ns (36.458%)  route 0.122ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      1.334ns (routing 0.193ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.211ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586     1.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     2.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.334     4.091    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X10Y72         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     4.161 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][18]/Q
                         net (fo=1, routed)           0.122     4.283    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][14]
    SLICE_X12Y74         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.534     3.816    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X12Y74         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[2]/C
                         clock pessimism              0.388     4.204    
    SLICE_X12Y74         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     4.259    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.259    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][17]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lcd_dclk_OBUF rise@0.000ns - lcd_dclk_OBUF rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.070ns (37.234%)  route 0.118ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      1.332ns (routing 0.193ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.211ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.586     1.753    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.397 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.625    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     2.757 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.332     4.089    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y76          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     4.159 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][17]/Q
                         net (fo=1, routed)           0.118     4.277    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[23][13]
    SLICE_X11Y76         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_dclk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1863, routed)        1.773     1.980    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.874 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.130    design_1_i/axi_dynclk_0/U0/lopt
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.282 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2509, routed)        1.528     3.810    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X11Y76         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[1]/C
                         clock pessimism              0.388     4.198    
    SLICE_X11Y76         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     4.253    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_dclk_OBUF
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { design_1_i/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y3   design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y4   design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y5   design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X9Y88   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X13Y25  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X13Y25  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y88   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y88   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         6.000       5.427      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y88   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y84   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y74   design_1_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X9Y88   design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.805ns (31.081%)  route 1.785ns (68.919%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 1.005ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.910ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        2.097     2.304    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X1Y2          FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.695 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=2, routed)           0.509     3.204    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_rst_busy_sig
    SLICE_X10Y16         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.320 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.322     3.642    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X6Y15          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.704 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_16/O
                         net (fo=12, routed)          0.114     3.818    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X6Y16          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     3.936 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.276     4.212    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X4Y16          LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118     4.330 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.564     4.894    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X0Y3          RAMB36E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.742     8.575    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y3          RAMB36E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.179     8.754    
                         clock uncertainty           -0.117     8.637    
    RAMB36_X0Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361     8.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2ARLEN[3]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.615ns (26.440%)  route 1.711ns (73.560%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 8.511 - 6.666 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 1.005ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.910ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.927     2.134    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X3Y27          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/Q
                         net (fo=21, routed)          0.486     2.716    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/sr_arsize[0]
    SLICE_X2Y26          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     2.779 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.109     2.888    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[1]_INST_0_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     2.927 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.250     3.177    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_4_n_0
    SLICE_X2Y25          LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     3.298 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.158     3.456    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[7]_INST_0_i_8_n_0
    SLICE_X2Y25          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     3.634 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[6]_INST_0_i_2/O
                         net (fo=4, routed)           0.266     3.900    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[6]_INST_0_i_2_n_0
    SLICE_X4Y26          LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.118     4.018 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[3]_INST_0/O
                         net (fo=2, routed)           0.442     4.460    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_arlen[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2ARLEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.678     8.511    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                         clock pessimism              0.174     8.685    
                         clock uncertainty           -0.117     8.567    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2RCLK_SAXIGP2ARLEN[3])
                                                     -0.696     7.871    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.871    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2ARLEN[4]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.597ns (25.711%)  route 1.725ns (74.289%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 8.511 - 6.666 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 1.005ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.910ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.927     2.134    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X3Y27          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/Q
                         net (fo=21, routed)          0.486     2.716    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/sr_arsize[0]
    SLICE_X2Y26          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     2.779 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.109     2.888    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[1]_INST_0_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     2.927 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.250     3.177    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_4_n_0
    SLICE_X2Y25          LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     3.298 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.158     3.456    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[7]_INST_0_i_8_n_0
    SLICE_X2Y25          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     3.634 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[6]_INST_0_i_2/O
                         net (fo=4, routed)           0.262     3.896    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[6]_INST_0_i_2_n_0
    SLICE_X4Y26          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.996 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[4]_INST_0/O
                         net (fo=2, routed)           0.460     4.456    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_arlen[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2ARLEN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.678     8.511    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                         clock pessimism              0.174     8.685    
                         clock uncertainty           -0.117     8.567    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2RCLK_SAXIGP2ARLEN[4])
                                                     -0.683     7.884    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2ARLEN[5]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.619ns (27.233%)  route 1.654ns (72.767%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 8.511 - 6.666 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 1.005ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.910ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.927     2.134    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X3Y27          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/Q
                         net (fo=21, routed)          0.486     2.716    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/sr_arsize[0]
    SLICE_X2Y26          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     2.779 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.109     2.888    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[1]_INST_0_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     2.927 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.250     3.177    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_4_n_0
    SLICE_X2Y25          LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     3.298 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.158     3.456    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[7]_INST_0_i_8_n_0
    SLICE_X2Y25          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     3.634 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[6]_INST_0_i_2/O
                         net (fo=4, routed)           0.262     3.896    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[6]_INST_0_i_2_n_0
    SLICE_X4Y26          LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.122     4.018 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[5]_INST_0/O
                         net (fo=2, routed)           0.389     4.407    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_arlen[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2ARLEN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.678     8.511    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                         clock pessimism              0.174     8.685    
                         clock uncertainty           -0.117     8.567    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2RCLK_SAXIGP2ARLEN[5])
                                                     -0.676     7.891    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.805ns (32.604%)  route 1.664ns (67.396%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 8.569 - 6.666 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 1.005ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.910ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        2.097     2.304    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X1Y2          FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.695 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=2, routed)           0.509     3.204    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_rst_busy_sig
    SLICE_X10Y16         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.320 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.322     3.642    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X6Y15          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.704 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_16/O
                         net (fo=12, routed)          0.114     3.818    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X6Y16          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     3.936 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.276     4.212    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X4Y16          LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118     4.330 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.443     4.773    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X0Y4          RAMB18E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.736     8.569    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.179     8.748    
                         clock uncertainty           -0.117     8.631    
    RAMB18_X0Y4          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.361     8.270    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2ARLEN[2]
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.597ns (26.334%)  route 1.670ns (73.666%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 8.511 - 6.666 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 1.005ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.910ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.927     2.134    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X3Y27          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.230 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[67]/Q
                         net (fo=21, routed)          0.486     2.716    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/sr_arsize[0]
    SLICE_X2Y26          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     2.779 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.109     2.888    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[1]_INST_0_i_5_n_0
    SLICE_X2Y26          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     2.927 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.250     3.177    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_4_n_0
    SLICE_X2Y25          LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     3.298 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.158     3.456    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[7]_INST_0_i_8_n_0
    SLICE_X2Y25          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     3.634 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[6]_INST_0_i_2/O
                         net (fo=4, routed)           0.266     3.900    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[6]_INST_0_i_2_n_0
    SLICE_X4Y26          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     4.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[2]_INST_0/O
                         net (fo=2, routed)           0.401     4.401    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_arlen[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2ARLEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.678     8.511    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                         clock pessimism              0.174     8.685    
                         clock uncertainty           -0.117     8.567    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2RCLK_SAXIGP2ARLEN[2])
                                                     -0.652     7.915    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.089ns (40.634%)  route 1.591ns (59.366%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.537 - 6.666 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 1.005ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.910ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        2.097     2.304    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X1Y2          FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.695 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=2, routed)           0.509     3.204    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_rst_busy_sig
    SLICE_X10Y16         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.320 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.322     3.642    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X6Y15          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.704 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_16/O
                         net (fo=12, routed)          0.114     3.818    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X6Y16          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     3.936 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.276     4.212    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X4Y16          LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118     4.330 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.289     4.619    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_0
    SLICE_X7Y16          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.733 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_2__1/O
                         net (fo=1, routed)           0.056     4.789    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_2__1_n_0
    SLICE_X7Y16          LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.170     4.959 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__3/O
                         net (fo=1, routed)           0.025     4.984    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__3_n_0
    SLICE_X7Y16          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.704     8.537    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X7Y16          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.177     8.714    
                         clock uncertainty           -0.117     8.596    
    SLICE_X7Y16          FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     8.623    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.787ns (32.400%)  route 1.642ns (67.600%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 8.569 - 6.666 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 1.005ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.910ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        2.097     2.304    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X1Y2          FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.695 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=2, routed)           0.509     3.204    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_rst_busy_sig
    SLICE_X10Y16         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.320 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.322     3.642    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X6Y15          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.704 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_16/O
                         net (fo=12, routed)          0.114     3.818    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X6Y16          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     3.936 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.276     4.212    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_en
    SLICE_X4Y16          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     4.312 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.421     4.733    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB18_X0Y4          RAMB18E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.736     8.569    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.179     8.748    
                         clock uncertainty           -0.117     8.631    
    RAMB18_X0Y4          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_REGCEAREGCE)
                                                     -0.251     8.380    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.787ns (32.374%)  route 1.644ns (67.627%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 1.005ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.910ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        2.097     2.304    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X1Y2          FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.695 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=2, routed)           0.509     3.204    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_rst_busy_sig
    SLICE_X10Y16         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.320 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.322     3.642    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X6Y15          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.704 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_16/O
                         net (fo=12, routed)          0.114     3.818    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X6Y16          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     3.936 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.276     4.212    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_en
    SLICE_X4Y16          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     4.312 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.423     4.735    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X0Y3          RAMB36E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.742     8.575    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y3          RAMB36E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.179     8.754    
                         clock uncertainty           -0.117     8.637    
    RAMB36_X0Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_REGCEAREGCE)
                                                     -0.251     8.386    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_1 rise@6.666ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 1.052ns (39.909%)  route 1.584ns (60.091%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.544 - 6.666 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 1.005ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.910ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        2.097     2.304    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X1Y2          FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.695 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=2, routed)           0.509     3.204    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_rst_busy_sig
    SLICE_X10Y16         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.320 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.322     3.642    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X6Y15          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.704 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_16/O
                         net (fo=12, routed)          0.114     3.818    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X6Y16          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     3.936 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.276     4.212    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X4Y16          LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118     4.330 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.223     4.553    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X4Y15          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.653 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_2__0/O
                         net (fo=2, routed)           0.063     4.716    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_2__0_n_0
    SLICE_X4Y15          LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.863 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1__2/O
                         net (fo=1, routed)           0.077     4.940    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1__2_n_0
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.711     8.544    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.177     8.721    
                         clock uncertainty           -0.117     8.603    
    SLICE_X4Y15          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     8.630    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  3.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][98]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.070ns (36.458%)  route 0.122ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.687ns (routing 0.910ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.955ns (routing 1.005ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.687     1.854    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X8Y36          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.924 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[1]/Q
                         net (fo=1, routed)           0.122     2.046    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_addr_cntr_lsh_kh_reg[63][1]
    SLICE_X9Y34          SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][98]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.955     2.162    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X9Y34          SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][98]_srl4/CLK
                         clock pessimism             -0.174     1.988    
    SLICE_X9Y34          SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.046     2.034    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][98]_srl4
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/frame_sync_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.069ns (38.122%)  route 0.112ns (61.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.704ns (routing 0.910ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.949ns (routing 1.005ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.704     1.871    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X11Y41         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/frame_sync_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.940 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/frame_sync_d3_reg/Q
                         net (fo=1, routed)           0.112     2.052    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/frame_sync_d3
    SLICE_X10Y39         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.949     2.156    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X10Y39         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg/C
                         clock pessimism             -0.174     1.982    
    SLICE_X10Y39         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.037    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.071ns (36.788%)  route 0.122ns (63.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.700ns (routing 0.910ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.955ns (routing 1.005ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.700     1.867    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X7Y23          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.938 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]/Q
                         net (fo=3, routed)           0.122     2.060    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]
    SLICE_X6Y22          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.955     2.162    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X6Y22          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/C
                         clock pessimism             -0.174     1.988    
    SLICE_X6Y22          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.043    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.985ns (routing 0.511ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.573ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        0.985     1.096    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X8Y17          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.135 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/Q
                         net (fo=1, routed)           0.033     1.168    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[11]
    SLICE_X8Y17          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.119     1.257    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X8Y17          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
                         clock pessimism             -0.155     1.102    
    SLICE_X8Y17          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.149    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.990ns (routing 0.511ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.573ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        0.990     1.101    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X12Y13         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.140 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[22]/Q
                         net (fo=1, routed)           0.033     1.173    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[22]
    SLICE_X12Y13         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.124     1.262    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X12Y13         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/C
                         clock pessimism             -0.155     1.107    
    SLICE_X12Y13         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.154    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.990ns (routing 0.511ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.573ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        0.990     1.101    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X10Y12         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.140 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/Q
                         net (fo=1, routed)           0.033     1.173    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[14]
    SLICE_X10Y12         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.125     1.263    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X10Y12         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[14]/C
                         clock pessimism             -0.156     1.107    
    SLICE_X10Y12         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.154    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.991ns (routing 0.511ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.573ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        0.991     1.102    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X12Y11         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.141 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[33]/Q
                         net (fo=1, routed)           0.033     1.174    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[33]
    SLICE_X12Y11         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.125     1.263    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X12Y11         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[33]/C
                         clock pessimism             -0.155     1.108    
    SLICE_X12Y11         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.155    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.988ns (routing 0.511ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.573ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        0.988     1.099    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X7Y43          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.138 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[13]/Q
                         net (fo=2, routed)           0.035     1.173    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1[13]
    SLICE_X7Y43          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.122     1.260    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X7Y43          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]/C
                         clock pessimism             -0.155     1.105    
    SLICE_X7Y43          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.152    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.989ns (routing 0.511ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.573ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        0.989     1.100    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X11Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[60]/Q
                         net (fo=1, routed)           0.035     1.174    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[60]
    SLICE_X11Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.124     1.262    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X11Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[60]/C
                         clock pessimism             -0.156     1.106    
    SLICE_X11Y15         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.153    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.989ns (routing 0.511ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        0.989     1.100    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X12Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[58]/Q
                         net (fo=1, routed)           0.035     1.174    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[58]
    SLICE_X12Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=2701, routed)        1.123     1.261    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X12Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[58]/C
                         clock pessimism             -0.155     1.106    
    SLICE_X12Y16         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.153    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB18_X0Y4  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB18_X0Y4  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y3  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y4  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y5  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         6.666       5.116      RAMB36_X1Y2  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.550         6.666       5.116      RAMB36_X1Y2  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X0Y3  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y27  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y27  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y27  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y27  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y27  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y27  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/CLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y29  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y29  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y29  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X4Y29  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y28  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y28  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lcd_dclk_OBUF
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.236ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.236ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.791ns  (logic 0.096ns (12.137%)  route 0.695ns (87.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X7Y67          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           0.695     0.791    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X7Y103         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y103         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  9.236    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.782ns  (logic 0.096ns (12.276%)  route 0.686ns (87.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X12Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           0.686     0.782    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X9Y104         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y104         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.251ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.776ns  (logic 0.096ns (12.371%)  route 0.680ns (87.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X9Y85          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.680     0.776    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X9Y108         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y108         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  9.251    

Slack (MET) :             9.268ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.759ns  (logic 0.096ns (12.648%)  route 0.663ns (87.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X8Y68          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           0.663     0.759    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X9Y100         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y100         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  9.268    

Slack (MET) :             9.275ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.752ns  (logic 0.096ns (12.766%)  route 0.656ns (87.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X12Y66         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.656     0.752    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X9Y104         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y104         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  9.275    

Slack (MET) :             9.284ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.743ns  (logic 0.096ns (12.921%)  route 0.647ns (87.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X9Y68          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.647     0.743    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X9Y100         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y100         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  9.284    

Slack (MET) :             9.285ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.742ns  (logic 0.096ns (12.938%)  route 0.646ns (87.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X6Y69          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.646     0.742    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X8Y103         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y103         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  9.285    

Slack (MET) :             9.290ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.737ns  (logic 0.096ns (13.026%)  route 0.641ns (86.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X7Y67          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           0.641     0.737    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X8Y103         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y103         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  9.290    

Slack (MET) :             9.292ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.735ns  (logic 0.096ns (13.061%)  route 0.639ns (86.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X6Y69          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           0.639     0.735    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X8Y101         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y101         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  9.292    

Slack (MET) :             9.295ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.732ns  (logic 0.096ns (13.115%)  route 0.636ns (86.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X9Y75          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           0.636     0.732    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X9Y102         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y102         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  9.295    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  lcd_dclk_OBUF

Setup :            0  Failing Endpoints,  Worst Slack        9.530ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.530ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.497ns  (logic 0.096ns (19.316%)  route 0.401ns (80.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X10Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.401     0.497    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X10Y89         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y89         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  9.530    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.495ns  (logic 0.098ns (19.798%)  route 0.397ns (80.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X5Y92          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.397     0.495    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[37]
    SLICE_X7Y87          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y87          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.536ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.491ns  (logic 0.096ns (19.552%)  route 0.395ns (80.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
    SLICE_X8Y110         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/Q
                         net (fo=1, routed)           0.395     0.491    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[44]
    SLICE_X8Y101         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y101         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  9.536    

Slack (MET) :             9.565ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.462ns  (logic 0.093ns (20.130%)  route 0.369ns (79.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X5Y92          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           0.369     0.462    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[35]
    SLICE_X7Y88          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y88          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  9.565    

Slack (MET) :             9.594ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.433ns  (logic 0.094ns (21.709%)  route 0.339ns (78.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X5Y92          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.339     0.433    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[38]
    SLICE_X6Y88          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y88          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  9.594    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.357ns  (logic 0.093ns (26.050%)  route 0.264ns (73.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
    SLICE_X9Y81          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/Q
                         net (fo=1, routed)           0.264     0.357    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[25]
    SLICE_X9Y81          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y81          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.357ns  (logic 0.093ns (26.050%)  route 0.264ns (73.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X5Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.264     0.357    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X5Y91          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y91          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.352ns  (logic 0.093ns (26.420%)  route 0.259ns (73.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
    SLICE_X4Y70          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           0.259     0.352    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[0]
    SLICE_X4Y70          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y70          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.352ns  (logic 0.093ns (26.420%)  route 0.259ns (73.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
    SLICE_X4Y86          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/Q
                         net (fo=1, routed)           0.259     0.352    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[10]
    SLICE_X4Y86          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y86          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.352ns  (logic 0.093ns (26.420%)  route 0.259ns (73.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86                                       0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[11]/C
    SLICE_X5Y86          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[11]/Q
                         net (fo=1, routed)           0.259     0.352    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[11]
    SLICE_X5Y86          FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y86          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  9.675    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  lcd_dclk_OBUF

Setup :            0  Failing Endpoints,  Worst Slack        6.176ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.517ns  (logic 0.096ns (18.569%)  route 0.421ns (81.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X12Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.421     0.517    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X9Y27          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X9Y27          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.486ns  (logic 0.097ns (19.959%)  route 0.389ns (80.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y25         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.389     0.486    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X10Y26         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X10Y26         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.469ns  (logic 0.096ns (20.469%)  route 0.373ns (79.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X13Y19         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.373     0.469    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X13Y19         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X13Y19         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.460ns  (logic 0.098ns (21.304%)  route 0.362ns (78.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X12Y24         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.362     0.460    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X12Y24         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X12Y24         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.432ns  (logic 0.097ns (22.454%)  route 0.335ns (77.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X12Y24         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.335     0.432    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X12Y30         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X12Y30         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.425ns  (logic 0.096ns (22.588%)  route 0.329ns (77.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X12Y24         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.329     0.425    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X13Y21         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X13Y21         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.387ns  (logic 0.097ns (25.065%)  route 0.290ns (74.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X13Y22         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.290     0.387    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X14Y23         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y23         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.380ns  (logic 0.096ns (25.263%)  route 0.284ns (74.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X12Y19         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.284     0.380    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X12Y19         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X12Y19         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.377ns  (logic 0.097ns (25.729%)  route 0.280ns (74.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y21         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.280     0.377    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X10Y22         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X10Y22         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_dclk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.377ns  (logic 0.097ns (25.729%)  route 0.280ns (74.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y21         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.280     0.377    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X10Y20         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X10Y20         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  6.316    





---------------------------------------------------------------------------------------------------
From Clock:  lcd_dclk_OBUF
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        9.468ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.468ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.559ns  (logic 0.095ns (16.995%)  route 0.464ns (83.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y19         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.464     0.559    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X15Y19         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y19         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  9.468    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.475ns  (logic 0.097ns (20.421%)  route 0.378ns (79.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y19         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.378     0.475    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X9Y19          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y19          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.578ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.449ns  (logic 0.098ns (21.826%)  route 0.351ns (78.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X14Y20         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.351     0.449    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X13Y19         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y19         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.587ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.440ns  (logic 0.096ns (21.818%)  route 0.344ns (78.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y19         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.344     0.440    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X14Y19         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y19         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  9.587    

Slack (MET) :             9.627ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.400ns  (logic 0.096ns (24.000%)  route 0.304ns (76.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X14Y20         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.304     0.400    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X14Y20         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y20         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  9.627    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.376ns  (logic 0.098ns (26.064%)  route 0.278ns (73.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y19         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.278     0.376    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X9Y18          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y18          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  9.651    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.376ns  (logic 0.098ns (26.064%)  route 0.278ns (73.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X11Y19         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.278     0.376    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X11Y19         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y19         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  9.651    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.371ns  (logic 0.096ns (25.876%)  route 0.275ns (74.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X11Y19         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.275     0.371    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X10Y19         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y19         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.357ns  (logic 0.093ns (26.050%)  route 0.264ns (73.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X16Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.264     0.357    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X16Y19         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y19         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lcd_dclk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.346ns  (logic 0.098ns (28.324%)  route 0.248ns (71.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X14Y21         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.248     0.346    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X14Y21         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y21         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  9.681    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.096ns (5.790%)  route 1.562ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.559ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.562     3.582    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X9Y121         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.566    11.733    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X9Y121         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[16]/C
                         clock pessimism              0.100    11.833    
                         clock uncertainty           -0.130    11.703    
    SLICE_X9Y121         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    11.631    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[16]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.096ns (5.790%)  route 1.562ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.559ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.562     3.582    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X9Y121         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.566    11.733    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X9Y121         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[17]/C
                         clock pessimism              0.100    11.833    
                         clock uncertainty           -0.130    11.703    
    SLICE_X9Y121         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    11.631    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[17]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.096ns (5.790%)  route 1.562ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.559ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.562     3.582    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X9Y121         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.566    11.733    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X9Y121         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]/C
                         clock pessimism              0.100    11.833    
                         clock uncertainty           -0.130    11.703    
    SLICE_X9Y121         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    11.631    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[23]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.096ns (5.790%)  route 1.562ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.559ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.562     3.582    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X9Y121         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.566    11.733    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X9Y121         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[23]/C
                         clock pessimism              0.100    11.833    
                         clock uncertainty           -0.130    11.703    
    SLICE_X9Y121         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    11.631    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[23]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.096ns (5.790%)  route 1.562ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.559ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.562     3.582    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X9Y121         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.566    11.733    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X9Y121         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[4]/C
                         clock pessimism              0.100    11.833    
                         clock uncertainty           -0.130    11.703    
    SLICE_X9Y121         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.631    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[4]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.096ns (5.790%)  route 1.562ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.559ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.562     3.582    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X9Y121         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.566    11.733    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X9Y121         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[16]/C
                         clock pessimism              0.100    11.833    
                         clock uncertainty           -0.130    11.703    
    SLICE_X9Y121         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.631    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[16]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.096ns (5.790%)  route 1.562ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.559ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.562     3.582    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X9Y121         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.566    11.733    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X9Y121         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[17]/C
                         clock pessimism              0.100    11.833    
                         clock uncertainty           -0.130    11.703    
    SLICE_X9Y121         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.631    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[17]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.096ns (5.790%)  route 1.562ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.559ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.562     3.582    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X9Y121         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.566    11.733    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X9Y121         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[19]/C
                         clock pessimism              0.100    11.833    
                         clock uncertainty           -0.130    11.703    
    SLICE_X9Y121         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.631    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[19]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.096ns (5.847%)  route 1.546ns (94.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 11.726 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.559ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.546     3.566    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X12Y122        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.559    11.726    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X12Y122        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[28]/C
                         clock pessimism              0.100    11.826    
                         clock uncertainty           -0.130    11.696    
    SLICE_X12Y122        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    11.624    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[28]
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  8.058    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.096ns (5.847%)  route 1.546ns (94.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 11.726 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.619ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.559ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.717     1.924    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.020 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.546     3.566    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X12Y122        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.559    11.726    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X12Y122        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[30]/C
                         clock pessimism              0.100    11.826    
                         clock uncertainty           -0.130    11.696    
    SLICE_X12Y122        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    11.624    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[30]
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  8.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[24]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.039ns (13.929%)  route 0.241ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.357ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.241     1.258    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X14Y121        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.029     1.167    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X14Y121        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[24]/C
                         clock pessimism             -0.068     1.099    
    SLICE_X14Y121        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.079    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.039ns (13.929%)  route 0.241ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.357ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.241     1.258    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X14Y121        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.029     1.167    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X14Y121        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[27]/C
                         clock pessimism             -0.068     1.099    
    SLICE_X14Y121        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.079    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.039ns (13.929%)  route 0.241ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.357ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.241     1.258    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X14Y121        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.029     1.167    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X14Y121        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[25]/C
                         clock pessimism             -0.068     1.099    
    SLICE_X14Y121        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.079    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.039ns (13.978%)  route 0.240ns (86.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.357ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.240     1.257    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X14Y121        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.028     1.166    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X14Y121        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[18]/C
                         clock pessimism             -0.068     1.098    
    SLICE_X14Y121        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.078    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.039ns (13.978%)  route 0.240ns (86.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.357ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.240     1.257    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X14Y121        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.028     1.166    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X14Y121        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[25]/C
                         clock pessimism             -0.068     1.098    
    SLICE_X14Y121        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.078    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[29]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.039ns (13.978%)  route 0.240ns (86.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.357ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.240     1.257    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X14Y121        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.028     1.166    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X14Y121        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[29]/C
                         clock pessimism             -0.068     1.098    
    SLICE_X14Y121        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.078    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[29]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.039ns (13.978%)  route 0.240ns (86.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.357ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.240     1.257    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X14Y121        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        1.028     1.166    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X14Y121        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[29]/C
                         clock pessimism             -0.068     1.098    
    SLICE_X14Y121        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.078    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.039ns (14.773%)  route 0.225ns (85.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.357ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.225     1.242    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X11Y118        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.998     1.136    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y118        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[3]/C
                         clock pessimism             -0.098     1.038    
    SLICE_X11Y118        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.018    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.039ns (14.773%)  route 0.225ns (85.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.357ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.225     1.242    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X11Y118        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.998     1.136    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y118        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[7]/C
                         clock pessimism             -0.098     1.038    
    SLICE_X11Y118        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.018    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.039ns (14.773%)  route 0.225ns (85.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.867ns (routing 0.316ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.357ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.867     0.978    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y117         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.017 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         0.225     1.242    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X11Y118        FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1863, routed)        0.998     1.136    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y118        FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[0]/C
                         clock pessimism             -0.098     1.038    
    SLICE_X11Y118        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.018    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.224    





