IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.42   0.13    0.61    3540 K   8949 K    0.60    0.74    0.01    0.02      560      148        2     65
   1    1     0.05   0.04   1.15    1.20      78 M     91 M    0.15    0.16    0.15    0.18     6888       87     7281     60
   2    0     0.02   0.48   0.04    0.66     784 K   2054 K    0.62    0.21    0.00    0.01      112       39       13     64
   3    1     0.02   0.36   0.07    0.62    1614 K   2306 K    0.30    0.13    0.01    0.01      168       25      116     60
   4    0     0.19   0.25   0.74    1.13      49 M     66 M    0.26    0.32    0.03    0.03     1400     3410        3     64
   5    1     0.11   0.15   0.71    1.20      35 M     42 M    0.17    0.30    0.03    0.04     2464      211     4392     60
   6    0     0.07   0.66   0.10    0.68    2957 K   3965 K    0.25    0.20    0.00    0.01      112      131       10     64
   7    1     0.08   0.13   0.64    1.14      36 M     42 M    0.15    0.28    0.04    0.05     3024      239     5205     60
   8    0     0.13   0.37   0.35    0.82      16 M     27 M    0.39    0.39    0.01    0.02      168       51        1     64
   9    1     0.01   0.69   0.01    0.62     247 K    386 K    0.36    0.15    0.00    0.01        0       11        3     61
  10    0     0.05   0.55   0.08    0.60    2832 K   3817 K    0.26    0.12    0.01    0.01       56       58        2     63
  11    1     0.08   0.08   1.12    1.20      72 M     88 M    0.18    0.17    0.08    0.10     5544       18     8270     59
  12    0     0.08   0.10   0.81    1.20      59 M     79 M    0.25    0.32    0.08    0.10     7448     3884      107     63
  13    1     0.08   0.84   0.10    0.65    1108 K   4172 K    0.73    0.32    0.00    0.01      168       42        4     60
  14    0     0.08   0.08   1.03    1.20      69 M     82 M    0.16    0.21    0.08    0.10     4928       78     8035     63
  15    1     0.04   0.23   0.18    0.61      15 M     23 M    0.34    0.50    0.04    0.06      672      686        0     60
  16    0     0.03   0.51   0.07    0.66     682 K   1736 K    0.61    0.15    0.00    0.01      168       25        9     64
  17    1     0.01   0.74   0.01    0.84     288 K    507 K    0.43    0.42    0.00    0.00      112       28        6     61
  18    0     0.05   0.07   0.77    1.20      53 M     60 M    0.12    0.21    0.10    0.11     4816       10     6657     64
  19    1     0.07   0.25   0.27    0.72      20 M     31 M    0.35    0.53    0.03    0.05     1008     1023        0     61
  20    0     0.04   0.72   0.05    0.72     539 K   1174 K    0.54    0.18    0.00    0.00      112       49       11     64
  21    1     0.12   0.26   0.48    0.98      26 M     42 M    0.38    0.50    0.02    0.03     1120     1354        1     62
  22    0     0.07   0.08   0.84    1.20      54 M     63 M    0.14    0.22    0.08    0.09     3864      400     6472     64
  23    1     0.04   0.42   0.09    0.64    1547 K   2022 K    0.23    0.16    0.00    0.01      112       16        4     62
  24    0     0.00   0.52   0.01    0.60     197 K    296 K    0.34    0.19    0.01    0.01        0        9        5     65
  25    1     0.13   0.17   0.74    1.17      56 M     79 M    0.30    0.39    0.04    0.06    10360     2875        4     61
  26    0     0.05   0.05   0.92    1.20      70 M     79 M    0.11    0.19    0.14    0.15     6776       24     9630     63
  27    1     0.14   0.48   0.30    0.76    6274 K   8986 K    0.30    0.40    0.00    0.01      112      155        3     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.15   0.42    1.08     385 M    482 M    0.20    0.28    0.04    0.05    30520     8316    30957     58
 SKT    1     0.07   0.17   0.42    1.04     351 M    460 M    0.24    0.34    0.03    0.05    31752     6770    25289     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.16   0.42    1.06     737 M    943 M    0.22    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  120 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.75 %

 C1 core residency: 44.04 %; C3 core residency: 2.96 %; C6 core residency: 13.25 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       30 G     30 G   |   31%    31%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  115 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.25    41.41     301.47      19.70         239.46
 SKT   1    27.81    47.85     304.50      21.81         380.78
---------------------------------------------------------------------------------------------------------------
       *    60.06    89.26     605.97      41.51         306.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.54   0.25    0.69    7649 K     16 M    0.53    0.63    0.01    0.01      840      393        4     65
   1    1     0.06   0.13   0.49    1.00      42 M     48 M    0.14    0.23    0.07    0.08     3472       60     6090     60
   2    0     0.01   0.27   0.03    0.60     485 K   1309 K    0.63    0.12    0.01    0.02       56       11       11     64
   3    1     0.10   0.61   0.16    0.62    2562 K   5896 K    0.57    0.41    0.00    0.01       56       43       20     60
   4    0     0.07   0.45   0.15    0.62    5890 K     11 M    0.51    0.64    0.01    0.02      672      270        4     64
   5    1     0.06   0.06   1.04    1.20      80 M     94 M    0.15    0.16    0.14    0.16     6832      132     8796     60
   6    0     0.07   0.78   0.09    0.61    1255 K   3901 K    0.68    0.35    0.00    0.01      112       32        8     63
   7    1     0.08   0.18   0.43    0.95      35 M     40 M    0.13    0.26    0.04    0.05     2184       63     4530     60
   8    0     0.10   0.12   0.80    1.20      55 M     71 M    0.23    0.34    0.06    0.07     5264     4305        2     63
   9    1     0.10   0.67   0.15    0.65    4708 K   6626 K    0.29    0.24    0.00    0.01       56       88        5     60
  10    0     0.00   0.62   0.01    0.60     213 K    314 K    0.32    0.18    0.01    0.01        0       10        5     63
  11    1     0.04   0.05   0.97    1.20      79 M     92 M    0.14    0.14    0.18    0.21     5936       11     8778     58
  12    0     0.11   0.18   0.64    1.08      40 M     57 M    0.29    0.36    0.04    0.05     2520     3629       44     64
  13    1     0.06   0.59   0.11    0.61    3195 K   3933 K    0.19    0.26    0.01    0.01       56      165        3     59
  14    0     0.05   0.09   0.55    1.07      48 M     55 M    0.13    0.18    0.10    0.11     3584       12     3993     63
  15    1     0.08   0.30   0.26    0.71      12 M     24 M    0.47    0.63    0.02    0.03      616      597        1     59
  16    0     0.03   0.51   0.07    0.69     508 K   1490 K    0.66    0.17    0.00    0.00        0       23       11     63
  17    1     0.01   0.28   0.04    0.61     334 K   1436 K    0.77    0.08    0.00    0.01      168       18        3     61
  18    0     0.11   0.13   0.84    1.20      61 M     71 M    0.14    0.18    0.06    0.07     4368      131     5090     63
  19    1     0.12   0.27   0.45    0.95      29 M     44 M    0.34    0.46    0.02    0.04     5488     1987        2     60
  20    0     0.04   0.50   0.08    0.68     460 K   1378 K    0.67    0.16    0.00    0.00      280       70        6     63
  21    1     0.12   0.25   0.50    0.98      36 M     53 M    0.31    0.39    0.03    0.04     6720     2671        3     60
  22    0     0.10   0.11   0.88    1.20      79 M     89 M    0.12    0.20    0.08    0.09     8568      220    10009     63
  23    1     0.05   0.49   0.11    0.70    1309 K   2167 K    0.40    0.26    0.00    0.00      168       29        7     62
  24    0     0.07   0.68   0.10    0.69    2611 K   3729 K    0.30    0.34    0.00    0.01      112       99       12     64
  25    1     0.15   0.43   0.35    0.84    9957 K     25 M    0.61    0.64    0.01    0.02      560      484        3     61
  26    0     0.06   0.07   0.77    1.14      76 M     86 M    0.11    0.19    0.13    0.15     4760       33     8316     64
  27    1     0.09   0.52   0.18    0.66    3968 K   5243 K    0.24    0.32    0.00    0.01      224      112       12     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.18   0.37    1.04     381 M    472 M    0.19    0.29    0.04    0.05    31136     9238    27515     57
 SKT    1     0.08   0.22   0.37    0.94     342 M    449 M    0.24    0.34    0.03    0.04    32536     6460    28253     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.20   0.37    0.99     723 M    921 M    0.21    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  104 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.80 %

 C1 core residency: 50.98 %; C3 core residency: 2.99 %; C6 core residency: 8.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.97 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.86 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   31%    31%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.50    42.91     291.76      19.69         241.28
 SKT   1    27.77    46.82     295.32      21.16         344.33
---------------------------------------------------------------------------------------------------------------
       *    60.28    89.73     587.07      40.85         289.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.25   0.29    0.75      20 M     30 M    0.33    0.39    0.03    0.04     1008      697        2     65
   1    1     0.05   0.06   0.83    1.20      44 M     52 M    0.15    0.21    0.08    0.10     3528       69     6391     59
   2    0     0.01   0.33   0.02    0.60     505 K   1068 K    0.53    0.14    0.01    0.01        0       12       10     64
   3    1     0.09   0.52   0.18    0.66    2509 K   5324 K    0.53    0.41    0.00    0.01        0       70       11     59
   4    0     0.07   0.29   0.25    0.70      11 M     22 M    0.50    0.61    0.02    0.03     1232      488        4     65
   5    1     0.04   0.03   1.20    1.20      74 M     86 M    0.13    0.15    0.19    0.22     5264      228     6334     59
   6    0     0.02   1.17   0.02    0.70     427 K    688 K    0.38    0.28    0.00    0.00        0       20       15     64
   7    1     0.13   0.12   1.07    1.20      48 M     58 M    0.16    0.25    0.04    0.04     3976       84     6570     58
   8    0     0.11   0.23   0.46    0.94      22 M     36 M    0.38    0.45    0.02    0.03      952      959        3     63
   9    1     0.07   0.55   0.13    0.67    2863 K   3539 K    0.19    0.28    0.00    0.00      224       84        8     59
  10    0     0.00   0.42   0.01    0.60     218 K    353 K    0.38    0.22    0.01    0.01        0       12        6     63
  11    1     0.04   0.04   1.07    1.20      64 M     74 M    0.14    0.17    0.15    0.17     4928        4     9142     58
  12    0     0.07   0.17   0.41    0.89      29 M     43 M    0.31    0.36    0.04    0.06     2856     1397      144     63
  13    1     0.04   0.43   0.10    0.61    2536 K   3022 K    0.16    0.28    0.01    0.01       56      154        5     58
  14    0     0.21   0.19   1.07    1.20      49 M     63 M    0.22    0.26    0.02    0.03     5768      369     6617     62
  15    1     0.07   0.37   0.18    0.60    5075 K     13 M    0.62    0.70    0.01    0.02       56      212        2     59
  16    0     0.07   0.58   0.12    0.61    2764 K   3625 K    0.24    0.29    0.00    0.01      448      312        5     63
  17    1     0.08   0.63   0.13    0.68    1371 K   4150 K    0.67    0.48    0.00    0.01      280      127      136     60
  18    0     0.10   0.10   0.96    1.20      49 M     59 M    0.17    0.24    0.05    0.06     5152       11     6241     63
  19    1     0.10   0.33   0.30    0.76      15 M     26 M    0.41    0.58    0.02    0.03      840      886        1     61
  20    0     0.06   0.54   0.11    0.60    2546 K   3283 K    0.22    0.30    0.00    0.01      168       51        2     63
  21    1     0.06   0.36   0.18    0.60    6126 K     14 M    0.57    0.67    0.01    0.02      560      279        2     61
  22    0     0.05   0.05   1.07    1.20      64 M     74 M    0.13    0.20    0.13    0.15     7280        7     8290     63
  23    1     0.08   0.43   0.18    0.64    3392 K   4376 K    0.22    0.33    0.00    0.01      280      222      414     61
  24    0     0.02   0.40   0.06    0.78     400 K   1346 K    0.70    0.24    0.00    0.01       56       24        6     65
  25    1     0.06   0.06   0.98    1.20     116 M    134 M    0.14    0.20    0.19    0.23    11256     6785        3     60
  26    0     0.05   0.05   1.02    1.20      63 M     72 M    0.12    0.20    0.13    0.15     6384       50     8414     63
  27    1     0.06   0.40   0.15    0.71    1626 K   2480 K    0.34    0.15    0.00    0.00      336       35        7     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.16   0.42    1.04     318 M    412 M    0.23    0.32    0.03    0.05    31304     4409    29759     57
 SKT    1     0.07   0.15   0.48    1.01     389 M    483 M    0.19    0.30    0.04    0.05    31584     9239    29026     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.15   0.45    1.02     707 M    895 M    0.21    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  126 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.82 %

 C1 core residency: 44.81 %; C3 core residency: 0.79 %; C6 core residency: 10.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.78 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       31 G     31 G   |   32%    32%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    27.62    40.73     290.72      19.18         274.84
 SKT   1    29.49    45.21     309.06      21.35         368.46
---------------------------------------------------------------------------------------------------------------
       *    57.11    85.94     599.77      40.53         326.58
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.07   0.72    1.20      87 M    102 M    0.15    0.23    0.16    0.19     6944     4966        3     63
   1    1     0.11   0.13   0.84    1.20      50 M     59 M    0.16    0.25    0.05    0.06     5656       39     6817     59
   2    0     0.06   0.57   0.10    0.64    3051 K   3807 K    0.20    0.29    0.01    0.01      112       69       98     62
   3    1     0.04   0.49   0.09    0.66    1870 K   2364 K    0.21    0.14    0.00    0.01      168       23        9     60
   4    0     0.05   0.33   0.17    0.63      10 M     17 M    0.43    0.60    0.02    0.03      560      317        6     64
   5    1     0.11   0.12   0.92    1.20      57 M     67 M    0.14    0.22    0.05    0.06      560      282       64     59
   6    0     0.10   0.84   0.12    0.72    1734 K   4304 K    0.60    0.45    0.00    0.00       56       81       11     63
   7    1     0.22   0.24   0.91    1.20      50 M     65 M    0.22    0.23    0.02    0.03     6104       21     6928     58
   8    0     0.09   0.35   0.24    0.68      14 M     26 M    0.47    0.50    0.02    0.03        0       20        3     63
   9    1     0.02   0.34   0.05    0.71     376 K   1406 K    0.73    0.10    0.00    0.01        0        9        7     60
  10    0     0.06   0.81   0.08    0.61    1411 K   3955 K    0.64    0.20    0.00    0.01      280       43        9     61
  11    1     0.05   0.08   0.64    1.20      47 M     55 M    0.13    0.21    0.10    0.11     6664        0     7244     58
  12    0     0.15   0.18   0.83    1.20      46 M     79 M    0.42    0.41    0.03    0.05      896      577      144     62
  13    1     0.02   0.40   0.04    0.63     366 K   1175 K    0.69    0.10    0.00    0.01       56       17        2     59
  14    0     0.07   0.08   0.79    1.20      54 M     63 M    0.14    0.21    0.08    0.10     4088     2924     6963     62
  15    1     0.07   0.24   0.31    0.78      24 M     36 M    0.33    0.49    0.03    0.05     2744     1290        0     60
  16    0     0.34   1.03   0.33    0.80    4640 K     13 M    0.64    0.33    0.00    0.00        0       66        8     63
  17    1     0.06   0.75   0.08    0.61     796 K   3415 K    0.77    0.41    0.00    0.01      280       13       12     60
  18    0     0.06   0.06   1.02    1.20      78 M     89 M    0.12    0.19    0.13    0.15     6104      551    10535     62
  19    1     0.07   0.36   0.18    0.61    7688 K     15 M    0.51    0.68    0.01    0.02     5768      287        1     61
  20    0     0.10   0.50   0.20    0.68    3090 K   4756 K    0.35    0.31    0.00    0.00      112       53        5     62
  21    1     0.11   0.27   0.41    0.89      21 M     39 M    0.45    0.47    0.02    0.04     1176      520     2778     62
  22    0     0.04   0.03   1.20    1.20      97 M    109 M    0.11    0.15    0.24    0.27     7168        0     8104     63
  23    1     0.08   0.47   0.18    0.67    3558 K   4488 K    0.21    0.27    0.00    0.01       56       16        5     62
  24    0     0.02   0.36   0.07    0.67     490 K   1773 K    0.72    0.09    0.00    0.01        0       13        5     63
  25    1     0.13   0.31   0.41    0.89      20 M     40 M    0.51    0.48    0.02    0.03     2072      561        2     61
  26    0     0.06   0.08   0.75    1.20      55 M     62 M    0.12    0.23    0.09    0.11     6048       22     7934     62
  27    1     0.08   0.38   0.21    0.82    2327 K   3160 K    0.26    0.20    0.00    0.00      448       37      427     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.19   0.47    1.05     459 M    584 M    0.21    0.28    0.04    0.05    32368     9702    33828     56
 SKT    1     0.08   0.22   0.38    0.99     289 M    395 M    0.27    0.36    0.02    0.03    31752     3115    24296     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.20   0.42    1.02     748 M    979 M    0.24    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:  119 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.48 %

 C1 core residency: 54.83 %; C3 core residency: 3.08 %; C6 core residency: 0.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.16 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1       32 G     33 G   |   34%    34%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  123 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.83    41.90     306.51      19.41         268.02
 SKT   1    28.79    44.92     297.57      21.34         317.13
---------------------------------------------------------------------------------------------------------------
       *    57.62    86.82     604.08      40.75         286.78
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.37   0.31    0.77      13 M     27 M    0.50    0.56    0.01    0.02      112      794        2     64
   1    1     0.12   0.22   0.53    1.05      41 M     50 M    0.19    0.29    0.04    0.04     3528       65     5659     60
   2    0     0.02   0.35   0.05    0.67     580 K   1816 K    0.68    0.10    0.00    0.01       56       16        9     63
   3    1     0.04   0.45   0.09    0.65    1435 K   2187 K    0.34    0.23    0.00    0.01      168       29       24     60
   4    0     0.15   0.53   0.28    0.74    9221 K     19 M    0.54    0.60    0.01    0.01      784      588        7     64
   5    1     0.10   0.10   0.98    1.20      81 M     97 M    0.17    0.16    0.08    0.10     9408       90     8084     59
   6    0     0.03   0.53   0.05    0.82     357 K   1063 K    0.66    0.29    0.00    0.00      112       32        4     63
   7    1     0.06   0.06   1.05    1.20      97 M    111 M    0.12    0.18    0.15    0.17    11256       55    11141     58
   8    0     0.08   0.10   0.78    1.19      72 M     86 M    0.17    0.25    0.09    0.11    10864     6304        2     62
   9    1     0.03   0.67   0.04    0.62     484 K   1403 K    0.66    0.12    0.00    0.01       56       13       10     59
  10    0     0.05   0.62   0.08    0.64    2871 K   3906 K    0.26    0.22    0.01    0.01      112       77        2     62
  11    1     0.05   0.17   0.31    0.78      43 M     48 M    0.10    0.23    0.08    0.09     3304        2     5849     59
  12    0     0.13   0.33   0.38    0.86      15 M     27 M    0.45    0.55    0.01    0.02      392      760       43     63
  13    1     0.01   0.34   0.03    0.60     302 K   1452 K    0.79    0.09    0.00    0.01      112       16        4     60
  14    0     0.14   0.13   1.06    1.20      86 M     99 M    0.13    0.19    0.06    0.07     1848     2086     3101     62
  15    1     0.05   0.31   0.16    0.60      10 M     17 M    0.41    0.59    0.02    0.04      840      367        1     59
  16    0     0.08   0.64   0.12    0.68    1208 K   3108 K    0.61    0.30    0.00    0.00      112       36        4     63
  17    1     0.05   0.55   0.08    0.63    2433 K   2929 K    0.17    0.29    0.01    0.01      280       72       57     61
  18    0     0.09   0.07   1.20    1.20     110 M    124 M    0.11    0.14    0.13    0.14     4256       14     4454     62
  19    1     0.15   0.34   0.44    0.92      17 M     34 M    0.48    0.52    0.01    0.02     1064      614        2     61
  20    0     0.07   0.53   0.13    0.83     799 K   1970 K    0.59    0.32    0.00    0.00      168       97       15     63
  21    1     0.05   0.19   0.24    0.68      22 M     32 M    0.31    0.49    0.05    0.07     1120      908        1     62
  22    0     0.08   0.14   0.60    1.14      49 M     57 M    0.14    0.22    0.06    0.07     4760      129     7123     63
  23    1     0.10   0.61   0.17    0.64    2376 K   5030 K    0.53    0.47    0.00    0.00       56       29       14     62
  24    0     0.00   0.26   0.01    0.60     227 K    511 K    0.56    0.16    0.01    0.02       56        8        3     64
  25    1     0.06   0.36   0.18    0.60    8367 K     16 M    0.51    0.62    0.01    0.03      448      255        1     61
  26    0     0.09   0.11   0.81    1.20      68 M     83 M    0.17    0.20    0.08    0.09     7672       42    10560     62
  27    1     0.28   0.52   0.54    1.05      23 M     26 M    0.12    0.22    0.01    0.01     1176     1018     1510     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.19   0.42    1.05     430 M    538 M    0.20    0.28    0.04    0.05    31304    10983    25329     56
 SKT    1     0.08   0.23   0.35    0.94     352 M    449 M    0.21    0.32    0.03    0.04    32816     3533    32357     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.21   0.38    1.00     783 M    987 M    0.21    0.30    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  107 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.33 %

 C1 core residency: 51.47 %; C3 core residency: 2.76 %; C6 core residency: 7.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.24 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       30 G     30 G   |   31%    31%   
 SKT    1       30 G     30 G   |   31%    31%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  122 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.22    44.42     298.36      20.02         269.12
 SKT   1    30.52    45.09     294.57      21.25         291.49
---------------------------------------------------------------------------------------------------------------
       *    62.73    89.51     592.93      41.28         279.08
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.28   0.35    0.81      20 M     34 M    0.41    0.47    0.02    0.03     1288     1010        4     64
   1    1     0.09   0.08   1.20    1.20      78 M     95 M    0.18    0.17    0.08    0.10    10416       60     7756     59
   2    0     0.05   0.51   0.11    0.65    2910 K   3980 K    0.27    0.21    0.01    0.01      280       56       20     63
   3    1     0.06   0.45   0.13    0.68    2330 K   3255 K    0.28    0.25    0.00    0.01        0       58       13     60
   4    0     0.07   0.41   0.16    0.62    8107 K     14 M    0.45    0.63    0.01    0.02      168      307        5     64
   5    1     0.12   0.10   1.18    1.20      70 M     87 M    0.19    0.20    0.06    0.07    10080      272     6816     59
   6    0     0.02   1.16   0.02    0.79     393 K    704 K    0.44    0.40    0.00    0.00      112       28        6     63
   7    1     0.06   0.07   0.90    1.20      60 M     71 M    0.15    0.18    0.09    0.11     5880        9     8355     58
   8    0     0.10   0.14   0.75    1.20      43 M     66 M    0.36    0.39    0.04    0.06     3304     1625        1     62
   9    1     0.03   0.60   0.05    0.64     525 K   1668 K    0.68    0.12    0.00    0.01      280       15        6     60
  10    0     0.10   0.78   0.13    0.60    1596 K   5218 K    0.69    0.51    0.00    0.01      112       22        3     62
  11    1     0.04   0.07   0.65    1.19      44 M     50 M    0.13    0.17    0.10    0.11      168        2       59     59
  12    0     0.11   0.40   0.28    0.73      10 M     20 M    0.48    0.58    0.01    0.02     1288      337      124     63
  13    1     0.09   0.65   0.14    0.67    1054 K   4400 K    0.76    0.48    0.00    0.00      280      121        3     59
  14    0     0.07   0.10   0.70    1.20      51 M     58 M    0.12    0.24    0.07    0.08     4256       30     6844     62
  15    1     0.07   0.28   0.25    0.68      12 M     24 M    0.49    0.62    0.02    0.03      896      596        1     59
  16    0     0.05   0.41   0.13    0.80     685 K   1634 K    0.58    0.18    0.00    0.00        0       26       10     63
  17    1     0.01   0.77   0.02    0.79     294 K    557 K    0.47    0.40    0.00    0.00      112       23        6     60
  18    0     0.10   0.10   0.99    1.20      77 M     89 M    0.14    0.21    0.08    0.09     5600       76     9486     63
  19    1     0.05   0.31   0.17    0.60      10 M     18 M    0.42    0.60    0.02    0.04      672      469        2     61
  20    0     0.18   0.93   0.20    0.65    3969 K   8527 K    0.53    0.32    0.00    0.00      112       84        8     63
  21    1     0.11   0.35   0.31    0.76      10 M     21 M    0.52    0.59    0.01    0.02      728      398        2     61
  22    0     0.05   0.06   0.86    1.20      73 M     83 M    0.11    0.19    0.14    0.15     6272        4    10076     63
  23    1     0.12   0.54   0.23    0.66    4324 K   7564 K    0.43    0.44    0.00    0.01      224      596        4     62
  24    0     0.00   0.52   0.01    0.60     281 K    412 K    0.32    0.18    0.01    0.01        0        8        6     64
  25    1     0.05   0.19   0.25    0.69      25 M     35 M    0.30    0.47    0.05    0.07     2128     1416        0     61
  26    0     0.04   0.04   1.20    1.20     110 M    123 M    0.11    0.16    0.25    0.28     9240       16     9549     62
  27    1     0.08   0.37   0.20    0.65    4411 K   5324 K    0.17    0.32    0.01    0.01      168       61       18     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.18   0.42    1.03     405 M    512 M    0.21    0.30    0.04    0.05    32032     3629    36142     57
 SKT    1     0.07   0.18   0.41    0.97     326 M    429 M    0.24    0.33    0.03    0.04    32032     4096    23041     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.18   0.41    1.00     731 M    941 M    0.22    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  118 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.30 %

 C1 core residency: 47.81 %; C3 core residency: 0.86 %; C6 core residency: 10.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.48 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       31 G     31 G   |   32%    32%   
 SKT    1       29 G     29 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  123 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    30.72    45.20     302.88      19.97         230.60
 SKT   1    28.96    48.24     305.93      21.90         420.52
---------------------------------------------------------------------------------------------------------------
       *    59.68    93.43     608.80      41.87         314.77
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.34   0.30    0.75      13 M     27 M    0.53    0.57    0.01    0.03      616      476        1     64
   1    1     0.05   0.07   0.74    1.20      50 M     58 M    0.14    0.15    0.09    0.11      280       32      151     60
   2    0     0.30   0.80   0.37    0.86    9061 K     15 M    0.42    0.24    0.00    0.01      896      179        5     63
   3    1     0.08   0.43   0.20    0.67    4301 K   5222 K    0.18    0.30    0.00    0.01        0       37        8     60
   4    0     0.10   0.28   0.33    0.80      18 M     30 M    0.41    0.50    0.02    0.03      224     3901        2     64
   5    1     0.11   0.15   0.76    1.20      46 M     58 M    0.20    0.25    0.04    0.05    10360      193     8576     59
   6    0     0.04   1.39   0.03    0.70     653 K    972 K    0.33    0.28    0.00    0.00      112       29       21     64
   7    1     0.05   0.05   0.94    1.20      65 M     75 M    0.13    0.15    0.13    0.15     4424        6     3993     59
   8    0     0.08   0.17   0.44    0.92      43 M     56 M    0.22    0.27    0.06    0.07      280      962        1     63
   9    1     0.01   0.60   0.01    0.60     246 K    457 K    0.46    0.16    0.00    0.01       56       13        6     60
  10    0     0.05   0.53   0.10    0.81     848 K   2181 K    0.61    0.34    0.00    0.00       56      107        6     61
  11    1     0.09   0.13   0.72    1.20      46 M     54 M    0.15    0.22    0.05    0.06     5040       71     6224     59
  12    0     0.14   0.16   0.91    1.20      69 M     96 M    0.28    0.31    0.05    0.07     1288     2250      119     62
  13    1     0.07   0.71   0.10    0.64     841 K   3300 K    0.75    0.47    0.00    0.00      336      108        3     60
  14    0     0.05   0.06   0.88    1.20      68 M     77 M    0.13    0.18    0.13    0.15     4536        4     8701     62
  15    1     0.10   0.28   0.35    0.82      22 M     37 M    0.40    0.47    0.02    0.04     4984      989        1     60
  16    0     0.04   0.38   0.10    0.80     582 K   1376 K    0.58    0.14    0.00    0.00        0       21        9     62
  17    1     0.02   0.93   0.02    0.77     324 K    574 K    0.44    0.42    0.00    0.00      168       29        6     60
  18    0     0.06   0.08   0.79    1.20      57 M     65 M    0.12    0.21    0.09    0.11     6832        9     7953     62
  19    1     0.09   0.31   0.30    0.76      16 M     27 M    0.40    0.52    0.02    0.03     2856      726        1     61
  20    0     0.06   0.49   0.12    0.72     718 K   1675 K    0.57    0.15    0.00    0.00      168      112        7     62
  21    1     0.06   0.23   0.25    0.70      20 M     31 M    0.35    0.48    0.04    0.05     1344     1148        0     62
  22    0     0.05   0.06   0.91    1.20      72 M     81 M    0.12    0.19    0.14    0.16     7784        3    10072     62
  23    1     0.09   0.45   0.20    0.66    3679 K   4920 K    0.25    0.35    0.00    0.01      392       86       10     62
  24    0     0.04   0.52   0.08    0.61    2799 K   3232 K    0.13    0.26    0.01    0.01      112       23       11     63
  25    1     0.10   0.42   0.25    0.69    8660 K     20 M    0.58    0.60    0.01    0.02     1176      390        1     60
  26    0     0.04   0.03   1.20    1.20      98 M    111 M    0.11    0.15    0.25    0.28     9632       13     7555     62
  27    1     0.05   0.37   0.13    0.69    1729 K   2438 K    0.29    0.15    0.00    0.00       56       26        6     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.18   0.47    1.05     455 M    572 M    0.20    0.27    0.04    0.05    32536     8089    34463     56
 SKT    1     0.07   0.20   0.36    0.96     287 M    380 M    0.24    0.33    0.03    0.04    31472     3854    18986     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.41    1.01     743 M    953 M    0.22    0.30    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  117 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.65 %

 C1 core residency: 48.96 %; C3 core residency: 0.61 %; C6 core residency: 9.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.72    43.20     303.61      19.42         259.34
 SKT   1    28.96    46.01     290.10      21.36         363.02
---------------------------------------------------------------------------------------------------------------
       *    57.68    89.21     593.71      40.78         298.96
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.13   0.23    0.70      29 M     35 M    0.18    0.28    0.10    0.12      392     1435        7     64
   1    1     0.10   0.18   0.55    1.04      46 M     56 M    0.19    0.20    0.05    0.06     4312       50     4662     60
   2    0     0.02   0.64   0.03    0.72     564 K   1099 K    0.49    0.29    0.00    0.01       56       30        9     62
   3    1     0.04   0.55   0.08    0.63    2419 K   2765 K    0.13    0.13    0.01    0.01      112       29       15     60
   4    0     0.13   0.26   0.49    1.02      38 M     50 M    0.24    0.40    0.03    0.04     3304     2375        4     63
   5    1     0.12   0.17   0.71    1.20      59 M     72 M    0.19    0.23    0.05    0.06     6888      235     8595     59
   6    0     0.04   0.69   0.05    0.73     574 K   1634 K    0.65    0.25    0.00    0.00      168       39        8     63
   7    1     0.08   0.08   0.96    1.17      96 M    111 M    0.13    0.15    0.12    0.14     7224       19     6353     58
   8    0     0.12   0.23   0.54    1.04      30 M     46 M    0.35    0.55    0.02    0.04    15512     1467        1     63
   9    1     0.29   0.79   0.37    0.85      11 M     14 M    0.21    0.25    0.00    0.01       56     2236        5     59
  10    0     0.16   0.79   0.20    0.66    3580 K   9144 K    0.61    0.38    0.00    0.01      672      119        4     61
  11    1     0.06   0.20   0.29    0.75      44 M     49 M    0.09    0.25    0.08    0.09     7728        2     6257     59
  12    0     0.08   0.19   0.44    0.92      45 M     58 M    0.21    0.27    0.06    0.07      224      495      147     62
  13    1     0.06   0.66   0.09    0.60    2641 K   3301 K    0.20    0.33    0.00    0.01       56       19        3     60
  14    0     0.06   0.09   0.66    1.17      65 M     75 M    0.14    0.18    0.10    0.12     6832        7     7597     62
  15    1     0.06   0.26   0.24    0.67      17 M     27 M    0.38    0.57    0.03    0.05     1512      544        1     59
  16    0     0.09   0.61   0.15    0.63    3056 K   4504 K    0.32    0.30    0.00    0.01       56      115       13     63
  17    1     0.03   0.58   0.04    0.61     701 K   1652 K    0.58    0.11    0.00    0.01      112       25        3     61
  18    0     0.08   0.09   0.84    1.20      70 M     82 M    0.14    0.17    0.09    0.10      840       16     1968     62
  19    1     0.12   0.39   0.30    0.75      13 M     28 M    0.53    0.57    0.01    0.02     1064      468        1     61
  20    0     0.03   0.60   0.05    0.61     527 K   1235 K    0.57    0.16    0.00    0.00       56       67        4     63
  21    1     0.06   0.26   0.23    0.65      18 M     29 M    0.37    0.50    0.03    0.05     1568      775        0     62
  22    0     0.06   0.08   0.82    1.20      76 M     86 M    0.12    0.16    0.12    0.14      504        5     2601     62
  23    1     0.04   0.48   0.09    0.65    1554 K   2180 K    0.29    0.18    0.00    0.00        0       17        6     62
  24    0     0.20   0.82   0.24    0.69    5910 K   9933 K    0.40    0.26    0.00    0.01      112      271        5     63
  25    1     0.07   0.34   0.22    0.65      11 M     21 M    0.48    0.63    0.02    0.03      448      351        1     62
  26    0     0.10   0.11   0.86    1.20      70 M     82 M    0.14    0.18    0.07    0.09     2800       65     4162     62
  27    1     0.11   0.65   0.16    0.60    2139 K   5725 K    0.63    0.46    0.00    0.01      392       62        1     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.21   0.40    1.01     440 M    544 M    0.19    0.28    0.04    0.05    31528     6506    16530     56
 SKT    1     0.09   0.28   0.31    0.87     328 M    427 M    0.23    0.34    0.03    0.03    31472     4832    25903     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.24   0.35    0.95     768 M    972 M    0.21    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.46 %

 C1 core residency: 56.36 %; C3 core residency: 2.12 %; C6 core residency: 4.06 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.16 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1       30 G     30 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  120 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.73    43.91     294.90      19.76         281.70
 SKT   1    27.32    46.08     285.72      20.75         265.90
---------------------------------------------------------------------------------------------------------------
       *    59.05    89.99     580.62      40.52         275.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.40   0.17    0.60    4760 K     11 M    0.59    0.72    0.01    0.02      280      182        2     64
   1    1     0.10   0.08   1.17    1.20      76 M     93 M    0.18    0.19    0.08    0.10     8904       56     7409     59
   2    0     0.01   0.36   0.02    0.60     526 K   1140 K    0.54    0.11    0.01    0.01        0       15        8     63
   3    1     0.05   0.41   0.12    0.69    1665 K   2416 K    0.31    0.21    0.00    0.01      336       26       21     60
   4    0     0.31   0.26   1.18    1.20      98 M    118 M    0.18    0.18    0.03    0.04     6608     4344        5     62
   5    1     0.11   0.09   1.20    1.20      73 M     84 M    0.13    0.17    0.07    0.08     1120      276     1406     59
   6    0     0.11   0.85   0.12    0.67    1439 K   4637 K    0.69    0.44    0.00    0.00       56       59       12     63
   7    1     0.13   0.18   0.72    1.19      41 M     50 M    0.19    0.26    0.03    0.04     3696       27     5932     59
   8    0     0.09   0.26   0.36    0.84      16 M     28 M    0.44    0.54    0.02    0.03      784      753        1     63
   9    1     0.13   0.68   0.19    0.66    3471 K   6530 K    0.47    0.46    0.00    0.01      168       51        5     59
  10    0     0.01   0.80   0.01    0.66     265 K    405 K    0.34    0.23    0.00    0.01      448       14        3     62
  11    1     0.05   0.11   0.47    0.99      41 M     46 M    0.12    0.23    0.08    0.09     4088        2     6157     59
  12    0     0.09   0.27   0.34    0.81      14 M     26 M    0.46    0.57    0.02    0.03      896      617      118     63
  13    1     0.06   0.56   0.10    0.61    2577 K   3251 K    0.21    0.28    0.00    0.01       56      101       33     59
  14    0     0.11   0.13   0.89    1.20      55 M     68 M    0.18    0.25    0.05    0.06     3920       81     6928     62
  15    1     0.07   0.34   0.19    0.62      11 M     20 M    0.45    0.58    0.02    0.03      504      510        1     59
  16    0     0.03   0.59   0.05    0.61     579 K   1587 K    0.63    0.16    0.00    0.01      560       25        8     62
  17    1     0.02   0.45   0.05    0.64     558 K   1394 K    0.60    0.12    0.00    0.01       56       29        4     60
  18    0     0.06   0.07   0.87    1.19      65 M     74 M    0.12    0.21    0.10    0.12     7224        7     9103     62
  19    1     0.07   0.20   0.34    0.82      25 M     39 M    0.35    0.52    0.04    0.06      840     1323        1     61
  20    0     0.09   0.68   0.13    0.64    1188 K   4410 K    0.73    0.41    0.00    0.01       56       81        4     63
  21    1     0.08   0.15   0.51    1.01      38 M     57 M    0.33    0.47    0.05    0.08     9576     1898        0     60
  22    0     0.09   0.11   0.82    1.19      56 M     64 M    0.13    0.22    0.06    0.07     4368       62     7139     63
  23    1     0.09   0.66   0.14    0.60    1797 K   4467 K    0.60    0.48    0.00    0.00      336       19       51     61
  24    0     0.05   0.58   0.09    0.63    2760 K   3436 K    0.20    0.31    0.01    0.01       56       83        2     64
  25    1     0.11   0.31   0.34    0.81      18 M     30 M    0.39    0.54    0.02    0.03     3192      928        2     60
  26    0     0.08   0.08   0.97    1.20      68 M     79 M    0.13    0.20    0.09    0.10     6216       82     7175     62
  27    1     0.05   0.43   0.12    0.62    2102 K   2866 K    0.27    0.13    0.00    0.01      112       27        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.20   0.43    1.05     387 M    489 M    0.21    0.30    0.03    0.04    31472     6405    30508     56
 SKT    1     0.08   0.19   0.40    0.97     337 M    444 M    0.24    0.35    0.03    0.04    32984     5273    21025     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.42    1.01     724 M    933 M    0.22    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:  117 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.32 %

 C1 core residency: 51.99 %; C3 core residency: 0.71 %; C6 core residency: 5.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       30 G     30 G   |   31%    31%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  113 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.07    41.92     297.18      19.51         233.13
 SKT   1    25.06    48.51     300.32      21.40         370.80
---------------------------------------------------------------------------------------------------------------
       *    57.13    90.43     597.51      40.90         297.37
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.20   0.31    0.79      19 M     31 M    0.39    0.52    0.03    0.05      672     1078        1     64
   1    1     0.11   0.10   1.13    1.20      62 M     73 M    0.15    0.23    0.06    0.07     4144       92     6502     59
   2    0     0.07   0.71   0.09    0.61    1588 K   4561 K    0.65    0.31    0.00    0.01      392       59       10     63
   3    1     0.04   0.44   0.10    0.63    2126 K   2693 K    0.21    0.19    0.01    0.01      168       24       14     60
   4    0     0.06   0.25   0.24    0.68      16 M     26 M    0.38    0.52    0.03    0.04      448      918        2     64
   5    1     0.11   0.11   0.95    1.20      52 M     64 M    0.18    0.24    0.05    0.06     5712      239     7331     59
   6    0     0.02   1.11   0.02    0.68     417 K    727 K    0.43    0.27    0.00    0.00      112       26       13     63
   7    1     0.10   0.09   1.11    1.20      66 M     78 M    0.16    0.19    0.07    0.08     6440        9     8635     58
   8    0     0.09   0.11   0.79    1.17      70 M     87 M    0.19    0.28    0.08    0.10    11480     4795        1     62
   9    1     0.07   0.82   0.09    0.62    1087 K   3063 K    0.64    0.49    0.00    0.00       56       14        3     58
  10    0     0.06   0.75   0.08    0.61     916 K   3019 K    0.70    0.44    0.00    0.01      168       24        5     62
  11    1     0.05   0.07   0.74    1.20      45 M     52 M    0.12    0.22    0.09    0.10     2856        1     6300     58
  12    0     0.08   0.26   0.29    0.75      14 M     24 M    0.43    0.52    0.02    0.03     1120      642      147     62
  13    1     0.02   0.41   0.05    0.64     426 K   1616 K    0.74    0.11    0.00    0.01      168       21        6     59
  14    0     0.07   0.06   1.18    1.20      67 M     77 M    0.13    0.20    0.10    0.11     5656       88     7128     62
  15    1     0.06   0.23   0.24    0.68      19 M     29 M    0.36    0.49    0.03    0.05     1792      829        0     59
  16    0     0.06   0.59   0.10    0.61    2296 K   3110 K    0.26    0.26    0.00    0.01      168      102       31     62
  17    1     0.02   0.52   0.05    0.67     426 K   1694 K    0.75    0.21    0.00    0.01      448       35        5     60
  18    0     0.12   0.11   1.06    1.20      50 M     60 M    0.16    0.26    0.04    0.05     3584       68     6290     62
  19    1     0.06   0.10   0.60    1.14      42 M     61 M    0.30    0.44    0.07    0.10     5656     2062        0     60
  20    0     0.09   0.79   0.11    0.63    1125 K   3679 K    0.69    0.42    0.00    0.00       56       72       10     62
  21    1     0.10   0.30   0.32    0.78      18 M     32 M    0.42    0.49    0.02    0.03     1680      910        2     61
  22    0     0.05   0.05   0.99    1.20      60 M     69 M    0.13    0.19    0.12    0.14     5040        4     8408     62
  23    1     0.07   0.50   0.13    0.60    2958 K   3780 K    0.22    0.34    0.00    0.01      168       57      101     61
  24    0     0.06   0.77   0.08    0.60    1009 K   3108 K    0.68    0.45    0.00    0.00      392       31        4     63
  25    1     0.09   0.33   0.27    0.72      11 M     21 M    0.45    0.56    0.01    0.02      784      509     2859     61
  26    0     0.05   0.07   0.79    1.20      45 M     52 M    0.14    0.21    0.08    0.10     3528     2226     6183     62
  27    1     0.06   0.54   0.11    0.67    1621 K   2668 K    0.39    0.28    0.00    0.00     1008       51        6     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.15   0.44    1.03     352 M    449 M    0.22    0.31    0.04    0.05    32816    10133    28233     56
 SKT    1     0.07   0.16   0.42    1.02     328 M    429 M    0.23    0.34    0.03    0.04    31080     4853    31764     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.16   0.43    1.03     680 M    878 M    0.22    0.33    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  120 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.82 %

 C1 core residency: 52.53 %; C3 core residency: 1.85 %; C6 core residency: 3.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.94 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1       29 G     29 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.56    44.61     298.14      19.75         319.71
 SKT   1    25.04    44.91     304.56      20.81         304.71
---------------------------------------------------------------------------------------------------------------
       *    53.60    89.51     602.70      40.56         312.49
