// Seed: 2943825725
module module_0;
  assign id_1 = 0;
  assign id_1 = 1;
  supply0 id_2 = id_1;
  assign id_2 = 1'd0;
endmodule
module module_1;
  logic [7:0] id_1;
  id_2(
      .id_0(), .id_1(id_1), .id_2(1), .id_3(1), .id_4(id_1[1]), .id_5(), .id_6(id_1)
  ); module_0();
  assign id_1 = id_1[1];
  logic [7:0] id_3;
  assign id_3[1 : 1'b0] = 1;
  wire id_4;
endmodule
