<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>12.500</TargetClockPeriod>
    <AchievedClockPeriod>11.997</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>11.997</CP_FINAL>
    <CP_ROUTE>11.997</CP_ROUTE>
    <CP_SYNTH>9.453</CP_SYNTH>
    <CP_TARGET>12.500</CP_TARGET>
    <SLACK_FINAL>0.503</SLACK_FINAL>
    <SLACK_ROUTE>0.503</SLACK_ROUTE>
    <SLACK_SYNTH>3.047</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>0.503</WNS_FINAL>
    <WNS_ROUTE>0.503</WNS_ROUTE>
    <WNS_SYNTH>3.047</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>96</BRAM>
      <CLB>0</CLB>
      <DSP>67</DSP>
      <FF>24456</FF>
      <LATCH>0</LATCH>
      <LUT>18519</LUT>
      <SLICE>8209</SLICE>
      <SRL>96</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <SLICE>13300</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="RBM" DISPNAME="inst" RTLNAME="RBM">
      <SubModules count="29">buffer_out_U control_ch1_U control_ch2_U control_ch3_U control_split_U0 data_flow_control_U0 double_buffer_U0 rbm_size_split_U0 sigmoid_U0 start_for_data_flow_control_U0_U start_for_double_buffer_U0_U start_for_sigmoid_U0_U start_for_systolic_array_U0_U start_for_weight_bias_memory_U0_U stream_bias_col_index_U stream_bias_out_U stream_pe_valid_U stream_weight_out_U stream_weight_row_index_U systolic_array_U0 systolic_input_U systolic_out_U vector_in_len_ch1_U vector_in_len_ch2_U vector_in_len_ch3_U vector_out_len_ch1_U vector_out_len_ch2_U vector_out_len_ch3_U weight_bias_memory_U0</SubModules>
      <Resources BRAM="96" DSP="67" FF="24456" LUT="18519"/>
    </RtlModule>
    <RtlModule CELL="inst/buffer_out_U" BINDMODULE="RBM_fifo_w21_d1024_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w21_d1024_A_x" DISPNAME="buffer_out_U" RTLNAME="RBM_fifo_w21_d1024_A_x">
      <Resources BRAM="2" FF="44" LUT="52"/>
      <LocalResources FF="34" LUT="28"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="buffer_out_U" SOURCE="" URAM="0" VARIABLE="buffer_out"/>
    </RtlModule>
    <RtlModule CELL="inst/control_ch1_U" BINDMODULE="RBM_fifo_w8_d128_S" DEPTH="1" TYPE="resource" MODULENAME="fifo_w8_d128_S" DISPNAME="control_ch1_U" RTLNAME="RBM_fifo_w8_d128_S">
      <Resources FF="10" LUT="49"/>
      <LocalResources FF="10" LUT="15"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="control_ch1_U" SOURCE="RBM_hls/code/RBM.cpp:24" URAM="0" VARIABLE="control_ch1"/>
    </RtlModule>
    <RtlModule CELL="inst/control_ch2_U" BINDMODULE="RBM_fifo_w8_d128_S" DEPTH="1" TYPE="resource" MODULENAME="fifo_w8_d128_S" DISPNAME="control_ch2_U" RTLNAME="RBM_fifo_w8_d128_S">
      <Resources FF="10" LUT="49"/>
      <LocalResources FF="10" LUT="15"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="control_ch2_U" SOURCE="RBM_hls/code/RBM.cpp:25" URAM="0" VARIABLE="control_ch2"/>
    </RtlModule>
    <RtlModule CELL="inst/control_ch3_U" BINDMODULE="RBM_fifo_w8_d128_S" DEPTH="1" TYPE="resource" MODULENAME="fifo_w8_d128_S" DISPNAME="control_ch3_U" RTLNAME="RBM_fifo_w8_d128_S">
      <Resources FF="10" LUT="49"/>
      <LocalResources FF="10" LUT="15"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="control_ch3_U" SOURCE="RBM_hls/code/RBM.cpp:26" URAM="0" VARIABLE="control_ch3"/>
    </RtlModule>
    <RtlModule CELL="inst/control_split_U0" DEPTH="1" TYPE="function" MODULENAME="control_split" DISPNAME="control_split_U0" RTLNAME="RBM_control_split">
      <SubModules count="1">regslice_both_stream_control_in_U</SubModules>
      <Resources FF="31" LUT="24"/>
      <LocalResources FF="11" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/control_split_U0/regslice_both_stream_control_in_U" BINDMODULE="RBM_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_stream_control_in_U" RTLNAME="RBM_regslice_both">
      <Resources FF="20" LUT="11"/>
    </RtlModule>
    <RtlModule CELL="inst/data_flow_control_U0" DEPTH="1" TYPE="function" MODULENAME="data_flow_control" DISPNAME="data_flow_control_U0" RTLNAME="RBM_data_flow_control">
      <Resources FF="9398" LUT="1555"/>
    </RtlModule>
    <RtlModule CELL="inst/double_buffer_U0" DEPTH="1" TYPE="function" MODULENAME="double_buffer" DISPNAME="double_buffer_U0" RTLNAME="RBM_double_buffer">
      <SubModules count="3">buffer_0_fifo_U buffer_1_fifo_U regslice_both_stream_vector_in_U</SubModules>
      <Resources BRAM="2" FF="269" LUT="252"/>
      <LocalResources FF="143" LUT="95"/>
    </RtlModule>
    <RtlModule CELL="inst/double_buffer_U0/buffer_0_fifo_U" BINDMODULE="RBM_fifo_w21_d1024_A" DEPTH="2" TYPE="resource" MODULENAME="fifo_w21_d1024_A" DISPNAME="buffer_0_fifo_U" RTLNAME="RBM_fifo_w21_d1024_A">
      <Resources BRAM="1" FF="44" LUT="63"/>
      <LocalResources FF="34" LUT="33"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="buffer_0_fifo_U" SOURCE="" URAM="0" VARIABLE="buffer_0"/>
    </RtlModule>
    <RtlModule CELL="inst/double_buffer_U0/buffer_1_fifo_U" BINDMODULE="RBM_fifo_w21_d1024_A" DEPTH="2" TYPE="resource" MODULENAME="fifo_w21_d1024_A" DISPNAME="buffer_1_fifo_U" RTLNAME="RBM_fifo_w21_d1024_A">
      <Resources BRAM="1" FF="44" LUT="70"/>
      <LocalResources FF="34" LUT="54"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="buffer_1_fifo_U" SOURCE="" URAM="0" VARIABLE="buffer_1"/>
    </RtlModule>
    <RtlModule CELL="inst/double_buffer_U0/regslice_both_stream_vector_in_U" BINDMODULE="RBM_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_stream_vector_in_U" RTLNAME="RBM_regslice_both">
      <Resources FF="38" LUT="26"/>
    </RtlModule>
    <RtlModule CELL="inst/rbm_size_split_U0" DEPTH="1" TYPE="function" MODULENAME="rbm_size_split" DISPNAME="rbm_size_split_U0" RTLNAME="RBM_rbm_size_split">
      <SubModules count="2">regslice_both_vector_in_len_U regslice_both_vector_out_len_U</SubModules>
      <Resources FF="84" LUT="30"/>
      <LocalResources FF="28" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/rbm_size_split_U0/regslice_both_vector_in_len_U" BINDMODULE="RBM_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_vector_in_len_U" RTLNAME="RBM_regslice_both">
      <Resources FF="28" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/rbm_size_split_U0/regslice_both_vector_out_len_U" BINDMODULE="RBM_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_vector_out_len_U" RTLNAME="RBM_regslice_both">
      <Resources FF="28" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/sigmoid_U0" DEPTH="1" TYPE="function" MODULENAME="sigmoid" DISPNAME="sigmoid_U0" RTLNAME="RBM_sigmoid">
      <SubModules count="5">mul_55s_24ns_79_2_1_U117 regslice_both_stream_sigmoid_switch_U regslice_both_stream_vector_out_U sigmoid_bias_V_U sigmoid_slope_V_U</SubModules>
      <Resources BRAM="12" DSP="3" FF="635" LUT="542"/>
      <LocalResources FF="466" LUT="175"/>
    </RtlModule>
    <RtlModule CELL="inst/sigmoid_U0/mul_55s_24ns_79_2_1_U117" BINDMODULE="RBM_mul_55s_24ns_79_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_55s_24ns_79_2_1" DISPNAME="mul_55s_24ns_79_2_1_U117" RTLNAME="RBM_mul_55s_24ns_79_2_1">
      <Resources DSP="3" FF="45" LUT="246"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_55s_24ns_79_2_1_U117" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_192"/>
    </RtlModule>
    <RtlModule CELL="inst/sigmoid_U0/regslice_both_stream_sigmoid_switch_U" BINDMODULE="RBM_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_stream_sigmoid_switch_U" RTLNAME="RBM_regslice_both">
      <Resources FF="20" LUT="10"/>
    </RtlModule>
    <RtlModule CELL="inst/sigmoid_U0/regslice_both_stream_vector_out_U" BINDMODULE="RBM_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_stream_vector_out_U" RTLNAME="RBM_regslice_both">
      <Resources FF="102" LUT="92"/>
    </RtlModule>
    <RtlModule CELL="inst/sigmoid_U0/sigmoid_bias_V_U" BINDMODULE="RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="sigmoid_sigmoid_bias_V_ROM_AUTO_1R" DISPNAME="sigmoid_bias_V_U" RTLNAME="RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R">
      <Resources BRAM="6" FF="2" LUT="2"/>
      <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sigmoid_bias_V_U" SOURCE="" URAM="0" VARIABLE="sigmoid_bias_V"/>
    </RtlModule>
    <RtlModule CELL="inst/sigmoid_U0/sigmoid_slope_V_U" BINDMODULE="RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="sigmoid_sigmoid_slope_V_ROM_AUTO_1R" DISPNAME="sigmoid_slope_V_U" RTLNAME="RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R">
      <Resources BRAM="6" LUT="20"/>
      <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sigmoid_slope_V_U" SOURCE="" URAM="0" VARIABLE="sigmoid_slope_V"/>
    </RtlModule>
    <RtlModule CELL="inst/start_for_data_flow_control_U0_U" BINDMODULE="RBM_start_for_data_flow_control_U0" DEPTH="1" TYPE="rtl" MODULENAME="start_for_data_flow_control_U0" DISPNAME="start_for_data_flow_control_U0_U" RTLNAME="RBM_start_for_data_flow_control_U0">
      <Resources FF="5" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/start_for_double_buffer_U0_U" BINDMODULE="RBM_start_for_double_buffer_U0" DEPTH="1" TYPE="rtl" MODULENAME="start_for_double_buffer_U0" DISPNAME="start_for_double_buffer_U0_U" RTLNAME="RBM_start_for_double_buffer_U0">
      <Resources FF="4" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/start_for_sigmoid_U0_U" BINDMODULE="RBM_start_for_sigmoid_U0" DEPTH="1" TYPE="rtl" MODULENAME="start_for_sigmoid_U0" DISPNAME="start_for_sigmoid_U0_U" RTLNAME="RBM_start_for_sigmoid_U0">
      <Resources FF="4" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/start_for_systolic_array_U0_U" BINDMODULE="RBM_start_for_systolic_array_U0" DEPTH="1" TYPE="rtl" MODULENAME="start_for_systolic_array_U0" DISPNAME="start_for_systolic_array_U0_U" RTLNAME="RBM_start_for_systolic_array_U0">
      <Resources FF="6" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/start_for_weight_bias_memory_U0_U" BINDMODULE="RBM_start_for_weight_bias_memory_U0" DEPTH="1" TYPE="rtl" MODULENAME="start_for_weight_bias_memory_U0" DISPNAME="start_for_weight_bias_memory_U0_U" RTLNAME="RBM_start_for_weight_bias_memory_U0">
      <Resources FF="5" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/stream_bias_col_index_U" BINDMODULE="RBM_fifo_w10_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w10_d128_A" DISPNAME="stream_bias_col_index_U" RTLNAME="RBM_fifo_w10_d128_A">
      <Resources BRAM="1" FF="32" LUT="33"/>
      <LocalResources FF="25" LUT="24"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_bias_col_index_U" SOURCE="RBM_hls/code/RBM.cpp:37" URAM="0" VARIABLE="stream_bias_col_index"/>
    </RtlModule>
    <RtlModule CELL="inst/stream_bias_out_U" BINDMODULE="RBM_fifo_w48_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w48_d128_A" DISPNAME="stream_bias_out_U" RTLNAME="RBM_fifo_w48_d128_A">
      <Resources BRAM="2" FF="32" LUT="32"/>
      <LocalResources FF="25" LUT="23"/>
      <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_bias_out_U" SOURCE="RBM_hls/code/RBM.cpp:41" URAM="0" VARIABLE="stream_bias_out"/>
    </RtlModule>
    <RtlModule CELL="inst/stream_pe_valid_U" BINDMODULE="RBM_fifo_w64_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w64_d128_A" DISPNAME="stream_pe_valid_U" RTLNAME="RBM_fifo_w64_d128_A">
      <Resources BRAM="2" FF="32" LUT="112"/>
      <LocalResources FF="25" LUT="24"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_pe_valid_U" SOURCE="RBM_hls/code/RBM.cpp:38" URAM="0" VARIABLE="stream_pe_valid"/>
    </RtlModule>
    <RtlModule CELL="inst/stream_weight_out_U" BINDMODULE="RBM_fifo_w1600_d128_D" DEPTH="1" TYPE="resource" MODULENAME="fifo_w1600_d128_D" DISPNAME="stream_weight_out_U" RTLNAME="RBM_fifo_w1600_d128_D">
      <Resources FF="1835" LUT="5146"/>
      <LocalResources FF="74" LUT="64"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="stream_weight_out_U" SOURCE="" URAM="0" VARIABLE="stream_weight_out"/>
    </RtlModule>
    <RtlModule CELL="inst/stream_weight_row_index_U" BINDMODULE="RBM_fifo_w640_d128_D" DEPTH="1" TYPE="resource" MODULENAME="fifo_w640_d128_D" DISPNAME="stream_weight_row_index_U" RTLNAME="RBM_fifo_w640_d128_D">
      <Resources FF="666" LUT="2030"/>
      <LocalResources FF="29" LUT="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="stream_weight_row_index_U" SOURCE="" URAM="0" VARIABLE="stream_weight_row_index"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0" DEPTH="1" TYPE="function" MODULENAME="systolic_array" DISPNAME="systolic_array_U0" RTLNAME="RBM_systolic_array">
      <SubModules count="64">mul_mul_25s_16s_41_4_1_U100 mul_mul_25s_16s_41_4_1_U101 mul_mul_25s_16s_41_4_1_U102 mul_mul_25s_16s_41_4_1_U103 mul_mul_25s_16s_41_4_1_U104 mul_mul_25s_16s_41_4_1_U105 mul_mul_25s_16s_41_4_1_U106 mul_mul_25s_16s_41_4_1_U107 mul_mul_25s_16s_41_4_1_U108 mul_mul_25s_16s_41_4_1_U45 mul_mul_25s_16s_41_4_1_U46 mul_mul_25s_16s_41_4_1_U47 mul_mul_25s_16s_41_4_1_U48 mul_mul_25s_16s_41_4_1_U49 mul_mul_25s_16s_41_4_1_U50 mul_mul_25s_16s_41_4_1_U51 mul_mul_25s_16s_41_4_1_U52 mul_mul_25s_16s_41_4_1_U53 mul_mul_25s_16s_41_4_1_U54 mul_mul_25s_16s_41_4_1_U55 mul_mul_25s_16s_41_4_1_U56 mul_mul_25s_16s_41_4_1_U57 mul_mul_25s_16s_41_4_1_U58 mul_mul_25s_16s_41_4_1_U59 mul_mul_25s_16s_41_4_1_U60 mul_mul_25s_16s_41_4_1_U61 mul_mul_25s_16s_41_4_1_U62 mul_mul_25s_16s_41_4_1_U63 mul_mul_25s_16s_41_4_1_U64 mul_mul_25s_16s_41_4_1_U65 mul_mul_25s_16s_41_4_1_U66 mul_mul_25s_16s_41_4_1_U67 mul_mul_25s_16s_41_4_1_U68 mul_mul_25s_16s_41_4_1_U69 mul_mul_25s_16s_41_4_1_U70 mul_mul_25s_16s_41_4_1_U71 mul_mul_25s_16s_41_4_1_U72 mul_mul_25s_16s_41_4_1_U73 mul_mul_25s_16s_41_4_1_U74 mul_mul_25s_16s_41_4_1_U75 mul_mul_25s_16s_41_4_1_U76 mul_mul_25s_16s_41_4_1_U77 mul_mul_25s_16s_41_4_1_U78 mul_mul_25s_16s_41_4_1_U79 mul_mul_25s_16s_41_4_1_U80 mul_mul_25s_16s_41_4_1_U81 mul_mul_25s_16s_41_4_1_U82 mul_mul_25s_16s_41_4_1_U83 mul_mul_25s_16s_41_4_1_U84 mul_mul_25s_16s_41_4_1_U85 mul_mul_25s_16s_41_4_1_U86 mul_mul_25s_16s_41_4_1_U87 mul_mul_25s_16s_41_4_1_U88 mul_mul_25s_16s_41_4_1_U89 mul_mul_25s_16s_41_4_1_U90 mul_mul_25s_16s_41_4_1_U91 mul_mul_25s_16s_41_4_1_U92 mul_mul_25s_16s_41_4_1_U93 mul_mul_25s_16s_41_4_1_U94 mul_mul_25s_16s_41_4_1_U95 mul_mul_25s_16s_41_4_1_U96 mul_mul_25s_16s_41_4_1_U97 mul_mul_25s_16s_41_4_1_U98 mul_mul_25s_16s_41_4_1_U99</SubModules>
      <Resources DSP="64" FF="9715" LUT="8041"/>
      <LocalResources FF="9715" LUT="5477"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U100" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U100" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U100" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_183"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U101" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U101" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U101" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_184"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U102" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U102" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U102" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_185"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U103" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U103" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U103" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_186"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U104" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U104" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U104" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_187"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U105" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U105" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U105" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_188"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U106" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U106" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U106" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_189"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U107" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U107" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U107" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_190"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U108" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U108" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U108" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_191"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U45" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U45" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U45" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_128"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U46" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U46" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U46" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_129"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U47" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U47" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U47" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_130"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U48" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U48" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U48" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_131"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U49" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U49" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U49" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_132"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U50" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U50" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U50" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_133"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U51" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U51" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U51" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_134"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U52" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U52" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U52" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_135"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U53" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U53" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U53" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_136"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U54" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U54" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U54" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_137"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U55" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U55" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U55" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_138"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U56" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U56" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U56" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_139"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U57" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U57" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U57" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_140"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U58" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U58" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U58" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_141"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U59" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U59" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U59" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_142"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U60" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U60" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U60" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_143"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U61" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U61" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U61" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_144"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U62" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U62" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U62" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_145"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U63" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U63" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U63" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_146"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U64" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U64" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U64" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_147"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U65" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U65" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U65" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_148"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U66" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U66" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U66" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_149"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U67" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U67" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U67" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_150"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U68" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U68" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U68" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_151"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U69" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U69" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U69" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_152"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U70" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U70" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U70" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_153"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U71" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U71" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U71" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_154"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U72" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U72" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U72" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_155"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U73" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U73" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U73" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_156"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U74" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U74" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U74" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_157"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U75" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U75" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U75" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_158"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U76" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U76" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U76" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_159"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U77" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U77" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U77" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_160"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U78" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U78" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U78" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_161"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U79" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U79" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U79" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_162"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U80" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U80" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U80" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_163"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U81" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U81" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U81" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_164"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U82" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U82" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U82" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_165"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U83" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U83" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U83" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_166"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U84" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U84" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="42"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U84" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_167"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U85" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U85" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U85" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_168"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U86" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U86" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U86" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_169"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U87" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U87" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U87" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_170"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U88" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U88" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U88" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_171"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U89" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U89" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U89" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_172"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U90" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U90" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U90" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_173"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U91" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U91" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U91" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_174"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U92" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U92" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U92" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_175"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U93" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U93" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U93" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_176"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U94" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U94" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U94" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_177"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U95" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U95" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U95" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_178"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U96" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U96" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U96" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_179"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U97" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U97" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U97" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_180"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U98" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U98" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U98" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_181"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_array_U0/mul_mul_25s_16s_41_4_1_U99" BINDMODULE="RBM_mul_mul_25s_16s_41_4_1" DEPTH="2" TYPE="resource" MODULENAME="mul_mul_25s_16s_41_4_1" DISPNAME="mul_mul_25s_16s_41_4_1_U99" RTLNAME="RBM_mul_mul_25s_16s_41_4_1">
      <Resources DSP="1" LUT="40"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_25s_16s_41_4_1_U99" SOURCE="/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_182"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_input_U" BINDMODULE="RBM_fifo_w21_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w21_d128_A" DISPNAME="systolic_input_U" RTLNAME="RBM_fifo_w21_d128_A">
      <Resources BRAM="1" FF="32" LUT="33"/>
      <LocalResources FF="25" LUT="23"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="systolic_input_U" SOURCE="" URAM="0" VARIABLE="systolic_input"/>
    </RtlModule>
    <RtlModule CELL="inst/systolic_out_U" BINDMODULE="RBM_fifo_w49_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w49_d128_A" DISPNAME="systolic_out_U" RTLNAME="RBM_fifo_w49_d128_A">
      <Resources BRAM="2" FF="32" LUT="34"/>
      <LocalResources FF="25" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="systolic_out_U" SOURCE="" URAM="0" VARIABLE="systolic_out"/>
    </RtlModule>
    <RtlModule CELL="inst/vector_in_len_ch1_U" BINDMODULE="RBM_fifo_w12_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w12_d128_A" DISPNAME="vector_in_len_ch1_U" RTLNAME="RBM_fifo_w12_d128_A">
      <Resources BRAM="1" FF="32" LUT="32"/>
      <LocalResources FF="25" LUT="22"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vector_in_len_ch1_U" SOURCE="RBM_hls/code/RBM.cpp:27" URAM="0" VARIABLE="vector_in_len_ch1"/>
    </RtlModule>
    <RtlModule CELL="inst/vector_in_len_ch2_U" BINDMODULE="RBM_fifo_w12_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w12_d128_A" DISPNAME="vector_in_len_ch2_U" RTLNAME="RBM_fifo_w12_d128_A">
      <Resources BRAM="1" FF="32" LUT="29"/>
      <LocalResources FF="25" LUT="20"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vector_in_len_ch2_U" SOURCE="RBM_hls/code/RBM.cpp:28" URAM="0" VARIABLE="vector_in_len_ch2"/>
    </RtlModule>
    <RtlModule CELL="inst/vector_in_len_ch3_U" BINDMODULE="RBM_fifo_w12_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w12_d128_A" DISPNAME="vector_in_len_ch3_U" RTLNAME="RBM_fifo_w12_d128_A">
      <Resources BRAM="1" FF="32" LUT="32"/>
      <LocalResources FF="25" LUT="22"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vector_in_len_ch3_U" SOURCE="RBM_hls/code/RBM.cpp:29" URAM="0" VARIABLE="vector_in_len_ch3"/>
    </RtlModule>
    <RtlModule CELL="inst/vector_out_len_ch1_U" BINDMODULE="RBM_fifo_w12_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w12_d128_A" DISPNAME="vector_out_len_ch1_U" RTLNAME="RBM_fifo_w12_d128_A">
      <Resources BRAM="1" FF="32" LUT="76"/>
      <LocalResources FF="25" LUT="22"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vector_out_len_ch1_U" SOURCE="RBM_hls/code/RBM.cpp:30" URAM="0" VARIABLE="vector_out_len_ch1"/>
    </RtlModule>
    <RtlModule CELL="inst/vector_out_len_ch2_U" BINDMODULE="RBM_fifo_w12_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w12_d128_A" DISPNAME="vector_out_len_ch2_U" RTLNAME="RBM_fifo_w12_d128_A">
      <Resources BRAM="1" FF="32" LUT="45"/>
      <LocalResources FF="25" LUT="22"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vector_out_len_ch2_U" SOURCE="RBM_hls/code/RBM.cpp:31" URAM="0" VARIABLE="vector_out_len_ch2"/>
    </RtlModule>
    <RtlModule CELL="inst/vector_out_len_ch3_U" BINDMODULE="RBM_fifo_w12_d128_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w12_d128_A" DISPNAME="vector_out_len_ch3_U" RTLNAME="RBM_fifo_w12_d128_A">
      <Resources BRAM="1" FF="32" LUT="35"/>
      <LocalResources FF="25" LUT="23"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vector_out_len_ch3_U" SOURCE="RBM_hls/code/RBM.cpp:32" URAM="0" VARIABLE="vector_out_len_ch3"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0" DEPTH="1" TYPE="function" MODULENAME="weight_bias_memory" DISPNAME="weight_bias_memory_U0" RTLNAME="RBM_weight_bias_memory">
      <SubModules count="67">bias_V_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_U p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_U regslice_both_stream_bias_in_U regslice_both_stream_weight_in_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_U weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_U</SubModules>
      <Resources BRAM="66" FF="1373" LUT="190"/>
      <LocalResources FF="1219" LUT="44"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/bias_V_U" BINDMODULE="RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_bias_V_RAM_AUTO_1R1W" DISPNAME="bias_V_U" RTLNAME="RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bias_V_U" SOURCE="" URAM="0" VARIABLE="bias_V"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="6"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_U" SOURCE="" URAM="0" VARIABLE="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/regslice_both_stream_bias_in_U" BINDMODULE="RBM_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_stream_bias_in_U" RTLNAME="RBM_regslice_both">
      <Resources FF="100" LUT="30"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/regslice_both_stream_weight_in_U" BINDMODULE="RBM_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_stream_weight_in_U" RTLNAME="RBM_regslice_both">
      <Resources FF="54" LUT="72"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18"/>
    </RtlModule>
    <RtlModule CELL="inst/weight_bias_memory_U0/weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_U" BINDMODULE="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DEPTH="2" TYPE="resource" MODULENAME="weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb" DISPNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_U" RTLNAME="RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_U" SOURCE="" URAM="0" VARIABLE="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="11.892" DATAPATH_LOGIC_DELAY="0.456" DATAPATH_NET_DELAY="11.436" ENDPOINT_PIN="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA/WADR2" LOGIC_LEVELS="0" MAX_FANOUT="2133" SLACK="0.503" STARTPOINT_PIN="stream_weight_row_index_U/waddr_reg[2]/C">
      <CELL NAME="stream_weight_row_index_U/waddr_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="61"/>
      <CELL NAME="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA" PRIMITIVE_TYPE="DMEM.dram.RAM64M" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="11.892" DATAPATH_LOGIC_DELAY="0.456" DATAPATH_NET_DELAY="11.436" ENDPOINT_PIN="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMB/WADR2" LOGIC_LEVELS="0" MAX_FANOUT="2133" SLACK="0.503" STARTPOINT_PIN="stream_weight_row_index_U/waddr_reg[2]/C">
      <CELL NAME="stream_weight_row_index_U/waddr_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="61"/>
      <CELL NAME="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMB" PRIMITIVE_TYPE="DMEM.dram.RAM64M" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="11.892" DATAPATH_LOGIC_DELAY="0.456" DATAPATH_NET_DELAY="11.436" ENDPOINT_PIN="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMC/WADR2" LOGIC_LEVELS="0" MAX_FANOUT="2133" SLACK="0.503" STARTPOINT_PIN="stream_weight_row_index_U/waddr_reg[2]/C">
      <CELL NAME="stream_weight_row_index_U/waddr_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="61"/>
      <CELL NAME="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMC" PRIMITIVE_TYPE="DMEM.dram.RAM64M" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="11.892" DATAPATH_LOGIC_DELAY="0.456" DATAPATH_NET_DELAY="11.436" ENDPOINT_PIN="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMD/WADR2" LOGIC_LEVELS="0" MAX_FANOUT="2133" SLACK="0.503" STARTPOINT_PIN="stream_weight_row_index_U/waddr_reg[2]/C">
      <CELL NAME="stream_weight_row_index_U/waddr_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="61"/>
      <CELL NAME="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMD" PRIMITIVE_TYPE="DMEM.dram.RAM64M" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="11.890" DATAPATH_LOGIC_DELAY="0.456" DATAPATH_NET_DELAY="11.434" ENDPOINT_PIN="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMA/WADR2" LOGIC_LEVELS="0" MAX_FANOUT="2133" SLACK="0.505" STARTPOINT_PIN="stream_weight_row_index_U/waddr_reg[2]/C">
      <CELL NAME="stream_weight_row_index_U/waddr_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="61"/>
      <CELL NAME="stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMA" PRIMITIVE_TYPE="DMEM.dram.RAM64M" LINE_NUMBER=""/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/RBM_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/RBM_failfast_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/RBM_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/RBM_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/RBM_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/RBM_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/RBM_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Aug 28 06:11:45 PDT 2023"/>
    <item NAME="Version" VALUE="2022.2 (Build 3670227 on Oct 13 2022)"/>
    <item NAME="Project" VALUE="RBM_hls"/>
    <item NAME="Solution" VALUE="RBM_512_64_80M (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="12.5 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="12.5 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="none"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

