{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555759440523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555759440539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 14:24:00 2019 " "Processing started: Sat Apr 20 14:24:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555759440539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759440539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759440539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555759441359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoderin.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoderin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoderIn " "Found entity 1: keyToggle_decoderIn" {  } { { "RTL/KEYBOARD/keyToggle_decoderIn.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/keyToggle_decoderIn.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759455987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759455987 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555759455987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759455987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759455987 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555759455987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759455987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759455987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759455987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759455987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759455987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759455987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBDINTF " "Found entity 1: TOP_KBDINTF" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759455987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759455987 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smileyface_move.sv(60) " "Verilog HDL information at smileyface_move.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555759456002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_move " "Found entity 1: smileyface_move" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(35) " "Verilog HDL information at square_object.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/square_object.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555759456002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_with_mss_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_WITH_MSS_ALL " "Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/game_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacebarconst.v 1 1 " "Found 1 design units, including 1 entities, in source file spacebarconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 spaceBarConst " "Found entity 1: spaceBarConst" {  } { { "spaceBarConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player/playermove.sv 1 1 " "Found 1 design units, including 1 entities, in source file player/playermove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerMove " "Found entity 1: playerMove" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player/playerbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file player/playerbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerBitMap " "Found entity 1: playerBitMap" {  } { { "Player/playerBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/ballmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/ballmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballMove " "Found entity 1: ballMove" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/ballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/ballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballBitMap " "Found entity 1: ballBitMap" {  } { { "Ball/ballBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightarrowconst.v 1 1 " "Found 1 design units, including 1 entities, in source file rightarrowconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightArrowConst " "Found entity 1: rightArrowConst" {  } { { "rightArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftarrowconst.v 1 1 " "Found 1 design units, including 1 entities, in source file leftarrowconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftArrowConst " "Found entity 1: leftArrowConst" {  } { { "leftArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456256 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ropeMove.sv(41) " "Verilog HDL information at ropeMove.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555759456256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/ropemove.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/ropemove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropeMove " "Found entity 1: ropeMove" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconst.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroConst " "Found entity 1: zeroConst" {  } { { "zeroConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456256 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "squareRope.sv(37) " "Verilog HDL information at squareRope.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "Rope/squareRope.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/squareRope.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555759456272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/squarerope.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/squarerope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareRope " "Found entity 1: squareRope" {  } { { "Rope/squareRope.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/squareRope.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/ropebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/ropebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropeBitMap " "Found entity 1: ropeBitMap" {  } { { "Rope/ropeBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456287 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456287 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456287 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_WITH_MSS_ALL " "Elaborating entity \"TOP_VGA_DEMO_WITH_MSS_ALL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555759456372 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ballBitMap inst7 " "Block or symbol \"ballBitMap\" of instance \"inst7\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -184 1200 1424 -40 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1555759456388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 504 1096 1312 744 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759456410 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759456410 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:VGAmux " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:VGAmux\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "VGAmux" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 464 696 944 640 "VGAmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerBitMap playerBitMap:inst15 " "Elaborating entity \"playerBitMap\" for hierarchy \"playerBitMap:inst15\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst15" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 136 1360 1584 280 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456488 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555759456626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst10 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst10" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 168 1080 1304 312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerMove playerMove:inst14 " "Elaborating entity \"playerMove\" for hierarchy \"playerMove:inst14\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst14" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 232 768 984 408 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE playerMove.sv(25) " "Verilog HDL or VHDL warning at playerMove.sv(25): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE playerMove.sv(26) " "Verilog HDL or VHDL warning at playerMove.sv(26): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_tmp playerMove.sv(55) " "Verilog HDL Always Construct warning at playerMove.sv(55): inferring latch(es) for variable \"topLeftY_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerMove.sv(85) " "Verilog HDL assignment warning at playerMove.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerMove.sv(86) " "Verilog HDL assignment warning at playerMove.sv(86): truncated value with size 32 to match size of target (11)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[0\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[0\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[1\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[1\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[2\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[2\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[3\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[3\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[4\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[4\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[5\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[5\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[6\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[6\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[7\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[7\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[8\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[8\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[9\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[9\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[10\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[10\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[11\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[11\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[12\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[12\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[13\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[13\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[14\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[14\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[15\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[15\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[16\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[16\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[17\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[17\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[18\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[18\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[19\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[19\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[20\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[20\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[21\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[21\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[22\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[22\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[23\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[23\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[24\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[24\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[25\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[25\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[26\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[26\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[27\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[27\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[28\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[28\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[29\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[29\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[30\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[30\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[31\] playerMove.sv(55) " "Inferred latch for \"topLeftY_tmp\[31\]\" at playerMove.sv(55)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456673 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD_DEMOALL TOP_KBD_DEMOALL:inst8 " "Elaborating entity \"TOP_KBD_DEMOALL\" for hierarchy \"TOP_KBD_DEMOALL:inst8\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst8" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 272 40 264 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoderIn TOP_KBD_DEMOALL:inst8\|keyToggle_decoderIn:LeftArrow " "Elaborating entity \"keyToggle_decoderIn\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoderIn:LeftArrow\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "LeftArrow" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 216 728 992 360 "LeftArrow" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBDINTF TOP_KBD_DEMOALL:inst8\|TOP_KBDINTF:inst " "Elaborating entity \"TOP_KBDINTF\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|TOP_KBDINTF:inst\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 576 728 920 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD_DEMOALL:inst8\|TOP_KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|TOP_KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD_DEMOALL:inst8\|TOP_KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|TOP_KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "inst4" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitrec.sv(71) " "Verilog HDL assignment warning at bitrec.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759456773 "|TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:inst8|TOP_KBDINTF:inst|bitrec:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD_DEMOALL:inst8\|TOP_KBDINTF:inst\|lpf:cleaner " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|TOP_KBDINTF:inst\|lpf:cleaner\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "cleaner" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 136 304 456 248 "cleaner" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftArrowConst TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2 " "Elaborating entity \"leftArrowConst\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 304 392 504 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "leftArrowConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "leftArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 363 " "Parameter \"lpm_cvalue\" = \"363\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759456911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759456911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759456911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759456911 ""}  } { { "leftArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555759456911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_rc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_rc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_rc8 " "Found entity 1: lpm_constant_rc8" {  } { { "db/lpm_constant_rc8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759456927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759456927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_rc8 TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag " "Elaborating entity \"lpm_constant_rc8\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759456927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rc8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759458307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rc8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759458359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 101101011 " "Parameter \"CVALUE\" = \"101101011\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759458359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759458359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759458359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1818296320 " "Parameter \"NODE_NAME\" = \"1818296320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759458359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759458359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759458359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759458359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759458359 ""}  } { { "db/lpm_constant_rc8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555759458359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759458551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759458762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759458953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightArrowConst TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1 " "Elaborating entity \"rightArrowConst\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 136 392 504 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rightArrowConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rightArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 372 " "Parameter \"lpm_cvalue\" = \"372\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459107 ""}  } { { "rightArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555759459107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_hi8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_hi8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_hi8 " "Found entity 1: lpm_constant_hi8" {  } { { "db/lpm_constant_hi8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759459122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759459122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_hi8 TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag " "Elaborating entity \"lpm_constant_hi8\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hi8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hi8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 101110100 " "Parameter \"CVALUE\" = \"101110100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459169 ""}  } { { "db/lpm_constant_hi8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555759459169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceBarConst TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3 " "Elaborating entity \"spaceBarConst\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 488 400 512 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "spaceBarConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "spaceBarConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 41 " "Parameter \"lpm_cvalue\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459238 ""}  } { { "spaceBarConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555759459238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_mb8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_mb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_mb8 " "Found entity 1: lpm_constant_mb8" {  } { { "db/lpm_constant_mb8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759459269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759459269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_mb8 TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag " "Elaborating entity \"lpm_constant_mb8\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mb8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mb8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:inst8\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000101001 " "Parameter \"CVALUE\" = \"000101001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1935867904 " "Parameter \"NODE_NAME\" = \"1935867904\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759459323 ""}  } { { "db/lpm_constant_mb8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555759459323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:inst12 " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst12" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 664 656 864 776 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballBitMap ballBitMap:inst7 " "Elaborating entity \"ballBitMap\" for hierarchy \"ballBitMap:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -184 1200 1424 -40 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459354 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555759459589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst3 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst3\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -152 888 1112 -8 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove ballMove:inst1 " "Elaborating entity \"ballMove\" for hierarchy \"ballMove:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -88 552 768 24 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(92) " "Verilog HDL assignment warning at ballMove.sv(92): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759459621 "|TOP_VGA_DEMO_WITH_MSS_ALL|ballMove:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(93) " "Verilog HDL assignment warning at ballMove.sv(93): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759459621 "|TOP_VGA_DEMO_WITH_MSS_ALL|ballMove:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropeBitMap ropeBitMap:inst22 " "Elaborating entity \"ropeBitMap\" for hierarchy \"ropeBitMap:inst22\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst22" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -576 1240 1464 -432 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759459674 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 ropeBitMap.sv(27) " "Verilog HDL Declaration warning at ropeBitMap.sv(27): vector has more than 2**16 bits" {  } { { "Rope/ropeBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeBitMap.sv" 27 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1555759459674 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeBitMap:inst22"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 ropeBitMap.sv(28) " "Verilog HDL Declaration warning at ropeBitMap.sv(28): vector has more than 2**16 bits" {  } { { "Rope/ropeBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeBitMap.sv" 28 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1555759459805 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeBitMap:inst22"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555759462543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareRope squareRope:inst21 " "Elaborating entity \"squareRope\" for hierarchy \"squareRope:inst21\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst21" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -544 888 1112 -368 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759462565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroConst zeroConst:inst20 " "Elaborating entity \"zeroConst\" for hierarchy \"zeroConst:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst20" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -600 600 712 -552 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759462628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant zeroConst:inst20\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"zeroConst:inst20\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759462681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zeroConst:inst20\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"zeroConst:inst20\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759462697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zeroConst:inst20\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"zeroConst:inst20\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759462697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759462697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759462697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555759462697 ""}  } { { "zeroConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555759462697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropeMove ropeMove:inst17 " "Elaborating entity \"ropeMove\" for hierarchy \"ropeMove:inst17\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst17" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -448 552 752 -336 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759462697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE ropeMove.sv(28) " "Verilog HDL or VHDL warning at ropeMove.sv(28): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555759462697 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:inst17"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Yspeed ropeMove.sv(33) " "Verilog HDL warning at ropeMove.sv(33): object Yspeed used but never assigned" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1555759462712 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ropeMove.sv(63) " "Verilog HDL assignment warning at ropeMove.sv(63): truncated value with size 32 to match size of target (11)" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759462712 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:inst17"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Yspeed 0 ropeMove.sv(33) " "Net \"Yspeed\" at ropeMove.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555759462712 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_drawSquare back_ground_drawSquare:inst2 " "Elaborating entity \"back_ground_drawSquare\" for hierarchy \"back_ground_drawSquare:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 488 112 320 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759462781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(36) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(36): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759462781 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(43) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(43): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759462781 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(50) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(50): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759462781 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(61) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(61): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555759462781 "|TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:inst2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8l84 " "Found entity 1: altsyncram_8l84" {  } { { "db/altsyncram_8l84.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/altsyncram_8l84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759465032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759465032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759465164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759465164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/mux_3hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759465249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759465249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759465581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759465581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759465687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759465687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t8i " "Found entity 1: cntr_t8i" {  } { { "db/cntr_t8i.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cntr_t8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759465888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759465888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759465982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759465982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759466104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759466104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759466267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759466267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759466336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759466336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759466467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759466467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759466567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759466567 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759466790 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555759467016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.20.14:24:34 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2019.04.20.14:24:34 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759474147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759478944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759479244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759484235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759484451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759484668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759484921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759484937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759484953 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555759485708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759485993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759485993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759486140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759486140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759486156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759486156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759486225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759486225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759486356 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759486356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759486356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555759486456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759486456 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 656 1400 1576 672 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555759490882 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555759490882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759491052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555759492139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759492571 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 57 0 0 24 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1555759493975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555759494064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555759494064 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 104 -56 120 120 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555759494629 "|TOP_VGA_DEMO_WITH_MSS_ALL|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555759494629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2115 " "Implemented 2115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555759494629 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555759494629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2026 " "Implemented 2026 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555759494629 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555759494629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555759494629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555759494698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 14:24:54 2019 " "Processing ended: Sat Apr 20 14:24:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555759494698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555759494698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555759494698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555759494698 ""}
