{
  "module_name": "phy-qcom-qmp-qserdes-com-v5.h",
  "hash_id": "ff7adc45938e5492ffd516cf02a6e8f3bdb600baf4008663598c8d80ccbfacb9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v5.h",
  "human_readable_source": " \n \n\n#ifndef QCOM_PHY_QMP_QSERDES_COM_V5_H_\n#define QCOM_PHY_QMP_QSERDES_COM_V5_H_\n\n \n#define QSERDES_V5_COM_ATB_SEL1\t\t\t\t0x000\n#define QSERDES_V5_COM_ATB_SEL2\t\t\t\t0x004\n#define QSERDES_V5_COM_FREQ_UPDATE\t\t\t0x008\n#define QSERDES_V5_COM_BG_TIMER\t\t\t\t0x00c\n#define QSERDES_V5_COM_SSC_EN_CENTER\t\t\t0x010\n#define QSERDES_V5_COM_SSC_ADJ_PER1\t\t\t0x014\n#define QSERDES_V5_COM_SSC_ADJ_PER2\t\t\t0x018\n#define QSERDES_V5_COM_SSC_PER1\t\t\t\t0x01c\n#define QSERDES_V5_COM_SSC_PER2\t\t\t\t0x020\n#define QSERDES_V5_COM_SSC_STEP_SIZE1_MODE0\t\t0x024\n#define QSERDES_V5_COM_SSC_STEP_SIZE2_MODE0\t\t0x028\n#define QSERDES_V5_COM_SSC_STEP_SIZE3_MODE0\t\t0x02c\n#define QSERDES_V5_COM_SSC_STEP_SIZE1_MODE1\t\t0x030\n#define QSERDES_V5_COM_SSC_STEP_SIZE2_MODE1\t\t0x034\n#define QSERDES_V5_COM_SSC_STEP_SIZE3_MODE1\t\t0x038\n#define QSERDES_V5_COM_POST_DIV\t\t\t\t0x03c\n#define QSERDES_V5_COM_POST_DIV_MUX\t\t\t0x040\n#define QSERDES_V5_COM_BIAS_EN_CLKBUFLR_EN\t\t0x044\n#define QSERDES_V5_COM_CLK_ENABLE1\t\t\t0x048\n#define QSERDES_V5_COM_SYS_CLK_CTRL\t\t\t0x04c\n#define QSERDES_V5_COM_SYSCLK_BUF_ENABLE\t\t0x050\n#define QSERDES_V5_COM_PLL_EN\t\t\t\t0x054\n#define QSERDES_V5_COM_PLL_IVCO\t\t\t\t0x058\n#define QSERDES_V5_COM_CMN_IETRIM\t\t\t0x05c\n#define QSERDES_V5_COM_CMN_IPTRIM\t\t\t0x060\n#define QSERDES_V5_COM_EP_CLOCK_DETECT_CTRL\t\t0x064\n#define QSERDES_V5_COM_SYSCLK_DET_COMP_STATUS\t\t0x068\n#define QSERDES_V5_COM_CLK_EP_DIV_MODE0\t\t\t0x06c\n#define QSERDES_V5_COM_CLK_EP_DIV_MODE1\t\t\t0x070\n#define QSERDES_V5_COM_CP_CTRL_MODE0\t\t\t0x074\n#define QSERDES_V5_COM_CP_CTRL_MODE1\t\t\t0x078\n#define QSERDES_V5_COM_PLL_RCTRL_MODE0\t\t\t0x07c\n#define QSERDES_V5_COM_PLL_RCTRL_MODE1\t\t\t0x080\n#define QSERDES_V5_COM_PLL_CCTRL_MODE0\t\t\t0x084\n#define QSERDES_V5_COM_PLL_CCTRL_MODE1\t\t\t0x088\n#define QSERDES_V5_COM_PLL_CNTRL\t\t\t0x08c\n#define QSERDES_V5_COM_BIAS_EN_CTRL_BY_PSM\t\t0x090\n#define QSERDES_V5_COM_SYSCLK_EN_SEL\t\t\t0x094\n#define QSERDES_V5_COM_CML_SYSCLK_SEL\t\t\t0x098\n#define QSERDES_V5_COM_RESETSM_CNTRL\t\t\t0x09c\n#define QSERDES_V5_COM_RESETSM_CNTRL2\t\t\t0x0a0\n#define QSERDES_V5_COM_LOCK_CMP_EN\t\t\t0x0a4\n#define QSERDES_V5_COM_LOCK_CMP_CFG\t\t\t0x0a8\n#define QSERDES_V5_COM_LOCK_CMP1_MODE0\t\t\t0x0ac\n#define QSERDES_V5_COM_LOCK_CMP2_MODE0\t\t\t0x0b0\n#define QSERDES_V5_COM_LOCK_CMP1_MODE1\t\t\t0x0b4\n#define QSERDES_V5_COM_LOCK_CMP2_MODE1\t\t\t0x0b8\n#define QSERDES_V5_COM_DEC_START_MODE0\t\t\t0x0bc\n#define QSERDES_V5_COM_DEC_START_MSB_MODE0\t\t0x0c0\n#define QSERDES_V5_COM_DEC_START_MODE1\t\t\t0x0c4\n#define QSERDES_V5_COM_DEC_START_MSB_MODE1\t\t0x0c8\n#define QSERDES_V5_COM_DIV_FRAC_START1_MODE0\t\t0x0cc\n#define QSERDES_V5_COM_DIV_FRAC_START2_MODE0\t\t0x0d0\n#define QSERDES_V5_COM_DIV_FRAC_START3_MODE0\t\t0x0d4\n#define QSERDES_V5_COM_DIV_FRAC_START1_MODE1\t\t0x0d8\n#define QSERDES_V5_COM_DIV_FRAC_START2_MODE1\t\t0x0dc\n#define QSERDES_V5_COM_DIV_FRAC_START3_MODE1\t\t0x0e0\n#define QSERDES_V5_COM_INTEGLOOP_INITVAL\t\t0x0e4\n#define QSERDES_V5_COM_INTEGLOOP_EN\t\t\t0x0e8\n#define QSERDES_V5_COM_INTEGLOOP_GAIN0_MODE0\t\t0x0ec\n#define QSERDES_V5_COM_INTEGLOOP_GAIN1_MODE0\t\t0x0f0\n#define QSERDES_V5_COM_INTEGLOOP_GAIN0_MODE1\t\t0x0f4\n#define QSERDES_V5_COM_INTEGLOOP_GAIN1_MODE1\t\t0x0f8\n#define QSERDES_V5_COM_INTEGLOOP_P_PATH_GAIN0\t\t0x0fc\n#define QSERDES_V5_COM_INTEGLOOP_P_PATH_GAIN1\t\t0x100\n#define QSERDES_V5_COM_VCOCAL_DEADMAN_CTRL\t\t0x104\n#define QSERDES_V5_COM_VCO_TUNE_CTRL\t\t\t0x108\n#define QSERDES_V5_COM_VCO_TUNE_MAP\t\t\t0x10c\n#define QSERDES_V5_COM_VCO_TUNE1_MODE0\t\t\t0x110\n#define QSERDES_V5_COM_VCO_TUNE2_MODE0\t\t\t0x114\n#define QSERDES_V5_COM_VCO_TUNE1_MODE1\t\t\t0x118\n#define QSERDES_V5_COM_VCO_TUNE2_MODE1\t\t\t0x11c\n#define QSERDES_V5_COM_VCO_TUNE_INITVAL1\t\t0x120\n#define QSERDES_V5_COM_VCO_TUNE_INITVAL2\t\t0x124\n#define QSERDES_V5_COM_VCO_TUNE_MINVAL1\t\t\t0x128\n#define QSERDES_V5_COM_VCO_TUNE_MINVAL2\t\t\t0x12c\n#define QSERDES_V5_COM_VCO_TUNE_MAXVAL1\t\t\t0x130\n#define QSERDES_V5_COM_VCO_TUNE_MAXVAL2\t\t\t0x134\n#define QSERDES_V5_COM_VCO_TUNE_TIMER1\t\t\t0x138\n#define QSERDES_V5_COM_VCO_TUNE_TIMER2\t\t\t0x13c\n#define QSERDES_V5_COM_CMN_STATUS\t\t\t0x140\n#define QSERDES_V5_COM_RESET_SM_STATUS\t\t\t0x144\n#define QSERDES_V5_COM_RESTRIM_CODE_STATUS\t\t0x148\n#define QSERDES_V5_COM_PLLCAL_CODE1_STATUS\t\t0x14c\n#define QSERDES_V5_COM_PLLCAL_CODE2_STATUS\t\t0x150\n#define QSERDES_V5_COM_CLK_SELECT\t\t\t0x154\n#define QSERDES_V5_COM_HSCLK_SEL\t\t\t0x158\n#define QSERDES_V5_COM_HSCLK_HS_SWITCH_SEL\t\t0x15c\n#define QSERDES_V5_COM_INTEGLOOP_BINCODE_STATUS\t\t0x160\n#define QSERDES_V5_COM_PLL_ANALOG\t\t\t0x164\n#define QSERDES_V5_COM_CORECLK_DIV_MODE0\t\t0x168\n#define QSERDES_V5_COM_CORECLK_DIV_MODE1\t\t0x16c\n#define QSERDES_V5_COM_SW_RESET\t\t\t\t0x170\n#define QSERDES_V5_COM_CORE_CLK_EN\t\t\t0x174\n#define QSERDES_V5_COM_C_READY_STATUS\t\t\t0x178\n#define QSERDES_V5_COM_CMN_CONFIG\t\t\t0x17c\n#define QSERDES_V5_COM_CMN_RATE_OVERRIDE\t\t0x180\n#define QSERDES_V5_COM_SVS_MODE_CLK_SEL\t\t\t0x184\n#define QSERDES_V5_COM_DEBUG_BUS0\t\t\t0x188\n#define QSERDES_V5_COM_DEBUG_BUS1\t\t\t0x18c\n#define QSERDES_V5_COM_DEBUG_BUS2\t\t\t0x190\n#define QSERDES_V5_COM_DEBUG_BUS3\t\t\t0x194\n#define QSERDES_V5_COM_DEBUG_BUS_SEL\t\t\t0x198\n#define QSERDES_V5_COM_CMN_MISC1\t\t\t0x19c\n#define QSERDES_V5_COM_CMN_MODE\t\t\t\t0x1a0\n#define QSERDES_V5_COM_CMN_MODE_CONTD\t\t\t0x1a4\n#define QSERDES_V5_COM_VCO_DC_LEVEL_CTRL\t\t0x1a8\n#define QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE0\t0x1ac\n#define QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE0\t0x1b0\n#define QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE1\t0x1b4\n#define QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE1\t0x1b8\n#define QSERDES_V5_COM_BIN_VCOCAL_HSCLK_SEL\t\t0x1bc\n#define QSERDES_V5_COM_RESERVED_1\t\t\t0x1c0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}