// Seed: 1393641212
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.type_36 = 0;
endmodule
module module_1 (
    input wor id_0
    , id_29,
    output uwire id_1,
    output uwire id_2,
    input wor id_3,
    input tri0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    output wand id_8,
    input wor id_9,
    input supply1 id_10,
    output tri0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    output uwire id_14,
    output supply1 id_15,
    input uwire id_16
    , id_30,
    input wor id_17,
    output tri1 id_18,
    input supply0 id_19,
    input supply0 id_20,
    output wor id_21,
    output tri1 id_22,
    input wor id_23,
    output supply1 id_24,
    input wor id_25,
    input tri1 id_26,
    output tri1 id_27
);
  id_31(
      1, id_8
  );
  wire id_32;
  module_0 modCall_1 (
      id_32,
      id_32,
      id_29,
      id_29
  );
  wire id_33;
endmodule
