# AMBA APB Protocol Implementation in Verilog

ğŸš€ A clean, synthesizable, and protocol-accurate implementation of the **AMBA Advanced Peripheral Bus (APB)** using **Verilog HDL**.

This repository is built to demonstrate **real RTL design skills**, not toy examples.

---

## ğŸ“Œ Overview

The **Advanced Peripheral Bus (APB)** is part of the AMBA architecture and is commonly used to interface low-bandwidth peripherals such as GPIO, UART, timers, and control registers.

This project implements:
- APB Master (Controller)
- APB Slave
- Read and Write transactions
- FSM-based protocol handling

The design strictly follows **APB timing and handshaking rules**.

---

## âš™ï¸ Key Features

âœ” APB-compliant SETUP and ACCESS phases  
âœ” FSM-based control logic  
âœ” Read and write operation support  
âœ” Synchronous, synthesizable RTL  
âœ” Clean signal naming and structure  
âœ” Beginner-friendly but interview-ready  

---

## ğŸ§  APB Transaction Flow

IDLE â†’ SETUP â†’ ACCESS â†’ IDLE


- **IDLE**: Bus inactive
- **SETUP**: PSEL asserted, address/control stable
- **ACCESS**: PENABLE asserted, data transfer occurs
- **IDLE**: Transaction completes

---

## ğŸ§© Design Description

### ğŸ”¹ APB Master
- Generates control signals: `PSEL`, `PENABLE`, `PWRITE`
- Drives address and write data
- Controls transaction sequencing using FSM

### ğŸ”¹ APB Slave
- Samples address and write data
- Drives read data during read transactions
- Responds according to APB timing

---




---

## ğŸ§ª Simulation & Verification

- Testbench written in **Verilog**
- Validates both read and write transactions
- Waveform-based verification using GTKWave / Vivado / Questa


ğŸ¯ Why This Project Is Useful
Shows protocol-level RTL understanding

Demonstrates FSM design

Suitable for VLSI / RTL / DV engineer portfolios

Strong base for SystemVerilog or UVM extensions

ğŸ”® Planned Improvements
 PSLVERR support

 Multiple slave support

 Parameterized data/address width

 SystemVerilog Assertions (SVA)

 UVM-based verification environment

 

## ğŸ‘¨â€ğŸ’» Author
- Snehansu Jena
- Electronics & Instrumentation Branch
- Odisha University and Technology and Research 

