use clap::Parser;
use clap::ValueEnum;
#[cfg(feature = "dyn_decomp")]
use eqmap::rewrite::dyn_decompositions;
use eqmap::{
    driver::{SynthReport, SynthRequest, logger_init, process_expression},
    lut::LutLang,
    netlist::{LogicMapper, PrimitiveCell},
    rewrite::{all_static_rules, register_retiming},
    verilog::sv_parse_wrapper,
};
use log::{debug, info, warn};
use nl_compiler::from_vast_overrides;
use safety_net::Identifier;
use std::{
    io::{Read, Write, stderr, stdin},
    path::PathBuf,
};

#[cfg(any(feature = "exact_cbc", feature = "exact_highs"))]
#[derive(Debug, Clone, ValueEnum)]
enum Solver {
    #[cfg(feature = "exact_cbc")]
    Cbc,
    #[cfg(feature = "exact_highs")]
    Highs,
}

#[derive(Debug, Clone, PartialEq, Eq, ValueEnum)]
enum PartitionMethod {
    R2R,
    ArcSet,
    DelayPaths,
}

/// EqMap: FPGA Technology Mapping w/ E-Graphs
#[derive(Parser, Debug)]
#[command(version, long_about = None)]
struct Args {
    /// Verilog file to read from (or use stdin)
    input: Option<PathBuf>,

    /// Verilog file to output to (or use stdout)
    output: Option<PathBuf>,

    /// If provided, output a JSON file with result data
    #[arg(long)]
    report: Option<PathBuf>,

    /// If provided, output a condensed JSON file with the e-graph
    #[cfg(feature = "graph_dumps")]
    #[arg(long)]
    dump_graph: Option<PathBuf>,

    /// Return an error if the graph does not reach saturation
    #[arg(short = 'a', long, default_value_t = false)]
    assert_sat: bool,

    /// Do not verify the functionality of the output
    #[arg(short = 'f', long, default_value_t = false)]
    no_verify: bool,

    /// Do not canonicalize the input into LUTs
    #[arg(short = 'c', long, default_value_t = false)]
    no_canonicalize: bool,

    /// Find new decompositions at runtime
    #[cfg(feature = "dyn_decomp")]
    #[arg(short = 'd', long, default_value_t = false)]
    decomp: bool,

    /// Comma separated list of cell types to decompose into
    #[cfg(feature = "dyn_decomp")]
    #[arg(long)]
    disassemble: Option<String>,

    /// Perform an exact extraction using ILP (much slower)
    #[cfg(any(feature = "exact_cbc", feature = "exact_highs"))]
    #[arg(long, value_enum)]
    exact: Option<Solver>,

    /// Netlist partitioning method for re-synthesis
    #[arg(long, value_enum, default_value_t = PartitionMethod::ArcSet)]
    partition: PartitionMethod,

    /// Print explanations (generates a proof and runs slower)
    #[arg(short = 'v', long, default_value_t = false)]
    verbose: bool,

    /// Extract for minimum circuit depth
    #[arg(long, default_value_t = false)]
    min_depth: bool,

    /// Extract randomly
    #[arg(long, default_value_t = false)]
    random: bool,

    /// Max fan in size allowed for extracted LUTs
    #[arg(short = 'k', long, default_value_t = 6)]
    k: usize,

    /// Ratio of register cost to LUT cost
    #[arg(short = 'w', long, default_value_t = 1)]
    reg_weight: u64,

    /// Build/extraction timeout in seconds
    #[arg(short = 't', long)]
    timeout: Option<u64>,

    /// Maximum number of nodes in graph
    #[arg(short = 's', long)]
    node_limit: Option<usize>,

    /// Maximum number of rewrite iterations
    #[arg(short = 'n', long)]
    iter_limit: Option<usize>,
}

fn xilinx_overrides(id: &Identifier, cell: &PrimitiveCell) -> Option<PrimitiveCell> {
    if id.get_name() == "INV" {
        Some(
            cell.clone()
                .remap_input(0, "I".into())
                .remap_output(0, "O".into()),
        )
    } else {
        None
    }
}

fn main() -> std::io::Result<()> {
    let args = Args::parse();
    logger_init(args.verbose);

    if cfg!(debug_assertions) {
        warn!("Debug assertions are enabled");
    }

    eprintln!("EqMap: FPGA Technology Mapping w/ E-Graphs");
    info!("EqMap: FPGA Technology Mapping w/ E-Graphs");

    let full_command = std::env::args().collect::<Vec<_>>().join(" ");
    info!("{}", full_command);

    let mut buf = String::new();

    let path: Option<PathBuf> = match args.input {
        Some(p) => {
            std::fs::File::open(&p)?.read_to_string(&mut buf)?;
            Some(p)
        }
        None => {
            info!("Reading from stdin...");
            stdin().read_to_string(&mut buf)?;
            None
        }
    };

    info!("Parsing Verilog...");
    let ast = sv_parse_wrapper(&buf, path).map_err(std::io::Error::other)?;

    info!("Compiling Verilog...");
    let f = from_vast_overrides(&ast, xilinx_overrides).map_err(std::io::Error::other)?;

    info!(
        "Module {} has {} outputs",
        f.get_name(),
        f.get_output_ports().len()
    );

    let mut rules = all_static_rules(false);

    #[cfg(feature = "dyn_decomp")]
    if args.disassemble.is_some() {
        rules = all_static_rules(true);
    }

    #[cfg(feature = "dyn_decomp")]
    if args.decomp || args.disassemble.is_some() {
        rules.append(&mut dyn_decompositions(true));
    }

    // Cannot retime broken up paths
    if args.partition != PartitionMethod::R2R {
        rules.append(&mut register_retiming());
    }

    debug!("Running with {} rewrite rules", rules.len());
    #[cfg(feature = "dyn_decomp")]
    debug!(
        "Dynamic Decomposition {}",
        if args.decomp { "ON" } else { "OFF" }
    );
    debug!(
        "Retiming rewrites {}",
        if args.partition == PartitionMethod::R2R {
            "OFF"
        } else {
            "ON"
        }
    );

    let req = SynthRequest::default().with_rules(rules);

    let req = match (args.timeout, args.node_limit, args.iter_limit) {
        (None, None, None) => req.with_joint_limits(10, 48_000, 32),
        (Some(t), None, None) => req.time_limited(t),
        (None, Some(n), None) => req.node_limited(n),
        (None, None, Some(i)) => req.iter_limited(i),
        (Some(t), Some(n), Some(i)) => req.with_joint_limits(t, n, i),
        _ => {
            return Err(std::io::Error::other(
                "Invalid build constraints (Use none, one, or three build constraints)",
            ));
        }
    };

    let req = if args.assert_sat {
        req.with_asserts()
    } else {
        req
    };

    let req = if args.no_canonicalize {
        req.without_canonicalization()
    } else {
        req
    };

    let req = if args.verbose { req.with_proof() } else { req };

    let req = if args.report.is_some() {
        req.with_report()
    } else {
        req
    };

    #[cfg(feature = "graph_dumps")]
    let req = match args.dump_graph {
        Some(p) => req.with_graph_dump(p),
        None => req,
    };

    let req = if args.min_depth {
        req.with_min_depth()
    } else if args.random {
        req.with_randomness()
    } else {
        req.with_klut_regw(args.k, args.reg_weight)
    };

    #[cfg(feature = "dyn_decomp")]
    let req = match args.disassemble {
        Some(list) => req
            .without_canonicalization()
            .with_disassembly_into(&list)
            .map_err(std::io::Error::other)?,
        None => req,
    };

    #[cfg(any(feature = "exact_cbc", feature = "exact_highs"))]
    let req = if let Some(solver) = &args.exact {
        let timeout = args.timeout.unwrap_or(600);
        match solver {
            #[cfg(feature = "exact_cbc")]
            Solver::Cbc => req.with_cbc(timeout),
            #[cfg(feature = "exact_highs")]
            Solver::Highs => req.with_highs(timeout),
        }
    } else {
        req
    };

    #[cfg(any(feature = "exact_cbc", feature = "exact_highs"))]
    if args.exact.is_some() && args.output.is_none() {
        return Err(std::io::Error::other(
            "Stdout is clutterd by ILP solver. Specify an output file",
        ));
    }

    info!("Extracting logic...");
    let mut mapper = f
        .get_analysis::<LogicMapper<LutLang, PrimitiveCell>>()
        .map_err(std::io::Error::other)?;

    match args.partition {
        PartitionMethod::R2R => {
            mapper.insert_all_r2r().map_err(std::io::Error::other)?;
        }
        PartitionMethod::ArcSet => {
            mapper.insert_partitioned().map_err(std::io::Error::other)?;
        }
        PartitionMethod::DelayPaths => {
            mapper
                .insert_delay_paths(1, 2)
                .map_err(std::io::Error::other)?;
        }
    }

    let mut mapping = mapper.mappings();
    let mapping = mapping.pop().unwrap();
    let expr = mapping.get_expr();

    info!("Building e-graph...");
    let result = process_expression::<_, _, SynthReport>(expr, req, args.no_verify)?
        .with_name(f.get_name().as_str());

    if let Some(p) = args.report {
        let mut writer = std::fs::File::create(p)?;
        result.write_report(&mut writer)?;
        result.print_report(&mut stderr().lock())?;
    }

    info!("Writing output to Verilog...");
    let mapping = mapping.with_expr(result.get_expr().to_owned());
    mapping.rewrite(&f).map_err(std::io::Error::other)?;

    if let Some(p) = args.output {
        let mut file = std::fs::File::create(p)?;
        write!(
            file,
            "/* Generated by {} {} */\n\n{}",
            env!("CARGO_PKG_NAME"),
            env!("CARGO_PKG_VERSION"),
            f
        )?;
        info!("Goodbye");
    } else {
        print!("{f}");
    }

    Ok(())
}
