Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May  9 10:02:50 2024
| Host         : LAPTOP-24U2CQ3S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      66          
TIMING-20  Warning           Non-clocked latch                                                 34          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8048)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9346)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8048)
---------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: RSTN (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 764 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[18]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[19]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[29]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[2]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_reg[31]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[3]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[3]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[3]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: U1/U2/PC_out_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: U1/U2/int_en_reg_C/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: U1/U2/int_en_reg_LDC/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: U1/U2/int_en_reg_P/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1281 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9346)
---------------------------------------------------
 There are 9346 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9392          inf        0.000                      0                 9392           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9392 Endpoints
Min Delay          9392 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.420ns  (logic 8.456ns (21.451%)  route 30.964ns (78.549%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.383    35.882    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    39.420 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.420    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.276ns  (logic 8.453ns (21.522%)  route 30.823ns (78.478%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.242    35.741    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    39.276 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.276    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.137ns  (logic 8.465ns (21.629%)  route 30.672ns (78.371%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.091    35.590    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    39.137 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.137    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.985ns  (logic 8.464ns (21.712%)  route 30.521ns (78.288%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.940    35.439    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    38.985 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.985    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.835ns  (logic 8.464ns (21.796%)  route 30.370ns (78.204%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.789    35.288    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    38.835 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.835    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.682ns  (logic 8.463ns (21.877%)  route 30.219ns (78.123%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.638    35.137    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    38.682 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.682    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.538ns  (logic 8.470ns (21.977%)  route 30.068ns (78.023%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.487    34.986    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    38.538 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.538    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.387ns  (logic 8.469ns (22.063%)  route 29.917ns (77.937%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.337    34.835    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    38.387 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.387    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.065ns  (logic 8.441ns (22.176%)  route 29.624ns (77.824%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.043    34.542    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    38.065 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.065    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.939ns  (logic 8.466ns (22.316%)  route 29.473ns (77.684%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=20, routed)          2.254     2.673    U11/vga_controller/Q[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.325     2.998 f  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           1.173     4.171    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I3_O)        0.326     4.497 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=4, routed)           0.529     5.026    U11/vga_controller/h_count_reg[6]_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I3_O)        0.124     5.150 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.048     6.198    U11/vga_controller/h_count_reg[8]_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=9, routed)           1.034     7.356    U11/vga_display/C__0[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.480 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     7.480    U11/vga_controller/S[1]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.728 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.318    14.045    U11/vga_display/display_data_reg_2624_2687_0_2/ADDRB5
    SLICE_X14Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    14.347 r  U11/vga_display/display_data_reg_2624_2687_0_2/RAMB/O
                         net (fo=1, routed)           1.163    15.510    U11/vga_display/display_data_reg_2624_2687_0_2_n_1
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  U11/vga_display/text_ascii_carry_i_106/O
                         net (fo=1, routed)           0.000    15.634    U11/vga_display/text_ascii_carry_i_106_n_0
    SLICE_X13Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.846 r  U11/vga_display/text_ascii_carry_i_53/O
                         net (fo=1, routed)           0.000    15.846    U11/vga_display/text_ascii_carry_i_53_n_0
    SLICE_X13Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    15.940 r  U11/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.867    16.807    U11/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.316    17.123 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.030    18.153    U11/vga_display/text_ascii0[1]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.124    18.277 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    18.277    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.857 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.668    19.525    U11/vga_display/font_addr0[2]
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.302    19.827 r  U11/vga_display/Blue_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    19.827    U11/vga_display/Blue_OBUF[3]_inst_i_75_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.075 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[3]
                         net (fo=396, routed)         4.595    24.671    U11/vga_display/O[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.306    24.977 r  U11/vga_display/Blue_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.433    25.410    U11/vga_display/Blue_OBUF[3]_inst_i_205_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    25.534 r  U11/vga_display/Blue_OBUF[3]_inst_i_86/O
                         net (fo=1, routed)           0.810    26.344    U11/vga_display/Blue_OBUF[3]_inst_i_86_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  U11/vga_display/Blue_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.848    27.316    U11/vga_display/Blue_OBUF[3]_inst_i_36_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.012    28.452    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.124    28.576 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.799    29.375    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.892    34.391    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    37.939 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.939    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_2752_2815_0_2/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.853%)  route 0.116ns (45.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=320, routed)         0.116     0.257    U11/vga_display/display_data_reg_2752_2815_0_2/ADDRD5
    SLICE_X10Y68         RAMD64E                                      r  U11/vga_display/display_data_reg_2752_2815_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_2752_2815_0_2/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.853%)  route 0.116ns (45.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=320, routed)         0.116     0.257    U11/vga_display/display_data_reg_2752_2815_0_2/ADDRD5
    SLICE_X10Y68         RAMD64E                                      r  U11/vga_display/display_data_reg_2752_2815_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_2752_2815_0_2/RAMC/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.853%)  route 0.116ns (45.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=320, routed)         0.116     0.257    U11/vga_display/display_data_reg_2752_2815_0_2/ADDRD5
    SLICE_X10Y68         RAMD64E                                      r  U11/vga_display/display_data_reg_2752_2815_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_2752_2815_0_2/RAMD/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.853%)  route 0.116ns (45.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=320, routed)         0.116     0.257    U11/vga_display/display_data_reg_2752_2815_0_2/ADDRD5
    SLICE_X10Y68         RAMD64E                                      r  U11/vga_display/display_data_reg_2752_2815_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.191ns (73.287%)  route 0.070ns (26.713%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[5]/C
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[5]/Q
                         net (fo=2, routed)           0.070     0.216    U10/counter1_Lock_reg_n_0_[5]
    SLICE_X0Y51          LUT6 (Prop_lut6_I4_O)        0.045     0.261 r  U10/counter1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.261    U10/p_1_in[4]
    SLICE_X0Y51          FDCE                                         r  U10/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/cpu_point_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE                         0.000     0.000 r  U8/clkdiv_reg[0]/C
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U8/clkdiv_reg[0]/Q
                         net (fo=3, routed)           0.132     0.273    U5/point_in[0]
    SLICE_X3Y81          FDRE                                         r  U5/cpu_point_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/mepc_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.989%)  route 0.136ns (49.011%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE                         0.000     0.000 r  U1/U2/PC_out_reg[0]/C
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/U2/PC_out_reg[0]/Q
                         net (fo=10, routed)          0.136     0.277    U1/U2/PC_out[0]
    SLICE_X29Y52         FDPE                                         r  U1/U2/mepc_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/mepc_reg[9]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/PC_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE                         0.000     0.000 r  U1/U2/mepc_reg[9]_C/C
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/U2/mepc_reg[9]_C/Q
                         net (fo=2, routed)           0.098     0.239    U1/U2/Reg/PC_out_reg[9]_1
    SLICE_X14Y54         LUT5 (Prop_lut5_I3_O)        0.045     0.284 r  U1/U2/Reg/PC_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.284    U1/U2/Reg_n_184
    SLICE_X14Y54         FDCE                                         r  U1/U2/PC_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.191ns (66.417%)  route 0.097ns (33.583%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[25]/C
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[25]/Q
                         net (fo=2, routed)           0.097     0.243    U10/counter0_Lock_reg_n_0_[25]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.045     0.288 r  U10/counter0[25]_i_1/O
                         net (fo=1, routed)           0.000     0.288    U10/counter0[25]_i_1_n_0
    SLICE_X5Y57          FDCE                                         r  U10/counter0_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.191ns (64.645%)  route 0.104ns (35.355%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[17]/C
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[17]/Q
                         net (fo=2, routed)           0.104     0.250    U10/counter1_Lock_reg_n_0_[17]
    SLICE_X3Y55          LUT6 (Prop_lut6_I3_O)        0.045     0.295 r  U10/counter1[17]_i_1/O
                         net (fo=1, routed)           0.000     0.295    U10/p_1_in[17]
    SLICE_X3Y55          FDCE                                         r  U10/counter1_reg[17]/D
  -------------------------------------------------------------------    -------------------





