{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534259645672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534259645676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 14 10:14:05 2018 " "Processing started: Tue Aug 14 10:14:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534259645676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534259645676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534259645676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534259645970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534259645970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-FSM " "Found design unit 1: lab1-FSM" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534259654633 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534259654633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534259654633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534259654656 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lab1.vhd(47) " "VHDL Process Statement warning at Lab1.vhd(47): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534259654657 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lab1.vhd(49) " "VHDL Process Statement warning at Lab1.vhd(49): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534259654657 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 Lab1.vhd(109) " "VHDL Process Statement warning at Lab1.vhd(109): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534259654658 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l1 Lab1.vhd(128) " "VHDL Process Statement warning at Lab1.vhd(128): signal \"l1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534259654659 "|Lab1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[0\] number\[0\]~_emulated number\[0\]~1 " "Register \"number\[0\]\" is converted into an equivalent circuit using register \"number\[0\]~_emulated\" and latch \"number\[0\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1534259655307 "|lab1|number[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[1\] number\[1\]~_emulated number\[0\]~1 " "Register \"number\[1\]\" is converted into an equivalent circuit using register \"number\[1\]~_emulated\" and latch \"number\[0\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1534259655307 "|lab1|number[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[2\] number\[2\]~_emulated number\[0\]~1 " "Register \"number\[2\]\" is converted into an equivalent circuit using register \"number\[2\]~_emulated\" and latch \"number\[0\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1534259655307 "|lab1|number[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[3\] number\[3\]~_emulated number\[0\]~1 " "Register \"number\[3\]\" is converted into an equivalent circuit using register \"number\[3\]~_emulated\" and latch \"number\[0\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1534259655307 "|lab1|number[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[4\] number\[4\]~_emulated number\[0\]~1 " "Register \"number\[4\]\" is converted into an equivalent circuit using register \"number\[4\]~_emulated\" and latch \"number\[0\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1534259655307 "|lab1|number[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[5\] number\[5\]~_emulated number\[0\]~1 " "Register \"number\[5\]\" is converted into an equivalent circuit using register \"number\[5\]~_emulated\" and latch \"number\[0\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1534259655307 "|lab1|number[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[6\] number\[6\]~_emulated number\[0\]~1 " "Register \"number\[6\]\" is converted into an equivalent circuit using register \"number\[6\]~_emulated\" and latch \"number\[0\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1534259655307 "|lab1|number[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[7\] number\[7\]~_emulated number\[0\]~1 " "Register \"number\[7\]\" is converted into an equivalent circuit using register \"number\[7\]~_emulated\" and latch \"number\[0\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1534259655307 "|lab1|number[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1534259655307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1534259655471 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534259655988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1534259656196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534259656196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1534259656253 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1534259656253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1534259656253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1534259656253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534259656280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 14 10:14:16 2018 " "Processing ended: Tue Aug 14 10:14:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534259656280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534259656280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534259656280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534259656280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1534259657452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534259657456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 14 10:14:17 2018 " "Processing started: Tue Aug 14 10:14:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534259657456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1534259657456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1534259657456 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1534259657542 ""}
{ "Info" "0" "" "Project  = Lab1" {  } {  } 0 0 "Project  = Lab1" 0 0 "Fitter" 0 0 1534259657543 ""}
{ "Info" "0" "" "Revision = Lab1" {  } {  } 0 0 "Revision = Lab1" 0 0 "Fitter" 0 0 1534259657543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1534259657603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1534259657603 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1534259657608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534259657681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534259657681 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1534259657990 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1534259657995 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534259658132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534259658132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534259658132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534259658132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534259658132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534259658132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534259658132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534259658132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534259658132 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1534259658132 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534259658134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534259658134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534259658134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534259658134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534259658134 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1534259658134 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1534259658135 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 21 " "No exact pin location assignment(s) for 2 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1534259658861 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1534259659033 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab1.sdc " "Synopsys Design Constraints File file not found: 'Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1534259659034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1534259659034 ""}
{ "Warning" "WSTA_SCC_LOOP" "50 " "Found combinational loop of 50 nodes" { { "Warning" "WSTA_SCC_NODE" "number\[0\]~2\|combout " "Node \"number\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~2\|datab " "Node \"process_0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~2\|combout " "Node \"process_0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~30\|datab " "Node \"number\[7\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~30\|combout " "Node \"number\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[4\]~10\|datad " "Node \"number\[4\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[4\]~10\|combout " "Node \"number\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|datab " "Node \"process_0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|combout " "Node \"process_0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~30\|datac " "Node \"number\[7\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datab " "Node \"process_0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|combout " "Node \"process_0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~29\|datab " "Node \"number\[7\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~29\|combout " "Node \"number\[7\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[0\]~2\|datac " "Node \"number\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[4\]~10\|datac " "Node \"number\[4\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[3\]~8\|datac " "Node \"number\[3\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[3\]~8\|combout " "Node \"number\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|dataa " "Node \"process_0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|dataa " "Node \"process_0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[2\]~6\|datac " "Node \"number\[2\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[2\]~6\|combout " "Node \"number\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~2\|dataa " "Node \"process_0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|dataa " "Node \"process_0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|combout " "Node \"process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~29\|dataa " "Node \"number\[7\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[1\]~4\|datac " "Node \"number\[1\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[1\]~4\|combout " "Node \"number\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~2\|datac " "Node \"process_0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datac " "Node \"process_0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[5\]~12\|datac " "Node \"number\[5\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[5\]~12\|combout " "Node \"number\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|datac " "Node \"process_0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datac " "Node \"process_0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~16\|datac " "Node \"number\[7\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~16\|combout " "Node \"number\[7\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~30\|dataa " "Node \"number\[7\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~29\|datac " "Node \"number\[7\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[6\]~14\|datac " "Node \"number\[6\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[6\]~14\|combout " "Node \"number\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datad " "Node \"process_0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|datad " "Node \"process_0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[3\]~8\|datad " "Node \"number\[3\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[2\]~6\|datad " "Node \"number\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[1\]~4\|datad " "Node \"number\[1\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[5\]~12\|datad " "Node \"number\[5\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~16\|datad " "Node \"number\[7\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[6\]~14\|datad " "Node \"number\[6\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "number\[0\]~2\|datad " "Node \"number\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datab " "Node \"process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259659035 ""}  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1534259659035 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1534259659086 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1534259659086 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1534259659086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1534259659097 ""}  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534259659097 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1534259659340 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1534259659341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1534259659341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534259659341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534259659342 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1534259659342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1534259659342 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1534259659342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1534259659457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1534259659458 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1534259659458 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1534259659460 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1534259659460 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1534259659460 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1534259659461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1534259659461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1534259659461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 13 58 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1534259659461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1534259659461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1534259659461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1534259659461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1534259659461 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1534259659461 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1534259659461 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534259659490 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1534259659496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1534259661908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534259662004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1534259662039 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1534259665032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534259665032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1534259665260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X69_Y0 X80_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X69_Y0 to location X80_Y11" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X69_Y0 to location X80_Y11"} { { 12 { 0 ""} 69 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1534259668780 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1534259668780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1534259670239 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1534259670239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534259670242 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.31 " "Total time spent on timing analysis during the Fitter is 1.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1534259670359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534259670370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534259670571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534259670571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534259670743 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534259671119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/output_files/Lab1.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/output_files/Lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1534259671504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 57 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1488 " "Peak virtual memory: 1488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534259671818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 14 10:14:31 2018 " "Processing ended: Tue Aug 14 10:14:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534259671818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534259671818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534259671818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1534259671818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1534259672869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534259672873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 14 10:14:32 2018 " "Processing started: Tue Aug 14 10:14:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534259672873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1534259672873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1534259672873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1534259673110 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1534259675492 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1534259675630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534259675876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 14 10:14:35 2018 " "Processing ended: Tue Aug 14 10:14:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534259675876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534259675876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534259675876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1534259675876 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1534259676564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1534259677061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534259677065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 14 10:14:36 2018 " "Processing started: Tue Aug 14 10:14:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534259677065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1 -c Lab1 " "Command: quartus_sta Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677065 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1534259677148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677378 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677770 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab1.sdc " "Synopsys Design Constraints File file not found: 'Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677787 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1534259677788 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677788 ""}
{ "Warning" "WSTA_SCC_LOOP" "50 " "Found combinational loop of 50 nodes" { { "Warning" "WSTA_SCC_NODE" "number\[0\]~2\|combout " "Node \"number\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~2\|datab " "Node \"process_0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~2\|combout " "Node \"process_0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~30\|dataa " "Node \"number\[7\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~30\|combout " "Node \"number\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[4\]~10\|datab " "Node \"number\[4\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[4\]~10\|combout " "Node \"number\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|datac " "Node \"process_0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|combout " "Node \"process_0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~30\|datad " "Node \"number\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datad " "Node \"process_0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|combout " "Node \"process_0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~29\|dataa " "Node \"number\[7\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~29\|combout " "Node \"number\[7\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[4\]~10\|dataa " "Node \"number\[4\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[0\]~2\|dataa " "Node \"number\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[3\]~8\|datac " "Node \"number\[3\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[3\]~8\|combout " "Node \"number\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datab " "Node \"process_0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|datad " "Node \"process_0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[1\]~4\|datac " "Node \"number\[1\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[1\]~4\|combout " "Node \"number\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~2\|datac " "Node \"process_0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datac " "Node \"process_0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|combout " "Node \"process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~29\|datab " "Node \"number\[7\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[2\]~6\|dataa " "Node \"number\[2\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[2\]~6\|combout " "Node \"number\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~2\|datad " "Node \"process_0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datad " "Node \"process_0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~16\|datac " "Node \"number\[7\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~16\|combout " "Node \"number\[7\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~30\|datac " "Node \"number\[7\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~29\|datac " "Node \"number\[7\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[6\]~14\|dataa " "Node \"number\[6\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[6\]~14\|combout " "Node \"number\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|datac " "Node \"process_0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|datab " "Node \"process_0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[5\]~12\|dataa " "Node \"number\[5\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[5\]~12\|combout " "Node \"number\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~1\|dataa " "Node \"process_0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~3\|dataa " "Node \"process_0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[0\]~2\|datab " "Node \"number\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[3\]~8\|datab " "Node \"number\[3\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[1\]~4\|datab " "Node \"number\[1\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[2\]~6\|datab " "Node \"number\[2\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[7\]~16\|dataa " "Node \"number\[7\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[6\]~14\|datab " "Node \"number\[6\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "number\[5\]~12\|datab " "Node \"number\[5\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""} { "Warning" "WSTA_SCC_NODE" "process_0~0\|datab " "Node \"process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1534259677789 ""}  } { { "Lab1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677789 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677838 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1534259677838 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534259677845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534259677862 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.150 " "Worst-case setup slack is -9.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.150            -372.752 clock  " "   -9.150            -372.752 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.615 " "Worst-case hold slack is 0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 clock  " "    0.615               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.186 " "Worst-case recovery slack is -7.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.186             -55.536 clock  " "   -7.186             -55.536 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.283 " "Worst-case removal slack is 2.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 clock  " "    2.283               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.970 clock  " "   -3.000             -56.970 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259677971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259677971 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534259678023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534259678346 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.367 " "Worst-case setup slack is -8.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.367            -340.461 clock  " "   -8.367            -340.461 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.562 " "Worst-case hold slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 clock  " "    0.562               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.506 " "Worst-case recovery slack is -6.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.506             -50.098 clock  " "   -6.506             -50.098 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.050 " "Worst-case removal slack is 2.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.050               0.000 clock  " "    2.050               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.970 clock  " "   -3.000             -56.970 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678372 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534259678417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534259678528 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.088 " "Worst-case setup slack is -4.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.088            -165.424 clock  " "   -4.088            -165.424 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clock  " "    0.280               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.129 " "Worst-case recovery slack is -3.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.129             -24.062 clock  " "   -3.129             -24.062 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.053 " "Worst-case removal slack is 1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 clock  " "    1.053               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.536 clock  " "   -3.000             -48.536 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534259678560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678984 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259678985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 57 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534259679100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 14 10:14:39 2018 " "Processing ended: Tue Aug 14 10:14:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534259679100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534259679100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534259679100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259679100 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 129 s " "Quartus Prime Full Compilation was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534259679794 ""}
