<!DOCTYPE html>
<html lang="zh-CN">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>计数器与分频器实验 :: RISC-V CPU设计实验教程</title>
    <meta name="generator" content="Antora 3.1.3">
    <link rel="stylesheet" href="../../../_/css/site.css">
    <script>var uiRootPath = '../../../_'</script>
  </head>
  <body class="article">
<header class="header">
  <nav class="navbar">
    <div class="navbar-brand">
      <a class="navbar-item" href="../../..">RISC-V CPU设计实验教程</a>
      <button class="navbar-burger" data-target="topbar-nav">
        <span></span>
        <span></span>
        <span></span>
      </button>
    </div>
    <div id="topbar-nav" class="navbar-menu">
      <div class="navbar-end">
        <a class="navbar-item" href="http://welab.ujs.edu.cn/new" target="_blank">Home</a>

        <div class="navbar-item">
          <span class="control">
            <a class="button is-primary" href="https://gitee.com/fpga-lab/jurv-open" target="_blank">openJURV</a>
          </span>
        </div>
      </div>
    </div>
  </nav>
</header>
<div class="body">
<div class="nav-container" data-component="jurv" data-version="v2.0">
  <aside class="nav">
    <div class="panels">
<div class="nav-panel-menu is-active" data-panel="menu">
  <nav class="nav-menu">
    <h3 class="title"><a href="../index.html">RISC-V CPU设计实验教程</a></h3>
<ul class="nav-list">
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <a class="nav-link" href="../index.html">前言</a>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../brief-of-parts.html">实验内容的组织</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../video-links.html">教学视频资源</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">实验工具和环境</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../L02-lab-tools.html">实验工具和环境概述</a>
  </li>
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">实验前的准备工作</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-install-software.html">安装软件</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-download-resource.html">下载实验材料</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-mooc-video.html">登录慕课平台</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-welab-login.html">登录远程实验平台</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">设计工具</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L01-guide.html">Quartus FPGA设计流程</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L01c-quartus-revision.html">线上线下混合模式的工程设置</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">验证环境</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L02-guide-remote.html">远程实验验证流程</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L02-guide-local-welab.html">本地实验验证流程-WeLab版</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L02-guide-local-julab.html">本地实验验证流程-JULAB版</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Verilog与逻辑电路实验</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv1-introduction.html">Verilog HDL概述</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv2-grammar.html">Verilog HDL语法概要</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv3-1-combinational.html">用assign持续赋值语句描述组合逻辑</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L11-tristate_mux.html">三态门和多路器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv3-2-combinational.html">用always过程语句描述组合逻辑</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv5-hierarchical.html">层次化和参数化设计</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L12-decoder.html">译码器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv4-sequential.html">时序逻辑的Verilog HDL描述</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L13-register_file.html">寄存器堆实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L14-shift_led.html">流水灯与移位寄存器实验</a>
  </li>
  <li class="nav-item is-current-page" data-depth="2">
    <a class="nav-link" href="L15-counter_divider.html">计数器与分频器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv6-control.html">顺序控制逻辑的Verilog HDL描述</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L16-led_pattern_controller.html">彩灯控制器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L17-stream_cipher.html">流密码器实验</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">计算机组成实验</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L21-add_sub_operation.html">加减运算电路实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L22-arithmetic_logic_unit.html">算术逻辑单元实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L23-single_cycle_datapath.html">单周期数据通路实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L24-memory.html">存储器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L25-hardwire_controller.html">硬布线控制实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L26-riscv_assembly.html">RISC-V汇编语言实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L27-riscv_micro_architecture.html">RISC-V微架构实验</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">RISC-V CPU设计实验</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV01-guide.html">实现ADDI指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV15-guide.html">实现整数运算指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV17-guide.html">实现访存指令和简单IO</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV23-guide.html">实现分支指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV23PL-guide.html">初步实现流水线</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV27-guide.html">支持27条指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV27PL1-guide.html">解决流水线数据冲突</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV27PL2-guide.html">解决流水线控制冲突</a>
  </li>
</ul>
  </li>
</ul>
  </li>
</ul>
  </nav>
</div>
<div class="nav-panel-explore" data-panel="explore">
  <div class="context">
    <span class="title">RISC-V CPU设计实验教程</span>
    <span class="version">2023秋</span>
  </div>
  <ul class="components">
    <li class="component">
      <a class="title" href="../../../teach/index.html">FPGA实验云 ● 教师指南</a>
      <ul class="versions">
        <li class="version is-latest">
          <a href="../../../teach/index.html">default</a>
        </li>
      </ul>
    </li>
    <li class="component is-current">
      <a class="title" href="../../v1.0/index.html">RISC-V CPU设计实验教程</a>
      <ul class="versions">
        <li class="version is-current">
          <a href="../index.html">2023秋</a>
        </li>
        <li class="version is-latest">
          <a href="../../v1.0/index.html">2023春</a>
        </li>
      </ul>
    </li>
  </ul>
</div>
    </div>
  </aside>
</div>
<main class="article">
<div class="toolbar" role="navigation">
<button class="nav-toggle"></button>
  <a href="../../v1.0/index.html" class="home-link"></a>
<nav class="breadcrumbs" aria-label="breadcrumbs">
  <ul>
    <li><a href="../index.html">RISC-V CPU设计实验教程</a></li>
    <li>Verilog与逻辑电路实验</li>
    <li><a href="L15-counter_divider.html">计数器与分频器实验</a></li>
  </ul>
</nav>
<div class="page-versions">
  <button class="version-menu-toggle" title="Show other versions of page">2023秋</button>
  <div class="version-menu">
    <a class="version is-current" href="L15-counter_divider.html">2023秋</a>
    <a class="version" href="../../v1.0/sv-docs/L15-counter_divider.html">2023春</a>
  </div>
</div>
</div>
  <div class="content">
<aside class="toc sidebar" data-title="页内目录" data-levels="2">
  <div class="toc-menu"></div>
</aside>
<article class="doc">
<h1 class="page">计数器与分频器实验</h1>
<div class="sect1">
<h2 id="_实验目的"><a class="anchor" href="#_实验目的"></a>实验目的</h2>
<div class="sectionbody">
<div class="paragraph">
<p>(1) 熟悉计数器的功能特性和分频器应用；</p>
</div>
<div class="paragraph">
<p>(2) 用HDL语言设计二进制计数器和时钟分频器。</p>
</div>
<div class="paragraph">
<p>(3) 熟悉仿真软件的使用。</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_参考设计"><a class="anchor" href="#_参考设计"></a>参考设计</h2>
<div class="sectionbody">
<div class="paragraph">
<p>流水灯实验中用按键手动产生时钟信号，本实验使用系统的连续时钟，使流水灯能自动移动。由于系统时钟的频率比较高，进入到VirtualBoard模块的CLOCK信号的频率是10MHz；如果直接用它作为移位寄存器的时钟，人的肉眼将无法分辨出LED灯的移动。所以需要设计一个分频器将时钟频率降下来。</p>
</div>
<div class="paragraph">
<p><a href="#exa-15-1">例 1</a>给出了一个自动流水灯的参考设计。它使用二进制计数器作为分频器，将10MHz系统时钟CLOCK分频后作为移位寄存器的时钟。认真阅读并理解参考设计的代码，计算出送给移位寄存器的clk信号的周期（频率的倒数）。</p>
</div>
<div id="exa-15-1" class="exampleblock">
<div class="title">例 1. 自动流水灯参考设计的核心代码</div>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-verilog hljs" data-lang="verilog">logic  [22:0] count;
always_ff @(posedge CLOCK or posedge reset)
begin
    if(reset)
        count &lt;= 0;
    else
        count &lt;= count+1;
end

assign clk = count[22];

logic [7:0]q;
always_ff @ (posedge clk or posedge reset)
	if (reset)
		q &lt;= 1;
	else
		q &lt;= {q[6:0], q[7]};</code></pre>
</div>
</div>
<div class="paragraph">
<p>注：完整代码可从开源项目托管网站下载，下载方法见<a href="../L0-download-resource.html" class="xref page">下载实验材料</a>。</p>
</div>
</div>
</div>
<div class="paragraph">
<p>编译后下载到实验板上，观察流水灯的自动移动。注意需开启虚拟面板的自动刷新，如<a href="#fig-14">图 1</a>所示。远程实验系统默认的自动刷新时间间隔为1000毫秒。</p>
</div>
<div id="fig-14" class="imageblock">
<div class="content">
<img src="_images/lab-image14.png" alt="Snipaste_2019-09-22_00-08-32" width="351" height="134">
</div>
<div class="title">图 1. 自动流水灯的虚拟面板</div>
</div>
<div class="paragraph">
<p>思考为什么观察到的流水灯移动会跳跃，如何才能观察到LED灯的匀速移动（提示：需根据clk信号的周期恰当设置刷新间隔）。</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_实验任务1分频器"><a class="anchor" href="#_实验任务1分频器"></a>实验任务1：分频器</h2>
<div class="sectionbody">
<div class="paragraph">
<p>用HDL设计一个偶数分频器，要求写成独立模块，端口声明如下，其中参数RATIO用来声明分频数。</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-verilog hljs" data-lang="verilog">module ClockDivider
#(parameter RATIO = 8) // RATIO为分频数，应大于1且为偶数
(
    input ClkIn,Reset,
    output reg ClkOut
);</code></pre>
</div>
</div>
<div class="paragraph">
<p>在VirtualBoard模块中实例化ClockDivider模块，代替参考设计中的二进制分频器。ClkIn连接10MHz系统时钟CLOCK，ClkOut作为移位寄存器的时钟。实例化时传递合适的RATIO参数值，使ClkOut输出频率为1Hz。最终构成1秒钟移动一位的自动流水灯，运行效果如<a href="#fig-15">图 2</a>。</p>
</div>
<div id="fig-15" class="imageblock">
<div class="content">
<img src="_images/lab-image15.GIF" alt="自动流水灯" width="351" height="142">
</div>
<div class="title">图 2. 时钟频率为1Hz的自动流水灯运行效果</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_实验任务2仿真"><a class="anchor" href="#_实验任务2仿真"></a>实验任务2：仿真</h2>
<div class="sectionbody">
<div class="paragraph">
<p>到目前为止，设计是否正确是通过加载到FPGA芯片进行验证的。对于简单的实验项目，这种验证方法是可行的，而且经过虚拟实验软件的可视化，能达到较好的学习效果。但是对于复杂的工程项目，不可能通过实验系统进行验证。仿真是一种工业界通行的验证方法，后面CPU设计实验的最后阶段也可以通过仿真查找设计错误。</p>
</div>
<div class="paragraph">
<p>（1）熟悉ModelSim仿真软件</p>
</div>
<div class="paragraph">
<p>关于ModelSim的用法请阅读<a href="../L03-guide-modelsim.html" class="xref page">ModelSim仿真入门</a>，其中介绍了用ModelSim仿真本实验项目参考设计的过程。</p>
</div>
<div class="paragraph">
<p>（2）理解Testbench</p>
</div>
<div class="paragraph">
<p><a href="#exa-15-2">例 2</a>给出了仿真计数器的Testbench。</p>
</div>
<div id="exa-15-2" class="exampleblock">
<div class="title">例 2. 计数器仿真的Testbench</div>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-verilog hljs" data-lang="verilog">`timescale 1ns/100ps
module tb_top;
   reg reset, clock;
   wire [19:0]pb;
   assign pb[0] = reset;
   
   VirtualBoard UUT (.CLOCK(clock), .PB(pb)); <i class="conum" data-value="1"></i><b>(1)</b>
   
   initial begin
      reset=1'b1;
      clock=1'b0; 
   end
   initial #150 reset = 1'b0;
   always #50 clock = ~clock;
   initial #1000000 $stop; <i class="conum" data-value="2"></i><b>(2)</b>
   
endmodule</code></pre>
</div>
</div>
<div class="colist arabic">
<table>
<tr>
<td><i class="conum" data-value="1"></i><b>1</b></td>
<td>被仿真的设计模块是VirtualBoard。</td>
</tr>
<tr>
<td><i class="conum" data-value="2"></i><b>2</b></td>
<td>运行仿真的时长为1000000ns，即1ms。</td>
</tr>
</table>
</div>
</div>
</div>
<div class="paragraph">
<p>（3）仿真任务1设计的分频器</p>
</div>
<div class="paragraph">
<p>由于testbench中指定的仿真时长只有1ms，不足以观察分频器ClkOut的周期性变化。可以在仿真暂停后继续运行仿真；也可以修改testbench，延长停止仿真前的时长；或者临时修改设计代码，改为较小的分频数以便能观察到ClkOut的周期性变化。</p>
</div>
<div class="sidebarblock text-center">
<div class="content">
<div class="title">许可 | License</div>
<div class="paragraph">
<p><a href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh">CC BY-NC-SA：署名-非商业性使用-相同方式共享 4.0 国际许可协议</a></p>
</div>
</div>
</div>
</div>
</div>
</article>
  </div>
</main>
</div>
<footer class="footer">
  <p>This page was built using the Antora default UI.</p>
  <p>The source code for this UI is licensed under the terms of the MPL-2.0 license.</p>
</footer>
<script id="site-script" src="../../../_/js/site.js" data-ui-root-path="../../../_"></script>
<script async src="../../../_/js/vendor/highlight.js"></script>
  </body>
</html>
