{
  "creator": "Next Generation Place and Route (Version nextpnr-0.6-104-ge8602fb5)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "frontend/top": "top",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "12000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "app.v:6.1-34.10",
        "hdlname": "\\top"
      },
      "ports": {
        "tx_pin": {
          "direction": "output",
          "bits": [ 3878225 ]
        },
        "rx_pin": {
          "direction": "input",
          "bits": [ 3878224 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3878223 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 896, 896, 896, 896, 896, 896 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3878221 ]
        }
      },
      "cells": {
        "debugger.tx.state_DFFP_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFP",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "app.v:24.6-32.2|uart_tx.v:33.1-39.4|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:79.7-79.60"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878755 ],
            "CE": [  ],
            "Q": [ 3878410 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878743 ]
          }
        },
        "debugger.tx.state_DFFC_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "app.v:24.6-32.2|uart_tx.v:33.1-39.4|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878751 ],
            "CE": [  ],
            "Q": [ 3878738 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878733 ]
          }
        },
        "debugger.tx.state_DFFC_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "app.v:24.6-32.2|uart_tx.v:33.1-39.4|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:91.7-91.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878749 ],
            "CE": [  ],
            "Q": [ 3878736 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878729 ]
          }
        },
        "debugger.tx.tx_data_latch_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "app.v:24.6-32.2|uart_tx.v:86.1-95.4|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878761 ],
            "CE": [ 3878760 ],
            "Q": [ 3878763 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878899 ]
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878412 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878412 ],
            "CE": [ 3878399 ],
            "Q": [ 3878396 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [  ],
            "C": [ 3878397 ],
            "B": [ 3878410 ],
            "A": [ 3878408 ]
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878399 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878410 ],
            "B": [ 3878408 ],
            "A": [ 3878418 ]
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878400 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878400 ],
            "CE": [ 3878399 ],
            "Q": [ 3878339 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [  ],
            "C": [ 3878387 ],
            "B": [ 3878410 ],
            "A": [ 3878408 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878422 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878339 ],
            "B": [ 3878396 ],
            "A": [ 3878392 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878436 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878437 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878442 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878443 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878450 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878451 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878455 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878456 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878466 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878467 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878471 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878472 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878479 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878480 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878484 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878485 ],
            "CLK": [  ],
            "D": [ 3878491 ],
            "C": [ 3878490 ],
            "B": [ 3878489 ],
            "A": [ 3878488 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878426 ],
            "CLK": [  ],
            "D": [ 3878496 ],
            "C": [ 3878495 ],
            "B": [ 3878494 ],
            "A": [ 3878493 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878430 ],
            "CLK": [  ],
            "D": [ 3878501 ],
            "C": [ 3878500 ],
            "B": [ 3878499 ],
            "A": [ 3878498 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878434 ],
            "CLK": [  ],
            "D": [ 3878506 ],
            "C": [ 3878505 ],
            "B": [ 3878504 ],
            "A": [ 3878503 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878438 ],
            "CLK": [  ],
            "D": [ 3878511 ],
            "C": [ 3878510 ],
            "B": [ 3878509 ],
            "A": [ 3878508 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878491 ],
            "CLK": [  ],
            "D": [ 3878516 ],
            "C": [ 3878515 ],
            "B": [ 3878514 ],
            "A": [ 3878513 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878490 ],
            "CLK": [  ],
            "D": [ 3878521 ],
            "C": [ 3878520 ],
            "B": [ 3878519 ],
            "A": [ 3878518 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878489 ],
            "CLK": [  ],
            "D": [ 3878526 ],
            "C": [ 3878525 ],
            "B": [ 3878524 ],
            "A": [ 3878523 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0_LUT4_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878488 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878530 ],
            "B": [ 3878529 ],
            "A": [ 3878528 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878539 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_10_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878539 ],
            "CE": [  ],
            "Q": [ 3878510 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878544 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878546 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_11_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878546 ],
            "CE": [  ],
            "Q": [ 3878530 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878550 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878552 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_12_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878552 ],
            "CE": [  ],
            "Q": [ 3878509 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878556 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878558 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_13_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878558 ],
            "CE": [  ],
            "Q": [ 3878529 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878562 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878564 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_14_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878564 ],
            "CE": [  ],
            "Q": [ 3878528 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878568 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878570 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_15_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878570 ],
            "CE": [  ],
            "Q": [ 3878508 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878574 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878576 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_16_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878576 ],
            "CE": [  ],
            "Q": [ 3878516 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878580 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878582 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_17_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878582 ],
            "CE": [  ],
            "Q": [ 3878496 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878587 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878589 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_18_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878589 ],
            "CE": [  ],
            "Q": [ 3878495 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878593 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878595 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_19_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878595 ],
            "CE": [  ],
            "Q": [ 3878518 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878599 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878536 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878536 ],
            "CE": [  ],
            "Q": [ 3878526 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878602 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878607 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_20_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878607 ],
            "CE": [  ],
            "Q": [ 3878515 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878611 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878613 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_21_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878613 ],
            "CE": [  ],
            "Q": [ 3878498 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878617 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878619 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_22_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878619 ],
            "CE": [  ],
            "Q": [ 3878494 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878623 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878625 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_23_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878625 ],
            "CE": [  ],
            "Q": [ 3878499 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878629 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878631 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_24_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878631 ],
            "CE": [  ],
            "Q": [ 3878519 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878635 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878637 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_25_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878637 ],
            "CE": [  ],
            "Q": [ 3878500 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878641 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878643 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_26_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878643 ],
            "CE": [  ],
            "Q": [ 3878520 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878647 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878649 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_27_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878649 ],
            "CE": [  ],
            "Q": [ 3878521 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878653 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878655 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_28_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878655 ],
            "CE": [  ],
            "Q": [ 3878501 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878659 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878661 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_29_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878661 ],
            "CE": [  ],
            "Q": [ 3878514 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878665 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878604 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878604 ],
            "CE": [  ],
            "Q": [ 3878525 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878668 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878673 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_30_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878673 ],
            "CE": [  ],
            "Q": [ 3878513 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878677 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878679 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_31_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878679 ],
            "CE": [  ],
            "Q": [ 3878493 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878683 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878670 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_3_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878670 ],
            "CE": [  ],
            "Q": [ 3878505 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878686 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878688 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_4_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878688 ],
            "CE": [  ],
            "Q": [ 3878524 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878692 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878694 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_5_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878694 ],
            "CE": [  ],
            "Q": [ 3878504 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878698 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878700 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_6_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878700 ],
            "CE": [  ],
            "Q": [ 3878503 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878704 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878706 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_7_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878706 ],
            "CE": [  ],
            "Q": [ 3878523 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878710 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878712 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_8_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878712 ],
            "CE": [  ],
            "Q": [ 3878531 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878716 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878718 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_9_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878718 ],
            "CE": [  ],
            "Q": [ 3878511 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878722 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878533 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878533 ],
            "CE": [  ],
            "Q": [ 3878506 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878725 ],
            "C": [ 3878418 ],
            "B": [ 3878408 ],
            "A": [ 3878543 ]
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878731 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878738 ],
            "A": [ 3878736 ]
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878732 ],
            "CLK": [  ],
            "D": [ 3878738 ],
            "C": [ 3878736 ],
            "B": [ 3878418 ],
            "A": [ 3878422 ]
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878741 ],
            "CLK": [  ],
            "D": [ 3878410 ],
            "C": [ 3878738 ],
            "B": [ 3878418 ],
            "A": [ 3878422 ]
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_2_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878742 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878410 ],
            "B": [ 3878738 ],
            "A": [ 3878418 ]
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878727 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878418 ],
            "B": [ 3878738 ],
            "A": [ 3878736 ]
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878728 ],
            "CLK": [  ],
            "D": [ 3878418 ],
            "C": [ 3878738 ],
            "B": [ 3878736 ],
            "A": [ 3878422 ]
          }
        },
        "debugger.tx.state_DFFC_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878751 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.state_DFFC_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878749 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.state_DFFP_Q_PRESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878755 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878408 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878738 ],
            "A": [ 3878736 ]
          }
        },
        "debugger.tx.state_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878543 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878736 ],
            "B": [ 3878410 ],
            "A": [ 3878738 ]
          }
        },
        "debugger.tx.tx_data_latch_DFFCE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878760 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878410 ],
            "B": [ 3878736 ],
            "A": [ 3878738 ]
          }
        },
        "debugger.tx.tx_data_latch_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878761 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.tx_data_latch_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878767 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878763 ],
            "B": [ 3878410 ],
            "A": [ 3878392 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878477 ],
            "SEL": [ 3878438 ],
            "I1": [ 3878485 ],
            "I0": [ 3878484 ]
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878403 ],
            "CE": [ 3878399 ],
            "Q": [ 3878392 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [  ],
            "C": [ 3878393 ],
            "B": [ 3878410 ],
            "A": [ 3878408 ]
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878403 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.tx_reg_DFFP_Q_PRESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878866 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878329 ]
          }
        },
        "debugger.tx.tx_reg_DFFP_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFP",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111110101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878866 ],
            "CE": [  ],
            "Q": [ 3878869 ],
            "F": [  ],
            "CLK": [ 3878324 ],
            "D": [ 3878767 ],
            "C": [ 3878339 ],
            "B": [ 3878396 ],
            "A": [ 3878408 ]
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878743 ],
            "SEL": [ 3878736 ],
            "I1": [ 3878742 ],
            "I0": [ 3878741 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878448 ],
            "SEL": [ 3878438 ],
            "I1": [ 3878456 ],
            "I0": [ 3878455 ]
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878733 ],
            "SEL": [ 3878410 ],
            "I1": [ 3878732 ],
            "I0": [ 3878731 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878461 ],
            "SEL": [ 3878434 ],
            "I1": [ 3878477 ],
            "I0": [ 3878476 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878424 ],
            "SEL": [ 3878430 ],
            "I1": [ 3878429 ],
            "I0": [ 3878428 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878460 ],
            "SEL": [ 3878434 ],
            "I1": [ 3878464 ],
            "I0": [ 3878463 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878428 ],
            "SEL": [ 3878434 ],
            "I1": [ 3878433 ],
            "I0": [ 3878432 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878429 ],
            "SEL": [ 3878434 ],
            "I1": [ 3878448 ],
            "I0": [ 3878447 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878464 ],
            "SEL": [ 3878438 ],
            "I1": [ 3878472 ],
            "I0": [ 3878471 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878476 ],
            "SEL": [ 3878438 ],
            "I1": [ 3878480 ],
            "I0": [ 3878479 ]
          }
        },
        "debugger.tx.bit_cnt_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878397 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878396 ],
            "A": [ 3878899 ]
          }
        },
        "debugger.tx.bit_cnt_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878393 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878392 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.bit_cnt_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878387 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878339 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.bit_cnt_ALU_I1_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878899 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878683 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878493 ],
            "A": [ 3878899 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878677 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878513 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878665 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878514 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878659 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878501 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878653 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878521 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878647 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878520 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878463 ],
            "SEL": [ 3878438 ],
            "I1": [ 3878467 ],
            "I0": [ 3878466 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878641 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878500 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878635 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878519 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878418 ],
            "SEL": [ 3878426 ],
            "I1": [ 3878425 ],
            "I0": [ 3878424 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "VCC",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "app.v:12.18-12.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878899 ],
            "PAD": [  ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878629 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878499 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878623 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878494 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878425 ],
            "SEL": [ 3878430 ],
            "I1": [ 3878461 ],
            "I0": [ 3878460 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878617 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878498 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878611 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878515 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878729 ],
            "SEL": [ 3878410 ],
            "I1": [ 3878728 ],
            "I0": [ 3878727 ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "VCC",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "app.v:12.18-12.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878899 ],
            "PAD": [  ]
          }
        },
        "debugger.rst_n_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "app.v:9.11-9.16"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878329 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878599 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878518 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878593 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878495 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878899 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878587 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878496 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878580 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878516 ],
            "A": [ 3878897 ]
          }
        },
        "tx_pin_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "app.v:11.12-11.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878869 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "VCC",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "app.v:12.18-12.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878899 ],
            "PAD": [  ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878574 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878508 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878568 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878528 ],
            "A": [ 3878897 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "GND",
            "NET_GW9C_ALWAYS_LOW0": "GND",
            "NET_GW9C_ALWAYS_LOW1": "GND",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "app.v:12.18-12.21"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3878897 ],
            "GW9C_ALWAYS_LOW0": [ 3878897 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878897 ],
            "PAD": [  ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878562 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878529 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878556 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878509 ],
            "A": [ 3878897 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "VCC",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "app.v:12.18-12.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878899 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "VCC",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "app.v:12.18-12.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878899 ],
            "PAD": [  ]
          }
        },
        "debugger.rx.rx_pin_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBA",
            "src": "app.v:10.11-10.17",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878332 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "debugger.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "app.v:8.11-8.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=NONE": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878324 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878550 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878530 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878544 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878510 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878716 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878531 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878710 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878523 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878704 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878503 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878692 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878524 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878698 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878504 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878686 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878505 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878602 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878526 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878668 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878525 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878722 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878511 ],
            "A": [ 3878897 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878432 ],
            "SEL": [ 3878438 ],
            "I1": [ 3878437 ],
            "I0": [ 3878436 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878433 ],
            "SEL": [ 3878438 ],
            "I1": [ 3878443 ],
            "I0": [ 3878442 ]
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878447 ],
            "SEL": [ 3878438 ],
            "I1": [ 3878451 ],
            "I0": [ 3878450 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3878897 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878725 ],
            "CLK": [  ],
            "D": [ 3878899 ],
            "C": [ 3878899 ],
            "B": [ 3878506 ],
            "A": [ 3878897 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3878899 ]
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        }
      },
      "netnames": {
        "debugger.tx.state_DFFP_Q_PRESET": {
          "hide_name": 0,
          "bits": [ 3878755 ] ,
          "attributes": {
            "ROUTING": "R13C7_F6;;1;R13C7_X07;R13C7_F6_X07;1;R13C7_LSR2;R13C7_X07_LSR2;1"
          }
        },
        "debugger.tx.state_DFFC_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878751 ] ,
          "attributes": {
            "ROUTING": "R14C7_F5;;1;R14C7_X08;R14C7_F5_X08;1;R14C7_LSR0;R14C7_X08_LSR0;1"
          }
        },
        "debugger.tx.state_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878749 ] ,
          "attributes": {
            "ROUTING": "R13C8_F7;;1;R13C8_X08;R13C8_F7_X08;1;R13C8_LSR2;R13C8_X08_LSR2;1"
          }
        },
        "debugger.tx.next_state[0]": {
          "hide_name": 0,
          "bits": [ 3878743 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF0;;1;R13C7_E10;R13C7_OF0_E100;1;R13C7_A5;R13C7_E100_A5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:26.34-26.44|uart.v:51.3-51.64",
            "hdlname": "debugger tx next_state"
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3878742 ] ,
          "attributes": {
            "ROUTING": "R13C7_F1;;1;R13C7_I1MUX0;R13C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3878741 ] ,
          "attributes": {
            "ROUTING": "R13C7_F0;;1;R13C7_I0MUX0;R13C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878738 ] ,
          "attributes": {
            "ROUTING": "R14C7_X06;R14C7_Q1_X06;1;R14C7_D3;R14C7_X06_D3;1;R14C7_A4;R14C7_W210_A4;1;R14C8_A6;R14C8_X06_A6;1;R14C7_N25;R14C7_S130_N250;1;R14C7_B6;R14C7_N250_B6;1;R14C7_B2;R14C7_S130_B2;1;R14C7_E21;R14C7_Q1_E210;1;R14C8_X06;R14C8_E211_X06;1;R14C7_W21;R14C7_Q1_W210;1;R14C7_S13;R14C7_Q1_S130;1;R13C7_X02;R13C7_N211_X02;1;R13C7_C0;R13C7_X02_C0;1;R14C7_N21;R14C7_Q1_N210;1;R13C7_B1;R13C7_N211_B1;1;R13C8_X02;R13C8_E211_X02;1;R13C8_C1;R13C8_X02_C1;1;R14C7_Q1;;1;R13C7_E21;R13C7_N111_E210;1;R14C7_SN10;R14C7_Q1_SN10;1;R13C8_B0;R13C8_E211_B0;1",
            "hdlname": "debugger tx state",
            "src": "app.v:24.6-32.2|uart_tx.v:25.34-25.39|uart.v:51.3-51.64",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3878736 ] ,
          "attributes": {
            "ROUTING": "R13C8_E13;R13C8_Q4_E130;1;R13C8_W26;R13C8_E130_W260;1;R13C7_SEL0;R13C7_W261_SEL0;1;R14C8_W24;R14C8_S101_W240;1;R14C7_C4;R14C7_W241_C4;1;R14C8_B6;R14C8_X05_B6;1;R13C8_N10;R13C8_Q4_N100;1;R13C8_A0;R13C8_N100_A0;1;R13C8_S24;R13C8_Q4_S240;1;R14C8_X05;R14C8_S241_X05;1;R14C8_W21;R14C8_S111_W210;1;R14C7_X02;R14C7_W211_X02;1;R14C7_C3;R14C7_X02_C3;1;R14C7_A2;R14C7_W251_A2;1;R13C8_S10;R13C8_Q4_S100;1;R13C8_B1;R13C8_S100_B1;1;R13C8_Q4;;1;R13C8_SN10;R13C8_Q4_SN10;1;R14C8_W25;R14C8_S111_W250;1;R14C7_A6;R14C7_W251_A6;1",
            "hdlname": "debugger tx state",
            "src": "app.v:24.6-32.2|uart_tx.v:25.34-25.39|uart.v:51.3-51.64",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.next_state[1]": {
          "hide_name": 0,
          "bits": [ 3878733 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF2;;1;R14C7_N10;R14C7_OF2_N100;1;R14C7_A1;R14C7_N100_A1;1",
            "src": "app.v:24.6-32.2|uart_tx.v:26.34-26.44|uart.v:51.3-51.64",
            "hdlname": "debugger tx next_state"
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3878732 ] ,
          "attributes": {
            "ROUTING": "R14C7_F3;;1;R14C7_I1MUX2;R14C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3878731 ] ,
          "attributes": {
            "ROUTING": "R14C7_F2;;1;R14C7_I0MUX2;R14C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.next_state[2]": {
          "hide_name": 0,
          "bits": [ 3878729 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF0;;1;R13C8_E10;R13C8_OF0_E100;1;R13C8_A4;R13C8_E100_A4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:26.34-26.44|uart.v:51.3-51.64",
            "hdlname": "debugger tx next_state"
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878728 ] ,
          "attributes": {
            "ROUTING": "R13C8_F1;;1;R13C8_I1MUX0;R13C8_F1_DUMMY_I1MUX0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.next_state_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878727 ] ,
          "attributes": {
            "ROUTING": "R13C8_F0;;1;R13C8_I0MUX0;R13C8_F0_DUMMY_I0MUX0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3878725 ] ,
          "attributes": {
            "ROUTING": "R12C8_F2;;1;R12C8_EW20;R12C8_F2_EW20;1;R12C9_S22;R12C9_E121_S220;1;R13C9_D0;R13C9_S221_D0;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878722 ] ,
          "attributes": {
            "ROUTING": "R12C6_F5;;1;R12C6_S25;R12C6_F5_S250;1;R14C6_S20;R14C6_S252_S200;1;R15C6_D1;R15C6_S201_D1;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3878859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878718 ] ,
          "attributes": {
            "ROUTING": "R15C6_F4;;1;R15C6_X07;R15C6_F4_X07;1;R15C6_LSR0;R15C6_X07_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878716 ] ,
          "attributes": {
            "ROUTING": "R12C7_F0;;1;R12C7_EW20;R12C7_F0_EW20;1;R12C6_N22;R12C6_W121_N220;1;R11C6_D3;R11C6_N221_D3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878856 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878712 ] ,
          "attributes": {
            "ROUTING": "R11C7_F3;;1;R11C7_S10;R11C7_F3_S100;1;R11C7_W21;R11C7_S100_W210;1;R11C6_LSR1;R11C6_W211_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3878710 ] ,
          "attributes": {
            "ROUTING": "R12C7_F1;;1;R12C7_S10;R12C7_F1_S100;1;R13C7_E20;R13C7_S101_E200;1;R13C8_D2;R13C8_E201_D2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878853 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878706 ] ,
          "attributes": {
            "ROUTING": "R13C8_F6;;1;R13C8_X07;R13C8_F6_X07;1;R13C8_LSR1;R13C8_X07_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878704 ] ,
          "attributes": {
            "ROUTING": "R12C7_F2;;1;R12C7_N10;R12C7_F2_N100;1;R11C7_D1;R11C7_N101_D1;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878850 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878700 ] ,
          "attributes": {
            "ROUTING": "R11C7_F6;;1;R11C7_X07;R11C7_F6_X07;1;R11C7_LSR0;R11C7_X07_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3878698 ] ,
          "attributes": {
            "ROUTING": "R12C7_F3;;1;R12C7_N13;R12C7_F3_N130;1;R11C7_D4;R11C7_N131_D4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878846 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878694 ] ,
          "attributes": {
            "ROUTING": "R11C7_F7;;1;R11C7_X08;R11C7_F7_X08;1;R11C7_LSR2;R11C7_X08_LSR2;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3878692 ] ,
          "attributes": {
            "ROUTING": "R12C7_F4;;1;R12C7_E10;R12C7_F4_E100;1;R12C8_N20;R12C8_E101_N200;1;R11C8_D0;R11C8_N201_D0;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878843 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878688 ] ,
          "attributes": {
            "ROUTING": "R11C8_F7;;1;R11C8_X08;R11C8_F7_X08;1;R11C8_LSR0;R11C8_X08_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3878686 ] ,
          "attributes": {
            "ROUTING": "R12C7_F5;;1;R12C7_SN20;R12C7_F5_SN20;1;R13C7_D2;R13C7_S121_D2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3878683 ] ,
          "attributes": {
            "ROUTING": "R12C3_F1;;1;R12C3_SN10;R12C3_F1_SN10;1;R13C3_D5;R13C3_S111_D5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878837 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878679 ] ,
          "attributes": {
            "ROUTING": "R13C3_F1;;1;R13C3_X06;R13C3_F1_X06;1;R13C3_LSR2;R13C3_X06_LSR2;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878677 ] ,
          "attributes": {
            "ROUTING": "R12C3_F2;;1;R12C3_S22;R12C3_F2_S220;1;R13C3_D2;R13C3_S221_D2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878834 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878673 ] ,
          "attributes": {
            "ROUTING": "R13C3_F0;;1;R13C3_X05;R13C3_F0_X05;1;R13C3_LSR1;R13C3_X05_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878840 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878670 ] ,
          "attributes": {
            "ROUTING": "R13C7_F7;;1;R13C7_X08;R13C7_F7_X08;1;R13C7_LSR1;R13C7_X08_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3878668 ] ,
          "attributes": {
            "ROUTING": "R12C8_F0;;1;R12C8_E10;R12C8_F0_E100;1;R12C9_D0;R12C9_E101_D0;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878665 ] ,
          "attributes": {
            "ROUTING": "R12C3_F3;;1;R12C3_SN20;R12C3_F3_SN20;1;R13C3_E22;R13C3_S121_E220;1;R13C4_D0;R13C4_E221_D0;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878828 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878661 ] ,
          "attributes": {
            "ROUTING": "R12C4_F7;;1;R12C4_S27;R12C4_F7_S270;1;R13C4_LSR0;R13C4_S271_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3878659 ] ,
          "attributes": {
            "ROUTING": "R12C3_F4;;1;R12C3_S24;R12C3_F4_S240;1;R14C3_X03;R14C3_S242_X03;1;R14C3_D2;R14C3_X03_D2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878825 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878655 ] ,
          "attributes": {
            "ROUTING": "R14C3_F5;;1;R14C3_X08;R14C3_F5_X08;1;R14C3_LSR1;R14C3_X08_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878653 ] ,
          "attributes": {
            "ROUTING": "R12C3_F5;;1;R12C3_EW20;R12C3_F5_EW20;1;R12C4_S26;R12C4_E121_S260;1;R14C4_D5;R14C4_S262_D5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878822 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878649 ] ,
          "attributes": {
            "ROUTING": "R14C4_F7;;1;R14C4_X08;R14C4_F7_X08;1;R14C4_LSR2;R14C4_X08_LSR2;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3878647 ] ,
          "attributes": {
            "ROUTING": "R12C4_F0;;1;R12C4_S20;R12C4_F0_S200;1;R14C4_D3;R14C4_S202_D3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878819 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878643 ] ,
          "attributes": {
            "ROUTING": "R14C3_F0;;1;R14C3_W13;R14C3_F0_W130;1;R14C3_E27;R14C3_W130_E270;1;R14C4_LSR1;R14C4_E271_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3878641 ] ,
          "attributes": {
            "ROUTING": "R12C4_F1;;1;R12C4_SN10;R12C4_F1_SN10;1;R13C4_D4;R13C4_S111_D4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878816 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878637 ] ,
          "attributes": {
            "ROUTING": "R13C3_F7;;1;R13C3_E27;R13C3_F7_E270;1;R13C4_LSR2;R13C4_E271_LSR2;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3878635 ] ,
          "attributes": {
            "ROUTING": "R12C4_F2;;1;R12C4_S22;R12C4_F2_S220;1;R14C4_D0;R14C4_S222_D0;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878813 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878631 ] ,
          "attributes": {
            "ROUTING": "R15C4_F0;;1;R15C4_W13;R15C4_F0_W130;1;R15C4_N27;R15C4_W130_N270;1;R14C4_LSR0;R14C4_N271_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878629 ] ,
          "attributes": {
            "ROUTING": "R12C4_F3;;1;R12C4_N13;R12C4_F3_N130;1;R11C4_D5;R11C4_N131_D5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878810 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878625 ] ,
          "attributes": {
            "ROUTING": "R11C4_F6;;1;R11C4_X07;R11C4_F6_X07;1;R11C4_LSR2;R11C4_X07_LSR2;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3878623 ] ,
          "attributes": {
            "ROUTING": "R12C4_F4;;1;R12C4_N10;R12C4_F4_N100;1;R11C4_D0;R11C4_N101_D0;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878807 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878619 ] ,
          "attributes": {
            "ROUTING": "R11C4_F2;;1;R11C4_X05;R11C4_F2_X05;1;R11C4_LSR0;R11C4_X05_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3878617 ] ,
          "attributes": {
            "ROUTING": "R12C4_F5;;1;R12C4_SN20;R12C4_F5_SN20;1;R13C4_D3;R13C4_S121_D3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878804 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878613 ] ,
          "attributes": {
            "ROUTING": "R13C4_F6;;1;R13C4_X07;R13C4_F6_X07;1;R13C4_LSR1;R13C4_X07_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3878611 ] ,
          "attributes": {
            "ROUTING": "R12C5_F0;;1;R12C5_S20;R12C5_F0_S200;1;R14C5_D1;R14C5_S202_D1;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878801 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878607 ] ,
          "attributes": {
            "ROUTING": "R14C5_F6;;1;R14C5_X07;R14C5_F6_X07;1;R14C5_LSR0;R14C5_X07_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878831 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878604 ] ,
          "attributes": {
            "ROUTING": "R12C9_F4;;1;R12C9_X07;R12C9_F4_X07;1;R12C9_LSR0;R12C9_X07_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3878602 ] ,
          "attributes": {
            "ROUTING": "R12C8_F1;;1;R12C8_E21;R12C8_F1_E210;1;R12C9_X06;R12C9_E211_X06;1;R12C9_D3;R12C9_X06_D3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3878599 ] ,
          "attributes": {
            "ROUTING": "R12C5_F1;;1;R12C5_SN20;R12C5_F1_SN20;1;R13C5_S22;R13C5_S121_S220;1;R14C5_D3;R14C5_S221_D3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878795 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878595 ] ,
          "attributes": {
            "ROUTING": "R15C5_F5;;1;R15C5_W13;R15C5_F5_W130;1;R15C5_N27;R15C5_W130_N270;1;R14C5_LSR1;R14C5_N271_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878593 ] ,
          "attributes": {
            "ROUTING": "R12C5_F2;;1;R12C5_N22;R12C5_F2_N220;1;R11C5_D1;R11C5_N221_D1;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3878792 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878589 ] ,
          "attributes": {
            "ROUTING": "R12C5_F6;;1;R12C5_W13;R12C5_F6_W130;1;R12C5_N27;R12C5_W130_N270;1;R11C5_LSR0;R11C5_N271_LSR0;1"
          }
        },
        "debugger.tx.state_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878587 ] ,
          "attributes": {
            "ROUTING": "R12C5_F3;;1;R12C5_N10;R12C5_F3_N100;1;R11C5_D3;R11C5_N101_D3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3878789 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878582 ] ,
          "attributes": {
            "ROUTING": "R11C5_F7;;1;R11C5_W82;R11C5_F7_W820;1;R11C4_E27;R11C4_E828_E270;1;R11C5_LSR1;R11C5_E271_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878580 ] ,
          "attributes": {
            "ROUTING": "R12C5_F4;;1;R12C5_S24;R12C5_F4_S240;1;R14C5_D4;R14C5_S242_D4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3878786 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878576 ] ,
          "attributes": {
            "ROUTING": "R14C5_F7;;1;R14C5_X08;R14C5_F7_X08;1;R14C5_LSR2;R14C5_X08_LSR2;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878574 ] ,
          "attributes": {
            "ROUTING": "R12C5_F5;;1;R12C5_N13;R12C5_F5_N130;1;R11C5_D4;R11C5_N131_D4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3878783 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878570 ] ,
          "attributes": {
            "ROUTING": "R11C5_F6;;1;R11C5_X07;R11C5_F6_X07;1;R11C5_LSR2;R11C5_X07_LSR2;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878568 ] ,
          "attributes": {
            "ROUTING": "R12C6_F0;;1;R12C6_N10;R12C6_F0_N100;1;R11C6_D0;R11C6_N101_D0;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3878781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878564 ] ,
          "attributes": {
            "ROUTING": "R11C6_F7;;1;R11C6_X08;R11C6_F7_X08;1;R11C6_LSR0;R11C6_X08_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878562 ] ,
          "attributes": {
            "ROUTING": "R12C6_F1;;1;R12C6_S21;R12C6_F1_S210;1;R14C6_X04;R14C6_S212_X04;1;R14C6_D5;R14C6_X04_D5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878778 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878558 ] ,
          "attributes": {
            "ROUTING": "R14C6_F7;;1;R14C6_X08;R14C6_F7_X08;1;R14C6_LSR2;R14C6_X08_LSR2;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878556 ] ,
          "attributes": {
            "ROUTING": "R12C6_F2;;1;R12C6_S22;R12C6_F2_S220;1;R14C6_D0;R14C6_S222_D0;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878552 ] ,
          "attributes": {
            "ROUTING": "R15C6_F2;;1;R15C6_W13;R15C6_F2_W130;1;R15C6_N27;R15C6_W130_N270;1;R14C6_LSR0;R14C6_N271_LSR0;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878550 ] ,
          "attributes": {
            "ROUTING": "R12C6_F3;;1;R12C6_N13;R12C6_F3_N130;1;R11C6_D4;R11C6_N131_D4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878773 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878546 ] ,
          "attributes": {
            "ROUTING": "R11C6_F6;;1;R11C6_X07;R11C6_F6_X07;1;R11C6_LSR2;R11C6_X07_LSR2;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878544 ] ,
          "attributes": {
            "ROUTING": "R12C6_F4;;1;R12C6_SN20;R12C6_F4_SN20;1;R13C6_S22;R13C6_S121_S220;1;R14C6_D3;R14C6_S221_D3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.state_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878543 ] ,
          "attributes": {
            "ROUTING": "R14C6_W23;R14C6_W131_W230;1;R14C4_N23;R14C4_W232_N230;1;R13C4_A4;R13C4_N231_A4;1;R13C4_A3;R13C4_N251_A3;1;R14C5_A4;R14C5_X05_A4;1;R11C6_A4;R11C6_W251_A4;1;R14C7_W13;R14C7_F4_W130;1;R11C7_W25;R11C7_N251_W250;1;R13C7_X05;R13C7_N241_X05;1;R13C7_A2;R13C7_X05_A2;1;R14C5_A3;R14C5_X05_A3;1;R14C6_W20;R14C6_W101_W200;1;R14C7_N24;R14C7_F4_N240;1;R13C8_X05;R13C8_N241_X05;1;R13C8_A2;R13C8_X05_A2;1;R12C7_N25;R12C7_N242_N250;1;R14C5_X05;R14C5_W201_X05;1;R14C5_X03;R14C5_W242_X03;1;R14C5_A1;R14C5_X03_A1;1;R14C6_S24;R14C6_W101_S240;1;R15C6_X03;R15C6_S241_X03;1;R15C6_A1;R15C6_X03_A1;1;R11C7_X02;R11C7_N232_X02;1;R11C7_A1;R11C7_X02_A1;1;R14C4_A5;R14C4_W251_A5;1;R14C4_A0;R14C4_W251_A0;1;R13C8_E24;R13C8_N241_E240;1;R13C9_X03;R13C9_E241_X03;1;R13C9_A0;R13C9_X03_A0;1;R14C4_A3;R14C4_W251_A3;1;R14C7_N13;R14C7_F4_N130;1;R13C7_N23;R13C7_N131_N230;1;R11C7_A4;R11C7_N232_A4;1;R11C6_A3;R11C6_N251_A3;1;R11C6_A0;R11C6_N251_A0;1;R14C7_E10;R14C7_F4_E100;1;R14C8_N24;R14C8_E101_N240;1;R12C8_N25;R12C8_N242_N250;1;R11C8_A0;R11C8_N251_A0;1;R12C9_X05;R12C9_N242_X05;1;R12C9_A3;R12C9_X05_A3;1;R14C6_A3;R14C6_W131_A3;1;R14C7_E24;R14C7_F4_E240;1;R14C9_N24;R14C9_E242_N240;1;R12C9_X01;R12C9_N242_X01;1;R12C9_A0;R12C9_X01_A0;1;R14C6_A5;R14C6_W131_A5;1;R14C4_N25;R14C4_W251_N250;1;R14C5_W25;R14C5_W242_W250;1;R14C3_A2;R14C3_W252_A2;1;R13C6_W24;R13C6_N241_W240;1;R13C4_X03;R13C4_W242_X03;1;R13C4_A0;R13C4_X03_A0;1;R14C7_W10;R14C7_F4_W100;1;R14C6_N24;R14C6_W101_N240;1;R12C6_N25;R12C6_N242_N250;1;R14C6_X03;R14C6_W241_X03;1;R14C6_A0;R14C6_X03_A0;1;R13C3_A2;R13C3_X07_A2;1;R13C5_W24;R13C5_N241_W240;1;R13C3_X07;R13C3_W242_X07;1;R13C3_A5;R13C3_X07_A5;1;R11C5_A3;R11C5_N251_A3;1;R11C5_X06;R11C5_N251_X06;1;R11C5_A4;R11C5_X06_A4;1;R11C5_A1;R11C5_N251_A1;1;R11C4_A0;R11C4_W251_A0;1;R14C7_F4;;1;R14C7_W24;R14C7_F4_W240;1;R14C5_N24;R14C5_W242_N240;1;R12C5_N25;R12C5_N242_N250;1;R11C5_W25;R11C5_N251_W250;1;R11C4_A5;R11C4_W251_A5;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878770 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878539 ] ,
          "attributes": {
            "ROUTING": "R14C6_F6;;1;R14C6_X07;R14C6_F6_X07;1;R14C6_LSR1;R14C6_X07_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I0_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878798 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": "R12C9_F7;;1;R12C9_X08;R12C9_F7_X08;1;R12C9_LSR1;R12C9_X08_LSR1;1"
          }
        },
        "debugger.tx.tx_data_valid_ALU_I3_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3878860 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "app.v:24.6-32.2|uart_tx.v:120.16-120.33|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.cycle_cnt_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878533 ] ,
          "attributes": {
            "ROUTING": "R13C9_F3;;1;R13C9_X06;R13C9_F3_X06;1;R13C9_LSR0;R13C9_X06_LSR0;1"
          }
        },
        "debugger.tx.cycle_cnt[23]": {
          "hide_name": 0,
          "bits": [ 3878531 ] ,
          "attributes": {
            "ROUTING": "R12C6_E25;R12C6_S111_E250;1;R12C7_X04;R12C7_E251_X04;1;R12C7_B0;R12C7_X04_B0;1;R11C6_Q3;;1;R11C6_SN10;R11C6_Q3_SN10;1;R12C6_D7;R12C6_S111_D7;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[20]": {
          "hide_name": 0,
          "bits": [ 3878530 ] ,
          "attributes": {
            "ROUTING": "R11C6_S24;R11C6_Q4_S240;1;R12C6_W24;R12C6_S241_W240;1;R12C6_B3;R12C6_W240_B3;1;R11C6_Q4;;1;R11C6_S13;R11C6_Q4_S130;1;R12C6_C7;R12C6_S131_C7;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[18]": {
          "hide_name": 0,
          "bits": [ 3878529 ] ,
          "attributes": {
            "ROUTING": "R12C6_X04;R12C6_N252_X04;1;R12C6_B1;R12C6_X04_B1;1;R14C6_Q5;;1;R14C6_N25;R14C6_Q5_N250;1;R12C6_B7;R12C6_N252_B7;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[17]": {
          "hide_name": 0,
          "bits": [ 3878528 ] ,
          "attributes": {
            "ROUTING": "R11C6_S20;R11C6_Q0_S200;1;R12C6_X07;R12C6_S201_X07;1;R12C6_B0;R12C6_X07_B0;1;R11C6_Q0;;1;R11C6_S10;R11C6_Q0_S100;1;R12C6_A7;R12C6_S101_A7;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[30]": {
          "hide_name": 0,
          "bits": [ 3878526 ] ,
          "attributes": {
            "ROUTING": "R12C9_EW10;R12C9_Q3_EW10;1;R12C8_B1;R12C8_W111_B1;1;R12C9_Q3;;1;R12C9_EW20;R12C9_Q3_EW20;1;R12C8_D4;R12C8_W121_D4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[29]": {
          "hide_name": 0,
          "bits": [ 3878525 ] ,
          "attributes": {
            "ROUTING": "R12C8_S24;R12C8_W101_S240;1;R12C8_B0;R12C8_S240_B0;1;R12C9_Q0;;1;R12C9_W10;R12C9_Q0_W100;1;R12C8_C4;R12C8_W101_C4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[27]": {
          "hide_name": 0,
          "bits": [ 3878524 ] ,
          "attributes": {
            "ROUTING": "R12C8_W26;R12C8_S121_W260;1;R12C7_X03;R12C7_W261_X03;1;R12C7_B4;R12C7_X03_B4;1;R11C8_Q0;;1;R11C8_SN20;R11C8_Q0_SN20;1;R12C8_B4;R12C8_S121_B4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[24]": {
          "hide_name": 0,
          "bits": [ 3878523 ] ,
          "attributes": {
            "ROUTING": "R12C8_W22;R12C8_N121_W220;1;R12C7_X05;R12C7_W221_X05;1;R12C7_B1;R12C7_X05_B1;1;R13C8_Q2;;1;R13C8_SN20;R13C8_Q2_SN20;1;R12C8_A4;R12C8_N121_A4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[4]": {
          "hide_name": 0,
          "bits": [ 3878521 ] ,
          "attributes": {
            "ROUTING": "R14C4_X04;R14C4_Q5_X04;1;R14C4_D6;R14C4_X04_D6;1;R14C4_Q5;;1;R14C4_EW10;R14C4_Q5_EW10;1;R14C3_N25;R14C3_W111_N250;1;R12C3_B5;R12C3_N252_B5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[5]": {
          "hide_name": 0,
          "bits": [ 3878520 ] ,
          "attributes": {
            "ROUTING": "R14C4_SN10;R14C4_Q3_SN10;1;R13C4_N21;R13C4_N111_N210;1;R12C4_B0;R12C4_N211_B0;1;R14C4_Q3;;1;R14C4_X06;R14C4_Q3_X06;1;R14C4_C6;R14C4_X06_C6;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[7]": {
          "hide_name": 0,
          "bits": [ 3878519 ] ,
          "attributes": {
            "ROUTING": "R14C4_X05;R14C4_Q0_X05;1;R14C4_B6;R14C4_X05_B6;1;R14C4_Q0;;1;R14C4_N20;R14C4_Q0_N200;1;R12C4_X03;R12C4_N202_X03;1;R12C4_B2;R12C4_X03_B2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[12]": {
          "hide_name": 0,
          "bits": [ 3878518 ] ,
          "attributes": {
            "ROUTING": "R14C5_N23;R14C5_Q3_N230;1;R12C5_B1;R12C5_N232_B1;1;R14C5_Q3;;1;R14C5_W13;R14C5_Q3_W130;1;R14C4_A6;R14C4_W131_A6;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[15]": {
          "hide_name": 0,
          "bits": [ 3878516 ] ,
          "attributes": {
            "ROUTING": "R14C5_SN10;R14C5_Q4_SN10;1;R13C5_N25;R13C5_N111_N250;1;R12C5_B4;R12C5_N251_B4;1;R14C5_Q4;;1;R14C5_W10;R14C5_Q4_W100;1;R14C4_N24;R14C4_W101_N240;1;R13C4_D7;R13C4_N241_D7;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[11]": {
          "hide_name": 0,
          "bits": [ 3878515 ] ,
          "attributes": {
            "ROUTING": "R14C5_N21;R14C5_Q1_N210;1;R12C5_B0;R12C5_N212_B0;1;R14C5_Q1;;1;R14C5_EW20;R14C5_Q1_EW20;1;R14C4_N22;R14C4_W121_N220;1;R13C4_C7;R13C4_N221_C7;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[2]": {
          "hide_name": 0,
          "bits": [ 3878514 ] ,
          "attributes": {
            "ROUTING": "R13C4_X05;R13C4_Q0_X05;1;R13C4_B7;R13C4_X05_B7;1;R13C4_Q0;;1;R13C4_N13;R13C4_Q0_N130;1;R12C4_W23;R12C4_N131_W230;1;R12C3_B3;R12C3_W231_B3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[1]": {
          "hide_name": 0,
          "bits": [ 3878513 ] ,
          "attributes": {
            "ROUTING": "R13C3_N13;R13C3_Q2_N130;1;R12C3_B2;R12C3_N131_B2;1;R13C3_Q2;;1;R13C3_EW10;R13C3_Q2_EW10;1;R13C4_A7;R13C4_E111_A7;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[22]": {
          "hide_name": 0,
          "bits": [ 3878511 ] ,
          "attributes": {
            "ROUTING": "R14C6_N26;R14C6_N121_N260;1;R12C6_D6;R12C6_N262_D6;1;R15C6_Q1;;1;R15C6_SN20;R15C6_Q1_SN20;1;R14C6_N22;R14C6_N121_N220;1;R12C6_X03;R12C6_N222_X03;1;R12C6_B5;R12C6_X03_B5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[21]": {
          "hide_name": 0,
          "bits": [ 3878510 ] ,
          "attributes": {
            "ROUTING": "R12C6_X06;R12C6_N251_X06;1;R12C6_C6;R12C6_X06_C6;1;R14C6_Q3;;1;R14C6_SN10;R14C6_Q3_SN10;1;R13C6_N25;R13C6_N111_N250;1;R12C6_B4;R12C6_N251_B4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[19]": {
          "hide_name": 0,
          "bits": [ 3878509 ] ,
          "attributes": {
            "ROUTING": "R12C6_X05;R12C6_N202_X05;1;R12C6_B6;R12C6_X05_B6;1;R14C6_Q0;;1;R14C6_N20;R14C6_Q0_N200;1;R12C6_X01;R12C6_N202_X01;1;R12C6_B2;R12C6_X01_B2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[16]": {
          "hide_name": 0,
          "bits": [ 3878508 ] ,
          "attributes": {
            "ROUTING": "R11C5_E13;R11C5_Q4_E130;1;R11C6_S23;R11C6_E131_S230;1;R12C6_A6;R12C6_S231_A6;1;R11C5_Q4;;1;R11C5_SN20;R11C5_Q4_SN20;1;R12C5_B5;R12C5_S121_B5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[31]": {
          "hide_name": 0,
          "bits": [ 3878506 ] ,
          "attributes": {
            "ROUTING": "R12C7_X02;R12C7_W232_X02;1;R12C7_D7;R12C7_X02_D7;1;R13C9_Q0;;1;R13C9_N13;R13C9_Q0_N130;1;R12C9_W23;R12C9_N131_W230;1;R12C8_B2;R12C8_W231_B2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[28]": {
          "hide_name": 0,
          "bits": [ 3878505 ] ,
          "attributes": {
            "ROUTING": "R13C7_SN10;R13C7_Q2_SN10;1;R12C7_C7;R12C7_N111_C7;1;R13C7_Q2;;1;R13C7_N10;R13C7_Q2_N100;1;R12C7_B5;R12C7_N101_B5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[26]": {
          "hide_name": 0,
          "bits": [ 3878504 ] ,
          "attributes": {
            "ROUTING": "R11C7_SN20;R11C7_Q4_SN20;1;R12C7_B7;R12C7_S121_B7;1;R11C7_Q4;;1;R11C7_SN10;R11C7_Q4_SN10;1;R12C7_B3;R12C7_S111_B3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[25]": {
          "hide_name": 0,
          "bits": [ 3878503 ] ,
          "attributes": {
            "ROUTING": "R12C7_A7;R12C7_S211_A7;1;R11C7_Q1;;1;R11C7_S21;R11C7_Q1_S210;1;R12C7_B2;R12C7_S211_B2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[3]": {
          "hide_name": 0,
          "bits": [ 3878501 ] ,
          "attributes": {
            "ROUTING": "R12C3_E22;R12C3_N222_E220;1;R12C4_D6;R12C4_E221_D6;1;R14C3_Q2;;1;R14C3_N22;R14C3_Q2_N220;1;R12C3_X03;R12C3_N222_X03;1;R12C3_B4;R12C3_X03_B4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[6]": {
          "hide_name": 0,
          "bits": [ 3878500 ] ,
          "attributes": {
            "ROUTING": "R12C4_C6;R12C4_X05_C6;1;R13C4_Q4;;1;R13C4_N24;R13C4_Q4_N240;1;R12C4_X05;R12C4_N241_X05;1;R12C4_B1;R12C4_X05_B1;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[8]": {
          "hide_name": 0,
          "bits": [ 3878499 ] ,
          "attributes": {
            "ROUTING": "R11C4_S25;R11C4_Q5_S250;1;R12C4_B6;R12C4_S251_B6;1;R11C4_Q5;;1;R11C4_SN10;R11C4_Q5_SN10;1;R12C4_B3;R12C4_S111_B3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[10]": {
          "hide_name": 0,
          "bits": [ 3878498 ] ,
          "attributes": {
            "ROUTING": "R12C4_W20;R12C4_N101_W200;1;R12C4_A6;R12C4_W200_A6;1;R13C4_Q3;;1;R13C4_N10;R13C4_Q3_N100;1;R12C4_B5;R12C4_N101_B5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[14]": {
          "hide_name": 0,
          "bits": [ 3878496 ] ,
          "attributes": {
            "ROUTING": "R12C5_D7;R12C5_S111_D7;1;R11C5_Q3;;1;R11C5_SN10;R11C5_Q3_SN10;1;R12C5_B3;R12C5_S111_B3;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[13]": {
          "hide_name": 0,
          "bits": [ 3878495 ] ,
          "attributes": {
            "ROUTING": "R11C5_S13;R11C5_Q1_S130;1;R12C5_C7;R12C5_S131_C7;1;R11C5_Q1;;1;R11C5_S21;R11C5_Q1_S210;1;R12C5_B2;R12C5_S211_B2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[9]": {
          "hide_name": 0,
          "bits": [ 3878494 ] ,
          "attributes": {
            "ROUTING": "R12C4_E22;R12C4_S121_E220;1;R12C5_X05;R12C5_E221_X05;1;R12C5_B7;R12C5_X05_B7;1;R11C4_Q0;;1;R11C4_SN20;R11C4_Q0_SN20;1;R12C4_B4;R12C4_S121_B4;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.cycle_cnt[0]": {
          "hide_name": 0,
          "bits": [ 3878493 ] ,
          "attributes": {
            "ROUTING": "R12C3_E25;R12C3_N251_E250;1;R12C5_A7;R12C5_E252_A7;1;R13C3_Q5;;1;R13C3_N25;R13C3_Q5_N250;1;R12C3_X04;R12C3_N251_X04;1;R12C3_B1;R12C3_X04_B1;1",
            "src": "app.v:24.6-32.2|uart_tx.v:27.34-27.43|uart.v:51.3-51.64",
            "hdlname": "debugger tx cycle_cnt"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3878491 ] ,
          "attributes": {
            "ROUTING": "R13C4_F7;;1;R13C4_E10;R13C4_F7_E100;1;R13C5_D1;R13C5_E101_D1;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3878490 ] ,
          "attributes": {
            "ROUTING": "R14C4_F6;;1;R14C4_EW20;R14C4_F6_EW20;1;R14C5_N26;R14C5_E121_N260;1;R13C5_C1;R13C5_N261_C1;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3878489 ] ,
          "attributes": {
            "ROUTING": "R12C8_F4;;1;R12C8_SN10;R12C8_F4_SN10;1;R13C8_W21;R13C8_S111_W210;1;R13C6_W21;R13C6_W212_W210;1;R13C5_B1;R13C5_W211_B1;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3878488 ] ,
          "attributes": {
            "ROUTING": "R12C6_F7;;1;R12C6_SN10;R12C6_F7_SN10;1;R13C6_W25;R13C6_S111_W250;1;R13C5_A1;R13C5_W251_A1;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878485 ] ,
          "attributes": {
            "ROUTING": "R13C5_F1;;1;R13C5_I1MUX0;R13C5_F1_DUMMY_I1MUX0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878484 ] ,
          "attributes": {
            "ROUTING": "R13C5_F0;;1;R13C5_I0MUX0;R13C5_F0_DUMMY_I0MUX0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878480 ] ,
          "attributes": {
            "ROUTING": "R13C5_F3;;1;R13C5_I1MUX2;R13C5_F3_DUMMY_I1MUX2;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878479 ] ,
          "attributes": {
            "ROUTING": "R13C5_F2;;1;R13C5_I0MUX2;R13C5_F2_DUMMY_I0MUX2;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878477 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF0;;1;R13C5_I1MUX1;R13C5_OF0_DUMMY_I1MUX1;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878476 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF2;;1;R13C5_I0MUX1;R13C5_OF2_DUMMY_I0MUX1;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878472 ] ,
          "attributes": {
            "ROUTING": "R13C5_F5;;1;R13C5_I1MUX4;R13C5_F5_DUMMY_I1MUX4;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878471 ] ,
          "attributes": {
            "ROUTING": "R13C5_F4;;1;R13C5_I0MUX4;R13C5_F4_DUMMY_I0MUX4;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878467 ] ,
          "attributes": {
            "ROUTING": "R13C5_F7;;1;R13C5_I1MUX6;R13C5_F7_DUMMY_I1MUX6;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878466 ] ,
          "attributes": {
            "ROUTING": "R13C5_F6;;1;R13C5_I0MUX6;R13C5_F6_DUMMY_I0MUX6;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878464 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF4;;1;R13C5_I1MUX5;R13C5_OF4_DUMMY_I1MUX5;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878463 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF6;;1;R13C5_I0MUX5;R13C5_OF6_DUMMY_I0MUX5;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878461 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF1;;1;R13C5_I1MUX3;R13C5_OF1_DUMMY_I1MUX3;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878460 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF5;;1;R13C5_I0MUX3;R13C5_OF5_DUMMY_I0MUX3;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878456 ] ,
          "attributes": {
            "ROUTING": "R13C6_F1;;1;R13C6_I1MUX0;R13C6_F1_DUMMY_I1MUX0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878455 ] ,
          "attributes": {
            "ROUTING": "R13C6_F0;;1;R13C6_I0MUX0;R13C6_F0_DUMMY_I0MUX0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878451 ] ,
          "attributes": {
            "ROUTING": "R13C6_F3;;1;R13C6_I1MUX2;R13C6_F3_DUMMY_I1MUX2;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878450 ] ,
          "attributes": {
            "ROUTING": "R13C6_F2;;1;R13C6_I0MUX2;R13C6_F2_DUMMY_I0MUX2;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878448 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF0;;1;R13C6_I1MUX1;R13C6_OF0_DUMMY_I1MUX1;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878447 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF2;;1;R13C6_I0MUX1;R13C6_OF2_DUMMY_I0MUX1;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878443 ] ,
          "attributes": {
            "ROUTING": "R13C6_F5;;1;R13C6_I1MUX4;R13C6_F5_DUMMY_I1MUX4;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878442 ] ,
          "attributes": {
            "ROUTING": "R13C6_F4;;1;R13C6_I0MUX4;R13C6_F4_DUMMY_I0MUX4;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3878438 ] ,
          "attributes": {
            "ROUTING": "R13C5_SEL0;R13C5_W261_SEL0;1;R13C5_SEL4;R13C5_W261_SEL4;1;R13C6_SEL6;R13C6_X05_SEL6;1;R13C5_SEL6;R13C5_W261_SEL6;1;R13C6_SEL0;R13C6_X05_SEL0;1;R13C6_SEL2;R13C6_X05_SEL2;1;R13C6_W26;R13C6_S261_W260;1;R13C5_SEL2;R13C5_W261_SEL2;1;R12C6_F6;;1;R12C6_S26;R12C6_F6_S260;1;R13C6_X05;R13C6_S261_X05;1;R13C6_SEL4;R13C6_X05_SEL4;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878437 ] ,
          "attributes": {
            "ROUTING": "R13C6_F7;;1;R13C6_I1MUX6;R13C6_F7_DUMMY_I1MUX6;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878436 ] ,
          "attributes": {
            "ROUTING": "R13C6_F6;;1;R13C6_I0MUX6;R13C6_F6_DUMMY_I0MUX6;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3878434 ] ,
          "attributes": {
            "ROUTING": "R13C5_SEL1;R13C5_X02_SEL1;1;R13C7_W21;R13C7_S111_W210;1;R13C5_X02;R13C5_W212_X02;1;R13C5_SEL5;R13C5_X02_SEL5;1;R13C6_SEL1;R13C6_X04_SEL1;1;R12C7_F7;;1;R12C7_SN10;R12C7_F7_SN10;1;R13C7_W25;R13C7_S111_W250;1;R13C6_X04;R13C6_W251_X04;1;R13C6_SEL5;R13C6_X04_SEL5;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878433 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF4;;1;R13C6_I1MUX5;R13C6_OF4_DUMMY_I1MUX5;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878432 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF6;;1;R13C6_I0MUX5;R13C6_OF6_DUMMY_I0MUX5;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 3878430 ] ,
          "attributes": {
            "ROUTING": "R13C5_SEL3;R13C5_E241_SEL3;1;R12C4_F6;;1;R12C4_S10;R12C4_F6_S100;1;R13C4_E24;R13C4_S101_E240;1;R13C6_SEL3;R13C6_E242_SEL3;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878429 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF1;;1;R13C6_I1MUX3;R13C6_OF1_DUMMY_I1MUX3;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878428 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF5;;1;R13C6_I0MUX3;R13C6_OF5_DUMMY_I0MUX3;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_S0[7]": {
          "hide_name": 0,
          "bits": [ 3878426 ] ,
          "attributes": {
            "ROUTING": "R12C5_F7;;1;R12C5_S27;R12C5_F7_S270;1;R13C5_X04;R13C5_S271_X04;1;R13C5_SEL7;R13C5_X04_SEL7;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3878425 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF3;;1;R13C5_I1MUX7;R13C5_OF3_DUMMY_I1MUX7;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3878424 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF3;;1;R13C5_I0MUX7;R13C5_OF3_DUMMY_I0MUX7;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878422 ] ,
          "attributes": {
            "ROUTING": "R14C8_N27;R14C8_F7_N270;1;R13C8_A1;R13C8_N271_A1;1;R14C7_A3;R14C7_W131_A3;1;R14C8_F7;;1;R14C8_W13;R14C8_F7_W130;1;R14C7_N27;R14C7_W131_N270;1;R13C7_A0;R13C7_N271_A0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878418 ] ,
          "attributes": {
            "ROUTING": "R14C7_E26;R14C7_E262_E260;1;R14C9_X03;R14C9_E262_X03;1;R14C9_A7;R14C9_X03_A7;1;R13C3_C5;R13C3_X08_C5;1;R11C5_X08;R11C5_N272_X08;1;R11C5_C4;R11C5_X08_C4;1;R13C4_C4;R13C4_W261_C4;1;R14C5_X04;R14C5_S271_X04;1;R14C5_C1;R14C5_X04_C1;1;R13C4_C3;R13C4_N230_C3;1;R13C5_S27;R13C5_OF7_S270;1;R14C5_X06;R14C5_S271_X06;1;R14C5_C4;R14C5_X06_C4;1;R13C4_C0;R13C4_W230_C0;1;R14C6_C0;R14C6_E261_C0;1;R15C6_C1;R15C6_X04_C1;1;R14C4_C0;R14C4_W261_C0;1;R15C6_X04;R15C6_E271_X04;1;R14C5_E26;R14C5_S121_E260;1;R14C6_C3;R14C6_E261_C3;1;R14C4_C3;R14C4_W261_C3;1;R14C4_C5;R14C4_W261_C5;1;R11C5_C3;R11C5_X02_C3;1;R14C6_C5;R14C6_E261_C5;1;R15C5_E27;R15C5_S272_E270;1;R13C3_X02;R13C3_W231_X02;1;R13C3_C2;R13C3_X02_C2;1;R13C7_X04;R13C7_E272_X04;1;R13C5_N27;R13C5_OF7_N270;1;R11C5_X02;R11C5_N272_X02;1;R11C5_C1;R11C5_X02_C1;1;R13C4_W23;R13C4_W131_W230;1;R11C6_X06;R11C6_N232_X06;1;R11C6_C4;R11C6_X06_C4;1;R13C5_SN20;R13C5_OF7_SN20;1;R14C5_W26;R14C5_S121_W260;1;R14C3_C2;R14C3_W262_C2;1;R11C4_C0;R11C4_X04_C0;1;R13C5_W27;R13C5_OF7_W270;1;R13C3_X08;R13C3_W272_X08;1;R13C5_W13;R13C5_OF7_W130;1;R13C4_N23;R13C4_W131_N230;1;R11C4_X06;R11C4_N232_X06;1;R11C4_C5;R11C4_X06_C5;1;R13C7_C2;R13C7_X04_C2;1;R13C7_B0;R13C7_X04_B0;1;R11C7_C1;R11C7_X04_C1;1;R11C6_C0;R11C6_X04_C0;1;R13C7_A1;R13C7_E272_A1;1;R11C5_E27;R11C5_N272_E270;1;R11C7_X04;R11C7_E272_X04;1;R11C4_X04;R11C4_N232_X04;1;R13C8_X01;R13C8_E221_X01;1;R13C8_C2;R13C8_X01_C2;1;R13C5_E13;R13C5_OF7_E130;1;R13C6_N23;R13C6_E131_N230;1;R11C6_X04;R11C6_N232_X04;1;R11C6_C3;R11C6_X04_C3;1;R13C7_E22;R13C7_E272_E220;1;R13C8_D1;R13C8_E221_D1;1;R13C8_X04;R13C8_E271_X04;1;R13C8_C0;R13C8_X04_C0;1;R13C7_S27;R13C7_E272_S270;1;R14C7_X04;R14C7_S271_X04;1;R14C7_B3;R14C7_X04_B3;1;R13C9_X04;R13C9_E272_X04;1;R13C9_C0;R13C9_X04_C0;1;R14C5_C3;R14C5_X04_C3;1;R13C5_W26;R13C5_E130_W260;1;R11C7_X06;R11C7_N272_X06;1;R11C7_C4;R11C7_X06_C4;1;R12C9_C3;R12C9_X04_C3;1;R13C7_E27;R13C7_E272_E270;1;R13C9_N27;R13C9_E272_N270;1;R12C9_X04;R12C9_N271_X04;1;R12C9_C0;R12C9_X04_C0;1;R13C5_OF7;;1;R13C5_E27;R13C5_OF7_E270;1;R13C7_N27;R13C7_E272_N270;1;R11C7_E27;R11C7_N272_E270;1;R11C8_X04;R11C8_E271_X04;1;R11C8_C0;R11C8_X04_C0;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_latch[3]": {
          "hide_name": 0,
          "bits": [ 3878763 ] ,
          "attributes": {
            "ROUTING": "R14C9_Q4;;1;R14C9_EW20;R14C9_Q4_EW20;1;R14C8_S22;R14C8_W121_S220;1;R15C8_C7;R15C8_S221_C7;1",
            "src": "app.v:24.6-32.2|uart_tx.v:29.34-29.47|uart.v:51.3-51.64",
            "hdlname": "debugger tx tx_data_latch"
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878412 ] ,
          "attributes": {
            "ROUTING": "R14C7_F7;;1;R14C7_E27;R14C7_F7_E270;1;R14C8_LSR2;R14C8_E271_LSR2;1"
          }
        },
        "debugger.tx.bit_cnt_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878410 ] ,
          "attributes": {
            "ROUTING": "R13C7_S26;R13C7_E130_S260;1;R14C7_X05;R14C7_S261_X05;1;R14C7_SEL2;R14C7_X05_SEL2;1;R13C7_E13;R13C7_Q5_E130;1;R13C7_E26;R13C7_E130_E260;1;R13C8_SEL0;R13C8_E261_SEL0;1;R14C8_E22;R14C8_S221_E220;1;R14C9_X05;R14C9_E221_X05;1;R14C9_C7;R14C9_X05_C7;1;R13C7_EW20;R13C7_Q5_EW20;1;R13C8_S22;R13C8_E121_S220;1;R14C8_C6;R14C8_S221_C6;1;R13C7_D0;R13C7_W100_D0;1;R13C7_W10;R13C7_Q5_W100;1;R13C7_W23;R13C7_W100_W230;1;R13C7_C1;R13C7_W230_C1;1;R13C7_EW10;R13C7_Q5_EW10;1;R13C8_S25;R13C8_E111_S250;1;R14C8_B5;R14C8_S251_B5;1;R15C8_B5;R15C8_X08_B5;1;R14C7_E25;R14C7_S251_E250;1;R14C9_X04;R14C9_E252_X04;1;R14C9_B2;R14C9_X04_B2;1;R14C7_B4;R14C7_S251_B4;1;R13C7_Q5;;1;R13C7_S25;R13C7_Q5_S250;1;R15C7_E25;R15C7_S252_E250;1;R15C8_X08;R15C8_E251_X08;1;R15C8_B7;R15C8_X08_B7;1",
            "hdlname": "debugger tx state",
            "src": "app.v:24.6-32.2|uart_tx.v:25.34-25.39|uart.v:51.3-51.64",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.state_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878408 ] ,
          "attributes": {
            "ROUTING": "R14C7_E13;R14C7_F6_E130;1;R14C8_N23;R14C8_E131_N230;1;R13C8_B2;R13C8_N231_B2;1;R13C7_X03;R13C7_N261_X03;1;R13C7_B2;R13C7_X03_B2;1;R14C4_X03;R14C4_W262_X03;1;R14C4_B3;R14C4_X03_B3;1;R14C6_W26;R14C6_W121_W260;1;R14C4_X07;R14C4_W262_X07;1;R14C4_B0;R14C4_X07_B0;1;R13C9_B0;R13C9_W250_B0;1;R12C4_N21;R12C4_N212_N210;1;R15C8_X02;R15C8_S211_X02;1;R15C8_A3;R15C8_X02_A3;1;R14C5_B1;R14C5_W211_B1;1;R15C7_W22;R15C7_S121_W220;1;R15C6_X05;R15C6_W221_X05;1;R15C6_B1;R15C6_X05_B1;1;R14C6_B0;R14C6_W111_B0;1;R14C6_B5;R14C6_W111_B5;1;R14C6_W21;R14C6_W111_W210;1;R14C5_B3;R14C5_W211_B3;1;R14C8_S21;R14C8_E111_S210;1;R11C4_B0;R11C4_N211_B0;1;R14C5_B4;R14C5_W211_B4;1;R13C7_N26;R13C7_N121_N260;1;R11C7_X05;R11C7_N262_X05;1;R11C7_B1;R11C7_X05_B1;1;R13C4_W25;R13C4_E838_W250;1;R15C8_A5;R15C8_S211_A5;1;R13C9_W25;R13C9_N251_W250;1;R11C7_B4;R11C7_N271_B4;1;R12C7_N27;R12C7_N262_N270;1;R14C7_EW20;R14C7_F6_EW20;1;R13C5_W83;R13C5_W262_W830;1;R12C9_W25;R12C9_N252_W250;1;R12C9_B0;R12C9_W250_B0;1;R14C6_B3;R14C6_W111_B3;1;R14C9_N25;R14C9_E251_N250;1;R14C9_B7;R14C9_N250_B7;1;R12C8_N26;R12C8_E261_N260;1;R11C8_X05;R11C8_N261_X05;1;R11C8_B0;R11C8_X05_B0;1;R13C3_B5;R13C3_W211_B5;1;R13C4_X08;R13C4_N211_X08;1;R13C4_B4;R13C4_X08_B4;1;R11C6_X05;R11C6_N262_X05;1;R11C6_B0;R11C6_X05_B0;1;R14C7_W26;R14C7_F6_W260;1;R14C5_W27;R14C5_W262_W270;1;R14C3_X04;R14C3_W272_X04;1;R14C3_B2;R14C3_X04_B2;1;R13C4_B3;R13C4_N211_B3;1;R13C4_W21;R13C4_N211_W210;1;R11C6_B3;R11C6_X03_B3;1;R13C6_N26;R13C6_W261_N260;1;R11C6_X03;R11C6_N262_X03;1;R11C6_B4;R11C6_X03_B4;1;R12C7_E26;R12C7_N262_E260;1;R12C9_X03;R12C9_E262_X03;1;R12C9_B3;R12C9_X03_B3;1;R13C5_N26;R13C5_W262_N260;1;R11C5_X01;R11C5_N262_X01;1;R11C5_B3;R11C5_X01_B3;1;R14C8_A5;R14C8_E111_A5;1;R14C7_EW10;R14C7_F6_EW10;1;R14C7_SN20;R14C7_F6_SN20;1;R13C7_W26;R13C7_N121_W260;1;R14C9_A2;R14C9_E251_A2;1;R14C8_E25;R14C8_E111_E250;1;R14C4_N21;R14C4_W212_N210;1;R11C5_X05;R11C5_N261_X05;1;R11C5_B1;R11C5_X05_B1;1;R11C5_X03;R11C5_N261_X03;1;R11C5_B4;R11C5_X03_B4;1;R12C5_W27;R12C5_W262_W270;1;R12C4_N27;R12C4_W271_N270;1;R11C4_B5;R11C4_N271_B5;1;R14C7_F6;;1;R14C7_N26;R14C7_F6_N260;1;R12C7_W26;R12C7_N262_W260;1;R12C5_N26;R12C5_W262_N260;1;R13C4_B0;R13C4_W250_B0;1;R14C4_B5;R14C4_X03_B5;1;R13C3_B2;R13C3_W211_B2;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.tx_data_latch_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878761 ] ,
          "attributes": {
            "ROUTING": "R14C9_F6;;1;R14C9_X07;R14C9_F6_X07;1;R14C9_LSR2;R14C9_X07_LSR2;1"
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878403 ] ,
          "attributes": {
            "ROUTING": "R15C8_F6;;1;R15C8_X07;R15C8_F6_X07;1;R15C8_LSR2;R15C8_X07_LSR2;1"
          }
        },
        "debugger.tx.tx_data_latch_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3878767 ] ,
          "attributes": {
            "ROUTING": "R15C8_F7;;1;R15C8_W13;R15C8_F7_W130;1;R15C8_D3;R15C8_W130_D3;1",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878400 ] ,
          "attributes": {
            "ROUTING": "R14C9_F1;;1;R14C9_X06;R14C9_F1_X06;1;R14C9_LSR1;R14C9_X06_LSR1;1"
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878399 ] ,
          "attributes": {
            "ROUTING": "R15C9_W20;R15C9_S101_W200;1;R15C8_X05;R15C8_W201_X05;1;R15C8_CE2;R15C8_X05_CE2;1;R14C9_X08;R14C9_F7_X08;1;R14C9_CE1;R14C9_X08_CE1;1;R14C9_F7;;1;R14C9_S10;R14C9_F7_S100;1;R14C9_W21;R14C9_S100_W210;1;R14C8_CE2;R14C8_W211_CE2;1"
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878397 ] ,
          "attributes": {
            "ROUTING": "R14C8_F1;;1;R14C8_N10;R14C8_F1_N100;1;R14C8_C5;R14C8_N100_C5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:105.15-105.29|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt[0]": {
          "hide_name": 0,
          "bits": [ 3878396 ] ,
          "attributes": {
            "ROUTING": "R14C8_X04;R14C8_Q5_X04;1;R14C8_B1;R14C8_X04_B1;1;R14C8_SN10;R14C8_Q5_SN10;1;R15C8_B3;R15C8_S111_B3;1;R14C8_Q5;;1;R14C8_X08;R14C8_Q5_X08;1;R14C8_B7;R14C8_X08_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "debugger tx bit_cnt"
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3878393 ] ,
          "attributes": {
            "ROUTING": "R14C8_F2;;1;R14C8_S13;R14C8_F2_S130;1;R15C8_C5;R15C8_S131_C5;1",
            "src": "app.v:24.6-32.2|uart_tx.v:105.15-105.29|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt[1]": {
          "hide_name": 0,
          "bits": [ 3878392 ] ,
          "attributes": {
            "ROUTING": "R15C8_E13;R15C8_Q5_E130;1;R15C8_A7;R15C8_E130_A7;1;R15C8_N13;R15C8_Q5_N130;1;R14C8_B2;R14C8_N131_B2;1;R15C8_Q5;;1;R15C8_SN20;R15C8_Q5_SN20;1;R14C8_A7;R14C8_N121_A7;1",
            "src": "app.v:24.6-32.2|uart_tx.v:28.34-28.41|uart.v:51.3-51.64",
            "hdlname": "debugger tx bit_cnt"
          }
        },
        "debugger.tx.bit_cnt_ALU_I1_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878391 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "app.v:24.6-32.2|uart_tx.v:105.15-105.29|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_DFFCE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878387 ] ,
          "attributes": {
            "ROUTING": "R14C8_F3;;1;R14C8_EW20;R14C8_F3_EW20;1;R14C9_C2;R14C9_E121_C2;1",
            "src": "app.v:24.6-32.2|uart_tx.v:105.15-105.29|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3878899 ] ,
          "attributes": {
            "ROUTING": "R12C6_C4;R12C6_X08_C4;1;R12C6_D0;R12C6_X08_D0;1;R12C6_C1;R12C6_N241_C1;1;R12C3_D3;R12C3_X08_D3;1;R14C8_D3;R14C8_X03_D3;1;R26C1_S26;R26C1_VCC_S260;1;R26C1_D1;R26C1_S260_D1;1;R12C5_C0;R12C5_X04_C0;1;R12C4_C5;R12C4_X08_C5;1;R14C8_C1;R14C8_N220_C1;1;R12C7_D1;R12C7_X08_D1;1;R14C8_C3;R14C8_W220_C3;1;R12C5_C3;R12C5_X04_C3;1;R25C1_S26;R25C1_VCC_S260;1;R25C1_D1;R25C1_S260_D1;1;R12C4_C3;R12C4_X04_C3;1;R12C5_D3;R12C5_X08_D3;1;R12C3_C5;R12C3_X08_C5;1;R12C3_C3;R12C3_W220_C3;1;R12C3_W22;R12C3_VCC_W220;1;R12C3_C2;R12C3_W220_C2;1;R12C5_D4;R12C5_X04_D4;1;R14C8_W22;R14C8_VCC_W220;1;R14C8_C2;R14C8_W220_C2;1;R12C7_D2;R12C7_X08_D2;1;R12C6_D1;R12C6_X08_D1;1;R12C5_C5;R12C5_X08_C5;1;R13C6_N24;R13C6_VCC_N240;1;R12C6_C0;R12C6_N241_C0;1;R12C6_D3;R12C6_X08_D3;1;R12C3_N20;R12C3_VCC_N200;1;R12C3_A1;R12C3_N200_A1;1;R12C6_D4;R12C6_W270_D4;1;R12C4_D5;R12C4_X04_D5;1;R12C6_D2;R12C6_X08_D2;1;R12C3_C0;R12C3_N220_C0;1;R12C3_D4;R12C3_X07_D4;1;R12C7_C4;R12C7_X08_C4;1;R12C8_D1;R12C8_X03_D1;1;R12C3_X07;R12C3_VCC_X07;1;R12C3_D5;R12C3_X07_D5;1;R12C4_D0;R12C4_X08_D0;1;R12C3_D2;R12C3_X08_D2;1;R12C4_C0;R12C4_X04_C0;1;R12C6_W27;R12C6_VCC_W270;1;R12C6_D5;R12C6_W270_D5;1;R12C7_C2;R12C7_W220_C2;1;R12C5_C1;R12C5_X04_C1;1;R12C8_C1;R12C8_X04_C1;1;R12C5_C4;R12C5_X08_C4;1;R12C6_C2;R12C6_W220_C2;1;R12C7_D5;R12C7_X07_D5;1;R12C5_D0;R12C5_X08_D0;1;R14C8_N22;R14C8_VCC_N220;1;R14C8_C0;R14C8_N220_C0;1;R12C8_D2;R12C8_X03_D2;1;R12C5_D5;R12C5_X04_D5;1;R12C4_C1;R12C4_X04_C1;1;R14C8_A1;R14C8_X03_A1;1;R12C3_N22;R12C3_VCC_N220;1;R12C3_C1;R12C3_N220_C1;1;R12C4_D4;R12C4_X04_D4;1;R12C3_C4;R12C3_X08_C4;1;R12C4_D1;R12C4_X08_D1;1;R12C8_X03;R12C8_VCC_X03;1;R12C8_D0;R12C8_X03_D0;1;R12C8_C2;R12C8_X04_C2;1;R12C5_X04;R12C5_VCC_X04;1;R12C5_C2;R12C5_X04_C2;1;R12C7_C5;R12C7_X08_C5;1;R14C8_D2;R14C8_X03_D2;1;R22C1_W22;R22C1_VCC_W220;1;R22C1_D1;R22C1_E221_D1;1;R12C7_D0;R12C7_X08_D0;1;R12C7_X08;R12C7_VCC_X08;1;R12C7_D3;R12C7_X08_D3;1;R12C7_C1;R12C7_N220_C1;1;R14C8_X03;R14C8_VCC_X03;1;R14C8_D1;R14C8_X03_D1;1;R12C4_X04;R12C4_VCC_X04;1;R12C4_C2;R12C4_X04_C2;1;R12C3_X08;R12C3_VCC_X08;1;R12C3_D1;R12C3_X08_D1;1;R14C9_S20;R14C9_VCC_S200;1;R14C9_A4;R14C9_S200_A4;1;R12C4_D3;R12C4_X08_D3;1;R12C8_X04;R12C8_VCC_X04;1;R12C8_C0;R12C8_X04_C0;1;R12C7_X07;R12C7_VCC_X07;1;R12C7_D4;R12C7_X07_D4;1;R16C1_W20;R16C1_VCC_W200;1;R16C1_D1;R16C1_E201_D1;1;R12C5_D2;R12C5_X08_D2;1;R12C6_W22;R12C6_VCC_W220;1;R12C6_C3;R12C6_W220_C3;1;R12C6_X08;R12C6_VCC_X08;1;R12C6_C5;R12C6_X08_C5;1;R12C4_D2;R12C4_X08_D2;1;R21C1_W22;R21C1_VCC_W220;1;R21C1_D1;R21C1_E221_D1;1;R12C4_X08;R12C4_VCC_X08;1;R12C4_C4;R12C4_X08_C4;1;R12C7_W22;R12C7_VCC_W220;1;R12C7_C3;R12C7_W220_C3;1;R12C5_X08;R12C5_VCC_X08;1;R12C5_D1;R12C5_X08_D1;1;VCC;;1;R12C7_N22;R12C7_VCC_N220;1;R12C7_C0;R12C7_N220_C0;1"
          }
        },
        "debugger.tx.bit_cnt[2]": {
          "hide_name": 0,
          "bits": [ 3878339 ] ,
          "attributes": {
            "ROUTING": "R14C8_S25;R14C8_W111_S250;1;R15C8_X04;R15C8_S251_X04;1;R15C8_C3;R15C8_X04_C3;1;R14C9_EW10;R14C9_Q2_EW10;1;R14C8_B3;R14C8_W111_B3;1;R14C9_Q2;;1;R14C9_W10;R14C9_Q2_W100;1;R14C8_C7;R14C8_W101_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "debugger tx bit_cnt"
          }
        },
        "debugger.tx.bit_cnt_ALU_I1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878337 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "app.v:24.6-32.2|uart_tx.v:105.15-105.29|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.tx.bit_cnt_ALU_I1_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878336 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "app.v:24.6-32.2|uart_tx.v:105.15-105.29|uart.v:51.3-51.64|/home/w/dev/fpga/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debugger.rx_pin": {
          "hide_name": 0,
          "bits": [ 3878332 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "app.v:24.6-32.2|uart.v:10.29-10.35",
            "hdlname": "debugger rx_pin"
          }
        },
        "debugger.tx_pin": {
          "hide_name": 0,
          "bits": [ 3878869 ] ,
          "attributes": {
            "ROUTING": "R15C8_Q3;;1;R15C8_S23;R15C8_Q3_S230;1;R17C8_S26;R17C8_S232_S260;1;R19C8_S27;R19C8_S262_S270;1;R21C8_S22;R21C8_S272_S220;1;R23C8_S23;R23C8_S222_S230;1;R25C8_S26;R25C8_S232_S260;1;R27C8_S27;R27C8_S262_S270;1;R29C8_X08;R29C8_S272_X08;1;R29C8_D1;R29C8_X08_D1;1",
            "src": "app.v:24.6-32.2|uart.v:11.29-11.35",
            "hdlname": "debugger tx_pin"
          }
        },
        "debugger.rst_n": {
          "hide_name": 0,
          "bits": [ 3878329 ] ,
          "attributes": {
            "ROUTING": "R13C4_A6;R13C4_S232_A6;1;R13C7_S22;R13C7_E221_S220;1;R14C7_X01;R14C7_S221_X01;1;R14C7_A7;R14C7_X01_A7;1;R13C8_S23;R13C8_S232_S230;1;R15C8_A6;R15C8_S232_A6;1;R11C6_E27;R11C6_S272_E270;1;R11C7_A3;R11C7_E271_A3;1;R12C9_A7;R12C9_N231_A7;1;R12C8_E27;R12C8_S271_E270;1;R12C9_A4;R12C9_E271_A4;1;R14C3_A5;R14C3_S231_A5;1;R13C3_A1;R13C3_X03_A1;1;R11C8_X03;R11C8_S262_X03;1;R11C8_A7;R11C8_X03_A7;1;R13C6_S27;R13C6_S262_S270;1;R15C6_A2;R15C6_S272_A2;1;R11C7_A6;R11C7_X03_A6;1;R13C3_S23;R13C3_S232_S230;1;R14C3_X02;R14C3_S231_X02;1;R14C3_A0;R14C3_X02_A0;1;R13C8_A7;R13C8_X06_A7;1;R11C3_S22;R11C3_S222_S220;1;R13C3_X03;R13C3_S222_X03;1;R13C3_A0;R13C3_X03_A0;1;R11C5_S23;R11C5_S232_S230;1;R12C5_A6;R12C5_S231_A6;1;R9C6_S26;R9C6_S262_S260;1;R11C6_X01;R11C6_S262_X01;1;R11C6_A6;R11C6_X01_A6;1;R9C8_S26;R9C8_E262_S260;1;R11C8_S27;R11C8_S262_S270;1;R13C8_X06;R13C8_S272_X06;1;R13C8_A6;R13C8_X06_A6;1;R13C9_S27;R13C9_E271_S270;1;R14C9_A1;R14C9_S271_A1;1;R13C6_E23;R13C6_E232_E230;1;R13C7_S23;R13C7_E231_S230;1;R14C7_A5;R14C7_S231_A5;1;R11C4_E23;R11C4_S232_E230;1;R11C6_E26;R11C6_E232_E260;1;R11C7_X03;R11C7_E261_X03;1;R11C7_A7;R11C7_X03_A7;1;R11C7_S27;R11C7_S262_S270;1;R13C7_X06;R13C7_S272_X06;1;R13C7_A7;R13C7_X06_A7;1;R11C5_A7;R11C5_S232_A7;1;R11C5_S26;R11C5_S232_S260;1;R13C5_S26;R13C5_S262_S260;1;R15C5_X07;R15C5_S262_X07;1;R15C5_A5;R15C5_X07_A5;1;R14C4_A7;R14C4_S231_A7;1;R13C6_E22;R13C6_S222_E220;1;R13C7_X01;R13C7_E221_X01;1;R13C7_A6;R13C7_X01_A6;1;R15C6_E26;R15C6_E232_E260;1;R15C8_X03;R15C8_E262_X03;1;R15C8_A1;R15C8_X03_A1;1;R14C5_A7;R14C5_S231_A7;1;R12C4_A7;R12C4_S231_A7;1;R1C3_S26;R1C3_E261_S260;1;R3C3_S27;R3C3_S262_S270;1;R5C3_S27;R5C3_S272_S270;1;R7C3_S22;R7C3_S272_S220;1;R9C3_S22;R9C3_S222_S220;1;R11C3_S23;R11C3_S222_S230;1;R13C3_A7;R13C3_S232_A7;1;R13C5_S23;R13C5_E231_S230;1;R14C5_A6;R14C5_S231_A6;1;R11C4_X02;R11C4_S232_X02;1;R11C4_A2;R11C4_X02_A2;1;R9C6_E26;R9C6_E232_E260;1;R9C7_S26;R9C7_E261_S260;1;R13C4_E23;R13C4_S232_E230;1;R13C9_N23;R13C9_E231_N230;1;R11C6_S26;R11C6_S232_S260;1;R13C6_E26;R13C6_S262_E260;1;R13C8_E27;R13C8_E262_E270;1;R13C9_A3;R13C9_E271_A3;1;R15C4_X02;R15C4_S232_X02;1;R15C4_A0;R15C4_X02_A0;1;R9C6_S23;R9C6_E232_S230;1;R11C6_A7;R11C6_S232_A7;1;R3C6_S26;R3C6_E262_S260;1;R5C6_S26;R5C6_S262_S260;1;R7C6_S26;R7C6_S262_S260;1;R9C6_S27;R9C6_S262_S270;1;R11C6_S22;R11C6_S272_S220;1;R13C6_S23;R13C6_S222_S230;1;R14C6_A6;R14C6_S231_A6;1;R9C4_E23;R9C4_S232_E230;1;R9C5_S23;R9C5_E231_S230;1;R11C5_A6;R11C5_S232_A6;1;R15C4_E23;R15C4_S232_E230;1;R15C6_X06;R15C6_E232_X06;1;R15C6_A4;R15C6_X06_A4;1;R11C4_S23;R11C4_S232_S230;1;R13C4_S23;R13C4_S232_S230;1;R14C4_E23;R14C4_S231_E230;1;R14C6_X06;R14C6_E232_X06;1;R14C6_A7;R14C6_X06_A7;1;R3C4_S27;R3C4_S262_S270;1;R5C4_S22;R5C4_S272_S220;1;R7C4_S23;R7C4_S222_S230;1;R9C4_S23;R9C4_S232_S230;1;R11C4_A6;R11C4_S232_A6;1;R1C2_F6;;1;R1C2_E26;R1C2_F6_E260;1;R1C4_S26;R1C4_E262_S260;1;R3C4_E26;R3C4_S262_E260;1;R3C6_E27;R3C6_E262_E270;1;R3C8_S27;R3C8_E272_S270;1;R5C8_S22;R5C8_S272_S220;1;R7C8_S22;R7C8_S222_S220;1;R9C8_S22;R9C8_S222_S220;1;R11C8_S23;R11C8_S222_S230;1;R13C8_E23;R13C8_S232_E230;1;R13C9_S23;R13C9_E231_S230;1;R14C9_A6;R14C9_S231_A6;1",
            "src": "app.v:24.6-32.2|uart_tx.v:11.31-11.36|uart.v:51.3-51.64",
            "hdlname": "debugger tx rst_n"
          }
        },
        "debugger.tx.tx_reg_DFFP_Q_PRESET": {
          "hide_name": 0,
          "bits": [ 3878866 ] ,
          "attributes": {
            "ROUTING": "R15C8_F1;;1;R15C8_X06;R15C8_F1_X06;1;R15C8_LSR1;R15C8_X06_LSR1;1"
          }
        },
        "debugger.clk": {
          "hide_name": 0,
          "bits": [ 3878324 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R14C9_CLK1;R14C9_GB00_CLK1;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R15C8_CLK2;R15C8_GB00_CLK2;5;R15C8_GBO0;R15C8_GT00_GBO0;5;R14C8_CLK2;R14C8_GB00_CLK2;5;R13C9_CLK0;R13C9_GB00_CLK0;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R12C9_CLK1;R12C9_GB00_CLK1;5;R12C8_GBO0;R12C8_GT00_GBO0;5;R14C6_CLK1;R14C6_GB00_CLK1;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R11C6_CLK2;R11C6_GB00_CLK2;5;R11C4_GBO0;R11C4_GT00_GBO0;5;R14C6_CLK0;R14C6_GB00_CLK0;5;R14C6_CLK2;R14C6_GB00_CLK2;5;R11C6_CLK0;R11C6_GB00_CLK0;5;R11C5_CLK2;R11C5_GB00_CLK2;5;R14C5_CLK2;R14C5_GB00_CLK2;5;R11C5_CLK1;R11C5_GB00_CLK1;5;R11C5_CLK0;R11C5_GB00_CLK0;5;R14C5_CLK1;R14C5_GB00_CLK1;5;R12C9_CLK0;R12C9_GB00_CLK0;5;R14C5_CLK0;R14C5_GB00_CLK0;5;R13C4_CLK1;R13C4_GB00_CLK1;5;R13C4_GBO0;R13C4_GT00_GBO0;5;R11C4_CLK0;R11C4_GB00_CLK0;5;R11C4_CLK2;R11C4_GB00_CLK2;5;R14C4_CLK0;R14C4_GB00_CLK0;5;R13C4_CLK2;R13C4_GB00_CLK2;5;R14C4_CLK1;R14C4_GB00_CLK1;5;R14C4_CLK2;R14C4_GB00_CLK2;5;R14C3_CLK1;R14C3_GB00_CLK1;5;R13C4_CLK0;R13C4_GB00_CLK0;5;R13C7_CLK1;R13C7_GB00_CLK1;5;R13C3_CLK1;R13C3_GB00_CLK1;5;R13C3_CLK2;R13C3_GB00_CLK2;5;R11C8_CLK0;R11C8_GB00_CLK0;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R11C7_CLK2;R11C7_GB00_CLK2;5;R11C7_CLK0;R11C7_GB00_CLK0;5;R13C8_CLK1;R13C8_GB00_CLK1;5;R11C6_CLK1;R11C6_GB00_CLK1;5;R15C6_CLK0;R15C6_GB00_CLK0;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R13C8_CLK2;R13C8_GB00_CLK2;5;R14C7_CLK0;R14C7_GB00_CLK0;5;R13C7_CLK2;R13C7_GB00_CLK2;5;R14C9_CLK2;R14C9_GB00_CLK2;5;R15C8_CLK1;R15C8_GB00_CLK1;5",
            "src": "app.v:24.6-32.2|uart_tx.v:10.31-10.34|uart.v:51.3-51.64",
            "hdlname": "debugger tx clk"
          }
        },
        "debugger.tx.tx_data_latch_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878760 ] ,
          "attributes": {
            "ROUTING": "R14C8_F6;;1;R14C8_S10;R14C8_F6_S100;1;R14C8_E21;R14C8_S100_E210;1;R14C9_CE2;R14C9_E211_CE2;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3878897 ] ,
          "attributes": {
            "ROUTING": "R12C7_A4;R12C7_W210_A4;1;R12C3_A4;R12C3_W210_A4;1;R12C6_A0;R12C6_E210_A0;1;R12C8_A0;R12C8_E251_A0;1;R12C4_A5;R12C4_W210_A5;1;R15C1_W26;R15C1_VSS_W260;1;R15C1_D6;R15C1_W260_D6;1;R12C5_A1;R12C5_E210_A1;1;R12C7_E25;R12C7_VSS_E250;1;R12C8_A1;R12C8_E251_A1;1;R12C6_A2;R12C6_N210_A2;1;R12C3_A3;R12C3_N210_A3;1;R15C1_S23;R15C1_VSS_S230;1;R15C1_C6;R15C1_S230_C6;1;R12C7_W21;R12C7_VSS_W210;1;R12C7_A5;R12C7_W210_A5;1;R12C4_A2;R12C4_W251_A2;1;R12C4_A3;R12C4_W251_A3;1;R12C5_A2;R12C5_N210_A2;1;R12C6_A5;R12C6_W210_A5;1;R12C7_A2;R12C7_N210_A2;1;R14C8_A2;R14C8_N210_A2;1;R12C4_W21;R12C4_VSS_W210;1;R12C4_A4;R12C4_W210_A4;1;R12C7_A0;R12C7_E210_A0;1;R12C5_W25;R12C5_VSS_W250;1;R12C4_A0;R12C4_E210_A0;1;R12C7_E21;R12C7_VSS_E210;1;R12C7_A1;R12C7_E210_A1;1;R12C4_E21;R12C4_VSS_E210;1;R12C4_A1;R12C4_E210_A1;1;R12C5_A4;R12C5_W210_A4;1;R12C5_E21;R12C5_VSS_E210;1;R12C5_A0;R12C5_E210_A0;1;R12C3_W21;R12C3_VSS_W210;1;R12C3_A5;R12C3_W210_A5;1;R12C3_N21;R12C3_VSS_N210;1;R12C3_A2;R12C3_N210_A2;1;R12C6_N21;R12C6_VSS_N210;1;R12C6_A3;R12C6_N210_A3;1;R15C1_W25;R15C1_VSS_W250;1;R15C1_A0;R15C1_E251_A0;1;R12C6_W21;R12C6_VSS_W210;1;R12C6_A4;R12C6_W210_A4;1;R12C5_W21;R12C5_VSS_W210;1;R12C5_A5;R12C5_W210_A5;1;R12C5_N21;R12C5_VSS_N210;1;R12C5_A3;R12C5_N210_A3;1;R12C8_N21;R12C8_VSS_N210;1;R12C8_A2;R12C8_N210_A2;1;R14C8_N21;R14C8_VSS_N210;1;R14C8_A3;R14C8_N210_A3;1;R12C6_E21;R12C6_VSS_E210;1;R12C6_A1;R12C6_E210_A1;1;VSS;;1;R12C7_N21;R12C7_VSS_N210;1;R12C7_A3;R12C7_N210_A3;1"
          }
        }
      }
    }
  }
}
