{"vcs1":{"timestamp_begin":1770305864.734115162, "rt":27.43, "ut":0.26, "st":0.60}}
{"vcselab":{"timestamp_begin":1770305892.354892922, "rt":6.68, "ut":0.39, "st":0.21}}
{"link":{"timestamp_begin":1770305899.176374692, "rt":2.15, "ut":0.36, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770305863.665181236}
{"VCS_COMP_START_TIME": 1770305863.665181236}
{"VCS_COMP_END_TIME": 1770305901.486013699}
{"VCS_USER_OPTIONS": "-sverilog lab1SOP.sv"}
{"vcs1": {"peak_mem": 1884827}}
{"stitch_vcselab": {"peak_mem": 1885869}}
