<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="asfifo9" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 10 14 22:04:52.409" version="5.4" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="asfifo9.lpc" type="lpc" modified="2012 10 14 22:04:50.000"/>
		<File name="asfifo9.v" type="top_level_verilog" modified="2012 10 14 22:04:50.000"/>
		<File name="asfifo9_tmpl.v" type="template_verilog" modified="2012 10 14 22:04:50.000"/>
		<File name="tb_asfifo9_tmpl.v" type="testbench_verilog" modified="2012 10 14 22:04:50.000"/>
  </Package>
</DiamondModule>
