02:07:10 INFO  : Launching XSDB server: xsdb -n /opt/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
02:07:21 INFO  : XSDB server has started successfully.
02:07:29 INFO  : Processing command line option -hwspec /home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper.hdf.
02:33:26 INFO  : System reset is completed.
02:33:28 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:33:29 INFO  : ps7_init is completed.
02:33:29 INFO  : ps7_post_config is completed.
02:34:35 INFO  : System reset is completed.
02:34:38 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:34:38 INFO  : ps7_init is completed.
02:34:38 INFO  : ps7_post_config is completed.
02:36:30 INFO  : System reset is completed.
02:36:33 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:36:33 INFO  : ps7_init is completed.
02:36:33 INFO  : ps7_post_config is completed.
02:38:14 INFO  : System reset is completed.
02:38:16 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:38:17 INFO  : ps7_init is completed.
02:38:17 INFO  : ps7_post_config is completed.
02:39:27 INFO  : System reset is completed.
02:39:29 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:39:30 INFO  : ps7_init is completed.
02:39:30 INFO  : ps7_post_config is completed.
02:40:33 INFO  : System reset is completed.
02:40:35 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:40:36 INFO  : ps7_init is completed.
02:40:36 INFO  : ps7_post_config is completed.
02:43:35 INFO  : System reset is completed.
02:43:38 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:43:39 INFO  : ps7_init is completed.
02:43:39 INFO  : ps7_post_config is completed.
02:44:30 INFO  : System reset is completed.
02:44:33 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:44:33 INFO  : ps7_init is completed.
02:44:33 INFO  : ps7_post_config is completed.
02:45:20 INFO  : System reset is completed.
02:45:23 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:45:23 INFO  : ps7_init is completed.
02:45:23 INFO  : ps7_post_config is completed.
02:46:53 INFO  : System reset is completed.
02:46:56 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:46:57 INFO  : ps7_init is completed.
02:46:57 INFO  : ps7_post_config is completed.
02:47:25 INFO  : System reset is completed.
02:47:27 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:47:28 INFO  : ps7_init is completed.
02:47:28 INFO  : ps7_post_config is completed.
02:50:15 INFO  : System reset is completed.
02:50:18 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:50:19 INFO  : ps7_init is completed.
02:50:19 INFO  : ps7_post_config is completed.
02:50:39 INFO  : System reset is completed.
02:50:41 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:50:42 INFO  : ps7_init is completed.
02:50:42 INFO  : ps7_post_config is completed.
02:51:04 INFO  : System reset is completed.
02:51:07 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:51:07 INFO  : ps7_init is completed.
02:51:07 INFO  : ps7_post_config is completed.
02:51:30 INFO  : System reset is completed.
02:51:33 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:51:34 INFO  : ps7_init is completed.
02:51:34 INFO  : ps7_post_config is completed.
02:51:53 INFO  : System reset is completed.
02:51:56 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:51:57 INFO  : ps7_init is completed.
02:51:57 INFO  : ps7_post_config is completed.
02:52:23 INFO  : System reset is completed.
02:52:26 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:52:26 INFO  : ps7_init is completed.
02:52:27 INFO  : ps7_post_config is completed.
02:52:44 INFO  : System reset is completed.
02:52:47 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:52:47 INFO  : ps7_init is completed.
02:52:48 INFO  : ps7_post_config is completed.
02:53:54 INFO  : System reset is completed.
02:53:57 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:53:58 INFO  : ps7_init is completed.
02:53:58 INFO  : ps7_post_config is completed.
02:55:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1499907336000,  Project:1499904186000
02:55:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:55:58 INFO  : Copied contents of /home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
02:56:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:56:13 INFO  : 
02:56:14 INFO  : Updating hardware inferred compiler options for ZS_BRAM_F_V1.
02:56:14 INFO  : Clearing existing target manager status.
02:56:14 INFO  : Closing and re-opening the MSS file of ther project ZS_BRAM_F_V1_bsp
02:56:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:56:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:56:33 INFO  : System reset is completed.
02:56:36 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:56:37 INFO  : ps7_init is completed.
02:56:37 INFO  : ps7_post_config is completed.
02:57:06 INFO  : System reset is completed.
02:57:09 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:57:09 INFO  : ps7_init is completed.
02:57:10 INFO  : ps7_post_config is completed.
02:58:28 INFO  : System reset is completed.
02:58:31 INFO  : FPGA configured successfully with bitstream "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/Vivado/ZS_BRAM_F_V1/ZS_BRAM_F_V1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:58:32 INFO  : ps7_init is completed.
02:58:32 INFO  : ps7_post_config is completed.
03:00:06 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
