$date
	Sat Oct 22 23:01:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#991458
b111 &
b111 %
1$
b111 !
1"
#991459
0"
#991462
b10110 &
b10110 %
#991466
b1011 &
b1011 %
#991470
b100010 &
b100010 %
#991474
b10001 &
b10001 %
#991478
b110100 &
b110100 %
#991482
b11010 &
b11010 %
#991486
b1101 &
b1101 %
#991490
b101000 &
b101000 %
#991494
b10100 &
b10100 %
#991498
b1010 &
b1010 %
#991502
b101 &
b101 %
#991506
b10000 &
b10000 %
#991510
b1000 &
b1000 %
#991514
b100 &
b100 %
#991518
b10 &
b10 %
#991522
b1 &
b1 %
1#
#991526
b0 &
0#
b0 %
0$
#1930086
b1001 &
b1001 %
1$
b1001 !
1"
#1930087
0"
#1930090
b11100 &
b11100 %
#1930094
b1110 &
b1110 %
#1930098
b111 &
b111 %
#1930102
b10110 &
b10110 %
#1930106
b1011 &
b1011 %
#1930110
b100010 &
b100010 %
#1930114
b10001 &
b10001 %
#1930118
b110100 &
b110100 %
#1930122
b11010 &
b11010 %
#1930126
b1101 &
b1101 %
#1930130
b101000 &
b101000 %
#1930134
b10100 &
b10100 %
#1930138
b1010 &
b1010 %
#1930142
b101 &
b101 %
#1930146
b10000 &
b10000 %
#1930150
b1000 &
b1000 %
#1930154
b100 &
b100 %
#1930158
b10 &
b10 %
#1930162
b1 &
b1 %
1#
#1930166
b0 &
0#
b0 %
0$
#2995822
b1 &
b1 %
1$
b1 !
1"
#2995823
0"
#2995826
1#
#2995830
b0 &
0#
b0 %
0$
#4500012
