{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729071980586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729071980586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 13:16:20 2024 " "Processing started: Wed Oct 16 13:16:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729071980586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729071980586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ma_Machine -c Ma_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ma_Machine -c Ma_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729071980586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1729071981856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_4096-Memory_4096_behave " "Found design unit 1: Memory_4096-Memory_4096_behave" {  } { { "Memory.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982570 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_4096 " "Found entity 1: Memory_4096" {  } { { "Memory.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AR16-AR16_behave " "Found design unit 1: AR16-AR16_behave" {  } { { "AR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/AR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982570 ""} { "Info" "ISGN_ENTITY_NAME" "1 AR16 " "Found entity 1: AR16" {  } { { "AR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/AR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_16-PC_16_behave " "Found design unit 1: PC_16-PC_16_behave" {  } { { "PC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982586 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_16 " "Found entity 1: PC_16" {  } { { "PC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982586 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Ma_Machine.vhd " "Can't analyze file -- file Ma_Machine.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1729071982586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR_16-DR_16_behave " "Found design unit 1: DR_16-DR_16_behave" {  } { { "DR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/DR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982586 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR_16 " "Found entity 1: DR_16" {  } { { "DR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/DR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AC_16-AC_16_behave " "Found design unit 1: AC_16-AC_16_behave" {  } { { "AC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/AC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982602 ""} { "Info" "ISGN_ENTITY_NAME" "1 AC_16 " "Found entity 1: AC_16" {  } { { "AC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/AC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_16-IR_16_behave " "Found design unit 1: IR_16-IR_16_behave" {  } { { "IR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982602 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_16 " "Found entity 1: IR_16" {  } { { "IR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TR_16-TR_16_behave " "Found design unit 1: TR_16-TR_16_behave" {  } { { "TR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/TR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982619 ""} { "Info" "ISGN_ENTITY_NAME" "1 TR_16 " "Found entity 1: TR_16" {  } { { "TR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/TR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inpr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INPR-INPR_behave " "Found design unit 1: INPR-INPR_behave" {  } { { "INPR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/INPR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982626 ""} { "Info" "ISGN_ENTITY_NAME" "1 INPR " "Found entity 1: INPR" {  } { { "INPR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/INPR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUTR16-OUTR16_behave " "Found design unit 1: OUTR16-OUTR16_behave" {  } { { "OUTR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/OUTR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982629 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUTR16 " "Found entity 1: OUTR16" {  } { { "OUTR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/OUTR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SC-SC_behave " "Found design unit 1: SC-SC_behave" {  } { { "SC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/SC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982629 ""} { "Info" "ISGN_ENTITY_NAME" "1 SC " "Found entity 1: SC" {  } { { "SC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/SC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiniALU-MiniALU_behave " "Found design unit 1: MiniALU-MiniALU_behave" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982644 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiniALU " "Found entity 1: MiniALU" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 E-E_behave " "Found design unit 1: E-E_behave" {  } { { "E.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/E.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982644 ""} { "Info" "ISGN_ENTITY_NAME" "1 E " "Found entity 1: E" {  } { { "E.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fgi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fgi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FGI-FGI_behave " "Found design unit 1: FGI-FGI_behave" {  } { { "FGI.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/FGI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982644 ""} { "Info" "ISGN_ENTITY_NAME" "1 FGI " "Found entity 1: FGI" {  } { { "FGI.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/FGI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fgo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fgo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FGO-FGO_behave " "Found design unit 1: FGO-FGO_behave" {  } { { "FGO.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/FGO.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982665 ""} { "Info" "ISGN_ENTITY_NAME" "1 FGO " "Found entity 1: FGO" {  } { { "FGO.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/FGO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ien.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ien.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IEN-IEN_Behave " "Found design unit 1: IEN-IEN_Behave" {  } { { "IEN.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/IEN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982671 ""} { "Info" "ISGN_ENTITY_NAME" "1 IEN " "Found entity 1: IEN" {  } { { "IEN.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/IEN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R_D-R_behave " "Found design unit 1: R_D-R_behave" {  } { { "R.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/R.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982671 ""} { "Info" "ISGN_ENTITY_NAME" "1 R_D " "Found entity 1: R_D" {  } { { "R.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/R.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S-S_Behave " "Found design unit 1: S-S_Behave" {  } { { "S.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/S.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982671 ""} { "Info" "ISGN_ENTITY_NAME" "1 S " "Found entity 1: S" {  } { { "S.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/S.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder4-Decoder4_behave " "Found design unit 1: Decoder4-Decoder4_behave" {  } { { "Decoder4.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder4 " "Found entity 1: Decoder4" {  } { { "Decoder4.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3-Decoder3_behave " "Found design unit 1: Decoder3-Decoder3_behave" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3 " "Found entity 1: Decoder3" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_16-CU_16_behave " "Found design unit 1: CU_16-CU_16_behave" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/CU.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982703 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_16 " "Found entity 1: CU_16" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUS16-BUS16_Behave " "Found design unit 1: BUS16-BUS16_Behave" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982703 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUS16 " "Found entity 1: BUS16" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONVERTER-CONVERTER_Behave " "Found design unit 1: CONVERTER-CONVERTER_Behave" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Converter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982718 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONVERTER " "Found entity 1: CONVERTER" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_controll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_controll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave " "Found design unit 1: Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Clock_Controll.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_controll_50MHZ_T_50HZ " "Found entity 1: Clock_controll_50MHZ_T_50HZ" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Clock_Controll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mano_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mano_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mano_Machine-Mano_Machine_Behave " "Found design unit 1: Mano_Machine-Mano_Machine_Behave" {  } { { "Mano_Machine.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mano_Machine " "Found entity 1: Mano_Machine" {  } { { "Mano_Machine.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp_CA-Disp_CA_Behave " "Found design unit 1: Disp_CA-Disp_CA_Behave" {  } { { "Disp.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Disp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disp_CA " "Found entity 1: Disp_CA" {  } { { "Disp.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Disp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mano_machine_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mano_machine_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mano_Machine_F-Mano_Machine_F_Behave " "Found design unit 1: Mano_Machine_F-Mano_Machine_F_Behave" {  } { { "Mano_Machine_Full.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine_Full.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982749 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mano_Machine_F " "Found entity 1: Mano_Machine_F" {  } { { "Mano_Machine_Full.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine_Full.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071982749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071982749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mano_Machine_F " "Elaborating entity \"Mano_Machine_F\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729071982943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_controll_50MHZ_T_50HZ Clock_controll_50MHZ_T_50HZ:CC1 " "Elaborating entity \"Clock_controll_50MHZ_T_50HZ\" for hierarchy \"Clock_controll_50MHZ_T_50HZ:CC1\"" {  } { { "Mano_Machine_Full.vhd" "CC1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine_Full.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071982974 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN Clock_Controll.vhd(18) " "VHDL Process Statement warning at Clock_Controll.vhd(18): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Clock_Controll.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729071982974 "|Mano_Machine_F|Clock_controll_50MHZ_T_50HZ:CC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Clock_Controll.vhd(19) " "VHDL Process Statement warning at Clock_Controll.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Clock_Controll.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729071982974 "|Mano_Machine_F|Clock_controll_50MHZ_T_50HZ:CC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVERTER CONVERTER:CC2 " "Elaborating entity \"CONVERTER\" for hierarchy \"CONVERTER:CC2\"" {  } { { "Mano_Machine_Full.vhd" "CC2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine_Full.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071982974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp_CA Disp_CA:CCD " "Elaborating entity \"Disp_CA\" for hierarchy \"Disp_CA:CCD\"" {  } { { "Mano_Machine_Full.vhd" "CCD" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine_Full.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071982990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mano_Machine Mano_Machine:MM1 " "Elaborating entity \"Mano_Machine\" for hierarchy \"Mano_Machine:MM1\"" {  } { { "Mano_Machine_Full.vhd" "MM1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine_Full.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071983006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loadoutr Mano_Machine.vhd(251) " "Verilog HDL or VHDL warning at Mano_Machine.vhd(251): object \"loadoutr\" assigned a value but never read" {  } { { "Mano_Machine.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine.vhd" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729071983006 "|Mano_Machine_F|Mano_Machine:MM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4 Mano_Machine:MM1\|Decoder4:QQ1 " "Elaborating entity \"Decoder4\" for hierarchy \"Mano_Machine:MM1\|Decoder4:QQ1\"" {  } { { "Mano_Machine.vhd" "QQ1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071983006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS16 Mano_Machine:MM1\|BUS16:BB1 " "Elaborating entity \"BUS16\" for hierarchy \"Mano_Machine:MM1\|BUS16:BB1\"" {  } { { "Mano_Machine.vhd" "BB1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071983037 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_BUS BUS.vhd(38) " "VHDL Process Statement warning at BUS.vhd(38): signal \"S_BUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_BUS BUS.vhd(20) " "VHDL Process Statement warning at BUS.vhd(20): inferring latch(es) for signal or variable \"S_BUS\", which holds its previous value in one or more paths through the process" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[0\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[0\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[1\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[1\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[2\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[2\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[3\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[3\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[4\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[4\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[5\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[5\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[6\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[6\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[7\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[7\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[8\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[8\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[9\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[9\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[10\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[10\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[11\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[11\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[12\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[12\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[13\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[13\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[14\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[14\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_BUS\[15\] BUS.vhd(20) " "Inferred latch for \"S_BUS\[15\]\" at BUS.vhd(20)" {  } { { "BUS.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/BUS.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983053 "|Mano_Machine_F|Mano_Machine:MM1|BUS16:BB1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_16 Mano_Machine:MM1\|CU_16:CC1 " "Elaborating entity \"CU_16\" for hierarchy \"Mano_Machine:MM1\|CU_16:CC1\"" {  } { { "Mano_Machine.vhd" "CC1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071983053 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout CU.vhd(136) " "Inferred latch for \"Rout\" at CU.vhd(136)" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/CU.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983063 "|Mano_Machine_F|Mano_Machine:MM1|CU_16:CC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3 Mano_Machine:MM1\|CU_16:CC1\|Decoder3:U1 " "Elaborating entity \"Decoder3\" for hierarchy \"Mano_Machine:MM1\|CU_16:CC1\|Decoder3:U1\"" {  } { { "CU.vhd" "U1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/CU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071983063 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] Decoder3.vhd(12) " "Inferred latch for \"o\[0\]\" at Decoder3.vhd(12)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983079 "|Mano_Machine_F|Mano_Machine:MM1|CU_16:CC1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] Decoder3.vhd(12) " "Inferred latch for \"o\[1\]\" at Decoder3.vhd(12)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983079 "|Mano_Machine_F|Mano_Machine:MM1|CU_16:CC1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] Decoder3.vhd(12) " "Inferred latch for \"o\[2\]\" at Decoder3.vhd(12)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983079 "|Mano_Machine_F|Mano_Machine:MM1|CU_16:CC1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] Decoder3.vhd(12) " "Inferred latch for \"o\[3\]\" at Decoder3.vhd(12)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983079 "|Mano_Machine_F|Mano_Machine:MM1|CU_16:CC1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] Decoder3.vhd(12) " "Inferred latch for \"o\[4\]\" at Decoder3.vhd(12)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983079 "|Mano_Machine_F|Mano_Machine:MM1|CU_16:CC1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] Decoder3.vhd(12) " "Inferred latch for \"o\[5\]\" at Decoder3.vhd(12)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983079 "|Mano_Machine_F|Mano_Machine:MM1|CU_16:CC1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] Decoder3.vhd(12) " "Inferred latch for \"o\[6\]\" at Decoder3.vhd(12)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983079 "|Mano_Machine_F|Mano_Machine:MM1|CU_16:CC1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] Decoder3.vhd(12) " "Inferred latch for \"o\[7\]\" at Decoder3.vhd(12)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Decoder3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983079 "|Mano_Machine_F|Mano_Machine:MM1|CU_16:CC1|Decoder3:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MiniALU Mano_Machine:MM1\|MiniALU:MA1 " "Elaborating entity \"MiniALU\" for hierarchy \"Mano_Machine:MM1\|MiniALU:MA1\"" {  } { { "Mano_Machine.vhd" "MA1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071983079 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_ALu ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"S_ALu\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ALU.vhd(24) " "Inferred latch for \"Cout\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[0\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[1\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[2\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[3\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[4\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[4\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[5\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[5\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[6\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[6\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[7\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[7\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[8\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[8\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[9\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[9\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[10\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[10\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[11\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[11\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[12\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[12\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[13\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[13\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[14\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[14\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[15\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[15\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALu\[16\] ALU.vhd(24) " "Inferred latch for \"S_ALu\[16\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729071983094 "|Mano_Machine_F|Mano_Machine:MM1|MiniALU:MA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_4096 Mano_Machine:MM1\|Memory_4096:R1 " "Elaborating entity \"Memory_4096\" for hierarchy \"Mano_Machine:MM1\|Memory_4096:R1\"" {  } { { "Mano_Machine.vhd" "R1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071983094 ""}
{ "Error" "EVRFX_VHDL_SOME_ELEMENTS_IN_AGGREGATE_ARE_MISSING" "Memory.vhd(19) " "VHDL aggregate error at Memory.vhd(19): aggregate for array type or record type object must cover all elements of object" {  } { { "Memory.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Memory.vhd" 19 0 0 } }  } 0 10487 "VHDL aggregate error at %1!s!: aggregate for array type or record type object must cover all elements of object" 0 0 "Quartus II" 0 -1 1729071983094 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Mano_Machine:MM1\|Memory_4096:R1 " "Can't elaborate user hierarchy \"Mano_Machine:MM1\|Memory_4096:R1\"" {  } { { "Mano_Machine.vhd" "R1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/Mano Machine/Mano_Machine.vhd" 304 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729071983110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729071983228 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 16 13:16:23 2024 " "Processing ended: Wed Oct 16 13:16:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729071983228 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729071983228 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729071983228 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729071983228 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729071983808 ""}
