#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 13 17:36:41 2023
# Process ID: 10628
# Current directory: C:/Users/user/verilog602/verilog602.runs/synth_1
# Command line: vivado.exe -log lab6_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab6_2.tcl
# Log file: C:/Users/user/verilog602/verilog602.runs/synth_1/lab6_2.vds
# Journal file: C:/Users/user/verilog602/verilog602.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab6_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/清大/大二/硬體設計與實驗/lab6/lab6_template/template/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top lab6_2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 779.270 ; gain = 233.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab6_2' [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/lab6_2.v:1]
	Parameter LEFT_SHIFT bound to: 9'b000010010 
	Parameter KEY_CODES bound to: 144'b000010110000010101000011100000011010000011110000011101000011011000100010000100110000100100000100011000100001000100101000101101000101011000101010 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/one_pulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (2#1) [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/one_pulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/Users/user/verilog602/verilog602.runs/synth_1/.Xil/Vivado-10628-LAPTOP-FQ5SKUKF/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (3#1) [C:/Users/user/verilog602/verilog602.runs/synth_1/.Xil/Vivado-10628-LAPTOP-FQ5SKUKF/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/KeyboardDecoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (4#1) [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/KeyboardDecoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (5#1) [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/user/verilog602/verilog602.runs/synth_1/.Xil/Vivado-10628-LAPTOP-FQ5SKUKF/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (6#1) [C:/Users/user/verilog602/verilog602.runs/synth_1/.Xil/Vivado-10628-LAPTOP-FQ5SKUKF/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/lab6_2.v:503]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HS bound to: 96 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HT bound to: 800 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VS bound to: 2 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VT bound to: 525 - type: integer 
	Parameter hsync_default bound to: 1'b1 
	Parameter vsync_default bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (7#1) [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/lab6_2.v:503]
WARNING: [Synth 8-3848] Net data in module/entity lab6_2 does not have driver. [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/lab6_2.v:67]
INFO: [Synth 8-6155] done synthesizing module 'lab6_2' (8#1) [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/lab6_2.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 858.457 ; gain = 312.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 858.457 ; gain = 312.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 858.457 ; gain = 312.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 858.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kd/inst'
Finished Parsing XDC File [c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kd/inst'
Parsing XDC File [c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_inst'
Finished Parsing XDC File [c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_inst'
Parsing XDC File [C:/Users/user/verilog602/verilog602.srcs/constrs_1/imports/template/lab6_2.xdc]
Finished Parsing XDC File [C:/Users/user/verilog602/verilog602.srcs/constrs_1/imports/template/lab6_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/verilog602/verilog602.srcs/constrs_1/imports/template/lab6_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab6_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab6_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 974.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 974.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 974.379 ; gain = 428.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 974.379 ; gain = 428.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for kd/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blk_mem_gen_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 974.379 ; gain = 428.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/lab6_2.v:297]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/lab6_2.v:288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/lab6_2.v:111]
INFO: [Synth 8-5546] ROM "key_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_num" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
WARNING: [Synth 8-327] inferring latch for variable 'press_shift_reg' [C:/Users/user/verilog602/verilog602.srcs/sources_1/imports/sources_1/imports/template/lab6_2.v:434]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 974.379 ; gain = 428.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 38    
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 303   
	   2 Input      9 Bit        Muxes := 22    
	   2 Input      6 Bit        Muxes := 14    
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 342   
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab6_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 40    
	   2 Input     10 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 301   
	   2 Input      9 Bit        Muxes := 22    
	   2 Input      6 Bit        Muxes := 14    
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 331   
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "key_num" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "key_num" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\task_finish_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\finish_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1009.531 ; gain = 463.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1009.531 ; gain = 463.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1212.180 ; gain = 666.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:01:01 . Memory (MB): peak = 1212.180 ; gain = 666.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:01:05 . Memory (MB): peak = 1212.180 ; gain = 666.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:01:05 . Memory (MB): peak = 1212.180 ; gain = 666.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1212.180 ; gain = 666.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1212.180 ; gain = 666.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1212.180 ; gain = 666.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1212.180 ; gain = 666.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |blk_mem_gen_0  |         1|
|2     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |KeyboardCtrl_0 |     1|
|2     |blk_mem_gen_0  |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |   177|
|5     |LUT1           |    48|
|6     |LUT2           |   269|
|7     |LUT3           |   176|
|8     |LUT4           |   644|
|9     |LUT5           |   370|
|10    |LUT6           |  1008|
|11    |MUXF7          |    98|
|12    |MUXF8          |    35|
|13    |FDCE           |   145|
|14    |FDRE           |   362|
|15    |FDSE           |    74|
|16    |LDP            |     1|
|17    |IBUF           |     3|
|18    |OBUF           |    15|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |  3450|
|2     |  a1             |debounce        |     6|
|3     |  a2             |one_pulse       |     7|
|4     |  clk_wiz_0_inst |clock_divider   |     4|
|5     |  kd             |KeyboardDecoder |  1701|
|6     |    op           |one_pulse_0     |     3|
|7     |  vga_inst       |vga_controller  |  1065|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1212.180 ; gain = 666.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:01:03 . Memory (MB): peak = 1212.180 ; gain = 550.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1212.180 ; gain = 666.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1212.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 311 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1212.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDP => LDPE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 2 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1212.180 ; gain = 913.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1212.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/verilog602/verilog602.runs/synth_1/lab6_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab6_2_utilization_synth.rpt -pb lab6_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 17:37:58 2023...
