// Seed: 2238384997
module module_0;
  logic id_1;
  ;
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7;
  assign id_6 = !id_7;
  assign id_2 = id_7;
  logic id_8;
  parameter id_9 = 1;
  logic [7:0][-1 : -1] id_10;
  module_0 modCall_1 ();
  assign id_1 = id_10[1];
endmodule
