Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4_sdx (win64) Build 1806307 Thu Mar  9 15:24:31 MST 2017
| Date             : Fri Aug 28 19:55:35 2020
| Host             : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.988  |
| Dynamic (W)              | 1.822  |
| Device Static (W)        | 0.165  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 62.1   |
| Junction Temperature (C) | 47.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.108 |       10 |       --- |             --- |
| Slice Logic              |     0.008 |    26013 |       --- |             --- |
|   LUT as Logic           |     0.006 |     7036 |     53200 |           13.23 |
|   Register               |    <0.001 |    12777 |    106400 |           12.01 |
|   LUT as Shift Register  |    <0.001 |     1399 |     17400 |            8.04 |
|   CARRY4                 |    <0.001 |      461 |     13300 |            3.47 |
|   LUT as Distributed RAM |    <0.001 |       34 |     17400 |            0.20 |
|   F7/F8 Muxes            |    <0.001 |      339 |     53200 |            0.64 |
|   Others                 |     0.000 |     1902 |       --- |             --- |
| Signals                  |     0.016 |    18094 |       --- |             --- |
| Block RAM                |     0.044 |     37.5 |       140 |           26.79 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| I/O                      |     0.004 |        9 |       125 |            7.20 |
| PS7                      |     1.536 |        1 |       --- |             --- |
| Static Power             |     0.165 |          |           |                 |
| Total                    |     1.988 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.196 |       0.178 |      0.018 |
| Vccaux    |       1.800 |     0.079 |       0.058 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.765 |       0.731 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                      | Constraint (ns) |
+-------------------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                                                              | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                                                              | design_1_i/processing_system7_0/inst/FCLK_CLK1              |            10.0 |
| clk_fpga_1                                                              | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            10.0 |
| clk_fpga_2                                                              | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |             5.0 |
| clk_out1_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |             6.7 |
| clk_out2_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0     |             1.3 |
| clkfbout_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            50.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs           |            33.0 |
+-------------------------------------------------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                       |     1.822 |
|   dbg_hub                                                                              |     0.004 |
|     inst                                                                               |     0.004 |
|       CORE_XSDB.UUT_MASTER                                                             |     0.004 |
|         U_ICON_INTERFACE                                                               |     0.002 |
|           U_CMD1                                                                       |    <0.001 |
|           U_CMD2                                                                       |    <0.001 |
|           U_CMD3                                                                       |    <0.001 |
|           U_CMD4                                                                       |    <0.001 |
|           U_CMD5                                                                       |    <0.001 |
|           U_CMD6_RD                                                                    |    <0.001 |
|             U_RD_FIFO                                                                  |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                    |    <0.001 |
|                 inst_fifo_gen                                                          |    <0.001 |
|                   gconvfifo.rf                                                         |    <0.001 |
|                     grf.rf                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gdm.dm_gen.dm                                                  |    <0.001 |
|                           RAM_reg_0_15_0_5                                             |    <0.001 |
|                           RAM_reg_0_15_12_15                                           |    <0.001 |
|                           RAM_reg_0_15_6_11                                            |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|           U_CMD6_WR                                                                    |    <0.001 |
|             U_WR_FIFO                                                                  |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                    |    <0.001 |
|                 inst_fifo_gen                                                          |    <0.001 |
|                   gconvfifo.rf                                                         |    <0.001 |
|                     grf.rf                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gdm.dm_gen.dm                                                  |    <0.001 |
|                           RAM_reg_0_15_0_5                                             |    <0.001 |
|                           RAM_reg_0_15_12_15                                           |    <0.001 |
|                           RAM_reg_0_15_6_11                                            |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|           U_CMD7_CTL                                                                   |    <0.001 |
|           U_CMD7_STAT                                                                  |    <0.001 |
|           U_STATIC_STATUS                                                              |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                      |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                 |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                          |     0.001 |
|           U_RD_ABORT_FLAG                                                              |    <0.001 |
|           U_RD_REQ_FLAG                                                                |    <0.001 |
|           U_TIMER                                                                      |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                  |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                             |    <0.001 |
|       CORE_XSDB.U_ICON                                                                 |    <0.001 |
|         U_CMD                                                                          |    <0.001 |
|         U_STAT                                                                         |    <0.001 |
|         U_SYNC                                                                         |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                    |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                  |    <0.001 |
|   design_1_i                                                                           |     1.818 |
|     axi_mem_intercon                                                                   |     0.004 |
|       s00_couplers                                                                     |     0.004 |
|         auto_pc                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_axi4_axi3.axi3_conv_inst                                               |     0.004 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                      |     0.002 |
|                 USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_0                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                                      |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.002 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|     clk_wiz_0                                                                          |     0.108 |
|       inst                                                                             |     0.108 |
|     hdmi_tx_0                                                                          |     0.012 |
|       U0                                                                               |     0.012 |
|         Inst_DVITransmitter                                                            |     0.012 |
|           Inst_TMDSEncoder_blue                                                        |     0.001 |
|           Inst_TMDSEncoder_green                                                       |    <0.001 |
|           Inst_TMDSEncoder_red                                                         |     0.001 |
|           Inst_clk_serializer_10_1                                                     |     0.002 |
|           Inst_d0_serializer_10_1                                                      |     0.003 |
|           Inst_d1_serializer_10_1                                                      |     0.002 |
|           Inst_d2_serializer_10_1                                                      |     0.002 |
|     ila_0                                                                              |     0.040 |
|       inst                                                                             |     0.040 |
|         ila_core_inst                                                                  |     0.040 |
|           ila_trace_memory_inst                                                        |     0.007 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                   |     0.007 |
|               inst_blk_mem_gen                                                         |     0.007 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |     0.007 |
|                   valid.cstr                                                           |     0.007 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[4].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[5].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[6].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[7].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           u_ila_cap_ctrl                                                               |     0.001 |
|             U_CDONE                                                                    |    <0.001 |
|             U_NS0                                                                      |    <0.001 |
|             U_NS1                                                                      |    <0.001 |
|             u_cap_addrgen                                                              |     0.001 |
|               U_CMPRESET                                                               |    <0.001 |
|               u_cap_sample_counter                                                     |    <0.001 |
|                 U_SCE                                                                  |    <0.001 |
|                 U_SCMPCE                                                               |    <0.001 |
|                 U_SCRST                                                                |    <0.001 |
|                 u_scnt_cmp                                                             |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                     DUT                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|               u_cap_window_counter                                                     |    <0.001 |
|                 U_WCE                                                                  |    <0.001 |
|                 U_WHCMPCE                                                              |    <0.001 |
|                 U_WLCMPCE                                                              |    <0.001 |
|                 u_wcnt_hcmp                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                     DUT                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                 u_wcnt_lcmp                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                     DUT                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|           u_ila_regs                                                                   |     0.018 |
|             MU_SRL[0].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[22].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[23].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[24].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[25].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[26].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[27].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[28].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[29].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[30].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[31].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[32].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[33].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[34].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[35].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[36].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[37].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[38].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[39].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[40].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[41].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[42].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[43].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[44].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                       |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                       |    <0.001 |
|             U_XSDB_SLAVE                                                               |     0.001 |
|             reg_15                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_16                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_17                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_18                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_19                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_1a                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_6                                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_7                                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_8                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_80                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_81                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_82                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_83                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_84                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_85                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_887                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_88d                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_890                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_9                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_srl_fff                                                                |    <0.001 |
|             reg_stream_ffd                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_stream_ffe                                                             |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           u_ila_reset_ctrl                                                             |    <0.001 |
|             arm_detection_inst                                                         |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                 |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                               |    <0.001 |
|             halt_detection_inst                                                        |    <0.001 |
|           u_trig                                                                       |     0.008 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             U_TM                                                                       |     0.007 |
|               N_DDR_MODE.G_NMU[0].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[22].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[23].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[24].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[25].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[26].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[27].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[28].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[29].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[30].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[31].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[32].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[33].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[34].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[35].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[36].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[37].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[38].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[39].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[40].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[41].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[42].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[43].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[44].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|           xsdb_memory_read_inst                                                        |     0.002 |
|     ila_1                                                                              |     0.056 |
|       inst                                                                             |     0.056 |
|         ila_core_inst                                                                  |     0.056 |
|           ila_trace_memory_inst                                                        |     0.019 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                   |     0.019 |
|               inst_blk_mem_gen                                                         |     0.019 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |     0.019 |
|                   valid.cstr                                                           |     0.019 |
|                     ramloop[0].ram.r                                                   |     0.002 |
|                       prim_noinit.ram                                                  |     0.002 |
|                     ramloop[1].ram.r                                                   |     0.002 |
|                       prim_noinit.ram                                                  |     0.002 |
|                     ramloop[2].ram.r                                                   |     0.003 |
|                       prim_noinit.ram                                                  |     0.003 |
|                     ramloop[3].ram.r                                                   |     0.003 |
|                       prim_noinit.ram                                                  |     0.003 |
|                     ramloop[4].ram.r                                                   |     0.002 |
|                       prim_noinit.ram                                                  |     0.002 |
|                     ramloop[5].ram.r                                                   |     0.002 |
|                       prim_noinit.ram                                                  |     0.002 |
|                     ramloop[6].ram.r                                                   |     0.002 |
|                       prim_noinit.ram                                                  |     0.002 |
|                     ramloop[7].ram.r                                                   |     0.002 |
|                       prim_noinit.ram                                                  |     0.002 |
|           u_ila_cap_ctrl                                                               |     0.002 |
|             U_CDONE                                                                    |    <0.001 |
|             U_NS0                                                                      |    <0.001 |
|             U_NS1                                                                      |    <0.001 |
|             u_cap_addrgen                                                              |     0.002 |
|               U_CMPRESET                                                               |    <0.001 |
|               u_cap_sample_counter                                                     |    <0.001 |
|                 U_SCE                                                                  |    <0.001 |
|                 U_SCMPCE                                                               |    <0.001 |
|                 U_SCRST                                                                |    <0.001 |
|                 u_scnt_cmp                                                             |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                     DUT                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|               u_cap_window_counter                                                     |    <0.001 |
|                 U_WCE                                                                  |    <0.001 |
|                 U_WHCMPCE                                                              |    <0.001 |
|                 U_WLCMPCE                                                              |    <0.001 |
|                 u_wcnt_hcmp                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                     DUT                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                 u_wcnt_lcmp                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                     DUT                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|           u_ila_regs                                                                   |     0.018 |
|             MU_SRL[0].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[22].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[23].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[24].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[25].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[26].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[27].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[28].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[29].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[30].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[31].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[32].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[33].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[34].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[35].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[36].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[37].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[38].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[39].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[40].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[41].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[42].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[43].mu_srl_reg                                                      |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                       |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                       |    <0.001 |
|             U_XSDB_SLAVE                                                               |     0.001 |
|             reg_15                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_16                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_17                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_18                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_19                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_1a                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_6                                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_7                                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_8                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_80                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_81                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_82                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_83                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_84                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_85                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_887                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_88d                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_890                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_9                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_srl_fff                                                                |    <0.001 |
|             reg_stream_ffd                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_stream_ffe                                                             |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           u_ila_reset_ctrl                                                             |    <0.001 |
|             arm_detection_inst                                                         |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                 |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                               |    <0.001 |
|             halt_detection_inst                                                        |    <0.001 |
|           u_trig                                                                       |     0.009 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             U_TM                                                                       |     0.009 |
|               N_DDR_MODE.G_NMU[0].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                                 |     0.002 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.002 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                                 |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[22].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[23].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[24].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[25].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[26].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[27].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[28].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[29].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[30].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[31].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[32].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[33].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[34].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[35].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[36].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[37].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[38].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[39].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[40].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[41].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[42].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[43].U_M                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|           xsdb_memory_read_inst                                                        |     0.003 |
|     pldma_rgbout_0                                                                     |     0.054 |
|       U0                                                                               |     0.054 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|         AXI_MASTER_BURST_I                                                             |     0.007 |
|           I_CMD_STATUS_MODULE                                                          |    <0.001 |
|           I_RD_LLINK_ADAPTER                                                           |    <0.001 |
|           I_RD_WR_CNTRL_MODULE                                                         |     0.006 |
|             I_ADDR_CNTL                                                                |    <0.001 |
|             I_MSTR_PCC                                                                 |     0.002 |
|               I_END_STRB_GEN                                                           |    <0.001 |
|             I_RD_DATA_CNTL                                                             |    <0.001 |
|             I_RD_STATUS_CNTLR                                                          |    <0.001 |
|             I_READ_STREAM_SKID_BUF                                                     |     0.002 |
|             I_WRITE_MMAP_SKID_BUF                                                      |    <0.001 |
|             I_WRITE_STRM_SKID_BUF                                                      |    <0.001 |
|             I_WR_DATA_CNTL                                                             |    <0.001 |
|             I_WR_STATUS_CNTLR                                                          |    <0.001 |
|               GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|           I_RESET_MODULE                                                               |    <0.001 |
|           I_WR_LLINK_ADAPTER                                                           |    <0.001 |
|         USER_LOGIC_I                                                                   |     0.046 |
|           fifo_8192x64_16384x32                                                        |     0.005 |
|             U0                                                                         |     0.005 |
|               inst_fifo_gen                                                            |     0.005 |
|                 gconvfifo.rf                                                           |     0.005 |
|                   grf.rf                                                               |     0.005 |
|                     gntv_or_sync_fifo.gcx.clkx                                         |     0.002 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                           |     0.001 |
|                       gr1.gr1_int.rfwft                                                |    <0.001 |
|                       gr1.grdc2.rdc                                                    |    <0.001 |
|                       gras.rsts                                                        |    <0.001 |
|                         c0                                                             |    <0.001 |
|                         c1                                                             |    <0.001 |
|                       rpntr                                                            |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                       gwas.gwdc1.wdcext                                                |    <0.001 |
|                       gwas.wsts                                                        |    <0.001 |
|                         c1                                                             |    <0.001 |
|                         c2                                                             |    <0.001 |
|                       wpntr                                                            |    <0.001 |
|                     gntv_or_sync_fifo.mem                                              |     0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                         inst_blk_mem_gen                                               |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                             valid.cstr                                                 |    <0.001 |
|                               bindec_a.bindec_inst_a                                   |    <0.001 |
|                               has_mux_b.B                                              |    <0.001 |
|                               ramloop[0].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[10].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[11].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[12].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[13].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[14].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[1].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[2].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[3].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[4].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[5].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[6].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[7].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[8].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[9].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                     rstblk                                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |    <0.001 |
|           inst_ila_user                                                                |     0.036 |
|             inst                                                                       |     0.036 |
|               ila_core_inst                                                            |     0.036 |
|                 ila_trace_memory_inst                                                  |     0.018 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.018 |
|                     inst_blk_mem_gen                                                   |     0.018 |
|                       gnbram.gnativebmg.native_blk_mem_gen                             |     0.018 |
|                         valid.cstr                                                     |     0.018 |
|                           ramloop[0].ram.r                                             |     0.001 |
|                             prim_noinit.ram                                            |     0.001 |
|                           ramloop[1].ram.r                                             |     0.002 |
|                             prim_noinit.ram                                            |     0.002 |
|                           ramloop[2].ram.r                                             |     0.002 |
|                             prim_noinit.ram                                            |     0.002 |
|                           ramloop[3].ram.r                                             |     0.002 |
|                             prim_noinit.ram                                            |     0.002 |
|                           ramloop[4].ram.r                                             |     0.002 |
|                             prim_noinit.ram                                            |     0.002 |
|                           ramloop[5].ram.r                                             |     0.002 |
|                             prim_noinit.ram                                            |     0.002 |
|                           ramloop[6].ram.r                                             |     0.002 |
|                             prim_noinit.ram                                            |     0.002 |
|                           ramloop[7].ram.r                                             |     0.002 |
|                             prim_noinit.ram                                            |     0.002 |
|                 u_ila_cap_ctrl                                                         |     0.002 |
|                   U_CDONE                                                              |    <0.001 |
|                   U_NS0                                                                |    <0.001 |
|                   U_NS1                                                                |    <0.001 |
|                   u_cap_addrgen                                                        |     0.002 |
|                     U_CMPRESET                                                         |    <0.001 |
|                     u_cap_sample_counter                                               |    <0.001 |
|                       U_SCE                                                            |    <0.001 |
|                       U_SCMPCE                                                         |    <0.001 |
|                       U_SCRST                                                          |    <0.001 |
|                       u_scnt_cmp                                                       |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                           DUT                                                          |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                               u_srlA                                                   |    <0.001 |
|                               u_srlB                                                   |    <0.001 |
|                               u_srlC                                                   |    <0.001 |
|                               u_srlD                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                               u_srlA                                                   |    <0.001 |
|                               u_srlB                                                   |    <0.001 |
|                               u_srlC                                                   |    <0.001 |
|                               u_srlD                                                   |    <0.001 |
|                     u_cap_window_counter                                               |    <0.001 |
|                       U_WCE                                                            |    <0.001 |
|                       U_WHCMPCE                                                        |    <0.001 |
|                       U_WLCMPCE                                                        |    <0.001 |
|                       u_wcnt_hcmp                                                      |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                           DUT                                                          |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                               u_srlA                                                   |    <0.001 |
|                               u_srlB                                                   |    <0.001 |
|                               u_srlC                                                   |    <0.001 |
|                               u_srlD                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                               u_srlA                                                   |    <0.001 |
|                               u_srlB                                                   |    <0.001 |
|                               u_srlC                                                   |    <0.001 |
|                               u_srlD                                                   |    <0.001 |
|                       u_wcnt_lcmp                                                      |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                           DUT                                                          |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                               u_srlA                                                   |    <0.001 |
|                               u_srlB                                                   |    <0.001 |
|                               u_srlC                                                   |    <0.001 |
|                               u_srlD                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                               u_srlA                                                   |    <0.001 |
|                               u_srlB                                                   |    <0.001 |
|                               u_srlC                                                   |    <0.001 |
|                               u_srlD                                                   |    <0.001 |
|                 u_ila_regs                                                             |     0.005 |
|                   MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|                   U_XSDB_SLAVE                                                         |    <0.001 |
|                   reg_15                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_16                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_17                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_18                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_19                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_1a                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_6                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_7                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_8                                                                |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|                   reg_80                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_81                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_82                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_83                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_84                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_85                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_887                                                              |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|                   reg_88d                                                              |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|                   reg_890                                                              |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|                   reg_9                                                                |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|                   reg_srl_fff                                                          |    <0.001 |
|                   reg_stream_ffd                                                       |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|                   reg_stream_ffe                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|                 u_ila_reset_ctrl                                                       |    <0.001 |
|                   arm_detection_inst                                                   |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|                   halt_detection_inst                                                  |    <0.001 |
|                 u_trig                                                                 |     0.005 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                       DUT                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                           u_srlA                                                       |    <0.001 |
|                           u_srlB                                                       |    <0.001 |
|                           u_srlC                                                       |    <0.001 |
|                           u_srlD                                                       |    <0.001 |
|                   U_TM                                                                 |     0.005 |
|                     N_DDR_MODE.G_NMU[0].U_M                                            |     0.005 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |     0.005 |
|                         DUT                                                            |     0.002 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |    <0.001 |
|                             u_srlA                                                     |    <0.001 |
|                             u_srlB                                                     |    <0.001 |
|                             u_srlC                                                     |    <0.001 |
|                             u_srlD                                                     |    <0.001 |
|                 xsdb_memory_read_inst                                                  |     0.002 |
|           vga720p                                                                      |    <0.001 |
|     processing_system7_0                                                               |     1.539 |
|       inst                                                                             |     1.539 |
|     ps7_0_axi_periph                                                                   |     0.004 |
|       s00_couplers                                                                     |     0.004 |
|         auto_pc                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.004 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |     0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |     0.002 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|     rst_ps7_0_100M                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     rst_ps7_0_200M                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     xlconstant_0                                                                       |     0.000 |
+----------------------------------------------------------------------------------------+-----------+


