
*** Running vivado
    with args -log design_1_bit_shift_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_bit_shift_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_bit_shift_0_1.tcl -notrace
Command: synth_design -top design_1_bit_shift_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 422.129 ; gain = 104.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_bit_shift_0_1' [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ip/design_1_bit_shift_0_1/synth/design_1_bit_shift_0_1.vhd:63]
INFO: [Synth 8-3491] module 'bit_shift' declared at 'G:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/new/bit_shift.vhd:34' bound to instance 'U0' of component 'bit_shift' [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ip/design_1_bit_shift_0_1/synth/design_1_bit_shift_0_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'bit_shift' [G:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/new/bit_shift.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'bit_shift' (1#1) [G:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/new/bit_shift.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'design_1_bit_shift_0_1' (2#1) [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ip/design_1_bit_shift_0_1/synth/design_1_bit_shift_0_1.vhd:63]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[12]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[11]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[10]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[9]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[8]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[7]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[6]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[5]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[4]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[1]
WARNING: [Synth 8-3331] design bit_shift has unconnected port add_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 474.699 ; gain = 156.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 474.699 ; gain = 156.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 708.262 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 708.262 ; gain = 390.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 708.262 ; gain = 390.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 708.262 ; gain = 390.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 708.262 ; gain = 390.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design design_1_bit_shift_0_1 has an empty top module
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[12]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[11]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[10]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[9]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[8]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[7]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[6]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[5]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[4]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[1]
WARNING: [Synth 8-3331] design design_1_bit_shift_0_1 has unconnected port add_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 708.262 ; gain = 390.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 777.145 ; gain = 459.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 777.145 ; gain = 459.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 786.676 ; gain = 468.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 786.676 ; gain = 468.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 786.676 ; gain = 468.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 786.676 ; gain = 468.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 786.676 ; gain = 468.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 786.676 ; gain = 468.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 786.676 ; gain = 468.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 786.676 ; gain = 468.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 786.676 ; gain = 235.055
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 786.676 ; gain = 468.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:50 . Memory (MB): peak = 799.477 ; gain = 491.145
INFO: [Common 17-1381] The checkpoint 'G:/my_projects/HPC_project/Anil_HPC.runs/design_1_bit_shift_0_1_synth_1/design_1_bit_shift_0_1.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'G:/my_projects/HPC_project/Anil_HPC.runs/design_1_bit_shift_0_1_synth_1/design_1_bit_shift_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_bit_shift_0_1_utilization_synth.rpt -pb design_1_bit_shift_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 800.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct  3 17:42:13 2020...
