// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_retransmit_timer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng2timer_clearRetransmitTimer_dout,
        rxEng2timer_clearRetransmitTimer_empty_n,
        rxEng2timer_clearRetransmitTimer_read,
        txEng2timer_setRetransmitTimer_dout,
        txEng2timer_setRetransmitTimer_empty_n,
        txEng2timer_setRetransmitTimer_read,
        rtTimer2eventEng_setEvent_din,
        rtTimer2eventEng_setEvent_full_n,
        rtTimer2eventEng_setEvent_write,
        rtTimer2stateTable_releaseState_din,
        rtTimer2stateTable_releaseState_full_n,
        rtTimer2stateTable_releaseState_write,
        timer2rxApp_notification_din,
        timer2rxApp_notification_full_n,
        timer2rxApp_notification_write,
        timer2txApp_notification_din,
        timer2txApp_notification_full_n,
        timer2txApp_notification_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] rxEng2timer_clearRetransmitTimer_dout;
input   rxEng2timer_clearRetransmitTimer_empty_n;
output   rxEng2timer_clearRetransmitTimer_read;
input  [63:0] txEng2timer_setRetransmitTimer_dout;
input   txEng2timer_setRetransmitTimer_empty_n;
output   txEng2timer_setRetransmitTimer_read;
output  [127:0] rtTimer2eventEng_setEvent_din;
input   rtTimer2eventEng_setEvent_full_n;
output   rtTimer2eventEng_setEvent_write;
output  [15:0] rtTimer2stateTable_releaseState_din;
input   rtTimer2stateTable_releaseState_full_n;
output   rtTimer2stateTable_releaseState_write;
output  [95:0] timer2rxApp_notification_din;
input   timer2rxApp_notification_full_n;
output   timer2rxApp_notification_write;
output  [95:0] timer2txApp_notification_din;
input   timer2txApp_notification_full_n;
output   timer2txApp_notification_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2timer_clearRetransmitTimer_read;
reg txEng2timer_setRetransmitTimer_read;
reg rtTimer2eventEng_setEvent_write;
reg rtTimer2stateTable_releaseState_write;
reg timer2rxApp_notification_write;
reg timer2txApp_notification_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_128_p3;
reg    ap_predicate_op42_read_state1;
wire   [0:0] icmp_ln874_fu_535_p2;
wire   [0:0] tmp_i_269_nbreadreq_fu_142_p3;
reg    ap_predicate_op66_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] rt_waitForWrite_load_reg_742;
reg   [0:0] rt_waitForWrite_load_reg_742_pp0_iter2_reg;
reg   [0:0] icmp_ln874_reg_759;
reg   [0:0] icmp_ln874_reg_759_pp0_iter2_reg;
reg   [0:0] phi_ln126_reg_301;
reg   [0:0] phi_ln126_reg_301_pp0_iter2_reg;
reg   [0:0] currEntry_active_reg_820;
reg   [0:0] icmp_ln886_reg_835;
wire   [0:0] tmp_16_i_nbwritereq_fu_156_p3;
wire   [0:0] tmp_254_fu_690_p3;
reg   [0:0] tmp_i_reg_755;
reg   [0:0] tmp_i_reg_755_pp0_iter2_reg;
reg    ap_predicate_op127_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] rt_waitForWrite_load_reg_742_pp0_iter3_reg;
reg   [0:0] icmp_ln874_reg_759_pp0_iter3_reg;
reg   [0:0] phi_ln126_reg_301_pp0_iter3_reg;
reg   [0:0] currEntry_active_reg_820_pp0_iter3_reg;
reg   [0:0] icmp_ln886_reg_835_pp0_iter3_reg;
reg   [0:0] tmp_16_i_reg_844;
reg   [0:0] tmp_254_reg_848;
reg   [0:0] tmp_i_reg_755_pp0_iter3_reg;
reg    ap_predicate_op142_write_state5;
reg   [0:0] icmp_ln175_reg_852;
reg    ap_predicate_op146_write_state5;
reg    ap_predicate_op147_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] rt_waitForWrite;
reg   [15:0] rt_update_sessionID_V;
reg   [15:0] rt_prevPosition_V;
reg   [0:0] rt_update_stop;
wire   [9:0] retransmitTimerTable_time_V_address0;
reg    retransmitTimerTable_time_V_ce0;
reg    retransmitTimerTable_time_V_we0;
reg   [9:0] retransmitTimerTable_time_V_address1;
reg    retransmitTimerTable_time_V_ce1;
reg    retransmitTimerTable_time_V_we1;
reg   [31:0] retransmitTimerTable_time_V_d1;
wire   [31:0] retransmitTimerTable_time_V_q1;
wire   [9:0] retransmitTimerTable_active_address0;
reg    retransmitTimerTable_active_ce0;
reg    retransmitTimerTable_active_we0;
reg   [9:0] retransmitTimerTable_active_address1;
reg    retransmitTimerTable_active_ce1;
reg    retransmitTimerTable_active_we1;
wire   [0:0] retransmitTimerTable_active_q1;
wire   [9:0] retransmitTimerTable_retries_V_address0;
reg    retransmitTimerTable_retries_V_ce0;
reg    retransmitTimerTable_retries_V_we0;
reg   [9:0] retransmitTimerTable_retries_V_address1;
reg    retransmitTimerTable_retries_V_ce1;
reg    retransmitTimerTable_retries_V_we1;
wire   [2:0] retransmitTimerTable_retries_V_q1;
reg   [15:0] rt_position_V;
wire   [9:0] retransmitTimerTable_type_address0;
reg    retransmitTimerTable_type_ce0;
reg    retransmitTimerTable_type_we0;
wire   [9:0] retransmitTimerTable_type_address1;
reg    retransmitTimerTable_type_ce1;
wire   [31:0] retransmitTimerTable_type_q1;
reg    rxEng2timer_clearRetransmitTimer_blk_n;
wire    ap_block_pp0_stage0;
reg    txEng2timer_setRetransmitTimer_blk_n;
reg    rtTimer2eventEng_setEvent_blk_n;
reg    rtTimer2stateTable_releaseState_blk_n;
reg    timer2txApp_notification_blk_n;
reg    timer2rxApp_notification_blk_n;
reg   [15:0] currID_V_2_reg_288;
reg   [15:0] currID_V_2_reg_288_pp0_iter1_reg;
reg   [15:0] currID_V_2_reg_288_pp0_iter2_reg;
reg   [15:0] currID_V_2_reg_288_pp0_iter3_reg;
reg   [0:0] rt_waitForWrite_load_reg_742_pp0_iter1_reg;
reg   [15:0] rt_update_sessionID_V_load_reg_746;
reg   [0:0] rt_update_stop_load_reg_751;
reg   [0:0] tmp_i_reg_755_pp0_iter1_reg;
reg   [0:0] icmp_ln874_reg_759_pp0_iter1_reg;
reg   [9:0] retransmitTimerTable_time_V_addr_1_reg_775;
reg   [9:0] retransmitTimerTable_time_V_addr_1_reg_775_pp0_iter2_reg;
reg   [9:0] retransmitTimerTable_retries_V_addr_1_reg_781;
reg   [9:0] retransmitTimerTable_retries_V_addr_1_reg_781_pp0_iter2_reg;
reg   [9:0] retransmitTimerTable_active_addr_1_reg_787;
reg   [9:0] retransmitTimerTable_active_addr_1_reg_787_pp0_iter2_reg;
reg   [9:0] retransmitTimerTable_type_addr_reg_793;
reg   [9:0] retransmitTimerTable_type_addr_reg_793_pp0_iter2_reg;
reg   [2:0] currEntry_retries_V_reg_805;
reg   [31:0] currEntry_type_reg_824;
wire   [0:0] icmp_ln886_fu_678_p2;
wire   [31:0] currEntry_time_V_1_fu_684_p2;
reg   [31:0] currEntry_time_V_1_reg_839;
wire   [0:0] icmp_ln175_fu_719_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [15:0] ap_phi_mux_currID_V_2_phi_fu_292_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_currID_V_2_reg_288;
wire   [15:0] set_sessionID_V_fu_592_p1;
wire   [0:0] or_ln108_fu_640_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln126_reg_301;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln126_reg_301;
wire   [31:0] ap_phi_reg_pp0_iter0_set_type_2_reg_318;
reg   [31:0] ap_phi_reg_pp0_iter1_set_type_2_reg_318;
reg   [31:0] ap_phi_reg_pp0_iter2_set_type_2_reg_318;
reg   [31:0] ap_phi_mux_currEntry_type_2_phi_fu_335_p24;
wire   [31:0] ap_phi_reg_pp0_iter0_currEntry_type_2_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter1_currEntry_type_2_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter2_currEntry_type_2_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter3_currEntry_type_2_reg_332;
reg   [0:0] ap_phi_mux_currEntry_active_1_phi_fu_374_p24;
wire   [0:0] ap_phi_reg_pp0_iter0_currEntry_active_1_reg_369;
reg   [0:0] ap_phi_reg_pp0_iter1_currEntry_active_1_reg_369;
reg   [0:0] ap_phi_reg_pp0_iter2_currEntry_active_1_reg_369;
reg   [0:0] ap_phi_reg_pp0_iter3_currEntry_active_1_reg_369;
reg   [2:0] ap_phi_mux_currEntry_retries_V_2_phi_fu_416_p24;
wire   [2:0] ap_phi_reg_pp0_iter0_currEntry_retries_V_2_reg_413;
reg   [2:0] ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_413;
reg   [2:0] ap_phi_reg_pp0_iter2_currEntry_retries_V_2_reg_413;
reg   [2:0] ap_phi_reg_pp0_iter3_currEntry_retries_V_2_reg_413;
wire   [2:0] currEntry_retries_V_1_fu_697_p2;
reg   [31:0] ap_phi_mux_currEntry_time_V_2_phi_fu_453_p24;
wire   [31:0] ap_phi_reg_pp0_iter0_currEntry_time_V_2_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_445;
reg   [31:0] ap_phi_reg_pp0_iter3_currEntry_time_V_2_reg_445;
wire   [63:0] zext_ln534_fu_664_p1;
wire   [63:0] zext_ln534_14_fu_670_p1;
wire   [15:0] trunc_ln145_fu_505_p1;
wire   [15:0] select_ln117_cast_i_fu_582_p1;
wire   [15:0] add_ln691_157_fu_646_p2;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] trunc_ln691_fu_552_p1;
wire   [15:0] add_ln691_fu_556_p2;
wire   [0:0] icmp_ln882_fu_568_p2;
wire   [9:0] add_ln882_fu_562_p2;
wire   [9:0] select_ln117_fu_574_p3;
wire   [16:0] zext_ln1347_fu_608_p1;
wire   [16:0] ret_fu_612_p2;
wire   [16:0] zext_ln108_fu_618_p1;
wire   [0:0] icmp_ln108_fu_622_p2;
wire   [0:0] xor_ln108_fu_628_p2;
wire   [0:0] icmp_ln890_fu_634_p2;
wire   [114:0] tmp_fu_703_p5;
wire   [80:0] or_ln_fu_729_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op84_store_state2;
reg    ap_enable_operation_84;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op86_store_state2;
reg    ap_enable_operation_86;
reg    ap_predicate_op99_load_state2;
reg    ap_enable_operation_99;
reg    ap_predicate_op105_load_state3;
reg    ap_enable_operation_105;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op137_store_state4;
reg    ap_enable_operation_137;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op88_store_state2;
reg    ap_enable_operation_88;
reg    ap_predicate_op101_load_state2;
reg    ap_enable_operation_101;
reg    ap_predicate_op107_load_state3;
reg    ap_enable_operation_107;
reg    ap_predicate_op139_store_state4;
reg    ap_enable_operation_139;
reg    ap_predicate_op91_store_state2;
reg    ap_enable_operation_91;
reg    ap_predicate_op100_load_state2;
reg    ap_enable_operation_100;
reg    ap_predicate_op106_load_state3;
reg    ap_enable_operation_106;
reg    ap_predicate_op138_store_state4;
reg    ap_enable_operation_138;
reg    ap_predicate_op102_load_state2;
reg    ap_enable_operation_102;
reg    ap_predicate_op108_load_state3;
reg    ap_enable_operation_108;
reg    ap_predicate_op140_store_state4;
reg    ap_enable_operation_140;
wire    ap_enable_pp0;
reg    ap_condition_550;
reg    ap_condition_325;
reg    ap_condition_544;
reg    ap_condition_547;
reg    ap_condition_392;
reg    ap_condition_399;
reg    ap_condition_203;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 rt_waitForWrite = 1'd0;
#0 rt_update_sessionID_V = 16'd0;
#0 rt_prevPosition_V = 16'd0;
#0 rt_update_stop = 1'd0;
#0 rt_position_V = 16'd0;
end

toe_top_retransmit_timer_retransmitTimerTable_time_V #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
retransmitTimerTable_time_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(retransmitTimerTable_time_V_address0),
    .ce0(retransmitTimerTable_time_V_ce0),
    .we0(retransmitTimerTable_time_V_we0),
    .d0(ap_phi_mux_currEntry_time_V_2_phi_fu_453_p24),
    .address1(retransmitTimerTable_time_V_address1),
    .ce1(retransmitTimerTable_time_V_ce1),
    .we1(retransmitTimerTable_time_V_we1),
    .d1(retransmitTimerTable_time_V_d1),
    .q1(retransmitTimerTable_time_V_q1)
);

toe_top_retransmit_timer_retransmitTimerTable_active #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
retransmitTimerTable_active_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(retransmitTimerTable_active_address0),
    .ce0(retransmitTimerTable_active_ce0),
    .we0(retransmitTimerTable_active_we0),
    .d0(ap_phi_mux_currEntry_active_1_phi_fu_374_p24),
    .address1(retransmitTimerTable_active_address1),
    .ce1(retransmitTimerTable_active_ce1),
    .we1(retransmitTimerTable_active_we1),
    .d1(1'd0),
    .q1(retransmitTimerTable_active_q1)
);

toe_top_retransmit_timer_retransmitTimerTable_retries_V #(
    .DataWidth( 3 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
retransmitTimerTable_retries_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(retransmitTimerTable_retries_V_address0),
    .ce0(retransmitTimerTable_retries_V_ce0),
    .we0(retransmitTimerTable_retries_V_we0),
    .d0(ap_phi_mux_currEntry_retries_V_2_phi_fu_416_p24),
    .address1(retransmitTimerTable_retries_V_address1),
    .ce1(retransmitTimerTable_retries_V_ce1),
    .we1(retransmitTimerTable_retries_V_we1),
    .d1(3'd0),
    .q1(retransmitTimerTable_retries_V_q1)
);

toe_top_retransmit_timer_retransmitTimerTable_type #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
retransmitTimerTable_type_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(retransmitTimerTable_type_address0),
    .ce0(retransmitTimerTable_type_ce0),
    .we0(retransmitTimerTable_type_we0),
    .d0(ap_phi_mux_currEntry_type_2_phi_fu_335_p24),
    .address1(retransmitTimerTable_type_address1),
    .ce1(retransmitTimerTable_type_ce1),
    .q1(retransmitTimerTable_type_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0) & (or_ln108_fu_640_p2 == 1'd1)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1) & (or_ln108_fu_640_p2 == 1'd1)))) | ((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0) & (or_ln108_fu_640_p2 == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1) & (or_ln108_fu_640_p2 == 1'd0)))))) begin
        ap_phi_reg_pp0_iter1_phi_ln126_reg_301 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd0) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd0) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_phi_ln126_reg_301 <= 1'd0;
    end else if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_phi_ln126_reg_301 <= ap_phi_reg_pp0_iter0_phi_ln126_reg_301;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0) & (or_ln108_fu_640_p2 == 1'd1)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1) & (or_ln108_fu_640_p2 == 1'd1)))) | ((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0) & (or_ln108_fu_640_p2 == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1) & (or_ln108_fu_640_p2 == 1'd0)))))) begin
        ap_phi_reg_pp0_iter1_set_type_2_reg_318 <= {{txEng2timer_setRetransmitTimer_dout[63:32]}};
    end else if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_set_type_2_reg_318 <= ap_phi_reg_pp0_iter0_set_type_2_reg_318;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd0) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd0) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd0))))) begin
        ap_phi_reg_pp0_iter3_currEntry_active_1_reg_369 <= 1'd0;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd1)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd0) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(retransmitTimerTable_retries_V_q1 == 3'd0) & ~(retransmitTimerTable_retries_V_q1 == 3'd3) & ~(retransmitTimerTable_retries_V_q1 == 3'd2) & ~(retransmitTimerTable_retries_V_q1 == 3'd1) & (phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | (~(retransmitTimerTable_retries_V_q1 == 3'd0) & ~(retransmitTimerTable_retries_V_q1 == 3'd3) & ~(retransmitTimerTable_retries_V_q1 == 3'd2) & ~(retransmitTimerTable_retries_V_q1 == 3'd1) & (phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd3) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd3) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd2) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd2) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd1) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd1) & (retransmitTimerTable_active_q1 == 1'd0)))))) begin
        ap_phi_reg_pp0_iter3_currEntry_active_1_reg_369 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_currEntry_active_1_reg_369 <= ap_phi_reg_pp0_iter2_currEntry_active_1_reg_369;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd0) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd0) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd1)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd0) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(retransmitTimerTable_retries_V_q1 == 3'd0) & ~(retransmitTimerTable_retries_V_q1 == 3'd3) & ~(retransmitTimerTable_retries_V_q1 == 3'd2) & ~(retransmitTimerTable_retries_V_q1 == 3'd1) & (phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | (~(retransmitTimerTable_retries_V_q1 == 3'd0) & ~(retransmitTimerTable_retries_V_q1 == 3'd3) & ~(retransmitTimerTable_retries_V_q1 == 3'd2) & ~(retransmitTimerTable_retries_V_q1 == 3'd1) & (phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd3) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd3) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd2) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd2) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd1) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd1) & (retransmitTimerTable_active_q1 == 1'd0)))))) begin
        ap_phi_reg_pp0_iter3_currEntry_retries_V_2_reg_413 <= retransmitTimerTable_retries_V_q1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_currEntry_retries_V_2_reg_413 <= ap_phi_reg_pp0_iter2_currEntry_retries_V_2_reg_413;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd0) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd0) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd1)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd1)))))) begin
        ap_phi_reg_pp0_iter3_currEntry_time_V_2_reg_445 <= retransmitTimerTable_time_V_q1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd0) & (retransmitTimerTable_active_q1 == 1'd0))))) begin
        ap_phi_reg_pp0_iter3_currEntry_time_V_2_reg_445 <= 32'd156251;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(retransmitTimerTable_retries_V_q1 == 3'd0) & ~(retransmitTimerTable_retries_V_q1 == 3'd3) & ~(retransmitTimerTable_retries_V_q1 == 3'd2) & ~(retransmitTimerTable_retries_V_q1 == 3'd1) & (phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | (~(retransmitTimerTable_retries_V_q1 == 3'd0) & ~(retransmitTimerTable_retries_V_q1 == 3'd3) & ~(retransmitTimerTable_retries_V_q1 == 3'd2) & ~(retransmitTimerTable_retries_V_q1 == 3'd1) & (phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd0))))) begin
        ap_phi_reg_pp0_iter3_currEntry_time_V_2_reg_445 <= 32'd4687501;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd3) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd3) & (retransmitTimerTable_active_q1 == 1'd0))))) begin
        ap_phi_reg_pp0_iter3_currEntry_time_V_2_reg_445 <= 32'd2343751;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd2) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd2) & (retransmitTimerTable_active_q1 == 1'd0))))) begin
        ap_phi_reg_pp0_iter3_currEntry_time_V_2_reg_445 <= 32'd1562501;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd1) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd1) & (retransmitTimerTable_active_q1 == 1'd0))))) begin
        ap_phi_reg_pp0_iter3_currEntry_time_V_2_reg_445 <= 32'd781251;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_currEntry_time_V_2_reg_445 <= ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd0) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd0) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd0))))) begin
        ap_phi_reg_pp0_iter3_currEntry_type_2_reg_332 <= retransmitTimerTable_type_q1;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd1)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd0) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(retransmitTimerTable_retries_V_q1 == 3'd0) & ~(retransmitTimerTable_retries_V_q1 == 3'd3) & ~(retransmitTimerTable_retries_V_q1 == 3'd2) & ~(retransmitTimerTable_retries_V_q1 == 3'd1) & (phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd0)) | (~(retransmitTimerTable_retries_V_q1 == 3'd0) & ~(retransmitTimerTable_retries_V_q1 == 3'd3) & ~(retransmitTimerTable_retries_V_q1 == 3'd2) & ~(retransmitTimerTable_retries_V_q1 == 3'd1) & (phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd3) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd3) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd2) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd2) & (retransmitTimerTable_active_q1 == 1'd0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd1) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_retries_V_q1 == 3'd1) & (retransmitTimerTable_active_q1 == 1'd0)) | ((phi_ln126_reg_301 == 1'd1) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_retries_V_q1 == 3'd1) & (retransmitTimerTable_active_q1 == 1'd0)))))) begin
        ap_phi_reg_pp0_iter3_currEntry_type_2_reg_332 <= ap_phi_reg_pp0_iter2_set_type_2_reg_318;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_currEntry_type_2_reg_332 <= ap_phi_reg_pp0_iter2_currEntry_type_2_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0) & (or_ln108_fu_640_p2 == 1'd1)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1) & (or_ln108_fu_640_p2 == 1'd1)))) | ((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0) & (or_ln108_fu_640_p2 == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1) & (or_ln108_fu_640_p2 == 1'd0)))))) begin
        currID_V_2_reg_288 <= set_sessionID_V_fu_592_p1;
    end else if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd0) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd0) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1))))) begin
        currID_V_2_reg_288 <= rt_position_V;
    end else if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currID_V_2_reg_288 <= ap_phi_reg_pp0_iter0_currID_V_2_reg_288;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_203)) begin
        if ((1'b1 == ap_condition_399)) begin
            rt_position_V <= add_ln691_157_fu_646_p2;
        end else if ((1'b1 == ap_condition_392)) begin
            rt_position_V <= select_ln117_cast_i_fu_582_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_203)) begin
        if (((icmp_ln874_fu_535_p2 == 1'd0) & (rt_waitForWrite == 1'd1))) begin
            rt_waitForWrite <= 1'd0;
        end else if (((grp_nbreadreq_fu_128_p3 == 1'd1) & (rt_waitForWrite == 1'd0))) begin
            rt_waitForWrite <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_currEntry_active_1_reg_369 <= ap_phi_reg_pp0_iter0_currEntry_active_1_reg_369;
        ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_413 <= ap_phi_reg_pp0_iter0_currEntry_retries_V_2_reg_413;
        ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_445 <= ap_phi_reg_pp0_iter0_currEntry_time_V_2_reg_445;
        ap_phi_reg_pp0_iter1_currEntry_type_2_reg_332 <= ap_phi_reg_pp0_iter0_currEntry_type_2_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_currEntry_active_1_reg_369 <= ap_phi_reg_pp0_iter1_currEntry_active_1_reg_369;
        ap_phi_reg_pp0_iter2_currEntry_retries_V_2_reg_413 <= ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_413;
        ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_445 <= ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_445;
        ap_phi_reg_pp0_iter2_currEntry_type_2_reg_332 <= ap_phi_reg_pp0_iter1_currEntry_type_2_reg_332;
        ap_phi_reg_pp0_iter2_set_type_2_reg_318 <= ap_phi_reg_pp0_iter1_set_type_2_reg_318;
        phi_ln126_reg_301 <= ap_phi_reg_pp0_iter1_phi_ln126_reg_301;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0)) | ((icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1))))) begin
        currEntry_active_reg_820 <= retransmitTimerTable_active_q1;
        currEntry_retries_V_reg_805 <= retransmitTimerTable_retries_V_q1;
        currEntry_type_reg_824 <= retransmitTimerTable_type_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        currEntry_active_reg_820_pp0_iter3_reg <= currEntry_active_reg_820;
        currID_V_2_reg_288_pp0_iter2_reg <= currID_V_2_reg_288_pp0_iter1_reg;
        currID_V_2_reg_288_pp0_iter3_reg <= currID_V_2_reg_288_pp0_iter2_reg;
        icmp_ln874_reg_759_pp0_iter2_reg <= icmp_ln874_reg_759_pp0_iter1_reg;
        icmp_ln874_reg_759_pp0_iter3_reg <= icmp_ln874_reg_759_pp0_iter2_reg;
        icmp_ln886_reg_835_pp0_iter3_reg <= icmp_ln886_reg_835;
        phi_ln126_reg_301_pp0_iter2_reg <= phi_ln126_reg_301;
        phi_ln126_reg_301_pp0_iter3_reg <= phi_ln126_reg_301_pp0_iter2_reg;
        retransmitTimerTable_active_addr_1_reg_787_pp0_iter2_reg <= retransmitTimerTable_active_addr_1_reg_787;
        retransmitTimerTable_retries_V_addr_1_reg_781_pp0_iter2_reg <= retransmitTimerTable_retries_V_addr_1_reg_781;
        retransmitTimerTable_time_V_addr_1_reg_775_pp0_iter2_reg <= retransmitTimerTable_time_V_addr_1_reg_775;
        retransmitTimerTable_type_addr_reg_793_pp0_iter2_reg <= retransmitTimerTable_type_addr_reg_793;
        rt_waitForWrite_load_reg_742_pp0_iter2_reg <= rt_waitForWrite_load_reg_742_pp0_iter1_reg;
        rt_waitForWrite_load_reg_742_pp0_iter3_reg <= rt_waitForWrite_load_reg_742_pp0_iter2_reg;
        tmp_i_reg_755_pp0_iter2_reg <= tmp_i_reg_755_pp0_iter1_reg;
        tmp_i_reg_755_pp0_iter3_reg <= tmp_i_reg_755_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd0) & (icmp_ln886_fu_678_p2 == 1'd0) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd1)) | ((phi_ln126_reg_301 == 1'd0) & (icmp_ln886_fu_678_p2 == 1'd0) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd1))))) begin
        currEntry_time_V_1_reg_839 <= currEntry_time_V_1_fu_684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currID_V_2_reg_288_pp0_iter1_reg <= currID_V_2_reg_288;
        icmp_ln874_reg_759_pp0_iter1_reg <= icmp_ln874_reg_759;
        rt_update_sessionID_V_load_reg_746 <= rt_update_sessionID_V;
        rt_update_stop_load_reg_751 <= rt_update_stop;
        rt_waitForWrite_load_reg_742 <= rt_waitForWrite;
        rt_waitForWrite_load_reg_742_pp0_iter1_reg <= rt_waitForWrite_load_reg_742;
        tmp_i_reg_755_pp0_iter1_reg <= tmp_i_reg_755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1))))) begin
        icmp_ln175_reg_852 <= icmp_ln175_fu_719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((rt_waitForWrite == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln874_reg_759 <= icmp_ln874_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((phi_ln126_reg_301 == 1'd0) & (tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0) & (retransmitTimerTable_active_q1 == 1'd1)) | ((phi_ln126_reg_301 == 1'd0) & (icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1) & (retransmitTimerTable_active_q1 == 1'd1))))) begin
        icmp_ln886_reg_835 <= icmp_ln886_fu_678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1))))) begin
        retransmitTimerTable_active_addr_1_reg_787 <= zext_ln534_14_fu_670_p1;
        retransmitTimerTable_retries_V_addr_1_reg_781 <= zext_ln534_14_fu_670_p1;
        retransmitTimerTable_time_V_addr_1_reg_775 <= zext_ln534_14_fu_670_p1;
        retransmitTimerTable_type_addr_reg_793 <= zext_ln534_14_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1))))) begin
        rt_prevPosition_V <= ap_phi_mux_currID_V_2_phi_fu_292_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_128_p3 == 1'd1) & (rt_waitForWrite == 1'd0) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rt_update_sessionID_V <= trunc_ln145_fu_505_p1;
        rt_update_stop <= rxEng2timer_clearRetransmitTimer_dout[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (icmp_ln886_reg_835 == 1'd1))))) begin
        tmp_16_i_reg_844 <= rtTimer2eventEng_setEvent_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1))))) begin
        tmp_254_reg_848 <= currEntry_retries_V_reg_805[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((rt_waitForWrite == 1'd0) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_755 <= grp_nbreadreq_fu_128_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if ((((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln175_fu_719_p2 == 1'd1) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln175_fu_719_p2 == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (icmp_ln175_fu_719_p2 == 1'd1) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (icmp_ln175_fu_719_p2 == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)))) begin
        ap_phi_mux_currEntry_active_1_phi_fu_374_p24 = 1'd0;
    end else if ((((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd0) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln886_reg_835 == 1'd0)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd0) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (icmp_ln886_reg_835 == 1'd0)))) begin
        ap_phi_mux_currEntry_active_1_phi_fu_374_p24 = 1'd1;
    end else begin
        ap_phi_mux_currEntry_active_1_phi_fu_374_p24 = ap_phi_reg_pp0_iter3_currEntry_active_1_reg_369;
    end
end

always @ (*) begin
    if ((((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln175_fu_719_p2 == 1'd1) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln175_fu_719_p2 == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (icmp_ln175_fu_719_p2 == 1'd1) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (icmp_ln175_fu_719_p2 == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)))) begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_416_p24 = 3'd0;
    end else if ((((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)))) begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_416_p24 = currEntry_retries_V_1_fu_697_p2;
    end else if ((((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd0) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln886_reg_835 == 1'd0)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd0) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (icmp_ln886_reg_835 == 1'd0)))) begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_416_p24 = currEntry_retries_V_reg_805;
    end else begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_416_p24 = ap_phi_reg_pp0_iter3_currEntry_retries_V_2_reg_413;
    end
end

always @ (*) begin
    if ((((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd0) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln175_fu_719_p2 == 1'd1) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln175_fu_719_p2 == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (icmp_ln175_fu_719_p2 == 1'd1) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (icmp_ln175_fu_719_p2 == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd0) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_453_p24 = 32'd0;
    end else if ((((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln886_reg_835 == 1'd0)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (icmp_ln886_reg_835 == 1'd0)))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_453_p24 = currEntry_time_V_1_reg_839;
    end else begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_453_p24 = ap_phi_reg_pp0_iter3_currEntry_time_V_2_reg_445;
    end
end

always @ (*) begin
    if ((((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln175_fu_719_p2 == 1'd1) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (icmp_ln175_fu_719_p2 == 1'd1) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)))) begin
        ap_phi_mux_currEntry_type_2_phi_fu_335_p24 = 32'd3;
    end else if ((((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd0) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln175_fu_719_p2 == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (icmp_ln886_reg_835 == 1'd0)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (icmp_ln175_fu_719_p2 == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd1) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd0) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (icmp_ln886_reg_835 == 1'd0)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)))) begin
        ap_phi_mux_currEntry_type_2_phi_fu_335_p24 = currEntry_type_reg_824;
    end else begin
        ap_phi_mux_currEntry_type_2_phi_fu_335_p24 = ap_phi_reg_pp0_iter3_currEntry_type_2_reg_332;
    end
end

always @ (*) begin
    if ((((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0) & (or_ln108_fu_640_p2 == 1'd1)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0) & (or_ln108_fu_640_p2 == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1) & (or_ln108_fu_640_p2 == 1'd1)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1) & (or_ln108_fu_640_p2 == 1'd0)))) begin
        ap_phi_mux_currID_V_2_phi_fu_292_p6 = set_sessionID_V_fu_592_p1;
    end else if ((((tmp_i_269_nbreadreq_fu_142_p3 == 1'd0) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd0) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1)))) begin
        ap_phi_mux_currID_V_2_phi_fu_292_p6 = rt_position_V;
    end else begin
        ap_phi_mux_currID_V_2_phi_fu_292_p6 = ap_phi_reg_pp0_iter0_currID_V_2_reg_288;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_544)) begin
        if ((1'b1 == ap_condition_325)) begin
            retransmitTimerTable_active_address1 = zext_ln534_14_fu_670_p1;
        end else if ((1'b1 == ap_condition_550)) begin
            retransmitTimerTable_active_address1 = zext_ln534_fu_664_p1;
        end else begin
            retransmitTimerTable_active_address1 = 'bx;
        end
    end else begin
        retransmitTimerTable_active_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransmitTimerTable_active_ce0 = 1'b1;
    end else begin
        retransmitTimerTable_active_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1)))))) begin
        retransmitTimerTable_active_ce1 = 1'b1;
    end else begin
        retransmitTimerTable_active_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1)) | ((rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0))))) begin
        retransmitTimerTable_active_we0 = 1'b1;
    end else begin
        retransmitTimerTable_active_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        retransmitTimerTable_active_we1 = 1'b1;
    end else begin
        retransmitTimerTable_active_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_544)) begin
        if ((1'b1 == ap_condition_325)) begin
            retransmitTimerTable_retries_V_address1 = zext_ln534_14_fu_670_p1;
        end else if (((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1))) begin
            retransmitTimerTable_retries_V_address1 = zext_ln534_fu_664_p1;
        end else begin
            retransmitTimerTable_retries_V_address1 = 'bx;
        end
    end else begin
        retransmitTimerTable_retries_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransmitTimerTable_retries_V_ce0 = 1'b1;
    end else begin
        retransmitTimerTable_retries_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1)))))) begin
        retransmitTimerTable_retries_V_ce1 = 1'b1;
    end else begin
        retransmitTimerTable_retries_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1)) | ((rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0))))) begin
        retransmitTimerTable_retries_V_we0 = 1'b1;
    end else begin
        retransmitTimerTable_retries_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        retransmitTimerTable_retries_V_we1 = 1'b1;
    end else begin
        retransmitTimerTable_retries_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1))))) begin
        retransmitTimerTable_time_V_address1 = zext_ln534_14_fu_670_p1;
    end else if ((((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        retransmitTimerTable_time_V_address1 = zext_ln534_fu_664_p1;
    end else begin
        retransmitTimerTable_time_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransmitTimerTable_time_V_ce0 = 1'b1;
    end else begin
        retransmitTimerTable_time_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1)))))) begin
        retransmitTimerTable_time_V_ce1 = 1'b1;
    end else begin
        retransmitTimerTable_time_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_547)) begin
        if ((rt_update_stop_load_reg_751 == 1'd1)) begin
            retransmitTimerTable_time_V_d1 = 32'd0;
        end else if ((rt_update_stop_load_reg_751 == 1'd0)) begin
            retransmitTimerTable_time_V_d1 = 32'd156251;
        end else begin
            retransmitTimerTable_time_V_d1 = 'bx;
        end
    end else begin
        retransmitTimerTable_time_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1)) | ((rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0))))) begin
        retransmitTimerTable_time_V_we0 = 1'b1;
    end else begin
        retransmitTimerTable_time_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        retransmitTimerTable_time_V_we1 = 1'b1;
    end else begin
        retransmitTimerTable_time_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransmitTimerTable_type_ce0 = 1'b1;
    end else begin
        retransmitTimerTable_type_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        retransmitTimerTable_type_ce1 = 1'b1;
    end else begin
        retransmitTimerTable_type_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1)) | ((rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0))))) begin
        retransmitTimerTable_type_we0 = 1'b1;
    end else begin
        retransmitTimerTable_type_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op127_write_state4 == 1'b1))) begin
        rtTimer2eventEng_setEvent_blk_n = rtTimer2eventEng_setEvent_full_n;
    end else begin
        rtTimer2eventEng_setEvent_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op127_write_state4 == 1'b1))) begin
        rtTimer2eventEng_setEvent_write = 1'b1;
    end else begin
        rtTimer2eventEng_setEvent_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op142_write_state5 == 1'b1))) begin
        rtTimer2stateTable_releaseState_blk_n = rtTimer2stateTable_releaseState_full_n;
    end else begin
        rtTimer2stateTable_releaseState_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op142_write_state5 == 1'b1))) begin
        rtTimer2stateTable_releaseState_write = 1'b1;
    end else begin
        rtTimer2stateTable_releaseState_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op42_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        rxEng2timer_clearRetransmitTimer_blk_n = rxEng2timer_clearRetransmitTimer_empty_n;
    end else begin
        rxEng2timer_clearRetransmitTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op42_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rxEng2timer_clearRetransmitTimer_read = 1'b1;
    end else begin
        rxEng2timer_clearRetransmitTimer_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op146_write_state5 == 1'b1))) begin
        timer2rxApp_notification_blk_n = timer2rxApp_notification_full_n;
    end else begin
        timer2rxApp_notification_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op146_write_state5 == 1'b1))) begin
        timer2rxApp_notification_write = 1'b1;
    end else begin
        timer2rxApp_notification_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op147_write_state5 == 1'b1))) begin
        timer2txApp_notification_blk_n = timer2txApp_notification_full_n;
    end else begin
        timer2txApp_notification_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op147_write_state5 == 1'b1))) begin
        timer2txApp_notification_write = 1'b1;
    end else begin
        timer2txApp_notification_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        txEng2timer_setRetransmitTimer_blk_n = txEng2timer_setRetransmitTimer_empty_n;
    end else begin
        txEng2timer_setRetransmitTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txEng2timer_setRetransmitTimer_read = 1'b1;
    end else begin
        txEng2timer_setRetransmitTimer_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_157_fu_646_p2 = (rt_position_V + 16'd5);

assign add_ln691_fu_556_p2 = (rt_position_V + 16'd1);

assign add_ln882_fu_562_p2 = (trunc_ln691_fu_552_p1 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op127_write_state4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op66_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((ap_predicate_op147_write_state5 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op146_write_state5 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op142_write_state5 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op127_write_state4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op66_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((ap_predicate_op147_write_state5 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op146_write_state5 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op142_write_state5 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op127_write_state4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op66_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((ap_predicate_op147_write_state5 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op146_write_state5 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op142_write_state5 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op66_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_predicate_op127_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = (((ap_predicate_op147_write_state5 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op146_write_state5 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op142_write_state5 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_203 = ((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_325 = (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1)));
end

always @ (*) begin
    ap_condition_392 = (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd0) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd0) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1)));
end

always @ (*) begin
    ap_condition_399 = (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0) & (or_ln108_fu_640_p2 == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1) & (or_ln108_fu_640_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_544 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_547 = ((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_550 = ((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd1));
end

always @ (*) begin
    ap_enable_operation_100 = (ap_predicate_op100_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_101 = (ap_predicate_op101_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_106 = (ap_predicate_op106_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_108 = (ap_predicate_op108_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_137 = (ap_predicate_op137_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_138 = (ap_predicate_op138_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_139 = (ap_predicate_op139_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_140 = (ap_predicate_op140_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_84 = (ap_predicate_op84_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_86 = (ap_predicate_op86_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_88 = (ap_predicate_op88_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_91 = (ap_predicate_op91_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_99 = (ap_predicate_op99_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_currEntry_active_1_reg_369 = 'bx;

assign ap_phi_reg_pp0_iter0_currEntry_retries_V_2_reg_413 = 'bx;

assign ap_phi_reg_pp0_iter0_currEntry_time_V_2_reg_445 = 'bx;

assign ap_phi_reg_pp0_iter0_currEntry_type_2_reg_332 = 'bx;

assign ap_phi_reg_pp0_iter0_currID_V_2_reg_288 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln126_reg_301 = 'bx;

assign ap_phi_reg_pp0_iter0_set_type_2_reg_318 = 'bx;

always @ (*) begin
    ap_predicate_op100_load_state2 = (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op101_load_state2 = (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op102_load_state2 = (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op105_load_state3 = (((tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0)) | ((icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op106_load_state3 = (((tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0)) | ((icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op107_load_state3 = (((tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0)) | ((icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op108_load_state3 = (((tmp_i_reg_755_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd0)) | ((icmp_ln874_reg_759_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op127_write_state4 = (((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)) | ((currEntry_active_reg_820 == 1'd1) & (phi_ln126_reg_301_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0) & (tmp_254_fu_690_p3 == 1'd0) & (tmp_16_i_nbwritereq_fu_156_p3 == 1'd1) & (icmp_ln886_reg_835 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op137_store_state4 = (((icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1)) | ((rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op138_store_state4 = (((icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1)) | ((rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op139_store_state4 = (((icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1)) | ((rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op140_store_state4 = (((icmp_ln874_reg_759_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd1)) | ((rt_waitForWrite_load_reg_742_pp0_iter2_reg == 1'd0) & (tmp_i_reg_755_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op142_write_state5 = (((tmp_i_reg_755_pp0_iter3_reg == 1'd0) & (tmp_254_reg_848 == 1'd1) & (tmp_16_i_reg_844 == 1'd1) & (icmp_ln886_reg_835_pp0_iter3_reg == 1'd1) & (currEntry_active_reg_820_pp0_iter3_reg == 1'd1) & (phi_ln126_reg_301_pp0_iter3_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter3_reg == 1'd0)) | ((tmp_254_reg_848 == 1'd1) & (tmp_16_i_reg_844 == 1'd1) & (icmp_ln886_reg_835_pp0_iter3_reg == 1'd1) & (currEntry_active_reg_820_pp0_iter3_reg == 1'd1) & (phi_ln126_reg_301_pp0_iter3_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter3_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter3_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op146_write_state5 = (((icmp_ln175_reg_852 == 1'd0) & (tmp_i_reg_755_pp0_iter3_reg == 1'd0) & (tmp_254_reg_848 == 1'd1) & (tmp_16_i_reg_844 == 1'd1) & (icmp_ln886_reg_835_pp0_iter3_reg == 1'd1) & (currEntry_active_reg_820_pp0_iter3_reg == 1'd1) & (phi_ln126_reg_301_pp0_iter3_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter3_reg == 1'd0)) | ((icmp_ln175_reg_852 == 1'd0) & (tmp_254_reg_848 == 1'd1) & (tmp_16_i_reg_844 == 1'd1) & (icmp_ln886_reg_835_pp0_iter3_reg == 1'd1) & (currEntry_active_reg_820_pp0_iter3_reg == 1'd1) & (phi_ln126_reg_301_pp0_iter3_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter3_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter3_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op147_write_state5 = (((icmp_ln175_reg_852 == 1'd1) & (tmp_i_reg_755_pp0_iter3_reg == 1'd0) & (tmp_254_reg_848 == 1'd1) & (tmp_16_i_reg_844 == 1'd1) & (icmp_ln886_reg_835_pp0_iter3_reg == 1'd1) & (currEntry_active_reg_820_pp0_iter3_reg == 1'd1) & (phi_ln126_reg_301_pp0_iter3_reg == 1'd0) & (rt_waitForWrite_load_reg_742_pp0_iter3_reg == 1'd0)) | ((icmp_ln175_reg_852 == 1'd1) & (tmp_254_reg_848 == 1'd1) & (tmp_16_i_reg_844 == 1'd1) & (icmp_ln886_reg_835_pp0_iter3_reg == 1'd1) & (currEntry_active_reg_820_pp0_iter3_reg == 1'd1) & (phi_ln126_reg_301_pp0_iter3_reg == 1'd0) & (icmp_ln874_reg_759_pp0_iter3_reg == 1'd1) & (rt_waitForWrite_load_reg_742_pp0_iter3_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op42_read_state1 = ((grp_nbreadreq_fu_128_p3 == 1'd1) & (rt_waitForWrite == 1'd0));
end

always @ (*) begin
    ap_predicate_op66_read_state1 = (((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (grp_nbreadreq_fu_128_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_269_nbreadreq_fu_142_p3 == 1'd1) & (icmp_ln874_fu_535_p2 == 1'd1) & (rt_waitForWrite == 1'd1)));
end

always @ (*) begin
    ap_predicate_op84_store_state2 = ((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op86_store_state2 = ((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd1));
end

always @ (*) begin
    ap_predicate_op88_store_state2 = ((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1) & (rt_update_stop_load_reg_751 == 1'd1));
end

always @ (*) begin
    ap_predicate_op91_store_state2 = ((icmp_ln874_reg_759 == 1'd0) & (rt_waitForWrite_load_reg_742 == 1'd1));
end

always @ (*) begin
    ap_predicate_op99_load_state2 = (((rt_waitForWrite_load_reg_742 == 1'd0) & (tmp_i_reg_755 == 1'd0)) | ((icmp_ln874_reg_759 == 1'd1) & (rt_waitForWrite_load_reg_742 == 1'd1)));
end

assign currEntry_retries_V_1_fu_697_p2 = (currEntry_retries_V_reg_805 + 3'd1);

assign currEntry_time_V_1_fu_684_p2 = ($signed(retransmitTimerTable_time_V_q1) + $signed(32'd4294967295));

assign grp_nbreadreq_fu_128_p3 = rxEng2timer_clearRetransmitTimer_empty_n;

assign icmp_ln108_fu_622_p2 = (($signed(ret_fu_612_p2) < $signed(zext_ln108_fu_618_p1)) ? 1'b1 : 1'b0);

assign icmp_ln175_fu_719_p2 = ((currEntry_type_reg_824 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_535_p2 = ((rt_update_sessionID_V == rt_prevPosition_V) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_568_p2 = ((add_ln691_fu_556_p2 > 16'd999) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_678_p2 = ((retransmitTimerTable_time_V_q1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_634_p2 = ((rt_position_V > set_sessionID_V_fu_592_p1) ? 1'b1 : 1'b0);

assign or_ln108_fu_640_p2 = (xor_ln108_fu_628_p2 | icmp_ln890_fu_634_p2);

assign or_ln_fu_729_p3 = {{65'd18446744073709551616}, {currID_V_2_reg_288_pp0_iter3_reg}};

assign ret_fu_612_p2 = ($signed(zext_ln1347_fu_608_p1) + $signed(17'd131069));

assign retransmitTimerTable_active_address0 = retransmitTimerTable_active_addr_1_reg_787_pp0_iter2_reg;

assign retransmitTimerTable_retries_V_address0 = retransmitTimerTable_retries_V_addr_1_reg_781_pp0_iter2_reg;

assign retransmitTimerTable_time_V_address0 = retransmitTimerTable_time_V_addr_1_reg_775_pp0_iter2_reg;

assign retransmitTimerTable_type_address0 = retransmitTimerTable_type_addr_reg_793_pp0_iter2_reg;

assign retransmitTimerTable_type_address1 = zext_ln534_14_fu_670_p1;

assign rtTimer2eventEng_setEvent_din = tmp_fu_703_p5;

assign rtTimer2stateTable_releaseState_din = currID_V_2_reg_288_pp0_iter3_reg;

assign select_ln117_cast_i_fu_582_p1 = select_ln117_fu_574_p3;

assign select_ln117_fu_574_p3 = ((icmp_ln882_fu_568_p2[0:0] == 1'b1) ? 10'd0 : add_ln882_fu_562_p2);

assign set_sessionID_V_fu_592_p1 = txEng2timer_setRetransmitTimer_dout[15:0];

assign timer2rxApp_notification_din = or_ln_fu_729_p3;

assign timer2txApp_notification_din = currID_V_2_reg_288_pp0_iter3_reg;

assign tmp_16_i_nbwritereq_fu_156_p3 = rtTimer2eventEng_setEvent_full_n;

assign tmp_254_fu_690_p3 = currEntry_retries_V_reg_805[32'd2];

assign tmp_fu_703_p5 = {{{{currEntry_retries_V_1_fu_697_p2}, {64'd0}}, {currID_V_2_reg_288_pp0_iter2_reg}}, {currEntry_type_reg_824}};

assign tmp_i_269_nbreadreq_fu_142_p3 = txEng2timer_setRetransmitTimer_empty_n;

assign trunc_ln145_fu_505_p1 = rxEng2timer_clearRetransmitTimer_dout[15:0];

assign trunc_ln691_fu_552_p1 = rt_position_V[9:0];

assign xor_ln108_fu_628_p2 = (icmp_ln108_fu_622_p2 ^ 1'd1);

assign zext_ln108_fu_618_p1 = rt_position_V;

assign zext_ln1347_fu_608_p1 = set_sessionID_V_fu_592_p1;

assign zext_ln534_14_fu_670_p1 = currID_V_2_reg_288;

assign zext_ln534_fu_664_p1 = rt_update_sessionID_V_load_reg_746;

endmodule //toe_top_retransmit_timer
