# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do shift_register_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Quartus/ex06/shift_register {E:/Quartus/ex06/shift_register/ShiftReg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:57 on Oct 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartus/ex06/shift_register" E:/Quartus/ex06/shift_register/ShiftReg.v 
# -- Compiling module ShiftReg
# 
# Top level modules:
# 	ShiftReg
# End time: 19:48:57 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartus/ex06/shift_register {E:/Quartus/ex06/shift_register/clock_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:58 on Oct 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartus/ex06/shift_register" E:/Quartus/ex06/shift_register/clock_1.v 
# -- Compiling module clock_1
# 
# Top level modules:
# 	clock_1
# End time: 19:48:58 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartus/ex06/shift_register {E:/Quartus/ex06/shift_register/shift_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:58 on Oct 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartus/ex06/shift_register" E:/Quartus/ex06/shift_register/shift_register.v 
# -- Compiling module shift_register
# 
# Top level modules:
# 	shift_register
# End time: 19:48:58 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Quartus/ex06/shift_register/simulation/modelsim {E:/Quartus/ex06/shift_register/simulation/modelsim/shift_register.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:58 on Oct 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartus/ex06/shift_register/simulation/modelsim" E:/Quartus/ex06/shift_register/simulation/modelsim/shift_register.vt 
# -- Compiling module shift_register_vlg_tst
# 
# Top level modules:
# 	shift_register_vlg_tst
# End time: 19:48:58 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  shift_register_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" shift_register_vlg_tst 
# Start time: 19:48:58 on Oct 14,2020
# Loading work.shift_register_vlg_tst
# Loading work.shift_register
# Loading work.clock_1
# Loading work.ShiftReg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/Quartus/ex06/shift_register/simulation/modelsim/shift_register.vt(89)
#    Time: 197 ns  Iteration: 0  Instance: /shift_register_vlg_tst
# Break in Module shift_register_vlg_tst at E:/Quartus/ex06/shift_register/simulation/modelsim/shift_register.vt line 89
# End time: 19:51:52 on Oct 14,2020, Elapsed time: 0:02:54
# Errors: 0, Warnings: 0
