<stg><name>sample0</name>


<trans_list>

<trans id="305" from="1" to="2">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="2" to="3">
<condition id="100">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="2" to="2">
<condition id="102">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="3" to="4">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="4" to="5">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="5" to="6">
<condition id="108">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="5" to="8">
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="6" to="7">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="7" to="5">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="8" to="9">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="9" to="10">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="10" to="11">
<condition id="117">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="10" to="13">
<condition id="123">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="11" to="12">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="12" to="10">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="13" to="13">
<condition id="125">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="13" to="14">
<condition id="127">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="14" to="15">
<condition id="128">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="14" to="14">
<condition id="130">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="15" to="16">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="16" to="17">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="17" to="18">
<condition id="136">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="17" to="20">
<condition id="135">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="18" to="19">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="19" to="17">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="20" to="21">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="21" to="22">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="22" to="23">
<condition id="145">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="22" to="25">
<condition id="151">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="23" to="24">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="24" to="22">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="25" to="25">
<condition id="153">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="25" to="26">
<condition id="155">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="26" to="27">
<condition id="156">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="26" to="26">
<condition id="158">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="27" to="28">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="28" to="29">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="29" to="30">
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="29" to="32">
<condition id="163">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="30" to="31">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="31" to="29">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="32" to="33">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="33" to="34">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="34" to="35">
<condition id="173">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="34" to="37">
<condition id="179">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="35" to="36">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="36" to="34">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="37" to="37">
<condition id="181">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="37" to="38">
<condition id="183">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="38" to="39">
<condition id="185">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="38" to="41">
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="39" to="40">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="40" to="38">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="41" to="42">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="42" to="43">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="43" to="43">
<condition id="196">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="43" to="44">
<condition id="194">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="44" to="45">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="45" to="46">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="46" to="47">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="47" to="48">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="48" to="49">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="49" to="50">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader159:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %dense_13_input_input_array), !map !380

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader159:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_13_input_input_ndim), !map !384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader159:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_13_input_input_numel), !map !388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader159:3  call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_13_input_input_shape), !map !392

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader159:4  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %dense_16_output_array), !map !396

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader159:5  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_16_output_ndim), !map !400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader159:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_16_output_numel), !map !404

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader159:7  call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_16_output_shape), !map !408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader159:8  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @sample0_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
.preheader159:9  %dense_13_fwork = alloca [2580 x float], align 16

]]></Node>
<StgValue><ssdm name="dense_13_fwork"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
.preheader159:10  %dense_14_fwork = alloca [4224 x float], align 16

]]></Node>
<StgValue><ssdm name="dense_14_fwork"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
.preheader159:11  %dense_15_fwork = alloca [544 x float], align 16

]]></Node>
<StgValue><ssdm name="dense_15_fwork"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
.preheader159:12  %dense_16_fwork = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="dense_16_fwork"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader159:13  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi i8 [ %tmp, %1 ], [ 0, %.preheader159 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
:1  %storemerge_cast = zext i8 %storemerge to i64

]]></Node>
<StgValue><ssdm name="storemerge_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond1 = icmp eq i8 %storemerge, -128

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp = add i8 %storemerge, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %.preheader158, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_13_output_arra_1 = getelementptr [10000 x float]* @dense_13_output_arra, i64 0, i64 %storemerge_cast

]]></Node>
<StgValue><ssdm name="dense_13_output_arra_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store float 0.000000e+00, float* %dense_13_output_arra_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader158:0  store i64 1, i64* @dense_13_output_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader158:1  store i64 128, i64* @dense_13_output_nume, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader158:2  store i64 128, i64* getelementptr inbounds ([5 x i64]* @dense_13_output_shap, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader158:3  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_13_output_shap, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader158:4  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_13_output_shap, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader158:5  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_13_output_shap, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader158:6  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_13_output_shap, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader158:7  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %storemerge1 = phi i12 [ %tmp_1, %3 ], [ 0, %.preheader158 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
:1  %storemerge1_cast = zext i12 %storemerge1 to i64

]]></Node>
<StgValue><ssdm name="storemerge1_cast"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %exitcond2 = icmp eq i12 %storemerge1, -1536

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_1 = add i12 %storemerge1, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2, label %.preheader157, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_13_kernel_arra_1 = getelementptr inbounds [2560 x float]* @dense_13_kernel_arra, i64 0, i64 %storemerge1_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="12">
<![CDATA[
:1  %dense_13_kernel_arra_2 = load float* %dense_13_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader157:0  store i64 20, i64* getelementptr inbounds ([5 x i64]* @dense_13_kernel_shap, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="12">
<![CDATA[
:1  %dense_13_kernel_arra_2 = load float* %dense_13_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_13_kernel_arra_1_14 = getelementptr [10000 x float]* @dense_13_kernel_arra_4, i64 0, i64 %storemerge1_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_1_14"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store float %dense_13_kernel_arra_2, float* %dense_13_kernel_arra_1_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader157:1  store i64 128, i64* getelementptr inbounds ([5 x i64]* @dense_13_kernel_shap, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader157:2  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_13_kernel_shap, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader157:3  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_13_kernel_shap, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader157:4  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_13_kernel_shap, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.preheader157:5  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %storemerge2 = phi i8 [ %tmp_2, %5 ], [ 0, %.preheader157 ]

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
:1  %storemerge2_cast = zext i8 %storemerge2 to i64

]]></Node>
<StgValue><ssdm name="storemerge2_cast"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond3 = icmp eq i8 %storemerge2, -128

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_2 = add i8 %storemerge2, 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %meminst27.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_13_bias_array_s = getelementptr inbounds [128 x float]* @dense_13_bias_array, i64 0, i64 %storemerge2_cast

]]></Node>
<StgValue><ssdm name="dense_13_bias_array_s"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="7">
<![CDATA[
:1  %dense_13_bias_array_1 = load float* %dense_13_bias_array_s, align 4

]]></Node>
<StgValue><ssdm name="dense_13_bias_array_1"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
meminst27.preheader:0  br label %meminst27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="7">
<![CDATA[
:1  %dense_13_bias_array_1 = load float* %dense_13_bias_array_s, align 4

]]></Node>
<StgValue><ssdm name="dense_13_bias_array_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_13_bias_array_s_16 = getelementptr [10000 x float]* @dense_13_bias_array_5, i64 0, i64 %storemerge2_cast

]]></Node>
<StgValue><ssdm name="dense_13_bias_array_s_16"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store float %dense_13_bias_array_1, float* %dense_13_bias_array_s_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
meminst27:0  %invdar = phi i12 [ %indvarinc, %meminst27 ], [ 0, %meminst27.preheader ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst27:1  %indvarinc = add i12 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="12">
<![CDATA[
meminst27:2  %tmp_3 = zext i12 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst27:3  %dense_13_fwork_addr = getelementptr [2580 x float]* %dense_13_fwork, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="dense_13_fwork_addr"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
meminst27:4  store float 0.000000e+00, float* %dense_13_fwork_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst27:5  %tmp_4 = icmp eq i12 %invdar, -1517

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst27:6  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_dense_13_fwor) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst27:7  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2580, i64 2580, i64 2580)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst27:8  br i1 %tmp_4, label %.preheader156.preheader, label %meminst27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader156.preheader:0  br label %.preheader156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader156:0  %storemerge3 = phi i6 [ %tmp_5, %6 ], [ 0, %.preheader156.preheader ]

]]></Node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="6">
<![CDATA[
.preheader156:1  %storemerge3_cast = zext i6 %storemerge3 to i64

]]></Node>
<StgValue><ssdm name="storemerge3_cast"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader156:2  %exitcond4 = icmp eq i6 %storemerge3, -32

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader156:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader156:4  %tmp_5 = add i6 %storemerge3, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader156:5  br i1 %exitcond4, label %.preheader155, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_14_output_arra_1 = getelementptr [10000 x float]* @dense_14_output_arra, i64 0, i64 %storemerge3_cast

]]></Node>
<StgValue><ssdm name="dense_14_output_arra_1"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store float 0.000000e+00, float* %dense_14_output_arra_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader155:0  store i64 1, i64* @dense_14_output_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader155:1  store i64 32, i64* @dense_14_output_nume, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader155:2  store i64 32, i64* getelementptr inbounds ([5 x i64]* @dense_14_output_shap, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="135" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader155:3  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_14_output_shap, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader155:4  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_14_output_shap, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="137" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader155:5  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_14_output_shap, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader155:6  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_14_output_shap, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader155:7  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %storemerge4 = phi i13 [ %tmp_6, %8 ], [ 0, %.preheader155 ]

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="13">
<![CDATA[
:1  %storemerge4_cast9 = zext i13 %storemerge4 to i64

]]></Node>
<StgValue><ssdm name="storemerge4_cast9"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %exitcond5 = icmp eq i13 %storemerge4, -4096

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %tmp_6 = add i13 %storemerge4, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond5, label %.preheader154, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_14_kernel_arra_1 = getelementptr inbounds [4096 x float]* @dense_14_kernel_arra, i64 0, i64 %storemerge4_cast9

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_1"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
:1  %dense_14_kernel_arra_2 = load float* %dense_14_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_2"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader154:0  store i64 2, i64* @dense_14_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader154:1  store i64 4096, i64* @dense_14_kernel_nume, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader154:2  store i64 128, i64* getelementptr inbounds ([5 x i64]* @dense_14_kernel_shap, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="151" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
:1  %dense_14_kernel_arra_2 = load float* %dense_14_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_14_kernel_arra_1_21 = getelementptr [10000 x float]* @dense_14_kernel_arra_2, i64 0, i64 %storemerge4_cast9

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_1_21"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store float %dense_14_kernel_arra_2, float* %dense_14_kernel_arra_1_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="155" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader154:3  store i64 32, i64* getelementptr inbounds ([5 x i64]* @dense_14_kernel_shap, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader154:4  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_14_kernel_shap, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="157" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader154:5  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_14_kernel_shap, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader154:6  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_14_kernel_shap, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.preheader154:7  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %storemerge5 = phi i6 [ %tmp_7, %10 ], [ 0, %.preheader154 ]

]]></Node>
<StgValue><ssdm name="storemerge5"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="6">
<![CDATA[
:1  %storemerge5_cast8 = zext i6 %storemerge5 to i64

]]></Node>
<StgValue><ssdm name="storemerge5_cast8"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond6 = icmp eq i6 %storemerge5, -32

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_7 = add i6 %storemerge5, 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond6, label %11, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_14_bias_array_s = getelementptr inbounds [32 x float]* @dense_14_bias_array, i64 0, i64 %storemerge5_cast8

]]></Node>
<StgValue><ssdm name="dense_14_bias_array_s"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
:1  %dense_14_bias_array_1 = load float* %dense_14_bias_array_s, align 4

]]></Node>
<StgValue><ssdm name="dense_14_bias_array_1"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  store i64 32, i64* @dense_14_bias_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="170" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
:1  %dense_14_bias_array_1 = load float* %dense_14_bias_array_s, align 4

]]></Node>
<StgValue><ssdm name="dense_14_bias_array_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_14_bias_array_s_23 = getelementptr [10000 x float]* @dense_14_bias_array_3, i64 0, i64 %storemerge5_cast8

]]></Node>
<StgValue><ssdm name="dense_14_bias_array_s_23"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store float %dense_14_bias_array_1, float* %dense_14_bias_array_s_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
meminst41:0  %invdar1 = phi i13 [ 0, %11 ], [ %indvarinc1, %meminst41 ]

]]></Node>
<StgValue><ssdm name="invdar1"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst41:1  %indvarinc1 = add i13 %invdar1, 1

]]></Node>
<StgValue><ssdm name="indvarinc1"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="13">
<![CDATA[
meminst41:2  %tmp_8 = zext i13 %invdar1 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst41:3  %dense_14_fwork_addr = getelementptr [4224 x float]* %dense_14_fwork, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="dense_14_fwork_addr"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
meminst41:4  store float 0.000000e+00, float* %dense_14_fwork_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst41:5  %tmp_9 = icmp eq i13 %invdar1, -3969

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst41:6  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_dense_14_fwor) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst41:7  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4224, i64 4224, i64 4224)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst41:8  br i1 %tmp_9, label %.preheader153.preheader, label %meminst41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.preheader153.preheader:0  br label %.preheader153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="184" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader153:0  %storemerge6 = phi i5 [ %tmp_s, %12 ], [ 0, %.preheader153.preheader ]

]]></Node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="5">
<![CDATA[
.preheader153:1  %storemerge6_cast6 = zext i5 %storemerge6 to i64

]]></Node>
<StgValue><ssdm name="storemerge6_cast6"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader153:2  %exitcond7 = icmp eq i5 %storemerge6, -16

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader153:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader153:4  %tmp_s = add i5 %storemerge6, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader153:5  br i1 %exitcond7, label %.preheader152, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_15_output_arra_1 = getelementptr [10000 x float]* @dense_15_output_arra, i64 0, i64 %storemerge6_cast6

]]></Node>
<StgValue><ssdm name="dense_15_output_arra_1"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store float 0.000000e+00, float* %dense_15_output_arra_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader152:0  store i64 1, i64* @dense_15_output_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader152:1  store i64 16, i64* @dense_15_output_nume, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader152:2  store i64 16, i64* getelementptr inbounds ([5 x i64]* @dense_15_output_shap, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="196" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader152:3  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_15_output_shap, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader152:4  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_15_output_shap, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="198" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader152:5  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_15_output_shap, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader152:6  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_15_output_shap, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.preheader152:7  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="201" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %storemerge7 = phi i10 [ %tmp_10, %14 ], [ 0, %.preheader152 ]

]]></Node>
<StgValue><ssdm name="storemerge7"/></StgValue>
</operation>

<operation id="202" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="10">
<![CDATA[
:1  %storemerge7_cast5 = zext i10 %storemerge7 to i64

]]></Node>
<StgValue><ssdm name="storemerge7_cast5"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond8 = icmp eq i10 %storemerge7, -512

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="204" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_10 = add i10 %storemerge7, 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="206" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond8, label %15, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_15_kernel_arra_1 = getelementptr inbounds [512 x float]* @dense_15_kernel_arra, i64 0, i64 %storemerge7_cast5

]]></Node>
<StgValue><ssdm name="dense_15_kernel_arra_1"/></StgValue>
</operation>

<operation id="208" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="9">
<![CDATA[
:1  %dense_15_kernel_arra_2 = load float* %dense_15_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_15_kernel_arra_2"/></StgValue>
</operation>

<operation id="209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  store i64 2, i64* @dense_15_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 512, i64* @dense_15_kernel_nume, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  store i64 32, i64* getelementptr inbounds ([5 x i64]* @dense_15_kernel_shap, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="212" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="9">
<![CDATA[
:1  %dense_15_kernel_arra_2 = load float* %dense_15_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_15_kernel_arra_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="213" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_15_kernel_arra_1_28 = getelementptr [10000 x float]* @dense_15_kernel_arra_1, i64 0, i64 %storemerge7_cast5

]]></Node>
<StgValue><ssdm name="dense_15_kernel_arra_1_28"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store float %dense_15_kernel_arra_2, float* %dense_15_kernel_arra_1_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="216" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  store i64 16, i64* getelementptr inbounds ([5 x i64]* @dense_15_kernel_shap, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_15_kernel_shap, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="218" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_15_kernel_shap, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_15_kernel_shap, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="221" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %storemerge8 = phi i5 [ 0, %15 ], [ %tmp_11, %17 ]

]]></Node>
<StgValue><ssdm name="storemerge8"/></StgValue>
</operation>

<operation id="222" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="5">
<![CDATA[
:1  %storemerge8_cast4 = zext i5 %storemerge8 to i64

]]></Node>
<StgValue><ssdm name="storemerge8_cast4"/></StgValue>
</operation>

<operation id="223" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond9 = icmp eq i5 %storemerge8, -16

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="224" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="225" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %tmp_11 = add i5 %storemerge8, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond9, label %18, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_15_bias_array1_1 = getelementptr inbounds [16 x float]* @dense_15_bias_array1, i64 0, i64 %storemerge8_cast4

]]></Node>
<StgValue><ssdm name="dense_15_bias_array1_1"/></StgValue>
</operation>

<operation id="228" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
:1  %dense_15_bias_array1_2 = load float* %dense_15_bias_array1_1, align 4

]]></Node>
<StgValue><ssdm name="dense_15_bias_array1_2"/></StgValue>
</operation>

<operation id="229" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  store i64 16, i64* @dense_15_bias_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="231" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
:1  %dense_15_bias_array1_2 = load float* %dense_15_bias_array1_1, align 4

]]></Node>
<StgValue><ssdm name="dense_15_bias_array1_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_15_bias_array_s = getelementptr [10000 x float]* @dense_15_bias_array, i64 0, i64 %storemerge8_cast4

]]></Node>
<StgValue><ssdm name="dense_15_bias_array_s"/></StgValue>
</operation>

<operation id="233" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store float %dense_15_bias_array1_2, float* %dense_15_bias_array_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="235" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
meminst97:0  %invdar2 = phi i10 [ 0, %18 ], [ %indvarinc2, %meminst97 ]

]]></Node>
<StgValue><ssdm name="invdar2"/></StgValue>
</operation>

<operation id="236" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst97:1  %indvarinc2 = add i10 %invdar2, 1

]]></Node>
<StgValue><ssdm name="indvarinc2"/></StgValue>
</operation>

<operation id="237" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="10">
<![CDATA[
meminst97:2  %tmp_12 = zext i10 %invdar2 to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="238" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst97:3  %dense_15_fwork_addr = getelementptr [544 x float]* %dense_15_fwork, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="dense_15_fwork_addr"/></StgValue>
</operation>

<operation id="239" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
meminst97:4  store float 0.000000e+00, float* %dense_15_fwork_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst97:5  %tmp_13 = icmp eq i10 %invdar2, -481

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="241" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst97:6  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_dense_15_fwor) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="242" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst97:7  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 544, i64 544, i64 544)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst97:8  br i1 %tmp_13, label %.preheader.preheader, label %meminst97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="245" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %storemerge9 = phi i5 [ %tmp_14, %19 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="storemerge9"/></StgValue>
</operation>

<operation id="246" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="5">
<![CDATA[
.preheader:1  %storemerge9_cast2 = zext i5 %storemerge9 to i64

]]></Node>
<StgValue><ssdm name="storemerge9_cast2"/></StgValue>
</operation>

<operation id="247" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %exitcond = icmp eq i5 %storemerge9, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="248" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="249" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %tmp_14 = add i5 %storemerge9, 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="250" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.critedge, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_16_kernel_arra_1 = getelementptr inbounds [16 x float]* @dense_16_kernel_arra, i64 0, i64 %storemerge9_cast2

]]></Node>
<StgValue><ssdm name="dense_16_kernel_arra_1"/></StgValue>
</operation>

<operation id="252" st_id="38" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:1  %dense_16_kernel_arra_2 = load float* %dense_16_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_16_kernel_arra_2"/></StgValue>
</operation>

<operation id="253" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:0  store i64 2, i64* @dense_16_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:1  store i64 16, i64* @dense_16_kernel_nume, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:2  store i64 16, i64* getelementptr inbounds ([5 x i64]* @dense_16_kernel_shap, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:8  store i64 1, i64* @dense_16_bias_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="257" st_id="39" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:1  %dense_16_kernel_arra_2 = load float* %dense_16_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_16_kernel_arra_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="258" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_16_kernel_arra_1_33 = getelementptr [10000 x float]* @dense_16_kernel_arra_0, i64 0, i64 %storemerge9_cast2

]]></Node>
<StgValue><ssdm name="dense_16_kernel_arra_1_33"/></StgValue>
</operation>

<operation id="259" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store float %dense_16_kernel_arra_2, float* %dense_16_kernel_arra_1_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="261" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:3  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_16_kernel_shap, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:4  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_16_kernel_shap, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="263" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:5  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_16_kernel_shap, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:6  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_16_kernel_shap, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:7  store float 0xBFA3F6A9E0000000, float* getelementptr inbounds ([10000 x float]* @dense_16_bias_array, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
.critedge:9  br label %meminst149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="267" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst149:0  %invdar3 = phi i5 [ 0, %.critedge ], [ %indvarinc3, %meminst149 ]

]]></Node>
<StgValue><ssdm name="invdar3"/></StgValue>
</operation>

<operation id="268" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst149:1  %indvarinc3 = add i5 %invdar3, 1

]]></Node>
<StgValue><ssdm name="indvarinc3"/></StgValue>
</operation>

<operation id="269" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="5">
<![CDATA[
meminst149:2  %tmp_15 = zext i5 %invdar3 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="270" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst149:3  %dense_16_fwork_addr = getelementptr [32 x float]* %dense_16_fwork, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="dense_16_fwork_addr"/></StgValue>
</operation>

<operation id="271" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
meminst149:4  store float 0.000000e+00, float* %dense_16_fwork_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst149:5  %tmp_16 = icmp eq i5 %invdar3, -1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="273" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst149:6  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_dense_16_fwor) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="274" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst149:7  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="275" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst149:8  br i1 %tmp_16, label %.critedge146148, label %meminst149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge146148:0  %dense_13_input_input = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_13_input_input_ndim)

]]></Node>
<StgValue><ssdm name="dense_13_input_input"/></StgValue>
</operation>

<operation id="277" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge146148:1  %dense_13_input_input_1 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_13_input_input_numel)

]]></Node>
<StgValue><ssdm name="dense_13_input_input_1"/></StgValue>
</operation>

<operation id="278" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="32" op_9_bw="32">
<![CDATA[
.critedge146148:2  call fastcc void @k2c_dense.3([10000 x float]* @dense_13_output_arra, [10000 x float]* %dense_13_input_input_array, i64 %dense_13_input_input, i64 %dense_13_input_input_1, [5 x i64]* %dense_13_input_input_shape, [10000 x float]* @dense_13_kernel_arra_4, [5 x i64]* @dense_13_kernel_shap, [10000 x float]* @dense_13_bias_array_5, [2580 x float]* %dense_13_fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="279" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="32" op_9_bw="32">
<![CDATA[
.critedge146148:2  call fastcc void @k2c_dense.3([10000 x float]* @dense_13_output_arra, [10000 x float]* %dense_13_input_input_array, i64 %dense_13_input_input, i64 %dense_13_input_input_1, [5 x i64]* %dense_13_input_input_shape, [10000 x float]* @dense_13_kernel_arra_4, [5 x i64]* @dense_13_kernel_shap, [10000 x float]* @dense_13_bias_array_5, [2580 x float]* %dense_13_fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="280" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:3  %dense_14_output_nume_1 = load i64* @dense_14_output_nume, align 8

]]></Node>
<StgValue><ssdm name="dense_14_output_nume_1"/></StgValue>
</operation>

<operation id="281" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:4  %dense_14_bias_numel_s = load i64* @dense_14_bias_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_14_bias_numel_s"/></StgValue>
</operation>

<operation id="282" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:5  %dense_13_output_ndim_1 = load i64* @dense_13_output_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_13_output_ndim_1"/></StgValue>
</operation>

<operation id="283" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:6  %dense_13_output_nume_1 = load i64* @dense_13_output_nume, align 8

]]></Node>
<StgValue><ssdm name="dense_13_output_nume_1"/></StgValue>
</operation>

<operation id="284" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:7  %dense_14_kernel_ndim_1 = load i64* @dense_14_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_14_kernel_ndim_1"/></StgValue>
</operation>

<operation id="285" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:8  %dense_14_kernel_nume_1 = load i64* @dense_14_kernel_nume, align 8

]]></Node>
<StgValue><ssdm name="dense_14_kernel_nume_1"/></StgValue>
</operation>

<operation id="286" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="32">
<![CDATA[
.critedge146148:9  call fastcc void @k2c_dense.2([10000 x float]* @dense_14_output_arra, i64 %dense_14_output_nume_1, [10000 x float]* @dense_13_output_arra, i64 %dense_13_output_ndim_1, i64 %dense_13_output_nume_1, [5 x i64]* @dense_13_output_shap, [10000 x float]* @dense_14_kernel_arra_2, i64 %dense_14_kernel_ndim_1, i64 %dense_14_kernel_nume_1, [5 x i64]* @dense_14_kernel_shap, [10000 x float]* @dense_14_bias_array_3, i64 %dense_14_bias_numel_s, [4224 x float]* %dense_14_fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="287" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="32">
<![CDATA[
.critedge146148:9  call fastcc void @k2c_dense.2([10000 x float]* @dense_14_output_arra, i64 %dense_14_output_nume_1, [10000 x float]* @dense_13_output_arra, i64 %dense_13_output_ndim_1, i64 %dense_13_output_nume_1, [5 x i64]* @dense_13_output_shap, [10000 x float]* @dense_14_kernel_arra_2, i64 %dense_14_kernel_ndim_1, i64 %dense_14_kernel_nume_1, [5 x i64]* @dense_14_kernel_shap, [10000 x float]* @dense_14_bias_array_3, i64 %dense_14_bias_numel_s, [4224 x float]* %dense_14_fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="288" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:10  %dense_15_output_nume_1 = load i64* @dense_15_output_nume, align 8

]]></Node>
<StgValue><ssdm name="dense_15_output_nume_1"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:11  %dense_15_bias_numel_s = load i64* @dense_15_bias_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_15_bias_numel_s"/></StgValue>
</operation>

<operation id="290" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:12  %dense_14_output_ndim_1 = load i64* @dense_14_output_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_14_output_ndim_1"/></StgValue>
</operation>

<operation id="291" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:13  %dense_14_output_nume_2 = load i64* @dense_14_output_nume, align 8

]]></Node>
<StgValue><ssdm name="dense_14_output_nume_2"/></StgValue>
</operation>

<operation id="292" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:14  %dense_15_kernel_ndim_1 = load i64* @dense_15_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_15_kernel_ndim_1"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:15  %dense_15_kernel_nume_1 = load i64* @dense_15_kernel_nume, align 8

]]></Node>
<StgValue><ssdm name="dense_15_kernel_nume_1"/></StgValue>
</operation>

<operation id="294" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="32">
<![CDATA[
.critedge146148:16  call fastcc void @k2c_dense.1([10000 x float]* @dense_15_output_arra, i64 %dense_15_output_nume_1, [10000 x float]* @dense_14_output_arra, i64 %dense_14_output_ndim_1, i64 %dense_14_output_nume_2, [5 x i64]* @dense_14_output_shap, [10000 x float]* @dense_15_kernel_arra_1, i64 %dense_15_kernel_ndim_1, i64 %dense_15_kernel_nume_1, [5 x i64]* @dense_15_kernel_shap, [10000 x float]* @dense_15_bias_array, i64 %dense_15_bias_numel_s, [544 x float]* %dense_15_fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="295" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="32">
<![CDATA[
.critedge146148:16  call fastcc void @k2c_dense.1([10000 x float]* @dense_15_output_arra, i64 %dense_15_output_nume_1, [10000 x float]* @dense_14_output_arra, i64 %dense_14_output_ndim_1, i64 %dense_14_output_nume_2, [5 x i64]* @dense_14_output_shap, [10000 x float]* @dense_15_kernel_arra_1, i64 %dense_15_kernel_ndim_1, i64 %dense_15_kernel_nume_1, [5 x i64]* @dense_15_kernel_shap, [10000 x float]* @dense_15_bias_array, i64 %dense_15_bias_numel_s, [544 x float]* %dense_15_fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="296" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge146148:17  %dense_16_output_nume = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_16_output_numel)

]]></Node>
<StgValue><ssdm name="dense_16_output_nume"/></StgValue>
</operation>

<operation id="297" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:18  %dense_16_bias_numel_s = load i64* @dense_16_bias_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_16_bias_numel_s"/></StgValue>
</operation>

<operation id="298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:19  %dense_15_output_ndim_1 = load i64* @dense_15_output_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_15_output_ndim_1"/></StgValue>
</operation>

<operation id="299" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:20  %dense_15_output_nume_2 = load i64* @dense_15_output_nume, align 8

]]></Node>
<StgValue><ssdm name="dense_15_output_nume_2"/></StgValue>
</operation>

<operation id="300" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:21  %dense_16_kernel_ndim_1 = load i64* @dense_16_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_16_kernel_ndim_1"/></StgValue>
</operation>

<operation id="301" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64">
<![CDATA[
.critedge146148:22  %dense_16_kernel_nume_1 = load i64* @dense_16_kernel_nume, align 8

]]></Node>
<StgValue><ssdm name="dense_16_kernel_nume_1"/></StgValue>
</operation>

<operation id="302" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="32">
<![CDATA[
.critedge146148:23  call fastcc void @k2c_dense([10000 x float]* %dense_16_output_array, i64 %dense_16_output_nume, [10000 x float]* @dense_15_output_arra, i64 %dense_15_output_ndim_1, i64 %dense_15_output_nume_2, [5 x i64]* @dense_15_output_shap, [10000 x float]* @dense_16_kernel_arra_0, i64 %dense_16_kernel_ndim_1, i64 %dense_16_kernel_nume_1, [5 x i64]* @dense_16_kernel_shap, [10000 x float]* @dense_16_bias_array, i64 %dense_16_bias_numel_s, [32 x float]* %dense_16_fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="303" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="32">
<![CDATA[
.critedge146148:23  call fastcc void @k2c_dense([10000 x float]* %dense_16_output_array, i64 %dense_16_output_nume, [10000 x float]* @dense_15_output_arra, i64 %dense_15_output_ndim_1, i64 %dense_15_output_nume_2, [5 x i64]* @dense_15_output_shap, [10000 x float]* @dense_16_kernel_arra_0, i64 %dense_16_kernel_ndim_1, i64 %dense_16_kernel_nume_1, [5 x i64]* @dense_16_kernel_shap, [10000 x float]* @dense_16_bias_array, i64 %dense_16_bias_numel_s, [32 x float]* %dense_16_fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0">
<![CDATA[
.critedge146148:24  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
