
PhaseDetector v1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000687c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08006a0c  08006a0c  00016a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a74  08006a74  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  08006a74  08006a74  00016a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a7c  08006a7c  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a7c  08006a7c  00016a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a80  08006a80  00016a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08006a84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  200001e8  08006c6c  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000530  08006c6c  00020530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000134d3  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026fb  00000000  00000000  000336eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001000  00000000  00000000  00035de8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ee8  00000000  00000000  00036de8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020f13  00000000  00000000  00037cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c2b7  00000000  00000000  00058be3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c4523  00000000  00000000  00064e9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001293bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004634  00000000  00000000  00129438  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080069f4 	.word	0x080069f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	080069f4 	.word	0x080069f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f001 fac4 	bl	8001b10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f820 	bl	80005cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 fa44 	bl	8000a18 <MX_GPIO_Init>
  MX_SPI3_Init();
 8000590:	f000 f886 	bl	80006a0 <MX_SPI3_Init>
  MX_TIM9_Init();
 8000594:	f000 f9a2 	bl	80008dc <MX_TIM9_Init>
  MX_TIM12_Init();
 8000598:	f000 f9da 	bl	8000950 <MX_TIM12_Init>
  MX_TIM2_Init();
 800059c:	f000 f8b6 	bl	800070c <MX_TIM2_Init>
  MX_TIM3_Init();
 80005a0:	f000 f900 	bl	80007a4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80005a4:	f000 f94c 	bl	8000840 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80005a8:	f000 fa0c 	bl	80009c4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  GPIO_Init();
 80005ac:	f000 facc 	bl	8000b48 <GPIO_Init>
  WizchIP_main(&hspi3,SPI3_CS_GPIO_Port, SPI3_CS_Pin, &huart1);
 80005b0:	4b03      	ldr	r3, [pc, #12]	; (80005c0 <main+0x40>)
 80005b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005b6:	4903      	ldr	r1, [pc, #12]	; (80005c4 <main+0x44>)
 80005b8:	4803      	ldr	r0, [pc, #12]	; (80005c8 <main+0x48>)
 80005ba:	f001 f839 	bl	8001630 <WizchIP_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005be:	e7fe      	b.n	80005be <main+0x3e>
 80005c0:	20000424 	.word	0x20000424
 80005c4:	40020000 	.word	0x40020000
 80005c8:	200003c8 	.word	0x200003c8

080005cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b094      	sub	sp, #80	; 0x50
 80005d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d2:	f107 0320 	add.w	r3, r7, #32
 80005d6:	2230      	movs	r2, #48	; 0x30
 80005d8:	2100      	movs	r1, #0
 80005da:	4618      	mov	r0, r3
 80005dc:	f005 fde2 	bl	80061a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e0:	f107 030c 	add.w	r3, r7, #12
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f0:	2300      	movs	r3, #0
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	4b28      	ldr	r3, [pc, #160]	; (8000698 <SystemClock_Config+0xcc>)
 80005f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f8:	4a27      	ldr	r2, [pc, #156]	; (8000698 <SystemClock_Config+0xcc>)
 80005fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000600:	4b25      	ldr	r3, [pc, #148]	; (8000698 <SystemClock_Config+0xcc>)
 8000602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800060c:	2300      	movs	r3, #0
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	4b22      	ldr	r3, [pc, #136]	; (800069c <SystemClock_Config+0xd0>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a21      	ldr	r2, [pc, #132]	; (800069c <SystemClock_Config+0xd0>)
 8000616:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800061a:	6013      	str	r3, [r2, #0]
 800061c:	4b1f      	ldr	r3, [pc, #124]	; (800069c <SystemClock_Config+0xd0>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000628:	2301      	movs	r3, #1
 800062a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800062c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000630:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000632:	2302      	movs	r3, #2
 8000634:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000636:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800063a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800063c:	2304      	movs	r3, #4
 800063e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000640:	23a8      	movs	r3, #168	; 0xa8
 8000642:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000644:	2302      	movs	r3, #2
 8000646:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000648:	2304      	movs	r3, #4
 800064a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064c:	f107 0320 	add.w	r3, r7, #32
 8000650:	4618      	mov	r0, r3
 8000652:	f001 fea7 	bl	80023a4 <HAL_RCC_OscConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800065c:	f000 fb92 	bl	8000d84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000660:	230f      	movs	r3, #15
 8000662:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000664:	2302      	movs	r3, #2
 8000666:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800066c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000670:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000672:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000676:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000678:	f107 030c 	add.w	r3, r7, #12
 800067c:	2105      	movs	r1, #5
 800067e:	4618      	mov	r0, r3
 8000680:	f002 f900 	bl	8002884 <HAL_RCC_ClockConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800068a:	f000 fb7b 	bl	8000d84 <Error_Handler>
  }
}
 800068e:	bf00      	nop
 8000690:	3750      	adds	r7, #80	; 0x50
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40023800 	.word	0x40023800
 800069c:	40007000 	.word	0x40007000

080006a0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80006a4:	4b17      	ldr	r3, [pc, #92]	; (8000704 <MX_SPI3_Init+0x64>)
 80006a6:	4a18      	ldr	r2, [pc, #96]	; (8000708 <MX_SPI3_Init+0x68>)
 80006a8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80006aa:	4b16      	ldr	r3, [pc, #88]	; (8000704 <MX_SPI3_Init+0x64>)
 80006ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006b0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80006b2:	4b14      	ldr	r3, [pc, #80]	; (8000704 <MX_SPI3_Init+0x64>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80006b8:	4b12      	ldr	r3, [pc, #72]	; (8000704 <MX_SPI3_Init+0x64>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006be:	4b11      	ldr	r3, [pc, #68]	; (8000704 <MX_SPI3_Init+0x64>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006c4:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <MX_SPI3_Init+0x64>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_SPI3_Init+0x64>)
 80006cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006d0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006d2:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <MX_SPI3_Init+0x64>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006d8:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <MX_SPI3_Init+0x64>)
 80006da:	2200      	movs	r2, #0
 80006dc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80006de:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_SPI3_Init+0x64>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006e4:	4b07      	ldr	r3, [pc, #28]	; (8000704 <MX_SPI3_Init+0x64>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_SPI3_Init+0x64>)
 80006ec:	220a      	movs	r2, #10
 80006ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80006f0:	4804      	ldr	r0, [pc, #16]	; (8000704 <MX_SPI3_Init+0x64>)
 80006f2:	f002 fab9 	bl	8002c68 <HAL_SPI_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80006fc:	f000 fb42 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	200003c8 	.word	0x200003c8
 8000708:	40003c00 	.word	0x40003c00

0800070c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000712:	f107 0308 	add.w	r3, r7, #8
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000720:	463b      	mov	r3, r7
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000728:	4b1d      	ldr	r3, [pc, #116]	; (80007a0 <MX_TIM2_Init+0x94>)
 800072a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800072e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8000730:	4b1b      	ldr	r3, [pc, #108]	; (80007a0 <MX_TIM2_Init+0x94>)
 8000732:	2201      	movs	r2, #1
 8000734:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000736:	4b1a      	ldr	r3, [pc, #104]	; (80007a0 <MX_TIM2_Init+0x94>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800073c:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <MX_TIM2_Init+0x94>)
 800073e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000742:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000744:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <MX_TIM2_Init+0x94>)
 8000746:	2200      	movs	r2, #0
 8000748:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800074a:	4b15      	ldr	r3, [pc, #84]	; (80007a0 <MX_TIM2_Init+0x94>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000750:	4813      	ldr	r0, [pc, #76]	; (80007a0 <MX_TIM2_Init+0x94>)
 8000752:	f002 ffdd 	bl	8003710 <HAL_TIM_Base_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800075c:	f000 fb12 	bl	8000d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000760:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000764:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000766:	f107 0308 	add.w	r3, r7, #8
 800076a:	4619      	mov	r1, r3
 800076c:	480c      	ldr	r0, [pc, #48]	; (80007a0 <MX_TIM2_Init+0x94>)
 800076e:	f003 f951 	bl	8003a14 <HAL_TIM_ConfigClockSource>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000778:	f000 fb04 	bl	8000d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800077c:	2300      	movs	r3, #0
 800077e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000780:	2300      	movs	r3, #0
 8000782:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	4619      	mov	r1, r3
 8000788:	4805      	ldr	r0, [pc, #20]	; (80007a0 <MX_TIM2_Init+0x94>)
 800078a:	f003 fb67 	bl	8003e5c <HAL_TIMEx_MasterConfigSynchronization>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000794:	f000 faf6 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000798:	bf00      	nop
 800079a:	3718      	adds	r7, #24
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	200004a4 	.word	0x200004a4

080007a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007aa:	f107 0308 	add.w	r3, r7, #8
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b8:	463b      	mov	r3, r7
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007c0:	4b1d      	ldr	r3, [pc, #116]	; (8000838 <MX_TIM3_Init+0x94>)
 80007c2:	4a1e      	ldr	r2, [pc, #120]	; (800083c <MX_TIM3_Init+0x98>)
 80007c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80007c6:	4b1c      	ldr	r3, [pc, #112]	; (8000838 <MX_TIM3_Init+0x94>)
 80007c8:	2201      	movs	r2, #1
 80007ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007cc:	4b1a      	ldr	r3, [pc, #104]	; (8000838 <MX_TIM3_Init+0x94>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80007d2:	4b19      	ldr	r3, [pc, #100]	; (8000838 <MX_TIM3_Init+0x94>)
 80007d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007da:	4b17      	ldr	r3, [pc, #92]	; (8000838 <MX_TIM3_Init+0x94>)
 80007dc:	2200      	movs	r2, #0
 80007de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007e0:	4b15      	ldr	r3, [pc, #84]	; (8000838 <MX_TIM3_Init+0x94>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007e6:	4814      	ldr	r0, [pc, #80]	; (8000838 <MX_TIM3_Init+0x94>)
 80007e8:	f002 ff92 	bl	8003710 <HAL_TIM_Base_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80007f2:	f000 fac7 	bl	8000d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007fc:	f107 0308 	add.w	r3, r7, #8
 8000800:	4619      	mov	r1, r3
 8000802:	480d      	ldr	r0, [pc, #52]	; (8000838 <MX_TIM3_Init+0x94>)
 8000804:	f003 f906 	bl	8003a14 <HAL_TIM_ConfigClockSource>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800080e:	f000 fab9 	bl	8000d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000812:	2300      	movs	r3, #0
 8000814:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000816:	2300      	movs	r3, #0
 8000818:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800081a:	463b      	mov	r3, r7
 800081c:	4619      	mov	r1, r3
 800081e:	4806      	ldr	r0, [pc, #24]	; (8000838 <MX_TIM3_Init+0x94>)
 8000820:	f003 fb1c 	bl	8003e5c <HAL_TIMEx_MasterConfigSynchronization>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800082a:	f000 faab 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800082e:	bf00      	nop
 8000830:	3718      	adds	r7, #24
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20000388 	.word	0x20000388
 800083c:	40000400 	.word	0x40000400

08000840 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000846:	f107 0308 	add.w	r3, r7, #8
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000854:	463b      	mov	r3, r7
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
 800085a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800085c:	4b1d      	ldr	r3, [pc, #116]	; (80008d4 <MX_TIM4_Init+0x94>)
 800085e:	4a1e      	ldr	r2, [pc, #120]	; (80008d8 <MX_TIM4_Init+0x98>)
 8000860:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8000862:	4b1c      	ldr	r3, [pc, #112]	; (80008d4 <MX_TIM4_Init+0x94>)
 8000864:	2201      	movs	r2, #1
 8000866:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000868:	4b1a      	ldr	r3, [pc, #104]	; (80008d4 <MX_TIM4_Init+0x94>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800086e:	4b19      	ldr	r3, [pc, #100]	; (80008d4 <MX_TIM4_Init+0x94>)
 8000870:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000874:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000876:	4b17      	ldr	r3, [pc, #92]	; (80008d4 <MX_TIM4_Init+0x94>)
 8000878:	2200      	movs	r2, #0
 800087a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800087c:	4b15      	ldr	r3, [pc, #84]	; (80008d4 <MX_TIM4_Init+0x94>)
 800087e:	2200      	movs	r2, #0
 8000880:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000882:	4814      	ldr	r0, [pc, #80]	; (80008d4 <MX_TIM4_Init+0x94>)
 8000884:	f002 ff44 	bl	8003710 <HAL_TIM_Base_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800088e:	f000 fa79 	bl	8000d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000892:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000896:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000898:	f107 0308 	add.w	r3, r7, #8
 800089c:	4619      	mov	r1, r3
 800089e:	480d      	ldr	r0, [pc, #52]	; (80008d4 <MX_TIM4_Init+0x94>)
 80008a0:	f003 f8b8 	bl	8003a14 <HAL_TIM_ConfigClockSource>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80008aa:	f000 fa6b 	bl	8000d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008ae:	2300      	movs	r3, #0
 80008b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80008b6:	463b      	mov	r3, r7
 80008b8:	4619      	mov	r1, r3
 80008ba:	4806      	ldr	r0, [pc, #24]	; (80008d4 <MX_TIM4_Init+0x94>)
 80008bc:	f003 face 	bl	8003e5c <HAL_TIMEx_MasterConfigSynchronization>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80008c6:	f000 fa5d 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	3718      	adds	r7, #24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20000340 	.word	0x20000340
 80008d8:	40000800 	.word	0x40000800

080008dc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008e2:	463b      	mov	r3, r7
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80008ee:	4b16      	ldr	r3, [pc, #88]	; (8000948 <MX_TIM9_Init+0x6c>)
 80008f0:	4a16      	ldr	r2, [pc, #88]	; (800094c <MX_TIM9_Init+0x70>)
 80008f2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80008f4:	4b14      	ldr	r3, [pc, #80]	; (8000948 <MX_TIM9_Init+0x6c>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fa:	4b13      	ldr	r3, [pc, #76]	; (8000948 <MX_TIM9_Init+0x6c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8000900:	4b11      	ldr	r3, [pc, #68]	; (8000948 <MX_TIM9_Init+0x6c>)
 8000902:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000906:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000908:	4b0f      	ldr	r3, [pc, #60]	; (8000948 <MX_TIM9_Init+0x6c>)
 800090a:	2200      	movs	r2, #0
 800090c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800090e:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <MX_TIM9_Init+0x6c>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000914:	480c      	ldr	r0, [pc, #48]	; (8000948 <MX_TIM9_Init+0x6c>)
 8000916:	f002 fefb 	bl	8003710 <HAL_TIM_Base_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8000920:	f000 fa30 	bl	8000d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000924:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000928:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800092a:	463b      	mov	r3, r7
 800092c:	4619      	mov	r1, r3
 800092e:	4806      	ldr	r0, [pc, #24]	; (8000948 <MX_TIM9_Init+0x6c>)
 8000930:	f003 f870 	bl	8003a14 <HAL_TIM_ConfigClockSource>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 800093a:	f000 fa23 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	3710      	adds	r7, #16
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000464 	.word	0x20000464
 800094c:	40014000 	.word	0x40014000

08000950 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000956:	463b      	mov	r3, r7
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
 8000960:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8000962:	4b16      	ldr	r3, [pc, #88]	; (80009bc <MX_TIM12_Init+0x6c>)
 8000964:	4a16      	ldr	r2, [pc, #88]	; (80009c0 <MX_TIM12_Init+0x70>)
 8000966:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 8000968:	4b14      	ldr	r3, [pc, #80]	; (80009bc <MX_TIM12_Init+0x6c>)
 800096a:	2201      	movs	r2, #1
 800096c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800096e:	4b13      	ldr	r3, [pc, #76]	; (80009bc <MX_TIM12_Init+0x6c>)
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8000974:	4b11      	ldr	r3, [pc, #68]	; (80009bc <MX_TIM12_Init+0x6c>)
 8000976:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800097a:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800097c:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <MX_TIM12_Init+0x6c>)
 800097e:	2200      	movs	r2, #0
 8000980:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000982:	4b0e      	ldr	r3, [pc, #56]	; (80009bc <MX_TIM12_Init+0x6c>)
 8000984:	2200      	movs	r2, #0
 8000986:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8000988:	480c      	ldr	r0, [pc, #48]	; (80009bc <MX_TIM12_Init+0x6c>)
 800098a:	f002 fec1 	bl	8003710 <HAL_TIM_Base_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 8000994:	f000 f9f6 	bl	8000d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000998:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800099c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800099e:	463b      	mov	r3, r7
 80009a0:	4619      	mov	r1, r3
 80009a2:	4806      	ldr	r0, [pc, #24]	; (80009bc <MX_TIM12_Init+0x6c>)
 80009a4:	f003 f836 	bl	8003a14 <HAL_TIM_ConfigClockSource>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 80009ae:	f000 f9e9 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80009b2:	bf00      	nop
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	200004e8 	.word	0x200004e8
 80009c0:	40001800 	.word	0x40001800

080009c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009c8:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009ca:	4a12      	ldr	r2, [pc, #72]	; (8000a14 <MX_USART1_UART_Init+0x50>)
 80009cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009ce:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009dc:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	; (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009e8:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009ea:	220c      	movs	r2, #12
 80009ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ee:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f4:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009fa:	4805      	ldr	r0, [pc, #20]	; (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009fc:	f003 fabe 	bl	8003f7c <HAL_UART_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a06:	f000 f9bd 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000424 	.word	0x20000424
 8000a14:	40011000 	.word	0x40011000

08000a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08a      	sub	sp, #40	; 0x28
 8000a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1e:	f107 0314 	add.w	r3, r7, #20
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
 8000a2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	613b      	str	r3, [r7, #16]
 8000a32:	4b41      	ldr	r3, [pc, #260]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	4a40      	ldr	r2, [pc, #256]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3e:	4b3e      	ldr	r3, [pc, #248]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a46:	613b      	str	r3, [r7, #16]
 8000a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	4b3a      	ldr	r3, [pc, #232]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	4a39      	ldr	r2, [pc, #228]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5a:	4b37      	ldr	r3, [pc, #220]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	60bb      	str	r3, [r7, #8]
 8000a6a:	4b33      	ldr	r3, [pc, #204]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	4a32      	ldr	r2, [pc, #200]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a70:	f043 0304 	orr.w	r3, r3, #4
 8000a74:	6313      	str	r3, [r2, #48]	; 0x30
 8000a76:	4b30      	ldr	r3, [pc, #192]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	f003 0304 	and.w	r3, r3, #4
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	4b2c      	ldr	r3, [pc, #176]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	4a2b      	ldr	r2, [pc, #172]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a8c:	f043 0308 	orr.w	r3, r3, #8
 8000a90:	6313      	str	r3, [r2, #48]	; 0x30
 8000a92:	4b29      	ldr	r3, [pc, #164]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	f003 0308 	and.w	r3, r3, #8
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	603b      	str	r3, [r7, #0]
 8000aa2:	4b25      	ldr	r3, [pc, #148]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	4a24      	ldr	r2, [pc, #144]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000aa8:	f043 0302 	orr.w	r3, r3, #2
 8000aac:	6313      	str	r3, [r2, #48]	; 0x30
 8000aae:	4b22      	ldr	r3, [pc, #136]	; (8000b38 <MX_GPIO_Init+0x120>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	f003 0302 	and.w	r3, r3, #2
 8000ab6:	603b      	str	r3, [r7, #0]
 8000ab8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000aba:	2201      	movs	r2, #1
 8000abc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ac0:	481e      	ldr	r0, [pc, #120]	; (8000b3c <MX_GPIO_Init+0x124>)
 8000ac2:	f001 fc3d 	bl	8002340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	2104      	movs	r1, #4
 8000aca:	481d      	ldr	r0, [pc, #116]	; (8000b40 <MX_GPIO_Init+0x128>)
 8000acc:	f001 fc38 	bl	8002340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	2108      	movs	r1, #8
 8000ad4:	481b      	ldr	r0, [pc, #108]	; (8000b44 <MX_GPIO_Init+0x12c>)
 8000ad6:	f001 fc33 	bl	8002340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8000ada:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4619      	mov	r1, r3
 8000af2:	4812      	ldr	r0, [pc, #72]	; (8000b3c <MX_GPIO_Init+0x124>)
 8000af4:	f001 f990 	bl	8001e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_RST_Pin */
  GPIO_InitStruct.Pin = W5500_RST_Pin;
 8000af8:	2304      	movs	r3, #4
 8000afa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b04:	2302      	movs	r3, #2
 8000b06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_RST_GPIO_Port, &GPIO_InitStruct);
 8000b08:	f107 0314 	add.w	r3, r7, #20
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	480c      	ldr	r0, [pc, #48]	; (8000b40 <MX_GPIO_Init+0x128>)
 8000b10:	f001 f982 	bl	8001e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b14:	2308      	movs	r3, #8
 8000b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b20:	2302      	movs	r3, #2
 8000b22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b24:	f107 0314 	add.w	r3, r7, #20
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4806      	ldr	r0, [pc, #24]	; (8000b44 <MX_GPIO_Init+0x12c>)
 8000b2c:	f001 f974 	bl	8001e18 <HAL_GPIO_Init>

}
 8000b30:	bf00      	nop
 8000b32:	3728      	adds	r7, #40	; 0x28
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40023800 	.word	0x40023800
 8000b3c:	40020000 	.word	0x40020000
 8000b40:	40020c00 	.word	0x40020c00
 8000b44:	40020400 	.word	0x40020400

08000b48 <GPIO_Init>:

/* USER CODE BEGIN 4 */

static void GPIO_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	613b      	str	r3, [r7, #16]
 8000b52:	4b89      	ldr	r3, [pc, #548]	; (8000d78 <GPIO_Init+0x230>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	4a88      	ldr	r2, [pc, #544]	; (8000d78 <GPIO_Init+0x230>)
 8000b58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5e:	4b86      	ldr	r3, [pc, #536]	; (8000d78 <GPIO_Init+0x230>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b66:	613b      	str	r3, [r7, #16]
 8000b68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	4b82      	ldr	r3, [pc, #520]	; (8000d78 <GPIO_Init+0x230>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	4a81      	ldr	r2, [pc, #516]	; (8000d78 <GPIO_Init+0x230>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7a:	4b7f      	ldr	r3, [pc, #508]	; (8000d78 <GPIO_Init+0x230>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	60bb      	str	r3, [r7, #8]
 8000b8a:	4b7b      	ldr	r3, [pc, #492]	; (8000d78 <GPIO_Init+0x230>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a7a      	ldr	r2, [pc, #488]	; (8000d78 <GPIO_Init+0x230>)
 8000b90:	f043 0302 	orr.w	r3, r3, #2
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b78      	ldr	r3, [pc, #480]	; (8000d78 <GPIO_Init+0x230>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0302 	and.w	r3, r3, #2
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	607b      	str	r3, [r7, #4]
 8000ba6:	4b74      	ldr	r3, [pc, #464]	; (8000d78 <GPIO_Init+0x230>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	4a73      	ldr	r2, [pc, #460]	; (8000d78 <GPIO_Init+0x230>)
 8000bac:	f043 0304 	orr.w	r3, r3, #4
 8000bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb2:	4b71      	ldr	r3, [pc, #452]	; (8000d78 <GPIO_Init+0x230>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	f003 0304 	and.w	r3, r3, #4
 8000bba:	607b      	str	r3, [r7, #4]
 8000bbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	603b      	str	r3, [r7, #0]
 8000bc2:	4b6d      	ldr	r3, [pc, #436]	; (8000d78 <GPIO_Init+0x230>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	4a6c      	ldr	r2, [pc, #432]	; (8000d78 <GPIO_Init+0x230>)
 8000bc8:	f043 0308 	orr.w	r3, r3, #8
 8000bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bce:	4b6a      	ldr	r3, [pc, #424]	; (8000d78 <GPIO_Init+0x230>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	f003 0308 	and.w	r3, r3, #8
 8000bd6:	603b      	str	r3, [r7, #0]
 8000bd8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2100      	movs	r1, #0
 8000bde:	2006      	movs	r0, #6
 8000be0:	f001 f8e3 	bl	8001daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000be4:	2006      	movs	r0, #6
 8000be6:	f001 f8fc 	bl	8001de2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	2007      	movs	r0, #7
 8000bf0:	f001 f8db 	bl	8001daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000bf4:	2007      	movs	r0, #7
 8000bf6:	f001 f8f4 	bl	8001de2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	2008      	movs	r0, #8
 8000c00:	f001 f8d3 	bl	8001daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000c04:	2008      	movs	r0, #8
 8000c06:	f001 f8ec 	bl	8001de2 <HAL_NVIC_EnableIRQ>

   HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	2009      	movs	r0, #9
 8000c10:	f001 f8cb 	bl	8001daa <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000c14:	2009      	movs	r0, #9
 8000c16:	f001 f8e4 	bl	8001de2 <HAL_NVIC_EnableIRQ>

   for( int8_t i = 0; i < MIXER_PIN_COUNT; i++)	 GPIO_PIN_INIT(Bus_Mixer + i);
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	75fb      	strb	r3, [r7, #23]
 8000c1e:	e033      	b.n	8000c88 <GPIO_Init+0x140>
 8000c20:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8000c24:	4613      	mov	r3, r2
 8000c26:	00db      	lsls	r3, r3, #3
 8000c28:	1a9b      	subs	r3, r3, r2
 8000c2a:	009b      	lsls	r3, r3, #2
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	4b53      	ldr	r3, [pc, #332]	; (8000d7c <GPIO_Init+0x234>)
 8000c30:	4413      	add	r3, r2
 8000c32:	6818      	ldr	r0, [r3, #0]
 8000c34:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	00db      	lsls	r3, r3, #3
 8000c3c:	1a9b      	subs	r3, r3, r2
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	461a      	mov	r2, r3
 8000c42:	4b4e      	ldr	r3, [pc, #312]	; (8000d7c <GPIO_Init+0x234>)
 8000c44:	4413      	add	r3, r2
 8000c46:	889b      	ldrh	r3, [r3, #4]
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f001 fa7f 	bl	800214c <HAL_GPIO_DeInit>
 8000c4e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8000c52:	4613      	mov	r3, r2
 8000c54:	00db      	lsls	r3, r3, #3
 8000c56:	1a9b      	subs	r3, r3, r2
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	4b47      	ldr	r3, [pc, #284]	; (8000d7c <GPIO_Init+0x234>)
 8000c5e:	4413      	add	r3, r2
 8000c60:	6818      	ldr	r0, [r3, #0]
 8000c62:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8000c66:	4613      	mov	r3, r2
 8000c68:	00db      	lsls	r3, r3, #3
 8000c6a:	1a9b      	subs	r3, r3, r2
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	461a      	mov	r2, r3
 8000c70:	4b42      	ldr	r3, [pc, #264]	; (8000d7c <GPIO_Init+0x234>)
 8000c72:	4413      	add	r3, r2
 8000c74:	3308      	adds	r3, #8
 8000c76:	4619      	mov	r1, r3
 8000c78:	f001 f8ce 	bl	8001e18 <HAL_GPIO_Init>
 8000c7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	3301      	adds	r3, #1
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	75fb      	strb	r3, [r7, #23]
 8000c88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000c8c:	2b07      	cmp	r3, #7
 8000c8e:	ddc7      	ble.n	8000c20 <GPIO_Init+0xd8>
   for( int8_t i = 0; i < WIZNET_PIN_COUNT; i++) GPIO_PIN_INIT(Bus_WizNet_SPI + i);
 8000c90:	2300      	movs	r3, #0
 8000c92:	75bb      	strb	r3, [r7, #22]
 8000c94:	e033      	b.n	8000cfe <GPIO_Init+0x1b6>
 8000c96:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	00db      	lsls	r3, r3, #3
 8000c9e:	1a9b      	subs	r3, r3, r2
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	4b36      	ldr	r3, [pc, #216]	; (8000d80 <GPIO_Init+0x238>)
 8000ca6:	4413      	add	r3, r2
 8000ca8:	6818      	ldr	r0, [r3, #0]
 8000caa:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	00db      	lsls	r3, r3, #3
 8000cb2:	1a9b      	subs	r3, r3, r2
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	4b31      	ldr	r3, [pc, #196]	; (8000d80 <GPIO_Init+0x238>)
 8000cba:	4413      	add	r3, r2
 8000cbc:	889b      	ldrh	r3, [r3, #4]
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	f001 fa44 	bl	800214c <HAL_GPIO_DeInit>
 8000cc4:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	00db      	lsls	r3, r3, #3
 8000ccc:	1a9b      	subs	r3, r3, r2
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	4b2b      	ldr	r3, [pc, #172]	; (8000d80 <GPIO_Init+0x238>)
 8000cd4:	4413      	add	r3, r2
 8000cd6:	6818      	ldr	r0, [r3, #0]
 8000cd8:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000cdc:	4613      	mov	r3, r2
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	1a9b      	subs	r3, r3, r2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	4b26      	ldr	r3, [pc, #152]	; (8000d80 <GPIO_Init+0x238>)
 8000ce8:	4413      	add	r3, r2
 8000cea:	3308      	adds	r3, #8
 8000cec:	4619      	mov	r1, r3
 8000cee:	f001 f893 	bl	8001e18 <HAL_GPIO_Init>
 8000cf2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	75bb      	strb	r3, [r7, #22]
 8000cfe:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000d02:	2b02      	cmp	r3, #2
 8000d04:	ddc7      	ble.n	8000c96 <GPIO_Init+0x14e>
   GPIO_PIN_SET(Bus_Mixer + PRUPX);
 8000d06:	4b1d      	ldr	r3, [pc, #116]	; (8000d7c <GPIO_Init+0x234>)
 8000d08:	6818      	ldr	r0, [r3, #0]
 8000d0a:	4b1c      	ldr	r3, [pc, #112]	; (8000d7c <GPIO_Init+0x234>)
 8000d0c:	8899      	ldrh	r1, [r3, #4]
 8000d0e:	4b1b      	ldr	r3, [pc, #108]	; (8000d7c <GPIO_Init+0x234>)
 8000d10:	799b      	ldrb	r3, [r3, #6]
 8000d12:	f083 0301 	eor.w	r3, r3, #1
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	461a      	mov	r2, r3
 8000d1a:	f001 fb11 	bl	8002340 <HAL_GPIO_WritePin>
   GPIO_PIN_SET(Bus_Mixer + PRUPY);
 8000d1e:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <GPIO_Init+0x234>)
 8000d20:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000d22:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <GPIO_Init+0x234>)
 8000d24:	8f99      	ldrh	r1, [r3, #60]	; 0x3c
 8000d26:	4b15      	ldr	r3, [pc, #84]	; (8000d7c <GPIO_Init+0x234>)
 8000d28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000d2c:	f083 0301 	eor.w	r3, r3, #1
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	461a      	mov	r2, r3
 8000d34:	f001 fb04 	bl	8002340 <HAL_GPIO_WritePin>
   GPIO_PIN_SET(Bus_Mixer + PRUPZ);
 8000d38:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <GPIO_Init+0x234>)
 8000d3a:	69d8      	ldr	r0, [r3, #28]
 8000d3c:	4b0f      	ldr	r3, [pc, #60]	; (8000d7c <GPIO_Init+0x234>)
 8000d3e:	8c19      	ldrh	r1, [r3, #32]
 8000d40:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <GPIO_Init+0x234>)
 8000d42:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000d46:	f083 0301 	eor.w	r3, r3, #1
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	f001 faf7 	bl	8002340 <HAL_GPIO_WritePin>
   GPIO_PIN_SET(Bus_Mixer + PRUPA);
 8000d52:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <GPIO_Init+0x234>)
 8000d54:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8000d56:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <GPIO_Init+0x234>)
 8000d58:	f8b3 1058 	ldrh.w	r1, [r3, #88]	; 0x58
 8000d5c:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <GPIO_Init+0x234>)
 8000d5e:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 8000d62:	f083 0301 	eor.w	r3, r3, #1
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	461a      	mov	r2, r3
 8000d6a:	f001 fae9 	bl	8002340 <HAL_GPIO_WritePin>
}
 8000d6e:	bf00      	nop
 8000d70:	3718      	adds	r7, #24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40023800 	.word	0x40023800
 8000d7c:	20000054 	.word	0x20000054
 8000d80:	20000000 	.word	0x20000000

08000d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
	...

08000d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	4b10      	ldr	r3, [pc, #64]	; (8000de0 <HAL_MspInit+0x4c>)
 8000da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000da2:	4a0f      	ldr	r2, [pc, #60]	; (8000de0 <HAL_MspInit+0x4c>)
 8000da4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000da8:	6453      	str	r3, [r2, #68]	; 0x44
 8000daa:	4b0d      	ldr	r3, [pc, #52]	; (8000de0 <HAL_MspInit+0x4c>)
 8000dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	603b      	str	r3, [r7, #0]
 8000dba:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <HAL_MspInit+0x4c>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dbe:	4a08      	ldr	r2, [pc, #32]	; (8000de0 <HAL_MspInit+0x4c>)
 8000dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8000dc6:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <HAL_MspInit+0x4c>)
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dce:	603b      	str	r3, [r7, #0]
 8000dd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	40023800 	.word	0x40023800

08000de4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08a      	sub	sp, #40	; 0x28
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a19      	ldr	r2, [pc, #100]	; (8000e68 <HAL_SPI_MspInit+0x84>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d12c      	bne.n	8000e60 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	613b      	str	r3, [r7, #16]
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <HAL_SPI_MspInit+0x88>)
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0e:	4a17      	ldr	r2, [pc, #92]	; (8000e6c <HAL_SPI_MspInit+0x88>)
 8000e10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e14:	6413      	str	r3, [r2, #64]	; 0x40
 8000e16:	4b15      	ldr	r3, [pc, #84]	; (8000e6c <HAL_SPI_MspInit+0x88>)
 8000e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e1e:	613b      	str	r3, [r7, #16]
 8000e20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <HAL_SPI_MspInit+0x88>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	4a10      	ldr	r2, [pc, #64]	; (8000e6c <HAL_SPI_MspInit+0x88>)
 8000e2c:	f043 0304 	orr.w	r3, r3, #4
 8000e30:	6313      	str	r3, [r2, #48]	; 0x30
 8000e32:	4b0e      	ldr	r3, [pc, #56]	; (8000e6c <HAL_SPI_MspInit+0x88>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e36:	f003 0304 	and.w	r3, r3, #4
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000e3e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000e42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e44:	2302      	movs	r3, #2
 8000e46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e50:	2306      	movs	r3, #6
 8000e52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e54:	f107 0314 	add.w	r3, r7, #20
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4805      	ldr	r0, [pc, #20]	; (8000e70 <HAL_SPI_MspInit+0x8c>)
 8000e5c:	f000 ffdc 	bl	8001e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000e60:	bf00      	nop
 8000e62:	3728      	adds	r7, #40	; 0x28
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40003c00 	.word	0x40003c00
 8000e6c:	40023800 	.word	0x40023800
 8000e70:	40020800 	.word	0x40020800

08000e74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b088      	sub	sp, #32
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e84:	d116      	bne.n	8000eb4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
 8000e8a:	4b44      	ldr	r3, [pc, #272]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8e:	4a43      	ldr	r2, [pc, #268]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	6413      	str	r3, [r2, #64]	; 0x40
 8000e96:	4b41      	ldr	r3, [pc, #260]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	61fb      	str	r3, [r7, #28]
 8000ea0:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	201c      	movs	r0, #28
 8000ea8:	f000 ff7f 	bl	8001daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000eac:	201c      	movs	r0, #28
 8000eae:	f000 ff98 	bl	8001de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8000eb2:	e06e      	b.n	8000f92 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM3)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a39      	ldr	r2, [pc, #228]	; (8000fa0 <HAL_TIM_Base_MspInit+0x12c>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d116      	bne.n	8000eec <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61bb      	str	r3, [r7, #24]
 8000ec2:	4b36      	ldr	r3, [pc, #216]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec6:	4a35      	ldr	r2, [pc, #212]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000ec8:	f043 0302 	orr.w	r3, r3, #2
 8000ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ece:	4b33      	ldr	r3, [pc, #204]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed2:	f003 0302 	and.w	r3, r3, #2
 8000ed6:	61bb      	str	r3, [r7, #24]
 8000ed8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	201d      	movs	r0, #29
 8000ee0:	f000 ff63 	bl	8001daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000ee4:	201d      	movs	r0, #29
 8000ee6:	f000 ff7c 	bl	8001de2 <HAL_NVIC_EnableIRQ>
}
 8000eea:	e052      	b.n	8000f92 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM4)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a2c      	ldr	r2, [pc, #176]	; (8000fa4 <HAL_TIM_Base_MspInit+0x130>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d116      	bne.n	8000f24 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
 8000efa:	4b28      	ldr	r3, [pc, #160]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efe:	4a27      	ldr	r2, [pc, #156]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	6413      	str	r3, [r2, #64]	; 0x40
 8000f06:	4b25      	ldr	r3, [pc, #148]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	617b      	str	r3, [r7, #20]
 8000f10:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2100      	movs	r1, #0
 8000f16:	201e      	movs	r0, #30
 8000f18:	f000 ff47 	bl	8001daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f1c:	201e      	movs	r0, #30
 8000f1e:	f000 ff60 	bl	8001de2 <HAL_NVIC_EnableIRQ>
}
 8000f22:	e036      	b.n	8000f92 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM9)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a1f      	ldr	r2, [pc, #124]	; (8000fa8 <HAL_TIM_Base_MspInit+0x134>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d116      	bne.n	8000f5c <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
 8000f32:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f36:	4a19      	ldr	r2, [pc, #100]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f3c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f3e:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f46:	613b      	str	r3, [r7, #16]
 8000f48:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	2018      	movs	r0, #24
 8000f50:	f000 ff2b 	bl	8001daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8000f54:	2018      	movs	r0, #24
 8000f56:	f000 ff44 	bl	8001de2 <HAL_NVIC_EnableIRQ>
}
 8000f5a:	e01a      	b.n	8000f92 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM12)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a12      	ldr	r2, [pc, #72]	; (8000fac <HAL_TIM_Base_MspInit+0x138>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d115      	bne.n	8000f92 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f6e:	4a0b      	ldr	r2, [pc, #44]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000f70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f74:	6413      	str	r3, [r2, #64]	; 0x40
 8000f76:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <HAL_TIM_Base_MspInit+0x128>)
 8000f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	202b      	movs	r0, #43	; 0x2b
 8000f88:	f000 ff0f 	bl	8001daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8000f8c:	202b      	movs	r0, #43	; 0x2b
 8000f8e:	f000 ff28 	bl	8001de2 <HAL_NVIC_EnableIRQ>
}
 8000f92:	bf00      	nop
 8000f94:	3720      	adds	r7, #32
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40000400 	.word	0x40000400
 8000fa4:	40000800 	.word	0x40000800
 8000fa8:	40014000 	.word	0x40014000
 8000fac:	40001800 	.word	0x40001800

08000fb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a19      	ldr	r2, [pc, #100]	; (8001034 <HAL_UART_MspInit+0x84>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d12b      	bne.n	800102a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	613b      	str	r3, [r7, #16]
 8000fd6:	4b18      	ldr	r3, [pc, #96]	; (8001038 <HAL_UART_MspInit+0x88>)
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fda:	4a17      	ldr	r2, [pc, #92]	; (8001038 <HAL_UART_MspInit+0x88>)
 8000fdc:	f043 0310 	orr.w	r3, r3, #16
 8000fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <HAL_UART_MspInit+0x88>)
 8000fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe6:	f003 0310 	and.w	r3, r3, #16
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	4b11      	ldr	r3, [pc, #68]	; (8001038 <HAL_UART_MspInit+0x88>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	4a10      	ldr	r2, [pc, #64]	; (8001038 <HAL_UART_MspInit+0x88>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <HAL_UART_MspInit+0x88>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800100a:	23c0      	movs	r3, #192	; 0xc0
 800100c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100e:	2302      	movs	r3, #2
 8001010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001016:	2303      	movs	r3, #3
 8001018:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800101a:	2307      	movs	r3, #7
 800101c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	4805      	ldr	r0, [pc, #20]	; (800103c <HAL_UART_MspInit+0x8c>)
 8001026:	f000 fef7 	bl	8001e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800102a:	bf00      	nop
 800102c:	3728      	adds	r7, #40	; 0x28
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40011000 	.word	0x40011000
 8001038:	40023800 	.word	0x40023800
 800103c:	40020400 	.word	0x40020400

08001040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800104e:	b480      	push	{r7}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001052:	e7fe      	b.n	8001052 <HardFault_Handler+0x4>

08001054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001058:	e7fe      	b.n	8001058 <MemManage_Handler+0x4>

0800105a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800105e:	e7fe      	b.n	800105e <BusFault_Handler+0x4>

08001060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001064:	e7fe      	b.n	8001064 <UsageFault_Handler+0x4>

08001066 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001082:	b480      	push	{r7}
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001094:	f000 fd8e 	bl	8001bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}

0800109c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80010a0:	4806      	ldr	r0, [pc, #24]	; (80010bc <TIM1_BRK_TIM9_IRQHandler+0x20>)
 80010a2:	f002 fbaf 	bl	8003804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
  Error = 0x01; //разница фаз не найдена
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <TIM1_BRK_TIM9_IRQHandler+0x24>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	701a      	strb	r2, [r3, #0]
  RefreshTIM(&htim9);
 80010ac:	4803      	ldr	r0, [pc, #12]	; (80010bc <TIM1_BRK_TIM9_IRQHandler+0x20>)
 80010ae:	f000 fa25 	bl	80014fc <RefreshTIM>
  Count = 0;
 80010b2:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <TIM1_BRK_TIM9_IRQHandler+0x28>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
  //RefreshTIM(&htim12);
  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000464 	.word	0x20000464
 80010c0:	20000204 	.word	0x20000204
 80010c4:	20000205 	.word	0x20000205

080010c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <TIM2_IRQHandler+0x10>)
 80010ce:	f002 fb99 	bl	8003804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200004a4 	.word	0x200004a4

080010dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80010e0:	4802      	ldr	r0, [pc, #8]	; (80010ec <TIM3_IRQHandler+0x10>)
 80010e2:	f002 fb8f 	bl	8003804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000388 	.word	0x20000388

080010f0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80010f4:	4802      	ldr	r0, [pc, #8]	; (8001100 <TIM4_IRQHandler+0x10>)
 80010f6:	f002 fb85 	bl	8003804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20000340 	.word	0x20000340

08001104 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8001108:	4806      	ldr	r0, [pc, #24]	; (8001124 <TIM8_BRK_TIM12_IRQHandler+0x20>)
 800110a:	f002 fb7b 	bl	8003804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */
  Error = 0x02; //Период больше 1500мкс
 800110e:	4b06      	ldr	r3, [pc, #24]	; (8001128 <TIM8_BRK_TIM12_IRQHandler+0x24>)
 8001110:	2202      	movs	r2, #2
 8001112:	701a      	strb	r2, [r3, #0]
  RefreshTIM(&htim12);
 8001114:	4803      	ldr	r0, [pc, #12]	; (8001124 <TIM8_BRK_TIM12_IRQHandler+0x20>)
 8001116:	f000 f9f1 	bl	80014fc <RefreshTIM>
  Count = 0;
 800111a:	4b04      	ldr	r3, [pc, #16]	; (800112c <TIM8_BRK_TIM12_IRQHandler+0x28>)
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}
 8001124:	200004e8 	.word	0x200004e8
 8001128:	20000204 	.word	0x20000204
 800112c:	20000205 	.word	0x20000205

08001130 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001134:	2001      	movs	r0, #1
 8001136:	f001 f91d 	bl	8002374 <HAL_GPIO_EXTI_IRQHandler>

}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}

0800113e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001142:	2002      	movs	r0, #2
 8001144:	f001 f916 	bl	8002374 <HAL_GPIO_EXTI_IRQHandler>

}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}

0800114c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001150:	2004      	movs	r0, #4
 8001152:	f001 f90f 	bl	8002374 <HAL_GPIO_EXTI_IRQHandler>

}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}

0800115a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800115a:	b580      	push	{r7, lr}
 800115c:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800115e:	2008      	movs	r0, #8
 8001160:	f001 f908 	bl	8002374 <HAL_GPIO_EXTI_IRQHandler>

}
 8001164:	bf00      	nop
 8001166:	bd80      	pop	{r7, pc}

08001168 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	80fb      	strh	r3, [r7, #6]
	}
	RefreshTIM(&htim12);
	HAL_TIM_Base_Start_IT(&htim12);
}*/

	dPhase = 0;
 8001172:	4b98      	ldr	r3, [pc, #608]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8001174:	2200      	movs	r2, #0
 8001176:	801a      	strh	r2, [r3, #0]
	switch (Count)
 8001178:	4b97      	ldr	r3, [pc, #604]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d002      	beq.n	8001186 <HAL_GPIO_EXTI_Callback+0x1e>
 8001180:	2b03      	cmp	r3, #3
 8001182:	d00d      	beq.n	80011a0 <HAL_GPIO_EXTI_Callback+0x38>
 8001184:	e01a      	b.n	80011bc <HAL_GPIO_EXTI_Callback+0x54>
	{
		case 0:
			RefreshTIM(&htim9);
 8001186:	4895      	ldr	r0, [pc, #596]	; (80013dc <HAL_GPIO_EXTI_Callback+0x274>)
 8001188:	f000 f9b8 	bl	80014fc <RefreshTIM>
			HAL_TIM_Base_Start_IT(&htim9);
 800118c:	4893      	ldr	r0, [pc, #588]	; (80013dc <HAL_GPIO_EXTI_Callback+0x274>)
 800118e:	f002 faea 	bl	8003766 <HAL_TIM_Base_Start_IT>
			Count++;
 8001192:	4b91      	ldr	r3, [pc, #580]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	3301      	adds	r3, #1
 8001198:	b2da      	uxtb	r2, r3
 800119a:	4b8f      	ldr	r3, [pc, #572]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 800119c:	701a      	strb	r2, [r3, #0]
			break;
 800119e:	e019      	b.n	80011d4 <HAL_GPIO_EXTI_Callback+0x6c>

		case AXIS_COUNT-1:
			dPhase = TIM9 ->CNT;
 80011a0:	4b8f      	ldr	r3, [pc, #572]	; (80013e0 <HAL_GPIO_EXTI_Callback+0x278>)
 80011a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a4:	b29a      	uxth	r2, r3
 80011a6:	4b8b      	ldr	r3, [pc, #556]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x26c>)
 80011a8:	801a      	strh	r2, [r3, #0]
			RefreshTIM(&htim9);
 80011aa:	488c      	ldr	r0, [pc, #560]	; (80013dc <HAL_GPIO_EXTI_Callback+0x274>)
 80011ac:	f000 f9a6 	bl	80014fc <RefreshTIM>
			Count = 0;
 80011b0:	4b89      	ldr	r3, [pc, #548]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	701a      	strb	r2, [r3, #0]
			PhaseRelativelyA();
 80011b6:	f000 f9b7 	bl	8001528 <PhaseRelativelyA>
			break;
 80011ba:	e00b      	b.n	80011d4 <HAL_GPIO_EXTI_Callback+0x6c>

		default:
			dPhase = TIM9 -> CNT;
 80011bc:	4b88      	ldr	r3, [pc, #544]	; (80013e0 <HAL_GPIO_EXTI_Callback+0x278>)
 80011be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	4b84      	ldr	r3, [pc, #528]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x26c>)
 80011c4:	801a      	strh	r2, [r3, #0]
			Count++;
 80011c6:	4b84      	ldr	r3, [pc, #528]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	3301      	adds	r3, #1
 80011cc:	b2da      	uxtb	r2, r3
 80011ce:	4b82      	ldr	r3, [pc, #520]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 80011d0:	701a      	strb	r2, [r3, #0]
			break;
 80011d2:	bf00      	nop
	}


	switch (GPIO_Pin)
 80011d4:	88fb      	ldrh	r3, [r7, #6]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	2b07      	cmp	r3, #7
 80011da:	f200 8174 	bhi.w	80014c6 <HAL_GPIO_EXTI_Callback+0x35e>
 80011de:	a201      	add	r2, pc, #4	; (adr r2, 80011e4 <HAL_GPIO_EXTI_Callback+0x7c>)
 80011e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e4:	0800129f 	.word	0x0800129f
 80011e8:	08001205 	.word	0x08001205
 80011ec:	080014c7 	.word	0x080014c7
 80011f0:	0800133b 	.word	0x0800133b
 80011f4:	080014c7 	.word	0x080014c7
 80011f8:	080014c7 	.word	0x080014c7
 80011fc:	080014c7 	.word	0x080014c7
 8001200:	0800142d 	.word	0x0800142d
	{

		case GPIO_PIN_1:
			HAL_TIM_Base_Stop_IT(&htim12);
 8001204:	4877      	ldr	r0, [pc, #476]	; (80013e4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001206:	f002 fad2 	bl	80037ae <HAL_TIM_Base_Stop_IT>
			Period = TIM12 ->CNT;
 800120a:	4b77      	ldr	r3, [pc, #476]	; (80013e8 <HAL_GPIO_EXTI_Callback+0x280>)
 800120c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120e:	b29a      	uxth	r2, r3
 8001210:	4b76      	ldr	r3, [pc, #472]	; (80013ec <HAL_GPIO_EXTI_Callback+0x284>)
 8001212:	801a      	strh	r2, [r3, #0]
			PeriodAVG[iZ] = Period;
 8001214:	4b76      	ldr	r3, [pc, #472]	; (80013f0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	461a      	mov	r2, r3
 800121a:	4b74      	ldr	r3, [pc, #464]	; (80013ec <HAL_GPIO_EXTI_Callback+0x284>)
 800121c:	8819      	ldrh	r1, [r3, #0]
 800121e:	4b75      	ldr	r3, [pc, #468]	; (80013f4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8001220:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			iZ++;
 8001224:	4b72      	ldr	r3, [pc, #456]	; (80013f0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	3301      	adds	r3, #1
 800122a:	b2da      	uxtb	r2, r3
 800122c:	4b70      	ldr	r3, [pc, #448]	; (80013f0 <HAL_GPIO_EXTI_Callback+0x288>)
 800122e:	701a      	strb	r2, [r3, #0]
			sumZ += Period;
 8001230:	4b6e      	ldr	r3, [pc, #440]	; (80013ec <HAL_GPIO_EXTI_Callback+0x284>)
 8001232:	881b      	ldrh	r3, [r3, #0]
 8001234:	461a      	mov	r2, r3
 8001236:	4b70      	ldr	r3, [pc, #448]	; (80013f8 <HAL_GPIO_EXTI_Callback+0x290>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4413      	add	r3, r2
 800123c:	4a6e      	ldr	r2, [pc, #440]	; (80013f8 <HAL_GPIO_EXTI_Callback+0x290>)
 800123e:	6013      	str	r3, [r2, #0]
			if(iZ == AVG){
 8001240:	4b6b      	ldr	r3, [pc, #428]	; (80013f0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b64      	cmp	r3, #100	; 0x64
 8001246:	d10e      	bne.n	8001266 <HAL_GPIO_EXTI_Callback+0xfe>
				PeriodZ = sumZ/AVG;
 8001248:	4b6b      	ldr	r3, [pc, #428]	; (80013f8 <HAL_GPIO_EXTI_Callback+0x290>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a6b      	ldr	r2, [pc, #428]	; (80013fc <HAL_GPIO_EXTI_Callback+0x294>)
 800124e:	fba2 2303 	umull	r2, r3, r2, r3
 8001252:	095b      	lsrs	r3, r3, #5
 8001254:	b29a      	uxth	r2, r3
 8001256:	4b6a      	ldr	r3, [pc, #424]	; (8001400 <HAL_GPIO_EXTI_Callback+0x298>)
 8001258:	801a      	strh	r2, [r3, #0]
				iZ  = 0;
 800125a:	4b65      	ldr	r3, [pc, #404]	; (80013f0 <HAL_GPIO_EXTI_Callback+0x288>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
				sumZ = 0;
 8001260:	4b65      	ldr	r3, [pc, #404]	; (80013f8 <HAL_GPIO_EXTI_Callback+0x290>)
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
			}
			RefreshTIM(&htim12);
 8001266:	485f      	ldr	r0, [pc, #380]	; (80013e4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001268:	f000 f948 	bl	80014fc <RefreshTIM>
			HAL_TIM_Base_Start_IT(&htim12);
 800126c:	485d      	ldr	r0, [pc, #372]	; (80013e4 <HAL_GPIO_EXTI_Callback+0x27c>)
 800126e:	f002 fa7a 	bl	8003766 <HAL_TIM_Base_Start_IT>
			if (Count == 0)
 8001272:	4b59      	ldr	r3, [pc, #356]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d107      	bne.n	800128a <HAL_GPIO_EXTI_Callback+0x122>
			{
				Phase[0][Axis_Z] = 4;
 800127a:	4b62      	ldr	r3, [pc, #392]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 800127c:	2204      	movs	r2, #4
 800127e:	809a      	strh	r2, [r3, #4]
				Phase[1][Axis_Z] = dPhase;
 8001280:	4b54      	ldr	r3, [pc, #336]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8001282:	881a      	ldrh	r2, [r3, #0]
 8001284:	4b5f      	ldr	r3, [pc, #380]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 8001286:	819a      	strh	r2, [r3, #12]
			else
			{
				Phase[0][Axis_Z] = Count;
				Phase[1][Axis_Z] = dPhase;
			}
			break;
 8001288:	e11e      	b.n	80014c8 <HAL_GPIO_EXTI_Callback+0x360>
				Phase[0][Axis_Z] = Count;
 800128a:	4b53      	ldr	r3, [pc, #332]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	b29a      	uxth	r2, r3
 8001290:	4b5c      	ldr	r3, [pc, #368]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 8001292:	809a      	strh	r2, [r3, #4]
				Phase[1][Axis_Z] = dPhase;
 8001294:	4b4f      	ldr	r3, [pc, #316]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8001296:	881a      	ldrh	r2, [r3, #0]
 8001298:	4b5a      	ldr	r3, [pc, #360]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 800129a:	819a      	strh	r2, [r3, #12]
			break;
 800129c:	e114      	b.n	80014c8 <HAL_GPIO_EXTI_Callback+0x360>

		case GPIO_PIN_0:
			HAL_TIM_Base_Stop_IT(&htim2);
 800129e:	485a      	ldr	r0, [pc, #360]	; (8001408 <HAL_GPIO_EXTI_Callback+0x2a0>)
 80012a0:	f002 fa85 	bl	80037ae <HAL_TIM_Base_Stop_IT>
			Period = TIM2 ->CNT;
 80012a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	4b4f      	ldr	r3, [pc, #316]	; (80013ec <HAL_GPIO_EXTI_Callback+0x284>)
 80012ae:	801a      	strh	r2, [r3, #0]
			PeriodAVG[iY] = Period;
 80012b0:	4b56      	ldr	r3, [pc, #344]	; (800140c <HAL_GPIO_EXTI_Callback+0x2a4>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b4d      	ldr	r3, [pc, #308]	; (80013ec <HAL_GPIO_EXTI_Callback+0x284>)
 80012b8:	8819      	ldrh	r1, [r3, #0]
 80012ba:	4b4e      	ldr	r3, [pc, #312]	; (80013f4 <HAL_GPIO_EXTI_Callback+0x28c>)
 80012bc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			iY++;
 80012c0:	4b52      	ldr	r3, [pc, #328]	; (800140c <HAL_GPIO_EXTI_Callback+0x2a4>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	3301      	adds	r3, #1
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	4b50      	ldr	r3, [pc, #320]	; (800140c <HAL_GPIO_EXTI_Callback+0x2a4>)
 80012ca:	701a      	strb	r2, [r3, #0]
			sumY += Period;
 80012cc:	4b47      	ldr	r3, [pc, #284]	; (80013ec <HAL_GPIO_EXTI_Callback+0x284>)
 80012ce:	881b      	ldrh	r3, [r3, #0]
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b4f      	ldr	r3, [pc, #316]	; (8001410 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4413      	add	r3, r2
 80012d8:	4a4d      	ldr	r2, [pc, #308]	; (8001410 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80012da:	6013      	str	r3, [r2, #0]
			if(iY == AVG){
 80012dc:	4b4b      	ldr	r3, [pc, #300]	; (800140c <HAL_GPIO_EXTI_Callback+0x2a4>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b64      	cmp	r3, #100	; 0x64
 80012e2:	d10e      	bne.n	8001302 <HAL_GPIO_EXTI_Callback+0x19a>
				PeriodY = sumY/AVG;
 80012e4:	4b4a      	ldr	r3, [pc, #296]	; (8001410 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a44      	ldr	r2, [pc, #272]	; (80013fc <HAL_GPIO_EXTI_Callback+0x294>)
 80012ea:	fba2 2303 	umull	r2, r3, r2, r3
 80012ee:	095b      	lsrs	r3, r3, #5
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	4b48      	ldr	r3, [pc, #288]	; (8001414 <HAL_GPIO_EXTI_Callback+0x2ac>)
 80012f4:	801a      	strh	r2, [r3, #0]
				iY  = 0;
 80012f6:	4b45      	ldr	r3, [pc, #276]	; (800140c <HAL_GPIO_EXTI_Callback+0x2a4>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
				sumY = 0;
 80012fc:	4b44      	ldr	r3, [pc, #272]	; (8001410 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
			}
			RefreshTIM(&htim2);
 8001302:	4841      	ldr	r0, [pc, #260]	; (8001408 <HAL_GPIO_EXTI_Callback+0x2a0>)
 8001304:	f000 f8fa 	bl	80014fc <RefreshTIM>
			HAL_TIM_Base_Start_IT(&htim2);
 8001308:	483f      	ldr	r0, [pc, #252]	; (8001408 <HAL_GPIO_EXTI_Callback+0x2a0>)
 800130a:	f002 fa2c 	bl	8003766 <HAL_TIM_Base_Start_IT>
			if (Count == 0)
 800130e:	4b32      	ldr	r3, [pc, #200]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d107      	bne.n	8001326 <HAL_GPIO_EXTI_Callback+0x1be>
			{
				Phase[0][Axis_Y] = 4;
 8001316:	4b3b      	ldr	r3, [pc, #236]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 8001318:	2204      	movs	r2, #4
 800131a:	805a      	strh	r2, [r3, #2]
				Phase[1][Axis_Y] = dPhase;
 800131c:	4b2d      	ldr	r3, [pc, #180]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x26c>)
 800131e:	881a      	ldrh	r2, [r3, #0]
 8001320:	4b38      	ldr	r3, [pc, #224]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 8001322:	815a      	strh	r2, [r3, #10]
			else
			{
				Phase[0][Axis_Y] = Count;
				Phase[1][Axis_Y] = dPhase;
			}
			break;
 8001324:	e0d0      	b.n	80014c8 <HAL_GPIO_EXTI_Callback+0x360>
				Phase[0][Axis_Y] = Count;
 8001326:	4b2c      	ldr	r3, [pc, #176]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	b29a      	uxth	r2, r3
 800132c:	4b35      	ldr	r3, [pc, #212]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 800132e:	805a      	strh	r2, [r3, #2]
				Phase[1][Axis_Y] = dPhase;
 8001330:	4b28      	ldr	r3, [pc, #160]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8001332:	881a      	ldrh	r2, [r3, #0]
 8001334:	4b33      	ldr	r3, [pc, #204]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 8001336:	815a      	strh	r2, [r3, #10]
			break;
 8001338:	e0c6      	b.n	80014c8 <HAL_GPIO_EXTI_Callback+0x360>

		case GPIO_PIN_2:
			HAL_TIM_Base_Stop_IT(&htim3);
 800133a:	4837      	ldr	r0, [pc, #220]	; (8001418 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800133c:	f002 fa37 	bl	80037ae <HAL_TIM_Base_Stop_IT>
			Period = TIM3 ->CNT;
 8001340:	4b36      	ldr	r3, [pc, #216]	; (800141c <HAL_GPIO_EXTI_Callback+0x2b4>)
 8001342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001344:	b29a      	uxth	r2, r3
 8001346:	4b29      	ldr	r3, [pc, #164]	; (80013ec <HAL_GPIO_EXTI_Callback+0x284>)
 8001348:	801a      	strh	r2, [r3, #0]
			PeriodAVG[iX] = Period;
 800134a:	4b35      	ldr	r3, [pc, #212]	; (8001420 <HAL_GPIO_EXTI_Callback+0x2b8>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	461a      	mov	r2, r3
 8001350:	4b26      	ldr	r3, [pc, #152]	; (80013ec <HAL_GPIO_EXTI_Callback+0x284>)
 8001352:	8819      	ldrh	r1, [r3, #0]
 8001354:	4b27      	ldr	r3, [pc, #156]	; (80013f4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8001356:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			iX++;
 800135a:	4b31      	ldr	r3, [pc, #196]	; (8001420 <HAL_GPIO_EXTI_Callback+0x2b8>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	3301      	adds	r3, #1
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4b2f      	ldr	r3, [pc, #188]	; (8001420 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8001364:	701a      	strb	r2, [r3, #0]
			sumX += Period;
 8001366:	4b21      	ldr	r3, [pc, #132]	; (80013ec <HAL_GPIO_EXTI_Callback+0x284>)
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	461a      	mov	r2, r3
 800136c:	4b2d      	ldr	r3, [pc, #180]	; (8001424 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4413      	add	r3, r2
 8001372:	4a2c      	ldr	r2, [pc, #176]	; (8001424 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8001374:	6013      	str	r3, [r2, #0]
			if(iX == AVG){
 8001376:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b64      	cmp	r3, #100	; 0x64
 800137c:	d10e      	bne.n	800139c <HAL_GPIO_EXTI_Callback+0x234>
				PeriodX = sumX/AVG;
 800137e:	4b29      	ldr	r3, [pc, #164]	; (8001424 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a1e      	ldr	r2, [pc, #120]	; (80013fc <HAL_GPIO_EXTI_Callback+0x294>)
 8001384:	fba2 2303 	umull	r2, r3, r2, r3
 8001388:	095b      	lsrs	r3, r3, #5
 800138a:	b29a      	uxth	r2, r3
 800138c:	4b26      	ldr	r3, [pc, #152]	; (8001428 <HAL_GPIO_EXTI_Callback+0x2c0>)
 800138e:	801a      	strh	r2, [r3, #0]
				iX  = 0;
 8001390:	4b23      	ldr	r3, [pc, #140]	; (8001420 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
				sumX = 0;
 8001396:	4b23      	ldr	r3, [pc, #140]	; (8001424 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
			}
			RefreshTIM(&htim3);
 800139c:	481e      	ldr	r0, [pc, #120]	; (8001418 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800139e:	f000 f8ad 	bl	80014fc <RefreshTIM>
			HAL_TIM_Base_Start_IT(&htim3);
 80013a2:	481d      	ldr	r0, [pc, #116]	; (8001418 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80013a4:	f002 f9df 	bl	8003766 <HAL_TIM_Base_Start_IT>
			if (Count == 0)
 80013a8:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d107      	bne.n	80013c0 <HAL_GPIO_EXTI_Callback+0x258>
			{
				Phase[0][Axis_X] = 4;
 80013b0:	4b14      	ldr	r3, [pc, #80]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 80013b2:	2204      	movs	r2, #4
 80013b4:	801a      	strh	r2, [r3, #0]
				Phase[1][Axis_X] = dPhase;
 80013b6:	4b07      	ldr	r3, [pc, #28]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x26c>)
 80013b8:	881a      	ldrh	r2, [r3, #0]
 80013ba:	4b12      	ldr	r3, [pc, #72]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 80013bc:	811a      	strh	r2, [r3, #8]
			else
			{
				Phase[0][Axis_X] = Count;
				Phase[1][Axis_X] = dPhase;
			};
			break;
 80013be:	e083      	b.n	80014c8 <HAL_GPIO_EXTI_Callback+0x360>
				Phase[0][Axis_X] = Count;
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x270>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 80013c8:	801a      	strh	r2, [r3, #0]
				Phase[1][Axis_X] = dPhase;
 80013ca:	4b02      	ldr	r3, [pc, #8]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x26c>)
 80013cc:	881a      	ldrh	r2, [r3, #0]
 80013ce:	4b0d      	ldr	r3, [pc, #52]	; (8001404 <HAL_GPIO_EXTI_Callback+0x29c>)
 80013d0:	811a      	strh	r2, [r3, #8]
			break;
 80013d2:	e079      	b.n	80014c8 <HAL_GPIO_EXTI_Callback+0x360>
 80013d4:	20000208 	.word	0x20000208
 80013d8:	20000205 	.word	0x20000205
 80013dc:	20000464 	.word	0x20000464
 80013e0:	40014000 	.word	0x40014000
 80013e4:	200004e8 	.word	0x200004e8
 80013e8:	40001800 	.word	0x40001800
 80013ec:	20000206 	.word	0x20000206
 80013f0:	200002d6 	.word	0x200002d6
 80013f4:	2000020c 	.word	0x2000020c
 80013f8:	200002e0 	.word	0x200002e0
 80013fc:	51eb851f 	.word	0x51eb851f
 8001400:	200002ec 	.word	0x200002ec
 8001404:	200002f0 	.word	0x200002f0
 8001408:	200004a4 	.word	0x200004a4
 800140c:	200002d5 	.word	0x200002d5
 8001410:	200002dc 	.word	0x200002dc
 8001414:	200002ea 	.word	0x200002ea
 8001418:	20000388 	.word	0x20000388
 800141c:	40000400 	.word	0x40000400
 8001420:	200002d4 	.word	0x200002d4
 8001424:	200002d8 	.word	0x200002d8
 8001428:	200002e8 	.word	0x200002e8

		case GPIO_PIN_3:
			HAL_TIM_Base_Stop_IT(&htim4);
 800142c:	4828      	ldr	r0, [pc, #160]	; (80014d0 <HAL_GPIO_EXTI_Callback+0x368>)
 800142e:	f002 f9be 	bl	80037ae <HAL_TIM_Base_Stop_IT>
			Period = TIM4 ->CNT;
 8001432:	4b28      	ldr	r3, [pc, #160]	; (80014d4 <HAL_GPIO_EXTI_Callback+0x36c>)
 8001434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001436:	b29a      	uxth	r2, r3
 8001438:	4b27      	ldr	r3, [pc, #156]	; (80014d8 <HAL_GPIO_EXTI_Callback+0x370>)
 800143a:	801a      	strh	r2, [r3, #0]
			PeriodAVG[iA] = Period;
 800143c:	4b27      	ldr	r3, [pc, #156]	; (80014dc <HAL_GPIO_EXTI_Callback+0x374>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	461a      	mov	r2, r3
 8001442:	4b25      	ldr	r3, [pc, #148]	; (80014d8 <HAL_GPIO_EXTI_Callback+0x370>)
 8001444:	8819      	ldrh	r1, [r3, #0]
 8001446:	4b26      	ldr	r3, [pc, #152]	; (80014e0 <HAL_GPIO_EXTI_Callback+0x378>)
 8001448:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			iA++;
 800144c:	4b23      	ldr	r3, [pc, #140]	; (80014dc <HAL_GPIO_EXTI_Callback+0x374>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	3301      	adds	r3, #1
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b21      	ldr	r3, [pc, #132]	; (80014dc <HAL_GPIO_EXTI_Callback+0x374>)
 8001456:	701a      	strb	r2, [r3, #0]
			sumA += Period;
 8001458:	4b1f      	ldr	r3, [pc, #124]	; (80014d8 <HAL_GPIO_EXTI_Callback+0x370>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	461a      	mov	r2, r3
 800145e:	4b21      	ldr	r3, [pc, #132]	; (80014e4 <HAL_GPIO_EXTI_Callback+0x37c>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4413      	add	r3, r2
 8001464:	4a1f      	ldr	r2, [pc, #124]	; (80014e4 <HAL_GPIO_EXTI_Callback+0x37c>)
 8001466:	6013      	str	r3, [r2, #0]
			if(iA == AVG){
 8001468:	4b1c      	ldr	r3, [pc, #112]	; (80014dc <HAL_GPIO_EXTI_Callback+0x374>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b64      	cmp	r3, #100	; 0x64
 800146e:	d10e      	bne.n	800148e <HAL_GPIO_EXTI_Callback+0x326>
				PeriodA = sumA/AVG;
 8001470:	4b1c      	ldr	r3, [pc, #112]	; (80014e4 <HAL_GPIO_EXTI_Callback+0x37c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a1c      	ldr	r2, [pc, #112]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x380>)
 8001476:	fba2 2303 	umull	r2, r3, r2, r3
 800147a:	095b      	lsrs	r3, r3, #5
 800147c:	b29a      	uxth	r2, r3
 800147e:	4b1b      	ldr	r3, [pc, #108]	; (80014ec <HAL_GPIO_EXTI_Callback+0x384>)
 8001480:	801a      	strh	r2, [r3, #0]
				iA  = 0;
 8001482:	4b16      	ldr	r3, [pc, #88]	; (80014dc <HAL_GPIO_EXTI_Callback+0x374>)
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
				sumA = 0;
 8001488:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <HAL_GPIO_EXTI_Callback+0x37c>)
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
			}
			RefreshTIM(&htim4);
 800148e:	4810      	ldr	r0, [pc, #64]	; (80014d0 <HAL_GPIO_EXTI_Callback+0x368>)
 8001490:	f000 f834 	bl	80014fc <RefreshTIM>
			HAL_TIM_Base_Start_IT(&htim4);
 8001494:	480e      	ldr	r0, [pc, #56]	; (80014d0 <HAL_GPIO_EXTI_Callback+0x368>)
 8001496:	f002 f966 	bl	8003766 <HAL_TIM_Base_Start_IT>
			if (Count == 0)
 800149a:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <HAL_GPIO_EXTI_Callback+0x388>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d107      	bne.n	80014b2 <HAL_GPIO_EXTI_Callback+0x34a>
			{
				Phase[0][Axis_A] = 4;
 80014a2:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <HAL_GPIO_EXTI_Callback+0x38c>)
 80014a4:	2204      	movs	r2, #4
 80014a6:	80da      	strh	r2, [r3, #6]
				Phase[1][Axis_A] = dPhase;
 80014a8:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <HAL_GPIO_EXTI_Callback+0x390>)
 80014aa:	881a      	ldrh	r2, [r3, #0]
 80014ac:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <HAL_GPIO_EXTI_Callback+0x38c>)
 80014ae:	81da      	strh	r2, [r3, #14]
			else
			{
				Phase[0][Axis_A] = Count;
				Phase[1][Axis_A] = dPhase;
			};
			break;
 80014b0:	e00a      	b.n	80014c8 <HAL_GPIO_EXTI_Callback+0x360>
				Phase[0][Axis_A] = Count;
 80014b2:	4b0f      	ldr	r3, [pc, #60]	; (80014f0 <HAL_GPIO_EXTI_Callback+0x388>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <HAL_GPIO_EXTI_Callback+0x38c>)
 80014ba:	80da      	strh	r2, [r3, #6]
				Phase[1][Axis_A] = dPhase;
 80014bc:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <HAL_GPIO_EXTI_Callback+0x390>)
 80014be:	881a      	ldrh	r2, [r3, #0]
 80014c0:	4b0c      	ldr	r3, [pc, #48]	; (80014f4 <HAL_GPIO_EXTI_Callback+0x38c>)
 80014c2:	81da      	strh	r2, [r3, #14]
			break;
 80014c4:	e000      	b.n	80014c8 <HAL_GPIO_EXTI_Callback+0x360>

		default:
			break;
 80014c6:	bf00      	nop
	}
}
 80014c8:	bf00      	nop
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000340 	.word	0x20000340
 80014d4:	40000800 	.word	0x40000800
 80014d8:	20000206 	.word	0x20000206
 80014dc:	200002d7 	.word	0x200002d7
 80014e0:	2000020c 	.word	0x2000020c
 80014e4:	200002e4 	.word	0x200002e4
 80014e8:	51eb851f 	.word	0x51eb851f
 80014ec:	200002ee 	.word	0x200002ee
 80014f0:	20000205 	.word	0x20000205
 80014f4:	200002f0 	.word	0x200002f0
 80014f8:	20000208 	.word	0x20000208

080014fc <RefreshTIM>:

int RefreshTIM(TIM_HandleTypeDef *htim){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(htim);
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f002 f952 	bl	80037ae <HAL_TIM_Base_Stop_IT>
	htim->Instance->CNT = 0;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2200      	movs	r2, #0
 8001510:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_CLEAR_FLAG(htim,TIM_FLAG_UPDATE);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f06f 0201 	mvn.w	r2, #1
 800151a:	611a      	str	r2, [r3, #16]
	return 0;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <PhaseRelativelyA>:

void PhaseRelativelyA(void){
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
	for(uint8_t j = 0; j < AXIS_COUNT - 1; j++){
 800152e:	2300      	movs	r3, #0
 8001530:	71fb      	strb	r3, [r7, #7]
 8001532:	e023      	b.n	800157c <PhaseRelativelyA+0x54>
		if(Phase[0][Axis_A]>Phase[0][j]){
 8001534:	4b16      	ldr	r3, [pc, #88]	; (8001590 <PhaseRelativelyA+0x68>)
 8001536:	88da      	ldrh	r2, [r3, #6]
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	4915      	ldr	r1, [pc, #84]	; (8001590 <PhaseRelativelyA+0x68>)
 800153c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001540:	429a      	cmp	r2, r3
 8001542:	d90e      	bls.n	8001562 <PhaseRelativelyA+0x3a>
			PhaseRelatA[j]=Phase[1][j]-Phase[1][Axis_A];
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	4a12      	ldr	r2, [pc, #72]	; (8001590 <PhaseRelativelyA+0x68>)
 8001548:	3304      	adds	r3, #4
 800154a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800154e:	4619      	mov	r1, r3
 8001550:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <PhaseRelativelyA+0x68>)
 8001552:	89db      	ldrh	r3, [r3, #14]
 8001554:	461a      	mov	r2, r3
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	1a8a      	subs	r2, r1, r2
 800155a:	490e      	ldr	r1, [pc, #56]	; (8001594 <PhaseRelativelyA+0x6c>)
 800155c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001560:	e009      	b.n	8001576 <PhaseRelativelyA+0x4e>
		}
		else
		{
			PhaseRelatA[j]=Phase[1][j];
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	4a0a      	ldr	r2, [pc, #40]	; (8001590 <PhaseRelativelyA+0x68>)
 8001566:	3304      	adds	r3, #4
 8001568:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	4611      	mov	r1, r2
 8001570:	4a08      	ldr	r2, [pc, #32]	; (8001594 <PhaseRelativelyA+0x6c>)
 8001572:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(uint8_t j = 0; j < AXIS_COUNT - 1; j++){
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	3301      	adds	r3, #1
 800157a:	71fb      	strb	r3, [r7, #7]
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	2b02      	cmp	r3, #2
 8001580:	d9d8      	bls.n	8001534 <PhaseRelativelyA+0xc>
		}
	}
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	200002f0 	.word	0x200002f0
 8001594:	20000300 	.word	0x20000300

08001598 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a0:	4a14      	ldr	r2, [pc, #80]	; (80015f4 <_sbrk+0x5c>)
 80015a2:	4b15      	ldr	r3, [pc, #84]	; (80015f8 <_sbrk+0x60>)
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015ac:	4b13      	ldr	r3, [pc, #76]	; (80015fc <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d102      	bne.n	80015ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b4:	4b11      	ldr	r3, [pc, #68]	; (80015fc <_sbrk+0x64>)
 80015b6:	4a12      	ldr	r2, [pc, #72]	; (8001600 <_sbrk+0x68>)
 80015b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <_sbrk+0x64>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d207      	bcs.n	80015d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c8:	f004 fdc2 	bl	8006150 <__errno>
 80015cc:	4602      	mov	r2, r0
 80015ce:	230c      	movs	r3, #12
 80015d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
 80015d6:	e009      	b.n	80015ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d8:	4b08      	ldr	r3, [pc, #32]	; (80015fc <_sbrk+0x64>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015de:	4b07      	ldr	r3, [pc, #28]	; (80015fc <_sbrk+0x64>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	4a05      	ldr	r2, [pc, #20]	; (80015fc <_sbrk+0x64>)
 80015e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ea:	68fb      	ldr	r3, [r7, #12]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20020000 	.word	0x20020000
 80015f8:	00000400 	.word	0x00000400
 80015fc:	20000310 	.word	0x20000310
 8001600:	20000530 	.word	0x20000530

08001604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001608:	4b08      	ldr	r3, [pc, #32]	; (800162c <SystemInit+0x28>)
 800160a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800160e:	4a07      	ldr	r2, [pc, #28]	; (800162c <SystemInit+0x28>)
 8001610:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001614:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001618:	4b04      	ldr	r3, [pc, #16]	; (800162c <SystemInit+0x28>)
 800161a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800161e:	609a      	str	r2, [r3, #8]
#endif
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <WizchIP_main>:
 *  uint16_t GPIO_PIN_CS - Pin CS
 *  UART_HandleTypeDef* uart - debug info in console (can be deleted)
 *  @retval None
 *  */
void WizchIP_main(SPI_HandleTypeDef* spi,GPIO_TypeDef *GPIO_CS, uint16_t GPIO_PIN_CS, UART_HandleTypeDef* uart)
{
 8001630:	b590      	push	{r4, r7, lr}
 8001632:	f6ad 0d34 	subw	sp, sp, #2100	; 0x834
 8001636:	af00      	add	r7, sp, #0
 8001638:	f107 040c 	add.w	r4, r7, #12
 800163c:	6020      	str	r0, [r4, #0]
 800163e:	f107 0008 	add.w	r0, r7, #8
 8001642:	6001      	str	r1, [r0, #0]
 8001644:	4611      	mov	r1, r2
 8001646:	463a      	mov	r2, r7
 8001648:	6013      	str	r3, [r2, #0]
 800164a:	1dbb      	adds	r3, r7, #6
 800164c:	460a      	mov	r2, r1
 800164e:	801a      	strh	r2, [r3, #0]
	SPI_WIZCHIP = spi;
 8001650:	4a40      	ldr	r2, [pc, #256]	; (8001754 <WizchIP_main+0x124>)
 8001652:	f107 030c 	add.w	r3, r7, #12
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6013      	str	r3, [r2, #0]
	GPIO_SPI_CS_WIZCHIP = GPIO_CS;
 800165a:	4a3f      	ldr	r2, [pc, #252]	; (8001758 <WizchIP_main+0x128>)
 800165c:	f107 0308 	add.w	r3, r7, #8
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6013      	str	r3, [r2, #0]
	GPIO_Pin_SPI_CS_WIZCHIP = GPIO_PIN_CS;
 8001664:	4a3d      	ldr	r2, [pc, #244]	; (800175c <WizchIP_main+0x12c>)
 8001666:	1dbb      	adds	r3, r7, #6
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	8013      	strh	r3, [r2, #0]

	UART_WIZCHIP = uart;
 800166c:	4a3c      	ldr	r2, [pc, #240]	; (8001760 <WizchIP_main+0x130>)
 800166e:	463b      	mov	r3, r7
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	6013      	str	r3, [r2, #0]

	uint8_t gDATABUF[DATA_BUF_SIZE] = {1, 0, 1, 0};
 8001674:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001678:	4618      	mov	r0, r3
 800167a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800167e:	461a      	mov	r2, r3
 8001680:	2100      	movs	r1, #0
 8001682:	f004 fd8f 	bl	80061a4 <memset>
 8001686:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800168a:	2201      	movs	r2, #1
 800168c:	701a      	strb	r2, [r3, #0]
 800168e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001692:	2201      	movs	r2, #1
 8001694:	709a      	strb	r2, [r3, #2]

	uint8_t tmp;
	int32_t ret = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	f8c7 382c 	str.w	r3, [r7, #2092]	; 0x82c
	uint8_t memsize[2][8] = {{16,0,0,0,0,0,0,0},{16,0,0,0,0,0,0,0}}; //
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	461a      	mov	r2, r3
 80016a2:	2300      	movs	r3, #0
 80016a4:	6013      	str	r3, [r2, #0]
 80016a6:	6053      	str	r3, [r2, #4]
 80016a8:	6093      	str	r3, [r2, #8]
 80016aa:	60d3      	str	r3, [r2, #12]
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	2210      	movs	r2, #16
 80016b2:	701a      	strb	r2, [r3, #0]
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2210      	movs	r2, #16
 80016ba:	721a      	strb	r2, [r3, #8]

	 // First of all, Should register SPI callback functions implemented by user for accessing WIZCHIP //
	   ////////////////////////////////////////////////////////////////////////////////////////////////////
	   /* Critical section callback - No use in this example */
	   reg_wizchip_cris_cbfunc(0, 0);
 80016bc:	2100      	movs	r1, #0
 80016be:	2000      	movs	r0, #0
 80016c0:	f004 f818 	bl	80056f4 <reg_wizchip_cris_cbfunc>
	   /* Chip selection call back */
	#if   _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_
	    reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 80016c4:	4927      	ldr	r1, [pc, #156]	; (8001764 <WizchIP_main+0x134>)
 80016c6:	4828      	ldr	r0, [pc, #160]	; (8001768 <WizchIP_main+0x138>)
 80016c8:	f004 f838 	bl	800573c <reg_wizchip_cs_cbfunc>
	   #else
	      reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
	   #endif
	#endif
	    /* SPI Read & Write callback function */
	    reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 80016cc:	4927      	ldr	r1, [pc, #156]	; (800176c <WizchIP_main+0x13c>)
 80016ce:	4828      	ldr	r0, [pc, #160]	; (8001770 <WizchIP_main+0x140>)
 80016d0:	f004 f858 	bl	8005784 <reg_wizchip_spi_cbfunc>
	    reg_wizchip_spiburst_cbfunc(wizchip_read_burst, wizchip_write_burst);
 80016d4:	4927      	ldr	r1, [pc, #156]	; (8001774 <WizchIP_main+0x144>)
 80016d6:	4828      	ldr	r0, [pc, #160]	; (8001778 <WizchIP_main+0x148>)
 80016d8:	f004 f880 	bl	80057dc <reg_wizchip_spiburst_cbfunc>

	    uint8_t ret_version = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	f887 382b 	strb.w	r3, [r7, #2091]	; 0x82b
	    ret_version = getVERSIONR();
 80016e2:	f44f 5064 	mov.w	r0, #14592	; 0x3900
 80016e6:	f003 f8f5 	bl	80048d4 <WIZCHIP_READ>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f887 382b 	strb.w	r3, [r7, #2091]	; 0x82b
	    if(ret_version != 0x4)
 80016f0:	f897 382b 	ldrb.w	r3, [r7, #2091]	; 0x82b
 80016f4:	2b04      	cmp	r3, #4
 80016f6:	d000      	beq.n	80016fa <WizchIP_main+0xca>
	    {
	    	//Error read SPI
	    	while(1);
 80016f8:	e7fe      	b.n	80016f8 <WizchIP_main+0xc8>
	    }

	    ////////////////////////////////////////////////////////////////////////
	    /* WIZCHIP SOCKET Buffer initialize */
	        if(ctlwizchip(CW_INIT_WIZCHIP,(void*)memsize) == -1)
 80016fa:	f107 0314 	add.w	r3, r7, #20
 80016fe:	4619      	mov	r1, r3
 8001700:	2001      	movs	r0, #1
 8001702:	f004 f897 	bl	8005834 <ctlwizchip>
 8001706:	4603      	mov	r3, r0
 8001708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800170c:	d100      	bne.n	8001710 <WizchIP_main+0xe0>
	        {
	        	//UART_Printf("WIZCHIP Initialized fail.\r\n");

	           while(1);
 800170e:	e7fe      	b.n	800170e <WizchIP_main+0xde>
	        }

	        /* PHY link status check */
	        do
	        {
	           if(ctlwizchip(CW_GET_PHYLINK, (void*)&tmp) == -1);
 8001710:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8001714:	4619      	mov	r1, r3
 8001716:	200f      	movs	r0, #15
 8001718:	f004 f88c 	bl	8005834 <ctlwizchip>

	        	   //UART_Printf("Unknown PHY Link stauts.\r\n");

	        }while(tmp == PHY_LINK_OFF);
 800171c:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d0f4      	beq.n	8001710 <WizchIP_main+0xe0>
	        /* Network initialization */

	        network_init();
 8001726:	f000 f89b 	bl	8001860 <network_init>

	        /* Main loop */
	        while(1)
	        {
	        	if( (ret = loopback_tcps_server(0, gDATABUF, 5000)) < 0)
 800172a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800172e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001732:	4619      	mov	r1, r3
 8001734:	2000      	movs	r0, #0
 8001736:	f000 f8b9 	bl	80018ac <loopback_tcps_server>
 800173a:	f8c7 082c 	str.w	r0, [r7, #2092]	; 0x82c
 800173e:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 8001742:	2b00      	cmp	r3, #0
 8001744:	daf1      	bge.n	800172a <WizchIP_main+0xfa>
	        	{
	        		UART_Printf("SOCKET ERROR : %ld\r\n", ret);
 8001746:	f8d7 182c 	ldr.w	r1, [r7, #2092]	; 0x82c
 800174a:	480c      	ldr	r0, [pc, #48]	; (800177c <WizchIP_main+0x14c>)
 800174c:	f000 f98a 	bl	8001a64 <UART_Printf>
	        	if( (ret = loopback_tcps_server(0, gDATABUF, 5000)) < 0)
 8001750:	e7eb      	b.n	800172a <WizchIP_main+0xfa>
 8001752:	bf00      	nop
 8001754:	20000380 	.word	0x20000380
 8001758:	20000384 	.word	0x20000384
 800175c:	20000420 	.word	0x20000420
 8001760:	200004e4 	.word	0x200004e4
 8001764:	080017a5 	.word	0x080017a5
 8001768:	08001781 	.word	0x08001781
 800176c:	080017c5 	.word	0x080017c5
 8001770:	080017ed 	.word	0x080017ed
 8001774:	08001839 	.word	0x08001839
 8001778:	08001811 	.word	0x08001811
 800177c:	08006a0c 	.word	0x08006a0c

08001780 <wizchip_select>:
}


/* Set Low CS */
void  wizchip_select(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
   GPIO_SPI_CS_WIZCHIP->BSRR = GPIO_Pin_SPI_CS_WIZCHIP << 16U;
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <wizchip_select+0x1c>)
 8001786:	881b      	ldrh	r3, [r3, #0]
 8001788:	041a      	lsls	r2, r3, #16
 800178a:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <wizchip_select+0x20>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	619a      	str	r2, [r3, #24]
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	20000420 	.word	0x20000420
 80017a0:	20000384 	.word	0x20000384

080017a4 <wizchip_deselect>:
/* Set High CS*/
void  wizchip_deselect(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
	GPIO_SPI_CS_WIZCHIP->BSRR = GPIO_Pin_SPI_CS_WIZCHIP;
 80017a8:	4b04      	ldr	r3, [pc, #16]	; (80017bc <wizchip_deselect+0x18>)
 80017aa:	881a      	ldrh	r2, [r3, #0]
 80017ac:	4b04      	ldr	r3, [pc, #16]	; (80017c0 <wizchip_deselect+0x1c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	619a      	str	r2, [r3, #24]
}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	20000420 	.word	0x20000420
 80017c0:	20000384 	.word	0x20000384

080017c4 <wizchip_write>:

void  wizchip_write(uint8_t wb)    //Write SPI
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit( SPI_WIZCHIP, &wb, 	1 , HAL_MAX_DELAY);
 80017ce:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <wizchip_write+0x24>)
 80017d0:	6818      	ldr	r0, [r3, #0]
 80017d2:	1df9      	adds	r1, r7, #7
 80017d4:	f04f 33ff 	mov.w	r3, #4294967295
 80017d8:	2201      	movs	r2, #1
 80017da:	f001 faa9 	bl	8002d30 <HAL_SPI_Transmit>
}
 80017de:	bf00      	nop
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000380 	.word	0x20000380

080017ec <wizchip_read>:

uint8_t wizchip_read() //Read SPI
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
	uint8_t spi_read_buf;
    HAL_SPI_Receive (SPI_WIZCHIP, &spi_read_buf, 1, HAL_MAX_DELAY);
 80017f2:	4b06      	ldr	r3, [pc, #24]	; (800180c <wizchip_read+0x20>)
 80017f4:	6818      	ldr	r0, [r3, #0]
 80017f6:	1df9      	adds	r1, r7, #7
 80017f8:	f04f 33ff 	mov.w	r3, #4294967295
 80017fc:	2201      	movs	r2, #1
 80017fe:	f001 fbcb 	bl	8002f98 <HAL_SPI_Receive>
    return spi_read_buf;
 8001802:	79fb      	ldrb	r3, [r7, #7]

}
 8001804:	4618      	mov	r0, r3
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000380 	.word	0x20000380

08001810 <wizchip_read_burst>:

void wizchip_read_burst(uint8_t* pBuf, uint16_t len) //Read SPI
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive (SPI_WIZCHIP, pBuf, len, HAL_MAX_DELAY);
 800181c:	4b05      	ldr	r3, [pc, #20]	; (8001834 <wizchip_read_burst+0x24>)
 800181e:	6818      	ldr	r0, [r3, #0]
 8001820:	887a      	ldrh	r2, [r7, #2]
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	f001 fbb6 	bl	8002f98 <HAL_SPI_Receive>
}
 800182c:	bf00      	nop
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000380 	.word	0x20000380

08001838 <wizchip_write_burst>:

void wizchip_write_burst(uint8_t* pBuf, uint16_t len) //Read SPI
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(SPI_WIZCHIP, pBuf, len, HAL_MAX_DELAY);
 8001844:	4b05      	ldr	r3, [pc, #20]	; (800185c <wizchip_write_burst+0x24>)
 8001846:	6818      	ldr	r0, [r3, #0]
 8001848:	887a      	ldrh	r2, [r7, #2]
 800184a:	f04f 33ff 	mov.w	r3, #4294967295
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	f001 fa6e 	bl	8002d30 <HAL_SPI_Transmit>
}
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000380 	.word	0x20000380

08001860 <network_init>:

/////////////////////////////////////////////////////////////
// Intialize the network information to be used in WIZCHIP //
/////////////////////////////////////////////////////////////
void network_init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
	uint8_t rx_tx_buff_sizes[] = {16, 0, 0, 0, 0, 0, 0, 0};
 8001866:	f107 0308 	add.w	r3, r7, #8
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	2310      	movs	r3, #16
 8001872:	723b      	strb	r3, [r7, #8]
    wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 8001874:	f107 0208 	add.w	r2, r7, #8
 8001878:	f107 0308 	add.w	r3, r7, #8
 800187c:	4611      	mov	r1, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f004 f940 	bl	8005b04 <wizchip_init>
    uint8_t tmpstr[6];
	ctlnetwork(CN_SET_NETINFO, (void*)&gWIZNETINFO);
 8001884:	4908      	ldr	r1, [pc, #32]	; (80018a8 <network_init+0x48>)
 8001886:	2000      	movs	r0, #0
 8001888:	f004 f8b2 	bl	80059f0 <ctlnetwork>
	ctlnetwork(CN_GET_NETINFO, (void*)&gWIZNETINFO);
 800188c:	4906      	ldr	r1, [pc, #24]	; (80018a8 <network_init+0x48>)
 800188e:	2001      	movs	r0, #1
 8001890:	f004 f8ae 	bl	80059f0 <ctlnetwork>

	// Display Network Information
	ctlwizchip(CW_GET_ID,(void*)tmpstr);
 8001894:	463b      	mov	r3, r7
 8001896:	4619      	mov	r1, r3
 8001898:	2008      	movs	r0, #8
 800189a:	f003 ffcb 	bl	8005834 <ctlwizchip>
//	UART_Printf("SUB: %d.%d.%d.%d\r\n", gWIZNETINFO.sn[0],gWIZNETINFO.sn[1],gWIZNETINFO.sn[2],gWIZNETINFO.sn[3]);
//	HAL_Delay(10);
//	UART_Printf("DNS: %d.%d.%d.%d\r\n", gWIZNETINFO.dns[0],gWIZNETINFO.dns[1],gWIZNETINFO.dns[2],gWIZNETINFO.dns[3]);
//	UART_Printf("======================\r\n");

}
 800189e:	bf00      	nop
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000138 	.word	0x20000138

080018ac <loopback_tcps_server>:
/////////////////////////////////////////////////////////////

int32_t loopback_tcps_server(uint8_t sn, uint8_t* buf, uint16_t port)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	6039      	str	r1, [r7, #0]
 80018b6:	71fb      	strb	r3, [r7, #7]
 80018b8:	4613      	mov	r3, r2
 80018ba:	80bb      	strh	r3, [r7, #4]
   int32_t ret;
   uint16_t size = 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	81fb      	strh	r3, [r7, #14]

   switch(getSn_SR(sn))   //Проверить состояние сокета sn
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	3301      	adds	r3, #1
 80018c6:	00db      	lsls	r3, r3, #3
 80018c8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80018cc:	4618      	mov	r0, r3
 80018ce:	f003 f801 	bl	80048d4 <WIZCHIP_READ>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b1c      	cmp	r3, #28
 80018d6:	f200 80b9 	bhi.w	8001a4c <loopback_tcps_server+0x1a0>
 80018da:	a201      	add	r2, pc, #4	; (adr r2, 80018e0 <loopback_tcps_server+0x34>)
 80018dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e0:	08001a1b 	.word	0x08001a1b
 80018e4:	08001a4d 	.word	0x08001a4d
 80018e8:	08001a4d 	.word	0x08001a4d
 80018ec:	08001a4d 	.word	0x08001a4d
 80018f0:	08001a4d 	.word	0x08001a4d
 80018f4:	08001a4d 	.word	0x08001a4d
 80018f8:	08001a4d 	.word	0x08001a4d
 80018fc:	08001a4d 	.word	0x08001a4d
 8001900:	08001a4d 	.word	0x08001a4d
 8001904:	08001a4d 	.word	0x08001a4d
 8001908:	08001a4d 	.word	0x08001a4d
 800190c:	08001a4d 	.word	0x08001a4d
 8001910:	08001a4d 	.word	0x08001a4d
 8001914:	08001a4d 	.word	0x08001a4d
 8001918:	08001a4d 	.word	0x08001a4d
 800191c:	08001a4d 	.word	0x08001a4d
 8001920:	08001a4d 	.word	0x08001a4d
 8001924:	08001a4d 	.word	0x08001a4d
 8001928:	08001a4d 	.word	0x08001a4d
 800192c:	08001a05 	.word	0x08001a05
 8001930:	08001a4d 	.word	0x08001a4d
 8001934:	08001a4d 	.word	0x08001a4d
 8001938:	08001a4d 	.word	0x08001a4d
 800193c:	08001955 	.word	0x08001955
 8001940:	08001a4d 	.word	0x08001a4d
 8001944:	08001a4d 	.word	0x08001a4d
 8001948:	08001a4d 	.word	0x08001a4d
 800194c:	08001a4d 	.word	0x08001a4d
 8001950:	080019ef 	.word	0x080019ef
   {

      case SOCK_ESTABLISHED :

    	 /* Check physical state cabel Ethernet */
    	 if((getPHYCFGR() & PHYCFGR_LNK_ON)== 0)
 8001954:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001958:	f002 ffbc 	bl	80048d4 <WIZCHIP_READ>
 800195c:	4603      	mov	r3, r0
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	d103      	bne.n	800196e <loopback_tcps_server+0xc2>
    	 {
    	     close(sn);
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	4618      	mov	r0, r3
 800196a:	f003 fb71 	bl	8005050 <close>
    	 }
		 /* Check If new client Connected */
         if(getSn_IR(sn) & Sn_IR_CON)
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	3301      	adds	r3, #1
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800197a:	4618      	mov	r0, r3
 800197c:	f002 ffaa 	bl	80048d4 <WIZCHIP_READ>
 8001980:	4603      	mov	r3, r0
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d009      	beq.n	800199e <loopback_tcps_server+0xf2>
         {
        	// UART_Printf("%d:Connected\r\n",sn);
            setSn_IR(sn,Sn_IR_CON);
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	3301      	adds	r3, #1
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001996:	2101      	movs	r1, #1
 8001998:	4618      	mov	r0, r3
 800199a:	f002 ffe7 	bl	800496c <WIZCHIP_WRITE>
         }
//------------------------------------------------------------//
//-------------- Example Mirror ------------------------------//
//------------------------------------------------------------//
         /* Receive data */
         if((size = getSn_RX_RSR(sn)) > 0)
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f003 f93c 	bl	8004c1e <getSn_RX_RSR>
 80019a6:	4603      	mov	r3, r0
 80019a8:	81fb      	strh	r3, [r7, #14]
 80019aa:	89fb      	ldrh	r3, [r7, #14]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d04f      	beq.n	8001a50 <loopback_tcps_server+0x1a4>
         {
            if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
 80019b0:	89fb      	ldrh	r3, [r7, #14]
 80019b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019b6:	d902      	bls.n	80019be <loopback_tcps_server+0x112>
 80019b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019bc:	81fb      	strh	r3, [r7, #14]
            ret = recv(sn,buf,size);	//function receive data
 80019be:	89fa      	ldrh	r2, [r7, #14]
 80019c0:	79fb      	ldrb	r3, [r7, #7]
 80019c2:	6839      	ldr	r1, [r7, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f003 fd7b 	bl	80054c0 <recv>
 80019ca:	60b8      	str	r0, [r7, #8]
            if(ret <= 0) return ret;
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	dc01      	bgt.n	80019d6 <loopback_tcps_server+0x12a>
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	e042      	b.n	8001a5c <loopback_tcps_server+0x1b0>
            ret = send(sn,buf,size);	//function transmit data
 80019d6:	89fa      	ldrh	r2, [r7, #14]
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	6839      	ldr	r1, [r7, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f003 fc75 	bl	80052cc <send>
 80019e2:	60b8      	str	r0, [r7, #8]
            if(ret <= 0) return ret;
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	dc32      	bgt.n	8001a50 <loopback_tcps_server+0x1a4>
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	e036      	b.n	8001a5c <loopback_tcps_server+0x1b0>
//------------------------------------------------------------//
         break;

      case SOCK_CLOSE_WAIT :

         if((ret=disconnect(sn)) != SOCK_OK) return ret;
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f003 fbf5 	bl	80051e0 <disconnect>
 80019f6:	4603      	mov	r3, r0
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d029      	beq.n	8001a54 <loopback_tcps_server+0x1a8>
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	e02b      	b.n	8001a5c <loopback_tcps_server+0x1b0>

         break;

      case SOCK_INIT :

         if( (ret = listen(sn)) != SOCK_OK) return ret;  //слушаем сокет
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f003 fb90 	bl	800512c <listen>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d020      	beq.n	8001a58 <loopback_tcps_server+0x1ac>
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	e020      	b.n	8001a5c <loopback_tcps_server+0x1b0>

         break;
      case SOCK_CLOSED:
    	  if((ret=socket(sn,Sn_MR_TCP,port,0x00)) != sn)  return ret;
 8001a1a:	88ba      	ldrh	r2, [r7, #4]
 8001a1c:	79f8      	ldrb	r0, [r7, #7]
 8001a1e:	2300      	movs	r3, #0
 8001a20:	2101      	movs	r1, #1
 8001a22:	f003 f9ff 	bl	8004e24 <socket>
 8001a26:	4603      	mov	r3, r0
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
 8001a2c:	68ba      	ldr	r2, [r7, #8]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d001      	beq.n	8001a36 <loopback_tcps_server+0x18a>
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	e012      	b.n	8001a5c <loopback_tcps_server+0x1b0>
    	  // UART_Printf("%d:Opened\r\n",sn);
		  //UART_Printf("%d:LBTStart\r\n");

		  setSn_KPALVTR(sn, 10);
 8001a36:	79fb      	ldrb	r3, [r7, #7]
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8001a42:	210a      	movs	r1, #10
 8001a44:	4618      	mov	r0, r3
 8001a46:	f002 ff91 	bl	800496c <WIZCHIP_WRITE>

         break;
 8001a4a:	e006      	b.n	8001a5a <loopback_tcps_server+0x1ae>
      default:
         break;
 8001a4c:	bf00      	nop
 8001a4e:	e004      	b.n	8001a5a <loopback_tcps_server+0x1ae>
         break;
 8001a50:	bf00      	nop
 8001a52:	e002      	b.n	8001a5a <loopback_tcps_server+0x1ae>
         break;
 8001a54:	bf00      	nop
 8001a56:	e000      	b.n	8001a5a <loopback_tcps_server+0x1ae>
         break;
 8001a58:	bf00      	nop
   }
   return 1;
 8001a5a:	2301      	movs	r3, #1
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <UART_Printf>:

}


/* Аналог printf, только все выводится через UART*/
void UART_Printf(const char* fmt, ...) {
 8001a64:	b40f      	push	{r0, r1, r2, r3}
 8001a66:	b590      	push	{r4, r7, lr}
 8001a68:	b0c3      	sub	sp, #268	; 0x10c
 8001a6a:	af00      	add	r7, sp, #0
    char buff[256]; //сюда пишем рез-т
    va_list args;  //переменные параметры
    va_start(args, fmt); //макрос, который считает, что все параметры
 8001a6c:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	601a      	str	r2, [r3, #0]
    //после fmt - переменные параметры
    vsnprintf(buff, sizeof(buff), fmt, args);
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	f107 0008 	add.w	r0, r7, #8
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001a80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a84:	f004 fbc2 	bl	800620c <vsniprintf>
    HAL_UART_Transmit(UART_WIZCHIP, (uint8_t*)buff, strlen(buff),
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <UART_Printf+0x54>)
 8001a8a:	681c      	ldr	r4, [r3, #0]
 8001a8c:	f107 0308 	add.w	r3, r7, #8
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7fe fb9d 	bl	80001d0 <strlen>
 8001a96:	4603      	mov	r3, r0
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	f107 0108 	add.w	r1, r7, #8
 8001a9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	f002 fab7 	bl	8004016 <HAL_UART_Transmit>
                      1000);
    va_end(args);
}
 8001aa8:	bf00      	nop
 8001aaa:	f507 7786 	add.w	r7, r7, #268	; 0x10c
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001ab4:	b004      	add	sp, #16
 8001ab6:	4770      	bx	lr
 8001ab8:	200004e4 	.word	0x200004e4

08001abc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001abc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001af4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ac0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001ac2:	e003      	b.n	8001acc <LoopCopyDataInit>

08001ac4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001ac6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ac8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001aca:	3104      	adds	r1, #4

08001acc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001acc:	480b      	ldr	r0, [pc, #44]	; (8001afc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ad0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001ad2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001ad4:	d3f6      	bcc.n	8001ac4 <CopyDataInit>
  ldr  r2, =_sbss
 8001ad6:	4a0b      	ldr	r2, [pc, #44]	; (8001b04 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001ad8:	e002      	b.n	8001ae0 <LoopFillZerobss>

08001ada <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001ada:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001adc:	f842 3b04 	str.w	r3, [r2], #4

08001ae0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001ae0:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001ae2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ae4:	d3f9      	bcc.n	8001ada <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ae6:	f7ff fd8d 	bl	8001604 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001aea:	f004 fb37 	bl	800615c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aee:	f7fe fd47 	bl	8000580 <main>
  bx  lr    
 8001af2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001af4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001af8:	08006a84 	.word	0x08006a84
  ldr  r0, =_sdata
 8001afc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b00:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 8001b04:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8001b08:	20000530 	.word	0x20000530

08001b0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b0c:	e7fe      	b.n	8001b0c <ADC_IRQHandler>
	...

08001b10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b14:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <HAL_Init+0x40>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a0d      	ldr	r2, [pc, #52]	; (8001b50 <HAL_Init+0x40>)
 8001b1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b20:	4b0b      	ldr	r3, [pc, #44]	; (8001b50 <HAL_Init+0x40>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a0a      	ldr	r2, [pc, #40]	; (8001b50 <HAL_Init+0x40>)
 8001b26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <HAL_Init+0x40>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a07      	ldr	r2, [pc, #28]	; (8001b50 <HAL_Init+0x40>)
 8001b32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b38:	2003      	movs	r0, #3
 8001b3a:	f000 f92b 	bl	8001d94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b3e:	2000      	movs	r0, #0
 8001b40:	f000 f808 	bl	8001b54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b44:	f7ff f926 	bl	8000d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40023c00 	.word	0x40023c00

08001b54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b5c:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_InitTick+0x54>)
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	4b12      	ldr	r3, [pc, #72]	; (8001bac <HAL_InitTick+0x58>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	4619      	mov	r1, r3
 8001b66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b72:	4618      	mov	r0, r3
 8001b74:	f000 f943 	bl	8001dfe <HAL_SYSTICK_Config>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e00e      	b.n	8001ba0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b0f      	cmp	r3, #15
 8001b86:	d80a      	bhi.n	8001b9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b90:	f000 f90b 	bl	8001daa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b94:	4a06      	ldr	r2, [pc, #24]	; (8001bb0 <HAL_InitTick+0x5c>)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	e000      	b.n	8001ba0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20000134 	.word	0x20000134
 8001bac:	20000154 	.word	0x20000154
 8001bb0:	20000150 	.word	0x20000150

08001bb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <HAL_IncTick+0x20>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <HAL_IncTick+0x24>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	4a04      	ldr	r2, [pc, #16]	; (8001bd8 <HAL_IncTick+0x24>)
 8001bc6:	6013      	str	r3, [r2, #0]
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	20000154 	.word	0x20000154
 8001bd8:	20000528 	.word	0x20000528

08001bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  return uwTick;
 8001be0:	4b03      	ldr	r3, [pc, #12]	; (8001bf0 <HAL_GetTick+0x14>)
 8001be2:	681b      	ldr	r3, [r3, #0]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	20000528 	.word	0x20000528

08001bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c04:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <__NVIC_SetPriorityGrouping+0x44>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c10:	4013      	ands	r3, r2
 8001c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c26:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <__NVIC_SetPriorityGrouping+0x44>)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	60d3      	str	r3, [r2, #12]
}
 8001c2c:	bf00      	nop
 8001c2e:	3714      	adds	r7, #20
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c40:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <__NVIC_GetPriorityGrouping+0x18>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	0a1b      	lsrs	r3, r3, #8
 8001c46:	f003 0307 	and.w	r3, r3, #7
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	e000ed00 	.word	0xe000ed00

08001c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	db0b      	blt.n	8001c82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	f003 021f 	and.w	r2, r3, #31
 8001c70:	4907      	ldr	r1, [pc, #28]	; (8001c90 <__NVIC_EnableIRQ+0x38>)
 8001c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c76:	095b      	lsrs	r3, r3, #5
 8001c78:	2001      	movs	r0, #1
 8001c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000e100 	.word	0xe000e100

08001c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	6039      	str	r1, [r7, #0]
 8001c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	db0a      	blt.n	8001cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	490c      	ldr	r1, [pc, #48]	; (8001ce0 <__NVIC_SetPriority+0x4c>)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	0112      	lsls	r2, r2, #4
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	440b      	add	r3, r1
 8001cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cbc:	e00a      	b.n	8001cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4908      	ldr	r1, [pc, #32]	; (8001ce4 <__NVIC_SetPriority+0x50>)
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	3b04      	subs	r3, #4
 8001ccc:	0112      	lsls	r2, r2, #4
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	440b      	add	r3, r1
 8001cd2:	761a      	strb	r2, [r3, #24]
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	e000e100 	.word	0xe000e100
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b089      	sub	sp, #36	; 0x24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	f1c3 0307 	rsb	r3, r3, #7
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	bf28      	it	cs
 8001d06:	2304      	movcs	r3, #4
 8001d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3304      	adds	r3, #4
 8001d0e:	2b06      	cmp	r3, #6
 8001d10:	d902      	bls.n	8001d18 <NVIC_EncodePriority+0x30>
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	3b03      	subs	r3, #3
 8001d16:	e000      	b.n	8001d1a <NVIC_EncodePriority+0x32>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	43da      	mvns	r2, r3
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	401a      	ands	r2, r3
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d30:	f04f 31ff 	mov.w	r1, #4294967295
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3a:	43d9      	mvns	r1, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d40:	4313      	orrs	r3, r2
         );
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3724      	adds	r7, #36	; 0x24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d60:	d301      	bcc.n	8001d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d62:	2301      	movs	r3, #1
 8001d64:	e00f      	b.n	8001d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <SysTick_Config+0x40>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d6e:	210f      	movs	r1, #15
 8001d70:	f04f 30ff 	mov.w	r0, #4294967295
 8001d74:	f7ff ff8e 	bl	8001c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <SysTick_Config+0x40>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d7e:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <SysTick_Config+0x40>)
 8001d80:	2207      	movs	r2, #7
 8001d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	e000e010 	.word	0xe000e010

08001d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f7ff ff29 	bl	8001bf4 <__NVIC_SetPriorityGrouping>
}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	4603      	mov	r3, r0
 8001db2:	60b9      	str	r1, [r7, #8]
 8001db4:	607a      	str	r2, [r7, #4]
 8001db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dbc:	f7ff ff3e 	bl	8001c3c <__NVIC_GetPriorityGrouping>
 8001dc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	68b9      	ldr	r1, [r7, #8]
 8001dc6:	6978      	ldr	r0, [r7, #20]
 8001dc8:	f7ff ff8e 	bl	8001ce8 <NVIC_EncodePriority>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ff5d 	bl	8001c94 <__NVIC_SetPriority>
}
 8001dda:	bf00      	nop
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	4603      	mov	r3, r0
 8001dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ff31 	bl	8001c58 <__NVIC_EnableIRQ>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff ffa2 	bl	8001d50 <SysTick_Config>
 8001e0c:	4603      	mov	r3, r0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b089      	sub	sp, #36	; 0x24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
 8001e32:	e16b      	b.n	800210c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e34:	2201      	movs	r2, #1
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	4013      	ands	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	f040 815a 	bne.w	8002106 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d00b      	beq.n	8001e72 <HAL_GPIO_Init+0x5a>
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d007      	beq.n	8001e72 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e66:	2b11      	cmp	r3, #17
 8001e68:	d003      	beq.n	8001e72 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b12      	cmp	r3, #18
 8001e70:	d130      	bne.n	8001ed4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	2203      	movs	r2, #3
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43db      	mvns	r3, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4013      	ands	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	68da      	ldr	r2, [r3, #12]
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	091b      	lsrs	r3, r3, #4
 8001ebe:	f003 0201 	and.w	r2, r3, #1
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	2203      	movs	r2, #3
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	69ba      	ldr	r2, [r7, #24]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d003      	beq.n	8001f14 <HAL_GPIO_Init+0xfc>
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	2b12      	cmp	r3, #18
 8001f12:	d123      	bne.n	8001f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	08da      	lsrs	r2, r3, #3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	3208      	adds	r2, #8
 8001f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	f003 0307 	and.w	r3, r3, #7
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	220f      	movs	r2, #15
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	691a      	ldr	r2, [r3, #16]
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	08da      	lsrs	r2, r3, #3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	3208      	adds	r2, #8
 8001f56:	69b9      	ldr	r1, [r7, #24]
 8001f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	2203      	movs	r2, #3
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	4013      	ands	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 0203 	and.w	r2, r3, #3
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f000 80b4 	beq.w	8002106 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	4b5f      	ldr	r3, [pc, #380]	; (8002120 <HAL_GPIO_Init+0x308>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	4a5e      	ldr	r2, [pc, #376]	; (8002120 <HAL_GPIO_Init+0x308>)
 8001fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fac:	6453      	str	r3, [r2, #68]	; 0x44
 8001fae:	4b5c      	ldr	r3, [pc, #368]	; (8002120 <HAL_GPIO_Init+0x308>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fba:	4a5a      	ldr	r2, [pc, #360]	; (8002124 <HAL_GPIO_Init+0x30c>)
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	089b      	lsrs	r3, r3, #2
 8001fc0:	3302      	adds	r3, #2
 8001fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	f003 0303 	and.w	r3, r3, #3
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	220f      	movs	r2, #15
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a51      	ldr	r2, [pc, #324]	; (8002128 <HAL_GPIO_Init+0x310>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d02b      	beq.n	800203e <HAL_GPIO_Init+0x226>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a50      	ldr	r2, [pc, #320]	; (800212c <HAL_GPIO_Init+0x314>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d025      	beq.n	800203a <HAL_GPIO_Init+0x222>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a4f      	ldr	r2, [pc, #316]	; (8002130 <HAL_GPIO_Init+0x318>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d01f      	beq.n	8002036 <HAL_GPIO_Init+0x21e>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a4e      	ldr	r2, [pc, #312]	; (8002134 <HAL_GPIO_Init+0x31c>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d019      	beq.n	8002032 <HAL_GPIO_Init+0x21a>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a4d      	ldr	r2, [pc, #308]	; (8002138 <HAL_GPIO_Init+0x320>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d013      	beq.n	800202e <HAL_GPIO_Init+0x216>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a4c      	ldr	r2, [pc, #304]	; (800213c <HAL_GPIO_Init+0x324>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00d      	beq.n	800202a <HAL_GPIO_Init+0x212>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a4b      	ldr	r2, [pc, #300]	; (8002140 <HAL_GPIO_Init+0x328>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d007      	beq.n	8002026 <HAL_GPIO_Init+0x20e>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a4a      	ldr	r2, [pc, #296]	; (8002144 <HAL_GPIO_Init+0x32c>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d101      	bne.n	8002022 <HAL_GPIO_Init+0x20a>
 800201e:	2307      	movs	r3, #7
 8002020:	e00e      	b.n	8002040 <HAL_GPIO_Init+0x228>
 8002022:	2308      	movs	r3, #8
 8002024:	e00c      	b.n	8002040 <HAL_GPIO_Init+0x228>
 8002026:	2306      	movs	r3, #6
 8002028:	e00a      	b.n	8002040 <HAL_GPIO_Init+0x228>
 800202a:	2305      	movs	r3, #5
 800202c:	e008      	b.n	8002040 <HAL_GPIO_Init+0x228>
 800202e:	2304      	movs	r3, #4
 8002030:	e006      	b.n	8002040 <HAL_GPIO_Init+0x228>
 8002032:	2303      	movs	r3, #3
 8002034:	e004      	b.n	8002040 <HAL_GPIO_Init+0x228>
 8002036:	2302      	movs	r3, #2
 8002038:	e002      	b.n	8002040 <HAL_GPIO_Init+0x228>
 800203a:	2301      	movs	r3, #1
 800203c:	e000      	b.n	8002040 <HAL_GPIO_Init+0x228>
 800203e:	2300      	movs	r3, #0
 8002040:	69fa      	ldr	r2, [r7, #28]
 8002042:	f002 0203 	and.w	r2, r2, #3
 8002046:	0092      	lsls	r2, r2, #2
 8002048:	4093      	lsls	r3, r2
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4313      	orrs	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002050:	4934      	ldr	r1, [pc, #208]	; (8002124 <HAL_GPIO_Init+0x30c>)
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	089b      	lsrs	r3, r3, #2
 8002056:	3302      	adds	r3, #2
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800205e:	4b3a      	ldr	r3, [pc, #232]	; (8002148 <HAL_GPIO_Init+0x330>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	43db      	mvns	r3, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4013      	ands	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	4313      	orrs	r3, r2
 8002080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002082:	4a31      	ldr	r2, [pc, #196]	; (8002148 <HAL_GPIO_Init+0x330>)
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002088:	4b2f      	ldr	r3, [pc, #188]	; (8002148 <HAL_GPIO_Init+0x330>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020ac:	4a26      	ldr	r2, [pc, #152]	; (8002148 <HAL_GPIO_Init+0x330>)
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020b2:	4b25      	ldr	r3, [pc, #148]	; (8002148 <HAL_GPIO_Init+0x330>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	43db      	mvns	r3, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4013      	ands	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020d6:	4a1c      	ldr	r2, [pc, #112]	; (8002148 <HAL_GPIO_Init+0x330>)
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020dc:	4b1a      	ldr	r3, [pc, #104]	; (8002148 <HAL_GPIO_Init+0x330>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	4013      	ands	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002100:	4a11      	ldr	r2, [pc, #68]	; (8002148 <HAL_GPIO_Init+0x330>)
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	3301      	adds	r3, #1
 800210a:	61fb      	str	r3, [r7, #28]
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	2b0f      	cmp	r3, #15
 8002110:	f67f ae90 	bls.w	8001e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002114:	bf00      	nop
 8002116:	3724      	adds	r7, #36	; 0x24
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	40023800 	.word	0x40023800
 8002124:	40013800 	.word	0x40013800
 8002128:	40020000 	.word	0x40020000
 800212c:	40020400 	.word	0x40020400
 8002130:	40020800 	.word	0x40020800
 8002134:	40020c00 	.word	0x40020c00
 8002138:	40021000 	.word	0x40021000
 800213c:	40021400 	.word	0x40021400
 8002140:	40021800 	.word	0x40021800
 8002144:	40021c00 	.word	0x40021c00
 8002148:	40013c00 	.word	0x40013c00

0800214c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800214c:	b480      	push	{r7}
 800214e:	b087      	sub	sp, #28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002156:	2300      	movs	r3, #0
 8002158:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800215a:	2300      	movs	r3, #0
 800215c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800215e:	2300      	movs	r3, #0
 8002160:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002162:	2300      	movs	r3, #0
 8002164:	617b      	str	r3, [r7, #20]
 8002166:	e0cd      	b.n	8002304 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002168:	2201      	movs	r2, #1
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	4013      	ands	r3, r2
 8002178:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	429a      	cmp	r2, r3
 8002180:	f040 80bd 	bne.w	80022fe <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002184:	4a64      	ldr	r2, [pc, #400]	; (8002318 <HAL_GPIO_DeInit+0x1cc>)
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	089b      	lsrs	r3, r3, #2
 800218a:	3302      	adds	r3, #2
 800218c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002190:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	220f      	movs	r2, #15
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	68ba      	ldr	r2, [r7, #8]
 80021a2:	4013      	ands	r3, r2
 80021a4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a5c      	ldr	r2, [pc, #368]	; (800231c <HAL_GPIO_DeInit+0x1d0>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d02b      	beq.n	8002206 <HAL_GPIO_DeInit+0xba>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a5b      	ldr	r2, [pc, #364]	; (8002320 <HAL_GPIO_DeInit+0x1d4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d025      	beq.n	8002202 <HAL_GPIO_DeInit+0xb6>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a5a      	ldr	r2, [pc, #360]	; (8002324 <HAL_GPIO_DeInit+0x1d8>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d01f      	beq.n	80021fe <HAL_GPIO_DeInit+0xb2>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a59      	ldr	r2, [pc, #356]	; (8002328 <HAL_GPIO_DeInit+0x1dc>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d019      	beq.n	80021fa <HAL_GPIO_DeInit+0xae>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a58      	ldr	r2, [pc, #352]	; (800232c <HAL_GPIO_DeInit+0x1e0>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d013      	beq.n	80021f6 <HAL_GPIO_DeInit+0xaa>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a57      	ldr	r2, [pc, #348]	; (8002330 <HAL_GPIO_DeInit+0x1e4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d00d      	beq.n	80021f2 <HAL_GPIO_DeInit+0xa6>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a56      	ldr	r2, [pc, #344]	; (8002334 <HAL_GPIO_DeInit+0x1e8>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d007      	beq.n	80021ee <HAL_GPIO_DeInit+0xa2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a55      	ldr	r2, [pc, #340]	; (8002338 <HAL_GPIO_DeInit+0x1ec>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d101      	bne.n	80021ea <HAL_GPIO_DeInit+0x9e>
 80021e6:	2307      	movs	r3, #7
 80021e8:	e00e      	b.n	8002208 <HAL_GPIO_DeInit+0xbc>
 80021ea:	2308      	movs	r3, #8
 80021ec:	e00c      	b.n	8002208 <HAL_GPIO_DeInit+0xbc>
 80021ee:	2306      	movs	r3, #6
 80021f0:	e00a      	b.n	8002208 <HAL_GPIO_DeInit+0xbc>
 80021f2:	2305      	movs	r3, #5
 80021f4:	e008      	b.n	8002208 <HAL_GPIO_DeInit+0xbc>
 80021f6:	2304      	movs	r3, #4
 80021f8:	e006      	b.n	8002208 <HAL_GPIO_DeInit+0xbc>
 80021fa:	2303      	movs	r3, #3
 80021fc:	e004      	b.n	8002208 <HAL_GPIO_DeInit+0xbc>
 80021fe:	2302      	movs	r3, #2
 8002200:	e002      	b.n	8002208 <HAL_GPIO_DeInit+0xbc>
 8002202:	2301      	movs	r3, #1
 8002204:	e000      	b.n	8002208 <HAL_GPIO_DeInit+0xbc>
 8002206:	2300      	movs	r3, #0
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	f002 0203 	and.w	r2, r2, #3
 800220e:	0092      	lsls	r2, r2, #2
 8002210:	4093      	lsls	r3, r2
 8002212:	68ba      	ldr	r2, [r7, #8]
 8002214:	429a      	cmp	r2, r3
 8002216:	d132      	bne.n	800227e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002218:	4b48      	ldr	r3, [pc, #288]	; (800233c <HAL_GPIO_DeInit+0x1f0>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	43db      	mvns	r3, r3
 8002220:	4946      	ldr	r1, [pc, #280]	; (800233c <HAL_GPIO_DeInit+0x1f0>)
 8002222:	4013      	ands	r3, r2
 8002224:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002226:	4b45      	ldr	r3, [pc, #276]	; (800233c <HAL_GPIO_DeInit+0x1f0>)
 8002228:	685a      	ldr	r2, [r3, #4]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	43db      	mvns	r3, r3
 800222e:	4943      	ldr	r1, [pc, #268]	; (800233c <HAL_GPIO_DeInit+0x1f0>)
 8002230:	4013      	ands	r3, r2
 8002232:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002234:	4b41      	ldr	r3, [pc, #260]	; (800233c <HAL_GPIO_DeInit+0x1f0>)
 8002236:	689a      	ldr	r2, [r3, #8]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	43db      	mvns	r3, r3
 800223c:	493f      	ldr	r1, [pc, #252]	; (800233c <HAL_GPIO_DeInit+0x1f0>)
 800223e:	4013      	ands	r3, r2
 8002240:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002242:	4b3e      	ldr	r3, [pc, #248]	; (800233c <HAL_GPIO_DeInit+0x1f0>)
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	43db      	mvns	r3, r3
 800224a:	493c      	ldr	r1, [pc, #240]	; (800233c <HAL_GPIO_DeInit+0x1f0>)
 800224c:	4013      	ands	r3, r2
 800224e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	220f      	movs	r2, #15
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002260:	4a2d      	ldr	r2, [pc, #180]	; (8002318 <HAL_GPIO_DeInit+0x1cc>)
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	089b      	lsrs	r3, r3, #2
 8002266:	3302      	adds	r3, #2
 8002268:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	43da      	mvns	r2, r3
 8002270:	4829      	ldr	r0, [pc, #164]	; (8002318 <HAL_GPIO_DeInit+0x1cc>)
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	089b      	lsrs	r3, r3, #2
 8002276:	400a      	ands	r2, r1
 8002278:	3302      	adds	r3, #2
 800227a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	2103      	movs	r1, #3
 8002288:	fa01 f303 	lsl.w	r3, r1, r3
 800228c:	43db      	mvns	r3, r3
 800228e:	401a      	ands	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	08da      	lsrs	r2, r3, #3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3208      	adds	r2, #8
 800229c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	697a      	ldr	r2, [r7, #20]
 80022b2:	08d2      	lsrs	r2, r2, #3
 80022b4:	4019      	ands	r1, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	3208      	adds	r2, #8
 80022ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	2103      	movs	r1, #3
 80022c8:	fa01 f303 	lsl.w	r3, r1, r3
 80022cc:	43db      	mvns	r3, r3
 80022ce:	401a      	ands	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	2101      	movs	r1, #1
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	fa01 f303 	lsl.w	r3, r1, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	401a      	ands	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	2103      	movs	r1, #3
 80022f2:	fa01 f303 	lsl.w	r3, r1, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	401a      	ands	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	3301      	adds	r3, #1
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	2b0f      	cmp	r3, #15
 8002308:	f67f af2e 	bls.w	8002168 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800230c:	bf00      	nop
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr
 8002318:	40013800 	.word	0x40013800
 800231c:	40020000 	.word	0x40020000
 8002320:	40020400 	.word	0x40020400
 8002324:	40020800 	.word	0x40020800
 8002328:	40020c00 	.word	0x40020c00
 800232c:	40021000 	.word	0x40021000
 8002330:	40021400 	.word	0x40021400
 8002334:	40021800 	.word	0x40021800
 8002338:	40021c00 	.word	0x40021c00
 800233c:	40013c00 	.word	0x40013c00

08002340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	807b      	strh	r3, [r7, #2]
 800234c:	4613      	mov	r3, r2
 800234e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002350:	787b      	ldrb	r3, [r7, #1]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002356:	887a      	ldrh	r2, [r7, #2]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800235c:	e003      	b.n	8002366 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800235e:	887b      	ldrh	r3, [r7, #2]
 8002360:	041a      	lsls	r2, r3, #16
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	619a      	str	r2, [r3, #24]
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
	...

08002374 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800237e:	4b08      	ldr	r3, [pc, #32]	; (80023a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002380:	695a      	ldr	r2, [r3, #20]
 8002382:	88fb      	ldrh	r3, [r7, #6]
 8002384:	4013      	ands	r3, r2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d006      	beq.n	8002398 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800238a:	4a05      	ldr	r2, [pc, #20]	; (80023a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800238c:	88fb      	ldrh	r3, [r7, #6]
 800238e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002390:	88fb      	ldrh	r3, [r7, #6]
 8002392:	4618      	mov	r0, r3
 8002394:	f7fe fee8 	bl	8001168 <HAL_GPIO_EXTI_Callback>
  }
}
 8002398:	bf00      	nop
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40013c00 	.word	0x40013c00

080023a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e25b      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d075      	beq.n	80024ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023c2:	4ba3      	ldr	r3, [pc, #652]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f003 030c 	and.w	r3, r3, #12
 80023ca:	2b04      	cmp	r3, #4
 80023cc:	d00c      	beq.n	80023e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023ce:	4ba0      	ldr	r3, [pc, #640]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023d6:	2b08      	cmp	r3, #8
 80023d8:	d112      	bne.n	8002400 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023da:	4b9d      	ldr	r3, [pc, #628]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023e6:	d10b      	bne.n	8002400 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e8:	4b99      	ldr	r3, [pc, #612]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d05b      	beq.n	80024ac <HAL_RCC_OscConfig+0x108>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d157      	bne.n	80024ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e236      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002408:	d106      	bne.n	8002418 <HAL_RCC_OscConfig+0x74>
 800240a:	4b91      	ldr	r3, [pc, #580]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a90      	ldr	r2, [pc, #576]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002410:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002414:	6013      	str	r3, [r2, #0]
 8002416:	e01d      	b.n	8002454 <HAL_RCC_OscConfig+0xb0>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002420:	d10c      	bne.n	800243c <HAL_RCC_OscConfig+0x98>
 8002422:	4b8b      	ldr	r3, [pc, #556]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a8a      	ldr	r2, [pc, #552]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002428:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800242c:	6013      	str	r3, [r2, #0]
 800242e:	4b88      	ldr	r3, [pc, #544]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a87      	ldr	r2, [pc, #540]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	e00b      	b.n	8002454 <HAL_RCC_OscConfig+0xb0>
 800243c:	4b84      	ldr	r3, [pc, #528]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a83      	ldr	r2, [pc, #524]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002442:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002446:	6013      	str	r3, [r2, #0]
 8002448:	4b81      	ldr	r3, [pc, #516]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a80      	ldr	r2, [pc, #512]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 800244e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002452:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d013      	beq.n	8002484 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245c:	f7ff fbbe 	bl	8001bdc <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002464:	f7ff fbba 	bl	8001bdc <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b64      	cmp	r3, #100	; 0x64
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e1fb      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002476:	4b76      	ldr	r3, [pc, #472]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0f0      	beq.n	8002464 <HAL_RCC_OscConfig+0xc0>
 8002482:	e014      	b.n	80024ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002484:	f7ff fbaa 	bl	8001bdc <HAL_GetTick>
 8002488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800248a:	e008      	b.n	800249e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800248c:	f7ff fba6 	bl	8001bdc <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	2b64      	cmp	r3, #100	; 0x64
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e1e7      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800249e:	4b6c      	ldr	r3, [pc, #432]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f0      	bne.n	800248c <HAL_RCC_OscConfig+0xe8>
 80024aa:	e000      	b.n	80024ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d063      	beq.n	8002582 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024ba:	4b65      	ldr	r3, [pc, #404]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 030c 	and.w	r3, r3, #12
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00b      	beq.n	80024de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024c6:	4b62      	ldr	r3, [pc, #392]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024ce:	2b08      	cmp	r3, #8
 80024d0:	d11c      	bne.n	800250c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024d2:	4b5f      	ldr	r3, [pc, #380]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d116      	bne.n	800250c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024de:	4b5c      	ldr	r3, [pc, #368]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d005      	beq.n	80024f6 <HAL_RCC_OscConfig+0x152>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d001      	beq.n	80024f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e1bb      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f6:	4b56      	ldr	r3, [pc, #344]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	4952      	ldr	r1, [pc, #328]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002506:	4313      	orrs	r3, r2
 8002508:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800250a:	e03a      	b.n	8002582 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d020      	beq.n	8002556 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002514:	4b4f      	ldr	r3, [pc, #316]	; (8002654 <HAL_RCC_OscConfig+0x2b0>)
 8002516:	2201      	movs	r2, #1
 8002518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251a:	f7ff fb5f 	bl	8001bdc <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002520:	e008      	b.n	8002534 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002522:	f7ff fb5b 	bl	8001bdc <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	2b02      	cmp	r3, #2
 800252e:	d901      	bls.n	8002534 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	e19c      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002534:	4b46      	ldr	r3, [pc, #280]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d0f0      	beq.n	8002522 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002540:	4b43      	ldr	r3, [pc, #268]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	00db      	lsls	r3, r3, #3
 800254e:	4940      	ldr	r1, [pc, #256]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002550:	4313      	orrs	r3, r2
 8002552:	600b      	str	r3, [r1, #0]
 8002554:	e015      	b.n	8002582 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002556:	4b3f      	ldr	r3, [pc, #252]	; (8002654 <HAL_RCC_OscConfig+0x2b0>)
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800255c:	f7ff fb3e 	bl	8001bdc <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002564:	f7ff fb3a 	bl	8001bdc <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b02      	cmp	r3, #2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e17b      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002576:	4b36      	ldr	r3, [pc, #216]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1f0      	bne.n	8002564 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0308 	and.w	r3, r3, #8
 800258a:	2b00      	cmp	r3, #0
 800258c:	d030      	beq.n	80025f0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d016      	beq.n	80025c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002596:	4b30      	ldr	r3, [pc, #192]	; (8002658 <HAL_RCC_OscConfig+0x2b4>)
 8002598:	2201      	movs	r2, #1
 800259a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800259c:	f7ff fb1e 	bl	8001bdc <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025a2:	e008      	b.n	80025b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025a4:	f7ff fb1a 	bl	8001bdc <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e15b      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025b6:	4b26      	ldr	r3, [pc, #152]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80025b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0f0      	beq.n	80025a4 <HAL_RCC_OscConfig+0x200>
 80025c2:	e015      	b.n	80025f0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025c4:	4b24      	ldr	r3, [pc, #144]	; (8002658 <HAL_RCC_OscConfig+0x2b4>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ca:	f7ff fb07 	bl	8001bdc <HAL_GetTick>
 80025ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025d2:	f7ff fb03 	bl	8001bdc <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e144      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025e4:	4b1a      	ldr	r3, [pc, #104]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 80025e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1f0      	bne.n	80025d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f000 80a0 	beq.w	800273e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025fe:	2300      	movs	r3, #0
 8002600:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002602:	4b13      	ldr	r3, [pc, #76]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d10f      	bne.n	800262e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	60bb      	str	r3, [r7, #8]
 8002612:	4b0f      	ldr	r3, [pc, #60]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	4a0e      	ldr	r2, [pc, #56]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800261c:	6413      	str	r3, [r2, #64]	; 0x40
 800261e:	4b0c      	ldr	r3, [pc, #48]	; (8002650 <HAL_RCC_OscConfig+0x2ac>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800262a:	2301      	movs	r3, #1
 800262c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800262e:	4b0b      	ldr	r3, [pc, #44]	; (800265c <HAL_RCC_OscConfig+0x2b8>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002636:	2b00      	cmp	r3, #0
 8002638:	d121      	bne.n	800267e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800263a:	4b08      	ldr	r3, [pc, #32]	; (800265c <HAL_RCC_OscConfig+0x2b8>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a07      	ldr	r2, [pc, #28]	; (800265c <HAL_RCC_OscConfig+0x2b8>)
 8002640:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002644:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002646:	f7ff fac9 	bl	8001bdc <HAL_GetTick>
 800264a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800264c:	e011      	b.n	8002672 <HAL_RCC_OscConfig+0x2ce>
 800264e:	bf00      	nop
 8002650:	40023800 	.word	0x40023800
 8002654:	42470000 	.word	0x42470000
 8002658:	42470e80 	.word	0x42470e80
 800265c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002660:	f7ff fabc 	bl	8001bdc <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e0fd      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002672:	4b81      	ldr	r3, [pc, #516]	; (8002878 <HAL_RCC_OscConfig+0x4d4>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800267a:	2b00      	cmp	r3, #0
 800267c:	d0f0      	beq.n	8002660 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d106      	bne.n	8002694 <HAL_RCC_OscConfig+0x2f0>
 8002686:	4b7d      	ldr	r3, [pc, #500]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 8002688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800268a:	4a7c      	ldr	r2, [pc, #496]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6713      	str	r3, [r2, #112]	; 0x70
 8002692:	e01c      	b.n	80026ce <HAL_RCC_OscConfig+0x32a>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	2b05      	cmp	r3, #5
 800269a:	d10c      	bne.n	80026b6 <HAL_RCC_OscConfig+0x312>
 800269c:	4b77      	ldr	r3, [pc, #476]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 800269e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a0:	4a76      	ldr	r2, [pc, #472]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80026a2:	f043 0304 	orr.w	r3, r3, #4
 80026a6:	6713      	str	r3, [r2, #112]	; 0x70
 80026a8:	4b74      	ldr	r3, [pc, #464]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80026aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ac:	4a73      	ldr	r2, [pc, #460]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80026ae:	f043 0301 	orr.w	r3, r3, #1
 80026b2:	6713      	str	r3, [r2, #112]	; 0x70
 80026b4:	e00b      	b.n	80026ce <HAL_RCC_OscConfig+0x32a>
 80026b6:	4b71      	ldr	r3, [pc, #452]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80026b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ba:	4a70      	ldr	r2, [pc, #448]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80026bc:	f023 0301 	bic.w	r3, r3, #1
 80026c0:	6713      	str	r3, [r2, #112]	; 0x70
 80026c2:	4b6e      	ldr	r3, [pc, #440]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80026c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026c6:	4a6d      	ldr	r2, [pc, #436]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80026c8:	f023 0304 	bic.w	r3, r3, #4
 80026cc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d015      	beq.n	8002702 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d6:	f7ff fa81 	bl	8001bdc <HAL_GetTick>
 80026da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026dc:	e00a      	b.n	80026f4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026de:	f7ff fa7d 	bl	8001bdc <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e0bc      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f4:	4b61      	ldr	r3, [pc, #388]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80026f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0ee      	beq.n	80026de <HAL_RCC_OscConfig+0x33a>
 8002700:	e014      	b.n	800272c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002702:	f7ff fa6b 	bl	8001bdc <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002708:	e00a      	b.n	8002720 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800270a:	f7ff fa67 	bl	8001bdc <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	f241 3288 	movw	r2, #5000	; 0x1388
 8002718:	4293      	cmp	r3, r2
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e0a6      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002720:	4b56      	ldr	r3, [pc, #344]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 8002722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1ee      	bne.n	800270a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800272c:	7dfb      	ldrb	r3, [r7, #23]
 800272e:	2b01      	cmp	r3, #1
 8002730:	d105      	bne.n	800273e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002732:	4b52      	ldr	r3, [pc, #328]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002736:	4a51      	ldr	r2, [pc, #324]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 8002738:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800273c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 8092 	beq.w	800286c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002748:	4b4c      	ldr	r3, [pc, #304]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 030c 	and.w	r3, r3, #12
 8002750:	2b08      	cmp	r3, #8
 8002752:	d05c      	beq.n	800280e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	2b02      	cmp	r3, #2
 800275a:	d141      	bne.n	80027e0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800275c:	4b48      	ldr	r3, [pc, #288]	; (8002880 <HAL_RCC_OscConfig+0x4dc>)
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002762:	f7ff fa3b 	bl	8001bdc <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800276a:	f7ff fa37 	bl	8001bdc <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e078      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800277c:	4b3f      	ldr	r3, [pc, #252]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1f0      	bne.n	800276a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	69da      	ldr	r2, [r3, #28]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	431a      	orrs	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002796:	019b      	lsls	r3, r3, #6
 8002798:	431a      	orrs	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279e:	085b      	lsrs	r3, r3, #1
 80027a0:	3b01      	subs	r3, #1
 80027a2:	041b      	lsls	r3, r3, #16
 80027a4:	431a      	orrs	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027aa:	061b      	lsls	r3, r3, #24
 80027ac:	4933      	ldr	r1, [pc, #204]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027b2:	4b33      	ldr	r3, [pc, #204]	; (8002880 <HAL_RCC_OscConfig+0x4dc>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b8:	f7ff fa10 	bl	8001bdc <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027c0:	f7ff fa0c 	bl	8001bdc <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e04d      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d2:	4b2a      	ldr	r3, [pc, #168]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0f0      	beq.n	80027c0 <HAL_RCC_OscConfig+0x41c>
 80027de:	e045      	b.n	800286c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027e0:	4b27      	ldr	r3, [pc, #156]	; (8002880 <HAL_RCC_OscConfig+0x4dc>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e6:	f7ff f9f9 	bl	8001bdc <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027ee:	f7ff f9f5 	bl	8001bdc <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e036      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002800:	4b1e      	ldr	r3, [pc, #120]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d1f0      	bne.n	80027ee <HAL_RCC_OscConfig+0x44a>
 800280c:	e02e      	b.n	800286c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d101      	bne.n	800281a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e029      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800281a:	4b18      	ldr	r3, [pc, #96]	; (800287c <HAL_RCC_OscConfig+0x4d8>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	429a      	cmp	r2, r3
 800282c:	d11c      	bne.n	8002868 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002838:	429a      	cmp	r2, r3
 800283a:	d115      	bne.n	8002868 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002842:	4013      	ands	r3, r2
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002848:	4293      	cmp	r3, r2
 800284a:	d10d      	bne.n	8002868 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002856:	429a      	cmp	r2, r3
 8002858:	d106      	bne.n	8002868 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002864:	429a      	cmp	r2, r3
 8002866:	d001      	beq.n	800286c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e000      	b.n	800286e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3718      	adds	r7, #24
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40007000 	.word	0x40007000
 800287c:	40023800 	.word	0x40023800
 8002880:	42470060 	.word	0x42470060

08002884 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e0cc      	b.n	8002a32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002898:	4b68      	ldr	r3, [pc, #416]	; (8002a3c <HAL_RCC_ClockConfig+0x1b8>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 030f 	and.w	r3, r3, #15
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d90c      	bls.n	80028c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a6:	4b65      	ldr	r3, [pc, #404]	; (8002a3c <HAL_RCC_ClockConfig+0x1b8>)
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	b2d2      	uxtb	r2, r2
 80028ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ae:	4b63      	ldr	r3, [pc, #396]	; (8002a3c <HAL_RCC_ClockConfig+0x1b8>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 030f 	and.w	r3, r3, #15
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d001      	beq.n	80028c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e0b8      	b.n	8002a32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d020      	beq.n	800290e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0304 	and.w	r3, r3, #4
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028d8:	4b59      	ldr	r3, [pc, #356]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	4a58      	ldr	r2, [pc, #352]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 80028de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0308 	and.w	r3, r3, #8
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d005      	beq.n	80028fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028f0:	4b53      	ldr	r3, [pc, #332]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	4a52      	ldr	r2, [pc, #328]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 80028f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80028fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028fc:	4b50      	ldr	r3, [pc, #320]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	494d      	ldr	r1, [pc, #308]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 800290a:	4313      	orrs	r3, r2
 800290c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d044      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d107      	bne.n	8002932 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002922:	4b47      	ldr	r3, [pc, #284]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d119      	bne.n	8002962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e07f      	b.n	8002a32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	2b02      	cmp	r3, #2
 8002938:	d003      	beq.n	8002942 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800293e:	2b03      	cmp	r3, #3
 8002940:	d107      	bne.n	8002952 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002942:	4b3f      	ldr	r3, [pc, #252]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e06f      	b.n	8002a32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002952:	4b3b      	ldr	r3, [pc, #236]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e067      	b.n	8002a32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002962:	4b37      	ldr	r3, [pc, #220]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f023 0203 	bic.w	r2, r3, #3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	4934      	ldr	r1, [pc, #208]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 8002970:	4313      	orrs	r3, r2
 8002972:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002974:	f7ff f932 	bl	8001bdc <HAL_GetTick>
 8002978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800297a:	e00a      	b.n	8002992 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800297c:	f7ff f92e 	bl	8001bdc <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	f241 3288 	movw	r2, #5000	; 0x1388
 800298a:	4293      	cmp	r3, r2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e04f      	b.n	8002a32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002992:	4b2b      	ldr	r3, [pc, #172]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 020c 	and.w	r2, r3, #12
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d1eb      	bne.n	800297c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029a4:	4b25      	ldr	r3, [pc, #148]	; (8002a3c <HAL_RCC_ClockConfig+0x1b8>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 030f 	and.w	r3, r3, #15
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d20c      	bcs.n	80029cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b2:	4b22      	ldr	r3, [pc, #136]	; (8002a3c <HAL_RCC_ClockConfig+0x1b8>)
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ba:	4b20      	ldr	r3, [pc, #128]	; (8002a3c <HAL_RCC_ClockConfig+0x1b8>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d001      	beq.n	80029cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e032      	b.n	8002a32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d008      	beq.n	80029ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029d8:	4b19      	ldr	r3, [pc, #100]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	4916      	ldr	r1, [pc, #88]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0308 	and.w	r3, r3, #8
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d009      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029f6:	4b12      	ldr	r3, [pc, #72]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	490e      	ldr	r1, [pc, #56]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a0a:	f000 f821 	bl	8002a50 <HAL_RCC_GetSysClockFreq>
 8002a0e:	4601      	mov	r1, r0
 8002a10:	4b0b      	ldr	r3, [pc, #44]	; (8002a40 <HAL_RCC_ClockConfig+0x1bc>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	091b      	lsrs	r3, r3, #4
 8002a16:	f003 030f 	and.w	r3, r3, #15
 8002a1a:	4a0a      	ldr	r2, [pc, #40]	; (8002a44 <HAL_RCC_ClockConfig+0x1c0>)
 8002a1c:	5cd3      	ldrb	r3, [r2, r3]
 8002a1e:	fa21 f303 	lsr.w	r3, r1, r3
 8002a22:	4a09      	ldr	r2, [pc, #36]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002a24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a26:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <HAL_RCC_ClockConfig+0x1c8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff f892 	bl	8001b54 <HAL_InitTick>

  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40023c00 	.word	0x40023c00
 8002a40:	40023800 	.word	0x40023800
 8002a44:	08006a28 	.word	0x08006a28
 8002a48:	20000134 	.word	0x20000134
 8002a4c:	20000150 	.word	0x20000150

08002a50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	607b      	str	r3, [r7, #4]
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60fb      	str	r3, [r7, #12]
 8002a5e:	2300      	movs	r3, #0
 8002a60:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a66:	4b63      	ldr	r3, [pc, #396]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	d007      	beq.n	8002a82 <HAL_RCC_GetSysClockFreq+0x32>
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d008      	beq.n	8002a88 <HAL_RCC_GetSysClockFreq+0x38>
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f040 80b4 	bne.w	8002be4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a7c:	4b5e      	ldr	r3, [pc, #376]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002a7e:	60bb      	str	r3, [r7, #8]
       break;
 8002a80:	e0b3      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a82:	4b5e      	ldr	r3, [pc, #376]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002a84:	60bb      	str	r3, [r7, #8]
      break;
 8002a86:	e0b0      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a88:	4b5a      	ldr	r3, [pc, #360]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a90:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a92:	4b58      	ldr	r3, [pc, #352]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d04a      	beq.n	8002b34 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a9e:	4b55      	ldr	r3, [pc, #340]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	099b      	lsrs	r3, r3, #6
 8002aa4:	f04f 0400 	mov.w	r4, #0
 8002aa8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002aac:	f04f 0200 	mov.w	r2, #0
 8002ab0:	ea03 0501 	and.w	r5, r3, r1
 8002ab4:	ea04 0602 	and.w	r6, r4, r2
 8002ab8:	4629      	mov	r1, r5
 8002aba:	4632      	mov	r2, r6
 8002abc:	f04f 0300 	mov.w	r3, #0
 8002ac0:	f04f 0400 	mov.w	r4, #0
 8002ac4:	0154      	lsls	r4, r2, #5
 8002ac6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002aca:	014b      	lsls	r3, r1, #5
 8002acc:	4619      	mov	r1, r3
 8002ace:	4622      	mov	r2, r4
 8002ad0:	1b49      	subs	r1, r1, r5
 8002ad2:	eb62 0206 	sbc.w	r2, r2, r6
 8002ad6:	f04f 0300 	mov.w	r3, #0
 8002ada:	f04f 0400 	mov.w	r4, #0
 8002ade:	0194      	lsls	r4, r2, #6
 8002ae0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002ae4:	018b      	lsls	r3, r1, #6
 8002ae6:	1a5b      	subs	r3, r3, r1
 8002ae8:	eb64 0402 	sbc.w	r4, r4, r2
 8002aec:	f04f 0100 	mov.w	r1, #0
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	00e2      	lsls	r2, r4, #3
 8002af6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002afa:	00d9      	lsls	r1, r3, #3
 8002afc:	460b      	mov	r3, r1
 8002afe:	4614      	mov	r4, r2
 8002b00:	195b      	adds	r3, r3, r5
 8002b02:	eb44 0406 	adc.w	r4, r4, r6
 8002b06:	f04f 0100 	mov.w	r1, #0
 8002b0a:	f04f 0200 	mov.w	r2, #0
 8002b0e:	0262      	lsls	r2, r4, #9
 8002b10:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002b14:	0259      	lsls	r1, r3, #9
 8002b16:	460b      	mov	r3, r1
 8002b18:	4614      	mov	r4, r2
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	4621      	mov	r1, r4
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f04f 0400 	mov.w	r4, #0
 8002b24:	461a      	mov	r2, r3
 8002b26:	4623      	mov	r3, r4
 8002b28:	f7fd fbaa 	bl	8000280 <__aeabi_uldivmod>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	460c      	mov	r4, r1
 8002b30:	60fb      	str	r3, [r7, #12]
 8002b32:	e049      	b.n	8002bc8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b34:	4b2f      	ldr	r3, [pc, #188]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	099b      	lsrs	r3, r3, #6
 8002b3a:	f04f 0400 	mov.w	r4, #0
 8002b3e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002b42:	f04f 0200 	mov.w	r2, #0
 8002b46:	ea03 0501 	and.w	r5, r3, r1
 8002b4a:	ea04 0602 	and.w	r6, r4, r2
 8002b4e:	4629      	mov	r1, r5
 8002b50:	4632      	mov	r2, r6
 8002b52:	f04f 0300 	mov.w	r3, #0
 8002b56:	f04f 0400 	mov.w	r4, #0
 8002b5a:	0154      	lsls	r4, r2, #5
 8002b5c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002b60:	014b      	lsls	r3, r1, #5
 8002b62:	4619      	mov	r1, r3
 8002b64:	4622      	mov	r2, r4
 8002b66:	1b49      	subs	r1, r1, r5
 8002b68:	eb62 0206 	sbc.w	r2, r2, r6
 8002b6c:	f04f 0300 	mov.w	r3, #0
 8002b70:	f04f 0400 	mov.w	r4, #0
 8002b74:	0194      	lsls	r4, r2, #6
 8002b76:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002b7a:	018b      	lsls	r3, r1, #6
 8002b7c:	1a5b      	subs	r3, r3, r1
 8002b7e:	eb64 0402 	sbc.w	r4, r4, r2
 8002b82:	f04f 0100 	mov.w	r1, #0
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	00e2      	lsls	r2, r4, #3
 8002b8c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002b90:	00d9      	lsls	r1, r3, #3
 8002b92:	460b      	mov	r3, r1
 8002b94:	4614      	mov	r4, r2
 8002b96:	195b      	adds	r3, r3, r5
 8002b98:	eb44 0406 	adc.w	r4, r4, r6
 8002b9c:	f04f 0100 	mov.w	r1, #0
 8002ba0:	f04f 0200 	mov.w	r2, #0
 8002ba4:	02a2      	lsls	r2, r4, #10
 8002ba6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002baa:	0299      	lsls	r1, r3, #10
 8002bac:	460b      	mov	r3, r1
 8002bae:	4614      	mov	r4, r2
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	4621      	mov	r1, r4
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f04f 0400 	mov.w	r4, #0
 8002bba:	461a      	mov	r2, r3
 8002bbc:	4623      	mov	r3, r4
 8002bbe:	f7fd fb5f 	bl	8000280 <__aeabi_uldivmod>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	460c      	mov	r4, r1
 8002bc6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bc8:	4b0a      	ldr	r3, [pc, #40]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	0c1b      	lsrs	r3, r3, #16
 8002bce:	f003 0303 	and.w	r3, r3, #3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002bd8:	68fa      	ldr	r2, [r7, #12]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be0:	60bb      	str	r3, [r7, #8]
      break;
 8002be2:	e002      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002be4:	4b04      	ldr	r3, [pc, #16]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002be6:	60bb      	str	r3, [r7, #8]
      break;
 8002be8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bea:	68bb      	ldr	r3, [r7, #8]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3714      	adds	r7, #20
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	00f42400 	.word	0x00f42400
 8002bfc:	007a1200 	.word	0x007a1200

08002c00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c04:	4b03      	ldr	r3, [pc, #12]	; (8002c14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c06:	681b      	ldr	r3, [r3, #0]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	20000134 	.word	0x20000134

08002c18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c1c:	f7ff fff0 	bl	8002c00 <HAL_RCC_GetHCLKFreq>
 8002c20:	4601      	mov	r1, r0
 8002c22:	4b05      	ldr	r3, [pc, #20]	; (8002c38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	0a9b      	lsrs	r3, r3, #10
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	4a03      	ldr	r2, [pc, #12]	; (8002c3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c2e:	5cd3      	ldrb	r3, [r2, r3]
 8002c30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	08006a38 	.word	0x08006a38

08002c40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c44:	f7ff ffdc 	bl	8002c00 <HAL_RCC_GetHCLKFreq>
 8002c48:	4601      	mov	r1, r0
 8002c4a:	4b05      	ldr	r3, [pc, #20]	; (8002c60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	0b5b      	lsrs	r3, r3, #13
 8002c50:	f003 0307 	and.w	r3, r3, #7
 8002c54:	4a03      	ldr	r2, [pc, #12]	; (8002c64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c56:	5cd3      	ldrb	r3, [r2, r3]
 8002c58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40023800 	.word	0x40023800
 8002c64:	08006a38 	.word	0x08006a38

08002c68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e056      	b.n	8002d28 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d106      	bne.n	8002c9a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f7fe f8a5 	bl	8000de4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2202      	movs	r2, #2
 8002c9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cb0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	431a      	orrs	r2, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	69db      	ldr	r3, [r3, #28]
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	ea42 0103 	orr.w	r1, r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	0c1b      	lsrs	r3, r3, #16
 8002cf8:	f003 0104 	and.w	r1, r3, #4
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	69da      	ldr	r2, [r3, #28]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d16:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	603b      	str	r3, [r7, #0]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d101      	bne.n	8002d52 <HAL_SPI_Transmit+0x22>
 8002d4e:	2302      	movs	r3, #2
 8002d50:	e11e      	b.n	8002f90 <HAL_SPI_Transmit+0x260>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d5a:	f7fe ff3f 	bl	8001bdc <HAL_GetTick>
 8002d5e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002d60:	88fb      	ldrh	r3, [r7, #6]
 8002d62:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d002      	beq.n	8002d76 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002d70:	2302      	movs	r3, #2
 8002d72:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d74:	e103      	b.n	8002f7e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d002      	beq.n	8002d82 <HAL_SPI_Transmit+0x52>
 8002d7c:	88fb      	ldrh	r3, [r7, #6]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d102      	bne.n	8002d88 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d86:	e0fa      	b.n	8002f7e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2203      	movs	r2, #3
 8002d8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	88fa      	ldrh	r2, [r7, #6]
 8002da0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	88fa      	ldrh	r2, [r7, #6]
 8002da6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dce:	d107      	bne.n	8002de0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dde:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dea:	2b40      	cmp	r3, #64	; 0x40
 8002dec:	d007      	beq.n	8002dfe <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dfc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e06:	d14b      	bne.n	8002ea0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d002      	beq.n	8002e16 <HAL_SPI_Transmit+0xe6>
 8002e10:	8afb      	ldrh	r3, [r7, #22]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d13e      	bne.n	8002e94 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1a:	881a      	ldrh	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e26:	1c9a      	adds	r2, r3, #2
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	3b01      	subs	r3, #1
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e3a:	e02b      	b.n	8002e94 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d112      	bne.n	8002e70 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4e:	881a      	ldrh	r2, [r3, #0]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	1c9a      	adds	r2, r3, #2
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	86da      	strh	r2, [r3, #54]	; 0x36
 8002e6e:	e011      	b.n	8002e94 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e70:	f7fe feb4 	bl	8001bdc <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d803      	bhi.n	8002e88 <HAL_SPI_Transmit+0x158>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e86:	d102      	bne.n	8002e8e <HAL_SPI_Transmit+0x15e>
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d102      	bne.n	8002e94 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002e92:	e074      	b.n	8002f7e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1ce      	bne.n	8002e3c <HAL_SPI_Transmit+0x10c>
 8002e9e:	e04c      	b.n	8002f3a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d002      	beq.n	8002eae <HAL_SPI_Transmit+0x17e>
 8002ea8:	8afb      	ldrh	r3, [r7, #22]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d140      	bne.n	8002f30 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	330c      	adds	r3, #12
 8002eb8:	7812      	ldrb	r2, [r2, #0]
 8002eba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec0:	1c5a      	adds	r2, r3, #1
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002ed4:	e02c      	b.n	8002f30 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d113      	bne.n	8002f0c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	330c      	adds	r3, #12
 8002eee:	7812      	ldrb	r2, [r2, #0]
 8002ef0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef6:	1c5a      	adds	r2, r3, #1
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	3b01      	subs	r3, #1
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f0a:	e011      	b.n	8002f30 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f0c:	f7fe fe66 	bl	8001bdc <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	683a      	ldr	r2, [r7, #0]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d803      	bhi.n	8002f24 <HAL_SPI_Transmit+0x1f4>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f22:	d102      	bne.n	8002f2a <HAL_SPI_Transmit+0x1fa>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d102      	bne.n	8002f30 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002f2e:	e026      	b.n	8002f7e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1cd      	bne.n	8002ed6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	6839      	ldr	r1, [r7, #0]
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	f000 fba4 	bl	800368c <SPI_EndRxTxTransaction>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d002      	beq.n	8002f50 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10a      	bne.n	8002f6e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f58:	2300      	movs	r3, #0
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	613b      	str	r3, [r7, #16]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	613b      	str	r3, [r7, #16]
 8002f6c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d002      	beq.n	8002f7c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	77fb      	strb	r3, [r7, #31]
 8002f7a:	e000      	b.n	8002f7e <HAL_SPI_Transmit+0x24e>
  }

error:
 8002f7c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002f8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3720      	adds	r7, #32
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b088      	sub	sp, #32
 8002f9c:	af02      	add	r7, sp, #8
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	603b      	str	r3, [r7, #0]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fb4:	d112      	bne.n	8002fdc <HAL_SPI_Receive+0x44>
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10e      	bne.n	8002fdc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2204      	movs	r2, #4
 8002fc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002fc6:	88fa      	ldrh	r2, [r7, #6]
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	68ba      	ldr	r2, [r7, #8]
 8002fd0:	68b9      	ldr	r1, [r7, #8]
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 f8e9 	bl	80031aa <HAL_SPI_TransmitReceive>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	e0e2      	b.n	80031a2 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d101      	bne.n	8002fea <HAL_SPI_Receive+0x52>
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	e0db      	b.n	80031a2 <HAL_SPI_Receive+0x20a>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ff2:	f7fe fdf3 	bl	8001bdc <HAL_GetTick>
 8002ff6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	2b01      	cmp	r3, #1
 8003002:	d002      	beq.n	800300a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003004:	2302      	movs	r3, #2
 8003006:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003008:	e0c2      	b.n	8003190 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d002      	beq.n	8003016 <HAL_SPI_Receive+0x7e>
 8003010:	88fb      	ldrh	r3, [r7, #6]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d102      	bne.n	800301c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	75fb      	strb	r3, [r7, #23]
    goto error;
 800301a:	e0b9      	b.n	8003190 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2204      	movs	r2, #4
 8003020:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	68ba      	ldr	r2, [r7, #8]
 800302e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	88fa      	ldrh	r2, [r7, #6]
 8003034:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	88fa      	ldrh	r2, [r7, #6]
 800303a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2200      	movs	r2, #0
 8003058:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003062:	d107      	bne.n	8003074 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003072:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800307e:	2b40      	cmp	r3, #64	; 0x40
 8003080:	d007      	beq.n	8003092 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003090:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d162      	bne.n	8003160 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800309a:	e02e      	b.n	80030fa <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d115      	bne.n	80030d6 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f103 020c 	add.w	r2, r3, #12
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b6:	7812      	ldrb	r2, [r2, #0]
 80030b8:	b2d2      	uxtb	r2, r2
 80030ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80030d4:	e011      	b.n	80030fa <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030d6:	f7fe fd81 	bl	8001bdc <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	683a      	ldr	r2, [r7, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d803      	bhi.n	80030ee <HAL_SPI_Receive+0x156>
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ec:	d102      	bne.n	80030f4 <HAL_SPI_Receive+0x15c>
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d102      	bne.n	80030fa <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80030f8:	e04a      	b.n	8003190 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030fe:	b29b      	uxth	r3, r3
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1cb      	bne.n	800309c <HAL_SPI_Receive+0x104>
 8003104:	e031      	b.n	800316a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	2b01      	cmp	r3, #1
 8003112:	d113      	bne.n	800313c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800311e:	b292      	uxth	r2, r2
 8003120:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003126:	1c9a      	adds	r2, r3, #2
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003130:	b29b      	uxth	r3, r3
 8003132:	3b01      	subs	r3, #1
 8003134:	b29a      	uxth	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	87da      	strh	r2, [r3, #62]	; 0x3e
 800313a:	e011      	b.n	8003160 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800313c:	f7fe fd4e 	bl	8001bdc <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	429a      	cmp	r2, r3
 800314a:	d803      	bhi.n	8003154 <HAL_SPI_Receive+0x1bc>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003152:	d102      	bne.n	800315a <HAL_SPI_Receive+0x1c2>
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d102      	bne.n	8003160 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800315e:	e017      	b.n	8003190 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003164:	b29b      	uxth	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1cd      	bne.n	8003106 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	6839      	ldr	r1, [r7, #0]
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 fa27 	bl	80035c2 <SPI_EndRxTransaction>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d002      	beq.n	8003180 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2220      	movs	r2, #32
 800317e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003184:	2b00      	cmp	r3, #0
 8003186:	d002      	beq.n	800318e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	75fb      	strb	r3, [r7, #23]
 800318c:	e000      	b.n	8003190 <HAL_SPI_Receive+0x1f8>
  }

error :
 800318e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80031a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3718      	adds	r7, #24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b08c      	sub	sp, #48	; 0x30
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	60f8      	str	r0, [r7, #12]
 80031b2:	60b9      	str	r1, [r7, #8]
 80031b4:	607a      	str	r2, [r7, #4]
 80031b6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80031b8:	2301      	movs	r3, #1
 80031ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80031bc:	2300      	movs	r3, #0
 80031be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d101      	bne.n	80031d0 <HAL_SPI_TransmitReceive+0x26>
 80031cc:	2302      	movs	r3, #2
 80031ce:	e18a      	b.n	80034e6 <HAL_SPI_TransmitReceive+0x33c>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031d8:	f7fe fd00 	bl	8001bdc <HAL_GetTick>
 80031dc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80031ee:	887b      	ldrh	r3, [r7, #2]
 80031f0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80031f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d00f      	beq.n	800321a <HAL_SPI_TransmitReceive+0x70>
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003200:	d107      	bne.n	8003212 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d103      	bne.n	8003212 <HAL_SPI_TransmitReceive+0x68>
 800320a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800320e:	2b04      	cmp	r3, #4
 8003210:	d003      	beq.n	800321a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003212:	2302      	movs	r3, #2
 8003214:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003218:	e15b      	b.n	80034d2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d005      	beq.n	800322c <HAL_SPI_TransmitReceive+0x82>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d002      	beq.n	800322c <HAL_SPI_TransmitReceive+0x82>
 8003226:	887b      	ldrh	r3, [r7, #2]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d103      	bne.n	8003234 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003232:	e14e      	b.n	80034d2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b04      	cmp	r3, #4
 800323e:	d003      	beq.n	8003248 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2205      	movs	r2, #5
 8003244:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	887a      	ldrh	r2, [r7, #2]
 8003258:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	887a      	ldrh	r2, [r7, #2]
 800325e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	68ba      	ldr	r2, [r7, #8]
 8003264:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	887a      	ldrh	r2, [r7, #2]
 800326a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	887a      	ldrh	r2, [r7, #2]
 8003270:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2200      	movs	r2, #0
 8003276:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003288:	2b40      	cmp	r3, #64	; 0x40
 800328a:	d007      	beq.n	800329c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800329a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032a4:	d178      	bne.n	8003398 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d002      	beq.n	80032b4 <HAL_SPI_TransmitReceive+0x10a>
 80032ae:	8b7b      	ldrh	r3, [r7, #26]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d166      	bne.n	8003382 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b8:	881a      	ldrh	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c4:	1c9a      	adds	r2, r3, #2
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	3b01      	subs	r3, #1
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032d8:	e053      	b.n	8003382 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d11b      	bne.n	8003320 <HAL_SPI_TransmitReceive+0x176>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d016      	beq.n	8003320 <HAL_SPI_TransmitReceive+0x176>
 80032f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d113      	bne.n	8003320 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fc:	881a      	ldrh	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003308:	1c9a      	adds	r2, r3, #2
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003312:	b29b      	uxth	r3, r3
 8003314:	3b01      	subs	r3, #1
 8003316:	b29a      	uxth	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800331c:	2300      	movs	r3, #0
 800331e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b01      	cmp	r3, #1
 800332c:	d119      	bne.n	8003362 <HAL_SPI_TransmitReceive+0x1b8>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003332:	b29b      	uxth	r3, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	d014      	beq.n	8003362 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68da      	ldr	r2, [r3, #12]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003342:	b292      	uxth	r2, r2
 8003344:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800334a:	1c9a      	adds	r2, r3, #2
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003354:	b29b      	uxth	r3, r3
 8003356:	3b01      	subs	r3, #1
 8003358:	b29a      	uxth	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800335e:	2301      	movs	r3, #1
 8003360:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003362:	f7fe fc3b 	bl	8001bdc <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800336e:	429a      	cmp	r2, r3
 8003370:	d807      	bhi.n	8003382 <HAL_SPI_TransmitReceive+0x1d8>
 8003372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003378:	d003      	beq.n	8003382 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003380:	e0a7      	b.n	80034d2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	d1a6      	bne.n	80032da <HAL_SPI_TransmitReceive+0x130>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1a1      	bne.n	80032da <HAL_SPI_TransmitReceive+0x130>
 8003396:	e07c      	b.n	8003492 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d002      	beq.n	80033a6 <HAL_SPI_TransmitReceive+0x1fc>
 80033a0:	8b7b      	ldrh	r3, [r7, #26]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d16b      	bne.n	800347e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	330c      	adds	r3, #12
 80033b0:	7812      	ldrb	r2, [r2, #0]
 80033b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b8:	1c5a      	adds	r2, r3, #1
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	3b01      	subs	r3, #1
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033cc:	e057      	b.n	800347e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d11c      	bne.n	8003416 <HAL_SPI_TransmitReceive+0x26c>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d017      	beq.n	8003416 <HAL_SPI_TransmitReceive+0x26c>
 80033e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d114      	bne.n	8003416 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	330c      	adds	r3, #12
 80033f6:	7812      	ldrb	r2, [r2, #0]
 80033f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fe:	1c5a      	adds	r2, r3, #1
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003408:	b29b      	uxth	r3, r3
 800340a:	3b01      	subs	r3, #1
 800340c:	b29a      	uxth	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003412:	2300      	movs	r3, #0
 8003414:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b01      	cmp	r3, #1
 8003422:	d119      	bne.n	8003458 <HAL_SPI_TransmitReceive+0x2ae>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003428:	b29b      	uxth	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d014      	beq.n	8003458 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68da      	ldr	r2, [r3, #12]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003438:	b2d2      	uxtb	r2, r2
 800343a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003440:	1c5a      	adds	r2, r3, #1
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800344a:	b29b      	uxth	r3, r3
 800344c:	3b01      	subs	r3, #1
 800344e:	b29a      	uxth	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003454:	2301      	movs	r3, #1
 8003456:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003458:	f7fe fbc0 	bl	8001bdc <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003464:	429a      	cmp	r2, r3
 8003466:	d803      	bhi.n	8003470 <HAL_SPI_TransmitReceive+0x2c6>
 8003468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800346a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346e:	d102      	bne.n	8003476 <HAL_SPI_TransmitReceive+0x2cc>
 8003470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003472:	2b00      	cmp	r3, #0
 8003474:	d103      	bne.n	800347e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800347c:	e029      	b.n	80034d2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003482:	b29b      	uxth	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1a2      	bne.n	80033ce <HAL_SPI_TransmitReceive+0x224>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d19d      	bne.n	80033ce <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003494:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 f8f8 	bl	800368c <SPI_EndRxTxTransaction>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d006      	beq.n	80034b0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2220      	movs	r2, #32
 80034ac:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80034ae:	e010      	b.n	80034d2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d10b      	bne.n	80034d0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034b8:	2300      	movs	r3, #0
 80034ba:	617b      	str	r3, [r7, #20]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	617b      	str	r3, [r7, #20]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	617b      	str	r3, [r7, #20]
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	e000      	b.n	80034d2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80034d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3730      	adds	r7, #48	; 0x30
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b084      	sub	sp, #16
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	60f8      	str	r0, [r7, #12]
 80034f6:	60b9      	str	r1, [r7, #8]
 80034f8:	603b      	str	r3, [r7, #0]
 80034fa:	4613      	mov	r3, r2
 80034fc:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034fe:	e04c      	b.n	800359a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003506:	d048      	beq.n	800359a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003508:	f7fe fb68 	bl	8001bdc <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	429a      	cmp	r2, r3
 8003516:	d902      	bls.n	800351e <SPI_WaitFlagStateUntilTimeout+0x30>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d13d      	bne.n	800359a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800352c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003536:	d111      	bne.n	800355c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003540:	d004      	beq.n	800354c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800354a:	d107      	bne.n	800355c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800355a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003560:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003564:	d10f      	bne.n	8003586 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003574:	601a      	str	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003584:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e00f      	b.n	80035ba <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	4013      	ands	r3, r2
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	bf0c      	ite	eq
 80035aa:	2301      	moveq	r3, #1
 80035ac:	2300      	movne	r3, #0
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	461a      	mov	r2, r3
 80035b2:	79fb      	ldrb	r3, [r7, #7]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d1a3      	bne.n	8003500 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b086      	sub	sp, #24
 80035c6:	af02      	add	r7, sp, #8
 80035c8:	60f8      	str	r0, [r7, #12]
 80035ca:	60b9      	str	r1, [r7, #8]
 80035cc:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035d6:	d111      	bne.n	80035fc <SPI_EndRxTransaction+0x3a>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035e0:	d004      	beq.n	80035ec <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ea:	d107      	bne.n	80035fc <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035fa:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003604:	d12a      	bne.n	800365c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800360e:	d012      	beq.n	8003636 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2200      	movs	r2, #0
 8003618:	2180      	movs	r1, #128	; 0x80
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f7ff ff67 	bl	80034ee <SPI_WaitFlagStateUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d02d      	beq.n	8003682 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800362a:	f043 0220 	orr.w	r2, r3, #32
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e026      	b.n	8003684 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	9300      	str	r3, [sp, #0]
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2200      	movs	r2, #0
 800363e:	2101      	movs	r1, #1
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f7ff ff54 	bl	80034ee <SPI_WaitFlagStateUntilTimeout>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d01a      	beq.n	8003682 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003650:	f043 0220 	orr.w	r2, r3, #32
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e013      	b.n	8003684 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	2200      	movs	r2, #0
 8003664:	2101      	movs	r1, #1
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f7ff ff41 	bl	80034ee <SPI_WaitFlagStateUntilTimeout>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d007      	beq.n	8003682 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003676:	f043 0220 	orr.w	r2, r3, #32
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e000      	b.n	8003684 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003682:	2300      	movs	r3, #0
}
 8003684:	4618      	mov	r0, r3
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b088      	sub	sp, #32
 8003690:	af02      	add	r7, sp, #8
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003698:	4b1b      	ldr	r3, [pc, #108]	; (8003708 <SPI_EndRxTxTransaction+0x7c>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a1b      	ldr	r2, [pc, #108]	; (800370c <SPI_EndRxTxTransaction+0x80>)
 800369e:	fba2 2303 	umull	r2, r3, r2, r3
 80036a2:	0d5b      	lsrs	r3, r3, #21
 80036a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80036a8:	fb02 f303 	mul.w	r3, r2, r3
 80036ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036b6:	d112      	bne.n	80036de <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	9300      	str	r3, [sp, #0]
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	2200      	movs	r2, #0
 80036c0:	2180      	movs	r1, #128	; 0x80
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f7ff ff13 	bl	80034ee <SPI_WaitFlagStateUntilTimeout>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d016      	beq.n	80036fc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036d2:	f043 0220 	orr.w	r2, r3, #32
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e00f      	b.n	80036fe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00a      	beq.n	80036fa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	3b01      	subs	r3, #1
 80036e8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f4:	2b80      	cmp	r3, #128	; 0x80
 80036f6:	d0f2      	beq.n	80036de <SPI_EndRxTxTransaction+0x52>
 80036f8:	e000      	b.n	80036fc <SPI_EndRxTxTransaction+0x70>
        break;
 80036fa:	bf00      	nop
  }

  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3718      	adds	r7, #24
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	20000134 	.word	0x20000134
 800370c:	165e9f81 	.word	0x165e9f81

08003710 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e01d      	b.n	800375e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d106      	bne.n	800373c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7fd fb9c 	bl	8000e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	3304      	adds	r3, #4
 800374c:	4619      	mov	r1, r3
 800374e:	4610      	mov	r0, r2
 8003750:	f000 fa4a 	bl	8003be8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3708      	adds	r7, #8
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003766:	b480      	push	{r7}
 8003768:	b085      	sub	sp, #20
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68da      	ldr	r2, [r3, #12]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f042 0201 	orr.w	r2, r2, #1
 800377c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f003 0307 	and.w	r3, r3, #7
 8003788:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2b06      	cmp	r3, #6
 800378e:	d007      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0201 	orr.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b083      	sub	sp, #12
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0201 	bic.w	r2, r2, #1
 80037c4:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6a1a      	ldr	r2, [r3, #32]
 80037cc:	f241 1311 	movw	r3, #4369	; 0x1111
 80037d0:	4013      	ands	r3, r2
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10f      	bne.n	80037f6 <HAL_TIM_Base_Stop_IT+0x48>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	6a1a      	ldr	r2, [r3, #32]
 80037dc:	f240 4344 	movw	r3, #1092	; 0x444
 80037e0:	4013      	ands	r3, r2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d107      	bne.n	80037f6 <HAL_TIM_Base_Stop_IT+0x48>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f022 0201 	bic.w	r2, r2, #1
 80037f4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	2b02      	cmp	r3, #2
 8003818:	d122      	bne.n	8003860 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b02      	cmp	r3, #2
 8003826:	d11b      	bne.n	8003860 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f06f 0202 	mvn.w	r2, #2
 8003830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f9af 	bl	8003baa <HAL_TIM_IC_CaptureCallback>
 800384c:	e005      	b.n	800385a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f9a1 	bl	8003b96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f9b2 	bl	8003bbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	f003 0304 	and.w	r3, r3, #4
 800386a:	2b04      	cmp	r3, #4
 800386c:	d122      	bne.n	80038b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b04      	cmp	r3, #4
 800387a:	d11b      	bne.n	80038b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f06f 0204 	mvn.w	r2, #4
 8003884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2202      	movs	r2, #2
 800388a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003896:	2b00      	cmp	r3, #0
 8003898:	d003      	beq.n	80038a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f985 	bl	8003baa <HAL_TIM_IC_CaptureCallback>
 80038a0:	e005      	b.n	80038ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 f977 	bl	8003b96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 f988 	bl	8003bbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	2b08      	cmp	r3, #8
 80038c0:	d122      	bne.n	8003908 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	f003 0308 	and.w	r3, r3, #8
 80038cc:	2b08      	cmp	r3, #8
 80038ce:	d11b      	bne.n	8003908 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f06f 0208 	mvn.w	r2, #8
 80038d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2204      	movs	r2, #4
 80038de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	f003 0303 	and.w	r3, r3, #3
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d003      	beq.n	80038f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f95b 	bl	8003baa <HAL_TIM_IC_CaptureCallback>
 80038f4:	e005      	b.n	8003902 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 f94d 	bl	8003b96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 f95e 	bl	8003bbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	f003 0310 	and.w	r3, r3, #16
 8003912:	2b10      	cmp	r3, #16
 8003914:	d122      	bne.n	800395c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	f003 0310 	and.w	r3, r3, #16
 8003920:	2b10      	cmp	r3, #16
 8003922:	d11b      	bne.n	800395c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f06f 0210 	mvn.w	r2, #16
 800392c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2208      	movs	r2, #8
 8003932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 f931 	bl	8003baa <HAL_TIM_IC_CaptureCallback>
 8003948:	e005      	b.n	8003956 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 f923 	bl	8003b96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 f934 	bl	8003bbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b01      	cmp	r3, #1
 8003968:	d10e      	bne.n	8003988 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	2b01      	cmp	r3, #1
 8003976:	d107      	bne.n	8003988 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f06f 0201 	mvn.w	r2, #1
 8003980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f8fd 	bl	8003b82 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003992:	2b80      	cmp	r3, #128	; 0x80
 8003994:	d10e      	bne.n	80039b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a0:	2b80      	cmp	r3, #128	; 0x80
 80039a2:	d107      	bne.n	80039b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80039ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 fada 	bl	8003f68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039be:	2b40      	cmp	r3, #64	; 0x40
 80039c0:	d10e      	bne.n	80039e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039cc:	2b40      	cmp	r3, #64	; 0x40
 80039ce:	d107      	bne.n	80039e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80039d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 f8f9 	bl	8003bd2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	f003 0320 	and.w	r3, r3, #32
 80039ea:	2b20      	cmp	r3, #32
 80039ec:	d10e      	bne.n	8003a0c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	f003 0320 	and.w	r3, r3, #32
 80039f8:	2b20      	cmp	r3, #32
 80039fa:	d107      	bne.n	8003a0c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f06f 0220 	mvn.w	r2, #32
 8003a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 faa4 	bl	8003f54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a0c:	bf00      	nop
 8003a0e:	3708      	adds	r7, #8
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d101      	bne.n	8003a2c <HAL_TIM_ConfigClockSource+0x18>
 8003a28:	2302      	movs	r3, #2
 8003a2a:	e0a6      	b.n	8003b7a <HAL_TIM_ConfigClockSource+0x166>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2202      	movs	r2, #2
 8003a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a52:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68fa      	ldr	r2, [r7, #12]
 8003a5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b40      	cmp	r3, #64	; 0x40
 8003a62:	d067      	beq.n	8003b34 <HAL_TIM_ConfigClockSource+0x120>
 8003a64:	2b40      	cmp	r3, #64	; 0x40
 8003a66:	d80b      	bhi.n	8003a80 <HAL_TIM_ConfigClockSource+0x6c>
 8003a68:	2b10      	cmp	r3, #16
 8003a6a:	d073      	beq.n	8003b54 <HAL_TIM_ConfigClockSource+0x140>
 8003a6c:	2b10      	cmp	r3, #16
 8003a6e:	d802      	bhi.n	8003a76 <HAL_TIM_ConfigClockSource+0x62>
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d06f      	beq.n	8003b54 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003a74:	e078      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003a76:	2b20      	cmp	r3, #32
 8003a78:	d06c      	beq.n	8003b54 <HAL_TIM_ConfigClockSource+0x140>
 8003a7a:	2b30      	cmp	r3, #48	; 0x30
 8003a7c:	d06a      	beq.n	8003b54 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003a7e:	e073      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003a80:	2b70      	cmp	r3, #112	; 0x70
 8003a82:	d00d      	beq.n	8003aa0 <HAL_TIM_ConfigClockSource+0x8c>
 8003a84:	2b70      	cmp	r3, #112	; 0x70
 8003a86:	d804      	bhi.n	8003a92 <HAL_TIM_ConfigClockSource+0x7e>
 8003a88:	2b50      	cmp	r3, #80	; 0x50
 8003a8a:	d033      	beq.n	8003af4 <HAL_TIM_ConfigClockSource+0xe0>
 8003a8c:	2b60      	cmp	r3, #96	; 0x60
 8003a8e:	d041      	beq.n	8003b14 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003a90:	e06a      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a96:	d066      	beq.n	8003b66 <HAL_TIM_ConfigClockSource+0x152>
 8003a98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a9c:	d017      	beq.n	8003ace <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003a9e:	e063      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6818      	ldr	r0, [r3, #0]
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	6899      	ldr	r1, [r3, #8]
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685a      	ldr	r2, [r3, #4]
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	f000 f9b4 	bl	8003e1c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ac2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	609a      	str	r2, [r3, #8]
      break;
 8003acc:	e04c      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6818      	ldr	r0, [r3, #0]
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	6899      	ldr	r1, [r3, #8]
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	f000 f99d 	bl	8003e1c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003af0:	609a      	str	r2, [r3, #8]
      break;
 8003af2:	e039      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6818      	ldr	r0, [r3, #0]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	6859      	ldr	r1, [r3, #4]
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	461a      	mov	r2, r3
 8003b02:	f000 f911 	bl	8003d28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2150      	movs	r1, #80	; 0x50
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f000 f96a 	bl	8003de6 <TIM_ITRx_SetConfig>
      break;
 8003b12:	e029      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6818      	ldr	r0, [r3, #0]
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	6859      	ldr	r1, [r3, #4]
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	461a      	mov	r2, r3
 8003b22:	f000 f930 	bl	8003d86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2160      	movs	r1, #96	; 0x60
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f000 f95a 	bl	8003de6 <TIM_ITRx_SetConfig>
      break;
 8003b32:	e019      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6818      	ldr	r0, [r3, #0]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	6859      	ldr	r1, [r3, #4]
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	461a      	mov	r2, r3
 8003b42:	f000 f8f1 	bl	8003d28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2140      	movs	r1, #64	; 0x40
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f000 f94a 	bl	8003de6 <TIM_ITRx_SetConfig>
      break;
 8003b52:	e009      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4610      	mov	r0, r2
 8003b60:	f000 f941 	bl	8003de6 <TIM_ITRx_SetConfig>
      break;
 8003b64:	e000      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003b66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3710      	adds	r7, #16
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b9e:	bf00      	nop
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr

08003bbe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bc6:	bf00      	nop
 8003bc8:	370c      	adds	r7, #12
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr

08003bd2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b083      	sub	sp, #12
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
	...

08003be8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a40      	ldr	r2, [pc, #256]	; (8003cfc <TIM_Base_SetConfig+0x114>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d013      	beq.n	8003c28 <TIM_Base_SetConfig+0x40>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c06:	d00f      	beq.n	8003c28 <TIM_Base_SetConfig+0x40>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a3d      	ldr	r2, [pc, #244]	; (8003d00 <TIM_Base_SetConfig+0x118>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d00b      	beq.n	8003c28 <TIM_Base_SetConfig+0x40>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a3c      	ldr	r2, [pc, #240]	; (8003d04 <TIM_Base_SetConfig+0x11c>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d007      	beq.n	8003c28 <TIM_Base_SetConfig+0x40>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a3b      	ldr	r2, [pc, #236]	; (8003d08 <TIM_Base_SetConfig+0x120>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d003      	beq.n	8003c28 <TIM_Base_SetConfig+0x40>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a3a      	ldr	r2, [pc, #232]	; (8003d0c <TIM_Base_SetConfig+0x124>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d108      	bne.n	8003c3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a2f      	ldr	r2, [pc, #188]	; (8003cfc <TIM_Base_SetConfig+0x114>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d02b      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c48:	d027      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a2c      	ldr	r2, [pc, #176]	; (8003d00 <TIM_Base_SetConfig+0x118>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d023      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a2b      	ldr	r2, [pc, #172]	; (8003d04 <TIM_Base_SetConfig+0x11c>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d01f      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a2a      	ldr	r2, [pc, #168]	; (8003d08 <TIM_Base_SetConfig+0x120>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d01b      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a29      	ldr	r2, [pc, #164]	; (8003d0c <TIM_Base_SetConfig+0x124>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d017      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a28      	ldr	r2, [pc, #160]	; (8003d10 <TIM_Base_SetConfig+0x128>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d013      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a27      	ldr	r2, [pc, #156]	; (8003d14 <TIM_Base_SetConfig+0x12c>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d00f      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a26      	ldr	r2, [pc, #152]	; (8003d18 <TIM_Base_SetConfig+0x130>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d00b      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a25      	ldr	r2, [pc, #148]	; (8003d1c <TIM_Base_SetConfig+0x134>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d007      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a24      	ldr	r2, [pc, #144]	; (8003d20 <TIM_Base_SetConfig+0x138>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d003      	beq.n	8003c9a <TIM_Base_SetConfig+0xb2>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a23      	ldr	r2, [pc, #140]	; (8003d24 <TIM_Base_SetConfig+0x13c>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d108      	bne.n	8003cac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ca0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a0a      	ldr	r2, [pc, #40]	; (8003cfc <TIM_Base_SetConfig+0x114>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d003      	beq.n	8003ce0 <TIM_Base_SetConfig+0xf8>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a0c      	ldr	r2, [pc, #48]	; (8003d0c <TIM_Base_SetConfig+0x124>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d103      	bne.n	8003ce8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	691a      	ldr	r2, [r3, #16]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	615a      	str	r2, [r3, #20]
}
 8003cee:	bf00      	nop
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	40010000 	.word	0x40010000
 8003d00:	40000400 	.word	0x40000400
 8003d04:	40000800 	.word	0x40000800
 8003d08:	40000c00 	.word	0x40000c00
 8003d0c:	40010400 	.word	0x40010400
 8003d10:	40014000 	.word	0x40014000
 8003d14:	40014400 	.word	0x40014400
 8003d18:	40014800 	.word	0x40014800
 8003d1c:	40001800 	.word	0x40001800
 8003d20:	40001c00 	.word	0x40001c00
 8003d24:	40002000 	.word	0x40002000

08003d28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b087      	sub	sp, #28
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	f023 0201 	bic.w	r2, r3, #1
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	f023 030a 	bic.w	r3, r3, #10
 8003d64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	621a      	str	r2, [r3, #32]
}
 8003d7a:	bf00      	nop
 8003d7c:	371c      	adds	r7, #28
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b087      	sub	sp, #28
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	60f8      	str	r0, [r7, #12]
 8003d8e:	60b9      	str	r1, [r7, #8]
 8003d90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	f023 0210 	bic.w	r2, r3, #16
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6a1b      	ldr	r3, [r3, #32]
 8003da8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003db0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	031b      	lsls	r3, r3, #12
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003dc2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	011b      	lsls	r3, r3, #4
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	697a      	ldr	r2, [r7, #20]
 8003dd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	621a      	str	r2, [r3, #32]
}
 8003dda:	bf00      	nop
 8003ddc:	371c      	adds	r7, #28
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003de6:	b480      	push	{r7}
 8003de8:	b085      	sub	sp, #20
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
 8003dee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f043 0307 	orr.w	r3, r3, #7
 8003e08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	609a      	str	r2, [r3, #8]
}
 8003e10:	bf00      	nop
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b087      	sub	sp, #28
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
 8003e28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	021a      	lsls	r2, r3, #8
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	431a      	orrs	r2, r3
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	609a      	str	r2, [r3, #8]
}
 8003e50:	bf00      	nop
 8003e52:	371c      	adds	r7, #28
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr

08003e5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d101      	bne.n	8003e74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e70:	2302      	movs	r3, #2
 8003e72:	e05a      	b.n	8003f2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a21      	ldr	r2, [pc, #132]	; (8003f38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d022      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ec0:	d01d      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a1d      	ldr	r2, [pc, #116]	; (8003f3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d018      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a1b      	ldr	r2, [pc, #108]	; (8003f40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d013      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a1a      	ldr	r2, [pc, #104]	; (8003f44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d00e      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a18      	ldr	r2, [pc, #96]	; (8003f48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d009      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a17      	ldr	r2, [pc, #92]	; (8003f4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d004      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a15      	ldr	r2, [pc, #84]	; (8003f50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d10c      	bne.n	8003f18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	68ba      	ldr	r2, [r7, #8]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3714      	adds	r7, #20
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	40010000 	.word	0x40010000
 8003f3c:	40000400 	.word	0x40000400
 8003f40:	40000800 	.word	0x40000800
 8003f44:	40000c00 	.word	0x40000c00
 8003f48:	40010400 	.word	0x40010400
 8003f4c:	40014000 	.word	0x40014000
 8003f50:	40001800 	.word	0x40001800

08003f54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e03f      	b.n	800400e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fd f804 	bl	8000fb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2224      	movs	r2, #36	; 0x24
 8003fac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68da      	ldr	r2, [r3, #12]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 f90b 	bl	80041dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	691a      	ldr	r2, [r3, #16]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003fd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695a      	ldr	r2, [r3, #20]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003fe4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68da      	ldr	r2, [r3, #12]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ff4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2220      	movs	r2, #32
 8004000:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2220      	movs	r2, #32
 8004008:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b088      	sub	sp, #32
 800401a:	af02      	add	r7, sp, #8
 800401c:	60f8      	str	r0, [r7, #12]
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	603b      	str	r3, [r7, #0]
 8004022:	4613      	mov	r3, r2
 8004024:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004026:	2300      	movs	r3, #0
 8004028:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b20      	cmp	r3, #32
 8004034:	f040 8083 	bne.w	800413e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <HAL_UART_Transmit+0x2e>
 800403e:	88fb      	ldrh	r3, [r7, #6]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d101      	bne.n	8004048 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e07b      	b.n	8004140 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800404e:	2b01      	cmp	r3, #1
 8004050:	d101      	bne.n	8004056 <HAL_UART_Transmit+0x40>
 8004052:	2302      	movs	r3, #2
 8004054:	e074      	b.n	8004140 <HAL_UART_Transmit+0x12a>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2221      	movs	r2, #33	; 0x21
 8004068:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800406c:	f7fd fdb6 	bl	8001bdc <HAL_GetTick>
 8004070:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	88fa      	ldrh	r2, [r7, #6]
 8004076:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	88fa      	ldrh	r2, [r7, #6]
 800407c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004086:	e042      	b.n	800410e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800408c:	b29b      	uxth	r3, r3
 800408e:	3b01      	subs	r3, #1
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800409e:	d122      	bne.n	80040e6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	2200      	movs	r2, #0
 80040a8:	2180      	movs	r1, #128	; 0x80
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f000 f84c 	bl	8004148 <UART_WaitOnFlagUntilTimeout>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d001      	beq.n	80040ba <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e042      	b.n	8004140 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	881b      	ldrh	r3, [r3, #0]
 80040c2:	461a      	mov	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040cc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d103      	bne.n	80040de <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	3302      	adds	r3, #2
 80040da:	60bb      	str	r3, [r7, #8]
 80040dc:	e017      	b.n	800410e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	3301      	adds	r3, #1
 80040e2:	60bb      	str	r3, [r7, #8]
 80040e4:	e013      	b.n	800410e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	9300      	str	r3, [sp, #0]
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	2200      	movs	r2, #0
 80040ee:	2180      	movs	r1, #128	; 0x80
 80040f0:	68f8      	ldr	r0, [r7, #12]
 80040f2:	f000 f829 	bl	8004148 <UART_WaitOnFlagUntilTimeout>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e01f      	b.n	8004140 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	1c5a      	adds	r2, r3, #1
 8004104:	60ba      	str	r2, [r7, #8]
 8004106:	781a      	ldrb	r2, [r3, #0]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004112:	b29b      	uxth	r3, r3
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1b7      	bne.n	8004088 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	9300      	str	r3, [sp, #0]
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	2200      	movs	r2, #0
 8004120:	2140      	movs	r1, #64	; 0x40
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 f810 	bl	8004148 <UART_WaitOnFlagUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e006      	b.n	8004140 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2220      	movs	r2, #32
 8004136:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	e000      	b.n	8004140 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800413e:	2302      	movs	r3, #2
  }
}
 8004140:	4618      	mov	r0, r3
 8004142:	3718      	adds	r7, #24
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	603b      	str	r3, [r7, #0]
 8004154:	4613      	mov	r3, r2
 8004156:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004158:	e02c      	b.n	80041b4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004160:	d028      	beq.n	80041b4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d007      	beq.n	8004178 <UART_WaitOnFlagUntilTimeout+0x30>
 8004168:	f7fd fd38 	bl	8001bdc <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	69ba      	ldr	r2, [r7, #24]
 8004174:	429a      	cmp	r2, r3
 8004176:	d21d      	bcs.n	80041b4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68da      	ldr	r2, [r3, #12]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004186:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	695a      	ldr	r2, [r3, #20]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0201 	bic.w	r2, r2, #1
 8004196:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2220      	movs	r2, #32
 800419c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e00f      	b.n	80041d4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4013      	ands	r3, r2
 80041be:	68ba      	ldr	r2, [r7, #8]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	bf0c      	ite	eq
 80041c4:	2301      	moveq	r3, #1
 80041c6:	2300      	movne	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	461a      	mov	r2, r3
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d0c3      	beq.n	800415a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041e0:	b085      	sub	sp, #20
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68da      	ldr	r2, [r3, #12]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	430a      	orrs	r2, r1
 80041fa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689a      	ldr	r2, [r3, #8]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	431a      	orrs	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	4313      	orrs	r3, r2
 8004212:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800421e:	f023 030c 	bic.w	r3, r3, #12
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	6812      	ldr	r2, [r2, #0]
 8004226:	68f9      	ldr	r1, [r7, #12]
 8004228:	430b      	orrs	r3, r1
 800422a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	699a      	ldr	r2, [r3, #24]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	430a      	orrs	r2, r1
 8004240:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	69db      	ldr	r3, [r3, #28]
 8004246:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800424a:	f040 818b 	bne.w	8004564 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4ac1      	ldr	r2, [pc, #772]	; (8004558 <UART_SetConfig+0x37c>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d005      	beq.n	8004264 <UART_SetConfig+0x88>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4abf      	ldr	r2, [pc, #764]	; (800455c <UART_SetConfig+0x380>)
 800425e:	4293      	cmp	r3, r2
 8004260:	f040 80bd 	bne.w	80043de <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004264:	f7fe fcec 	bl	8002c40 <HAL_RCC_GetPCLK2Freq>
 8004268:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	461d      	mov	r5, r3
 800426e:	f04f 0600 	mov.w	r6, #0
 8004272:	46a8      	mov	r8, r5
 8004274:	46b1      	mov	r9, r6
 8004276:	eb18 0308 	adds.w	r3, r8, r8
 800427a:	eb49 0409 	adc.w	r4, r9, r9
 800427e:	4698      	mov	r8, r3
 8004280:	46a1      	mov	r9, r4
 8004282:	eb18 0805 	adds.w	r8, r8, r5
 8004286:	eb49 0906 	adc.w	r9, r9, r6
 800428a:	f04f 0100 	mov.w	r1, #0
 800428e:	f04f 0200 	mov.w	r2, #0
 8004292:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004296:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800429a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800429e:	4688      	mov	r8, r1
 80042a0:	4691      	mov	r9, r2
 80042a2:	eb18 0005 	adds.w	r0, r8, r5
 80042a6:	eb49 0106 	adc.w	r1, r9, r6
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	461d      	mov	r5, r3
 80042b0:	f04f 0600 	mov.w	r6, #0
 80042b4:	196b      	adds	r3, r5, r5
 80042b6:	eb46 0406 	adc.w	r4, r6, r6
 80042ba:	461a      	mov	r2, r3
 80042bc:	4623      	mov	r3, r4
 80042be:	f7fb ffdf 	bl	8000280 <__aeabi_uldivmod>
 80042c2:	4603      	mov	r3, r0
 80042c4:	460c      	mov	r4, r1
 80042c6:	461a      	mov	r2, r3
 80042c8:	4ba5      	ldr	r3, [pc, #660]	; (8004560 <UART_SetConfig+0x384>)
 80042ca:	fba3 2302 	umull	r2, r3, r3, r2
 80042ce:	095b      	lsrs	r3, r3, #5
 80042d0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	461d      	mov	r5, r3
 80042d8:	f04f 0600 	mov.w	r6, #0
 80042dc:	46a9      	mov	r9, r5
 80042de:	46b2      	mov	sl, r6
 80042e0:	eb19 0309 	adds.w	r3, r9, r9
 80042e4:	eb4a 040a 	adc.w	r4, sl, sl
 80042e8:	4699      	mov	r9, r3
 80042ea:	46a2      	mov	sl, r4
 80042ec:	eb19 0905 	adds.w	r9, r9, r5
 80042f0:	eb4a 0a06 	adc.w	sl, sl, r6
 80042f4:	f04f 0100 	mov.w	r1, #0
 80042f8:	f04f 0200 	mov.w	r2, #0
 80042fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004300:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004304:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004308:	4689      	mov	r9, r1
 800430a:	4692      	mov	sl, r2
 800430c:	eb19 0005 	adds.w	r0, r9, r5
 8004310:	eb4a 0106 	adc.w	r1, sl, r6
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	461d      	mov	r5, r3
 800431a:	f04f 0600 	mov.w	r6, #0
 800431e:	196b      	adds	r3, r5, r5
 8004320:	eb46 0406 	adc.w	r4, r6, r6
 8004324:	461a      	mov	r2, r3
 8004326:	4623      	mov	r3, r4
 8004328:	f7fb ffaa 	bl	8000280 <__aeabi_uldivmod>
 800432c:	4603      	mov	r3, r0
 800432e:	460c      	mov	r4, r1
 8004330:	461a      	mov	r2, r3
 8004332:	4b8b      	ldr	r3, [pc, #556]	; (8004560 <UART_SetConfig+0x384>)
 8004334:	fba3 1302 	umull	r1, r3, r3, r2
 8004338:	095b      	lsrs	r3, r3, #5
 800433a:	2164      	movs	r1, #100	; 0x64
 800433c:	fb01 f303 	mul.w	r3, r1, r3
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	3332      	adds	r3, #50	; 0x32
 8004346:	4a86      	ldr	r2, [pc, #536]	; (8004560 <UART_SetConfig+0x384>)
 8004348:	fba2 2303 	umull	r2, r3, r2, r3
 800434c:	095b      	lsrs	r3, r3, #5
 800434e:	005b      	lsls	r3, r3, #1
 8004350:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004354:	4498      	add	r8, r3
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	461d      	mov	r5, r3
 800435a:	f04f 0600 	mov.w	r6, #0
 800435e:	46a9      	mov	r9, r5
 8004360:	46b2      	mov	sl, r6
 8004362:	eb19 0309 	adds.w	r3, r9, r9
 8004366:	eb4a 040a 	adc.w	r4, sl, sl
 800436a:	4699      	mov	r9, r3
 800436c:	46a2      	mov	sl, r4
 800436e:	eb19 0905 	adds.w	r9, r9, r5
 8004372:	eb4a 0a06 	adc.w	sl, sl, r6
 8004376:	f04f 0100 	mov.w	r1, #0
 800437a:	f04f 0200 	mov.w	r2, #0
 800437e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004382:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004386:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800438a:	4689      	mov	r9, r1
 800438c:	4692      	mov	sl, r2
 800438e:	eb19 0005 	adds.w	r0, r9, r5
 8004392:	eb4a 0106 	adc.w	r1, sl, r6
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	461d      	mov	r5, r3
 800439c:	f04f 0600 	mov.w	r6, #0
 80043a0:	196b      	adds	r3, r5, r5
 80043a2:	eb46 0406 	adc.w	r4, r6, r6
 80043a6:	461a      	mov	r2, r3
 80043a8:	4623      	mov	r3, r4
 80043aa:	f7fb ff69 	bl	8000280 <__aeabi_uldivmod>
 80043ae:	4603      	mov	r3, r0
 80043b0:	460c      	mov	r4, r1
 80043b2:	461a      	mov	r2, r3
 80043b4:	4b6a      	ldr	r3, [pc, #424]	; (8004560 <UART_SetConfig+0x384>)
 80043b6:	fba3 1302 	umull	r1, r3, r3, r2
 80043ba:	095b      	lsrs	r3, r3, #5
 80043bc:	2164      	movs	r1, #100	; 0x64
 80043be:	fb01 f303 	mul.w	r3, r1, r3
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	00db      	lsls	r3, r3, #3
 80043c6:	3332      	adds	r3, #50	; 0x32
 80043c8:	4a65      	ldr	r2, [pc, #404]	; (8004560 <UART_SetConfig+0x384>)
 80043ca:	fba2 2303 	umull	r2, r3, r2, r3
 80043ce:	095b      	lsrs	r3, r3, #5
 80043d0:	f003 0207 	and.w	r2, r3, #7
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4442      	add	r2, r8
 80043da:	609a      	str	r2, [r3, #8]
 80043dc:	e26f      	b.n	80048be <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043de:	f7fe fc1b 	bl	8002c18 <HAL_RCC_GetPCLK1Freq>
 80043e2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	461d      	mov	r5, r3
 80043e8:	f04f 0600 	mov.w	r6, #0
 80043ec:	46a8      	mov	r8, r5
 80043ee:	46b1      	mov	r9, r6
 80043f0:	eb18 0308 	adds.w	r3, r8, r8
 80043f4:	eb49 0409 	adc.w	r4, r9, r9
 80043f8:	4698      	mov	r8, r3
 80043fa:	46a1      	mov	r9, r4
 80043fc:	eb18 0805 	adds.w	r8, r8, r5
 8004400:	eb49 0906 	adc.w	r9, r9, r6
 8004404:	f04f 0100 	mov.w	r1, #0
 8004408:	f04f 0200 	mov.w	r2, #0
 800440c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004410:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004414:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004418:	4688      	mov	r8, r1
 800441a:	4691      	mov	r9, r2
 800441c:	eb18 0005 	adds.w	r0, r8, r5
 8004420:	eb49 0106 	adc.w	r1, r9, r6
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	461d      	mov	r5, r3
 800442a:	f04f 0600 	mov.w	r6, #0
 800442e:	196b      	adds	r3, r5, r5
 8004430:	eb46 0406 	adc.w	r4, r6, r6
 8004434:	461a      	mov	r2, r3
 8004436:	4623      	mov	r3, r4
 8004438:	f7fb ff22 	bl	8000280 <__aeabi_uldivmod>
 800443c:	4603      	mov	r3, r0
 800443e:	460c      	mov	r4, r1
 8004440:	461a      	mov	r2, r3
 8004442:	4b47      	ldr	r3, [pc, #284]	; (8004560 <UART_SetConfig+0x384>)
 8004444:	fba3 2302 	umull	r2, r3, r3, r2
 8004448:	095b      	lsrs	r3, r3, #5
 800444a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	461d      	mov	r5, r3
 8004452:	f04f 0600 	mov.w	r6, #0
 8004456:	46a9      	mov	r9, r5
 8004458:	46b2      	mov	sl, r6
 800445a:	eb19 0309 	adds.w	r3, r9, r9
 800445e:	eb4a 040a 	adc.w	r4, sl, sl
 8004462:	4699      	mov	r9, r3
 8004464:	46a2      	mov	sl, r4
 8004466:	eb19 0905 	adds.w	r9, r9, r5
 800446a:	eb4a 0a06 	adc.w	sl, sl, r6
 800446e:	f04f 0100 	mov.w	r1, #0
 8004472:	f04f 0200 	mov.w	r2, #0
 8004476:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800447a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800447e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004482:	4689      	mov	r9, r1
 8004484:	4692      	mov	sl, r2
 8004486:	eb19 0005 	adds.w	r0, r9, r5
 800448a:	eb4a 0106 	adc.w	r1, sl, r6
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	461d      	mov	r5, r3
 8004494:	f04f 0600 	mov.w	r6, #0
 8004498:	196b      	adds	r3, r5, r5
 800449a:	eb46 0406 	adc.w	r4, r6, r6
 800449e:	461a      	mov	r2, r3
 80044a0:	4623      	mov	r3, r4
 80044a2:	f7fb feed 	bl	8000280 <__aeabi_uldivmod>
 80044a6:	4603      	mov	r3, r0
 80044a8:	460c      	mov	r4, r1
 80044aa:	461a      	mov	r2, r3
 80044ac:	4b2c      	ldr	r3, [pc, #176]	; (8004560 <UART_SetConfig+0x384>)
 80044ae:	fba3 1302 	umull	r1, r3, r3, r2
 80044b2:	095b      	lsrs	r3, r3, #5
 80044b4:	2164      	movs	r1, #100	; 0x64
 80044b6:	fb01 f303 	mul.w	r3, r1, r3
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	00db      	lsls	r3, r3, #3
 80044be:	3332      	adds	r3, #50	; 0x32
 80044c0:	4a27      	ldr	r2, [pc, #156]	; (8004560 <UART_SetConfig+0x384>)
 80044c2:	fba2 2303 	umull	r2, r3, r2, r3
 80044c6:	095b      	lsrs	r3, r3, #5
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80044ce:	4498      	add	r8, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	461d      	mov	r5, r3
 80044d4:	f04f 0600 	mov.w	r6, #0
 80044d8:	46a9      	mov	r9, r5
 80044da:	46b2      	mov	sl, r6
 80044dc:	eb19 0309 	adds.w	r3, r9, r9
 80044e0:	eb4a 040a 	adc.w	r4, sl, sl
 80044e4:	4699      	mov	r9, r3
 80044e6:	46a2      	mov	sl, r4
 80044e8:	eb19 0905 	adds.w	r9, r9, r5
 80044ec:	eb4a 0a06 	adc.w	sl, sl, r6
 80044f0:	f04f 0100 	mov.w	r1, #0
 80044f4:	f04f 0200 	mov.w	r2, #0
 80044f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004500:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004504:	4689      	mov	r9, r1
 8004506:	4692      	mov	sl, r2
 8004508:	eb19 0005 	adds.w	r0, r9, r5
 800450c:	eb4a 0106 	adc.w	r1, sl, r6
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	461d      	mov	r5, r3
 8004516:	f04f 0600 	mov.w	r6, #0
 800451a:	196b      	adds	r3, r5, r5
 800451c:	eb46 0406 	adc.w	r4, r6, r6
 8004520:	461a      	mov	r2, r3
 8004522:	4623      	mov	r3, r4
 8004524:	f7fb feac 	bl	8000280 <__aeabi_uldivmod>
 8004528:	4603      	mov	r3, r0
 800452a:	460c      	mov	r4, r1
 800452c:	461a      	mov	r2, r3
 800452e:	4b0c      	ldr	r3, [pc, #48]	; (8004560 <UART_SetConfig+0x384>)
 8004530:	fba3 1302 	umull	r1, r3, r3, r2
 8004534:	095b      	lsrs	r3, r3, #5
 8004536:	2164      	movs	r1, #100	; 0x64
 8004538:	fb01 f303 	mul.w	r3, r1, r3
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	3332      	adds	r3, #50	; 0x32
 8004542:	4a07      	ldr	r2, [pc, #28]	; (8004560 <UART_SetConfig+0x384>)
 8004544:	fba2 2303 	umull	r2, r3, r2, r3
 8004548:	095b      	lsrs	r3, r3, #5
 800454a:	f003 0207 	and.w	r2, r3, #7
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4442      	add	r2, r8
 8004554:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004556:	e1b2      	b.n	80048be <UART_SetConfig+0x6e2>
 8004558:	40011000 	.word	0x40011000
 800455c:	40011400 	.word	0x40011400
 8004560:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4ad7      	ldr	r2, [pc, #860]	; (80048c8 <UART_SetConfig+0x6ec>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d005      	beq.n	800457a <UART_SetConfig+0x39e>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4ad6      	ldr	r2, [pc, #856]	; (80048cc <UART_SetConfig+0x6f0>)
 8004574:	4293      	cmp	r3, r2
 8004576:	f040 80d1 	bne.w	800471c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800457a:	f7fe fb61 	bl	8002c40 <HAL_RCC_GetPCLK2Freq>
 800457e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	469a      	mov	sl, r3
 8004584:	f04f 0b00 	mov.w	fp, #0
 8004588:	46d0      	mov	r8, sl
 800458a:	46d9      	mov	r9, fp
 800458c:	eb18 0308 	adds.w	r3, r8, r8
 8004590:	eb49 0409 	adc.w	r4, r9, r9
 8004594:	4698      	mov	r8, r3
 8004596:	46a1      	mov	r9, r4
 8004598:	eb18 080a 	adds.w	r8, r8, sl
 800459c:	eb49 090b 	adc.w	r9, r9, fp
 80045a0:	f04f 0100 	mov.w	r1, #0
 80045a4:	f04f 0200 	mov.w	r2, #0
 80045a8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80045ac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80045b0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80045b4:	4688      	mov	r8, r1
 80045b6:	4691      	mov	r9, r2
 80045b8:	eb1a 0508 	adds.w	r5, sl, r8
 80045bc:	eb4b 0609 	adc.w	r6, fp, r9
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	4619      	mov	r1, r3
 80045c6:	f04f 0200 	mov.w	r2, #0
 80045ca:	f04f 0300 	mov.w	r3, #0
 80045ce:	f04f 0400 	mov.w	r4, #0
 80045d2:	0094      	lsls	r4, r2, #2
 80045d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80045d8:	008b      	lsls	r3, r1, #2
 80045da:	461a      	mov	r2, r3
 80045dc:	4623      	mov	r3, r4
 80045de:	4628      	mov	r0, r5
 80045e0:	4631      	mov	r1, r6
 80045e2:	f7fb fe4d 	bl	8000280 <__aeabi_uldivmod>
 80045e6:	4603      	mov	r3, r0
 80045e8:	460c      	mov	r4, r1
 80045ea:	461a      	mov	r2, r3
 80045ec:	4bb8      	ldr	r3, [pc, #736]	; (80048d0 <UART_SetConfig+0x6f4>)
 80045ee:	fba3 2302 	umull	r2, r3, r3, r2
 80045f2:	095b      	lsrs	r3, r3, #5
 80045f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	469b      	mov	fp, r3
 80045fc:	f04f 0c00 	mov.w	ip, #0
 8004600:	46d9      	mov	r9, fp
 8004602:	46e2      	mov	sl, ip
 8004604:	eb19 0309 	adds.w	r3, r9, r9
 8004608:	eb4a 040a 	adc.w	r4, sl, sl
 800460c:	4699      	mov	r9, r3
 800460e:	46a2      	mov	sl, r4
 8004610:	eb19 090b 	adds.w	r9, r9, fp
 8004614:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004618:	f04f 0100 	mov.w	r1, #0
 800461c:	f04f 0200 	mov.w	r2, #0
 8004620:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004624:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004628:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800462c:	4689      	mov	r9, r1
 800462e:	4692      	mov	sl, r2
 8004630:	eb1b 0509 	adds.w	r5, fp, r9
 8004634:	eb4c 060a 	adc.w	r6, ip, sl
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	4619      	mov	r1, r3
 800463e:	f04f 0200 	mov.w	r2, #0
 8004642:	f04f 0300 	mov.w	r3, #0
 8004646:	f04f 0400 	mov.w	r4, #0
 800464a:	0094      	lsls	r4, r2, #2
 800464c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004650:	008b      	lsls	r3, r1, #2
 8004652:	461a      	mov	r2, r3
 8004654:	4623      	mov	r3, r4
 8004656:	4628      	mov	r0, r5
 8004658:	4631      	mov	r1, r6
 800465a:	f7fb fe11 	bl	8000280 <__aeabi_uldivmod>
 800465e:	4603      	mov	r3, r0
 8004660:	460c      	mov	r4, r1
 8004662:	461a      	mov	r2, r3
 8004664:	4b9a      	ldr	r3, [pc, #616]	; (80048d0 <UART_SetConfig+0x6f4>)
 8004666:	fba3 1302 	umull	r1, r3, r3, r2
 800466a:	095b      	lsrs	r3, r3, #5
 800466c:	2164      	movs	r1, #100	; 0x64
 800466e:	fb01 f303 	mul.w	r3, r1, r3
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	011b      	lsls	r3, r3, #4
 8004676:	3332      	adds	r3, #50	; 0x32
 8004678:	4a95      	ldr	r2, [pc, #596]	; (80048d0 <UART_SetConfig+0x6f4>)
 800467a:	fba2 2303 	umull	r2, r3, r2, r3
 800467e:	095b      	lsrs	r3, r3, #5
 8004680:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004684:	4498      	add	r8, r3
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	469b      	mov	fp, r3
 800468a:	f04f 0c00 	mov.w	ip, #0
 800468e:	46d9      	mov	r9, fp
 8004690:	46e2      	mov	sl, ip
 8004692:	eb19 0309 	adds.w	r3, r9, r9
 8004696:	eb4a 040a 	adc.w	r4, sl, sl
 800469a:	4699      	mov	r9, r3
 800469c:	46a2      	mov	sl, r4
 800469e:	eb19 090b 	adds.w	r9, r9, fp
 80046a2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80046a6:	f04f 0100 	mov.w	r1, #0
 80046aa:	f04f 0200 	mov.w	r2, #0
 80046ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80046b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80046b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80046ba:	4689      	mov	r9, r1
 80046bc:	4692      	mov	sl, r2
 80046be:	eb1b 0509 	adds.w	r5, fp, r9
 80046c2:	eb4c 060a 	adc.w	r6, ip, sl
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	4619      	mov	r1, r3
 80046cc:	f04f 0200 	mov.w	r2, #0
 80046d0:	f04f 0300 	mov.w	r3, #0
 80046d4:	f04f 0400 	mov.w	r4, #0
 80046d8:	0094      	lsls	r4, r2, #2
 80046da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80046de:	008b      	lsls	r3, r1, #2
 80046e0:	461a      	mov	r2, r3
 80046e2:	4623      	mov	r3, r4
 80046e4:	4628      	mov	r0, r5
 80046e6:	4631      	mov	r1, r6
 80046e8:	f7fb fdca 	bl	8000280 <__aeabi_uldivmod>
 80046ec:	4603      	mov	r3, r0
 80046ee:	460c      	mov	r4, r1
 80046f0:	461a      	mov	r2, r3
 80046f2:	4b77      	ldr	r3, [pc, #476]	; (80048d0 <UART_SetConfig+0x6f4>)
 80046f4:	fba3 1302 	umull	r1, r3, r3, r2
 80046f8:	095b      	lsrs	r3, r3, #5
 80046fa:	2164      	movs	r1, #100	; 0x64
 80046fc:	fb01 f303 	mul.w	r3, r1, r3
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	011b      	lsls	r3, r3, #4
 8004704:	3332      	adds	r3, #50	; 0x32
 8004706:	4a72      	ldr	r2, [pc, #456]	; (80048d0 <UART_SetConfig+0x6f4>)
 8004708:	fba2 2303 	umull	r2, r3, r2, r3
 800470c:	095b      	lsrs	r3, r3, #5
 800470e:	f003 020f 	and.w	r2, r3, #15
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4442      	add	r2, r8
 8004718:	609a      	str	r2, [r3, #8]
 800471a:	e0d0      	b.n	80048be <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800471c:	f7fe fa7c 	bl	8002c18 <HAL_RCC_GetPCLK1Freq>
 8004720:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	469a      	mov	sl, r3
 8004726:	f04f 0b00 	mov.w	fp, #0
 800472a:	46d0      	mov	r8, sl
 800472c:	46d9      	mov	r9, fp
 800472e:	eb18 0308 	adds.w	r3, r8, r8
 8004732:	eb49 0409 	adc.w	r4, r9, r9
 8004736:	4698      	mov	r8, r3
 8004738:	46a1      	mov	r9, r4
 800473a:	eb18 080a 	adds.w	r8, r8, sl
 800473e:	eb49 090b 	adc.w	r9, r9, fp
 8004742:	f04f 0100 	mov.w	r1, #0
 8004746:	f04f 0200 	mov.w	r2, #0
 800474a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800474e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004752:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004756:	4688      	mov	r8, r1
 8004758:	4691      	mov	r9, r2
 800475a:	eb1a 0508 	adds.w	r5, sl, r8
 800475e:	eb4b 0609 	adc.w	r6, fp, r9
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	4619      	mov	r1, r3
 8004768:	f04f 0200 	mov.w	r2, #0
 800476c:	f04f 0300 	mov.w	r3, #0
 8004770:	f04f 0400 	mov.w	r4, #0
 8004774:	0094      	lsls	r4, r2, #2
 8004776:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800477a:	008b      	lsls	r3, r1, #2
 800477c:	461a      	mov	r2, r3
 800477e:	4623      	mov	r3, r4
 8004780:	4628      	mov	r0, r5
 8004782:	4631      	mov	r1, r6
 8004784:	f7fb fd7c 	bl	8000280 <__aeabi_uldivmod>
 8004788:	4603      	mov	r3, r0
 800478a:	460c      	mov	r4, r1
 800478c:	461a      	mov	r2, r3
 800478e:	4b50      	ldr	r3, [pc, #320]	; (80048d0 <UART_SetConfig+0x6f4>)
 8004790:	fba3 2302 	umull	r2, r3, r3, r2
 8004794:	095b      	lsrs	r3, r3, #5
 8004796:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	469b      	mov	fp, r3
 800479e:	f04f 0c00 	mov.w	ip, #0
 80047a2:	46d9      	mov	r9, fp
 80047a4:	46e2      	mov	sl, ip
 80047a6:	eb19 0309 	adds.w	r3, r9, r9
 80047aa:	eb4a 040a 	adc.w	r4, sl, sl
 80047ae:	4699      	mov	r9, r3
 80047b0:	46a2      	mov	sl, r4
 80047b2:	eb19 090b 	adds.w	r9, r9, fp
 80047b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80047ba:	f04f 0100 	mov.w	r1, #0
 80047be:	f04f 0200 	mov.w	r2, #0
 80047c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80047ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80047ce:	4689      	mov	r9, r1
 80047d0:	4692      	mov	sl, r2
 80047d2:	eb1b 0509 	adds.w	r5, fp, r9
 80047d6:	eb4c 060a 	adc.w	r6, ip, sl
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	4619      	mov	r1, r3
 80047e0:	f04f 0200 	mov.w	r2, #0
 80047e4:	f04f 0300 	mov.w	r3, #0
 80047e8:	f04f 0400 	mov.w	r4, #0
 80047ec:	0094      	lsls	r4, r2, #2
 80047ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80047f2:	008b      	lsls	r3, r1, #2
 80047f4:	461a      	mov	r2, r3
 80047f6:	4623      	mov	r3, r4
 80047f8:	4628      	mov	r0, r5
 80047fa:	4631      	mov	r1, r6
 80047fc:	f7fb fd40 	bl	8000280 <__aeabi_uldivmod>
 8004800:	4603      	mov	r3, r0
 8004802:	460c      	mov	r4, r1
 8004804:	461a      	mov	r2, r3
 8004806:	4b32      	ldr	r3, [pc, #200]	; (80048d0 <UART_SetConfig+0x6f4>)
 8004808:	fba3 1302 	umull	r1, r3, r3, r2
 800480c:	095b      	lsrs	r3, r3, #5
 800480e:	2164      	movs	r1, #100	; 0x64
 8004810:	fb01 f303 	mul.w	r3, r1, r3
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	3332      	adds	r3, #50	; 0x32
 800481a:	4a2d      	ldr	r2, [pc, #180]	; (80048d0 <UART_SetConfig+0x6f4>)
 800481c:	fba2 2303 	umull	r2, r3, r2, r3
 8004820:	095b      	lsrs	r3, r3, #5
 8004822:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004826:	4498      	add	r8, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	469b      	mov	fp, r3
 800482c:	f04f 0c00 	mov.w	ip, #0
 8004830:	46d9      	mov	r9, fp
 8004832:	46e2      	mov	sl, ip
 8004834:	eb19 0309 	adds.w	r3, r9, r9
 8004838:	eb4a 040a 	adc.w	r4, sl, sl
 800483c:	4699      	mov	r9, r3
 800483e:	46a2      	mov	sl, r4
 8004840:	eb19 090b 	adds.w	r9, r9, fp
 8004844:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004848:	f04f 0100 	mov.w	r1, #0
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004854:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004858:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800485c:	4689      	mov	r9, r1
 800485e:	4692      	mov	sl, r2
 8004860:	eb1b 0509 	adds.w	r5, fp, r9
 8004864:	eb4c 060a 	adc.w	r6, ip, sl
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	4619      	mov	r1, r3
 800486e:	f04f 0200 	mov.w	r2, #0
 8004872:	f04f 0300 	mov.w	r3, #0
 8004876:	f04f 0400 	mov.w	r4, #0
 800487a:	0094      	lsls	r4, r2, #2
 800487c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004880:	008b      	lsls	r3, r1, #2
 8004882:	461a      	mov	r2, r3
 8004884:	4623      	mov	r3, r4
 8004886:	4628      	mov	r0, r5
 8004888:	4631      	mov	r1, r6
 800488a:	f7fb fcf9 	bl	8000280 <__aeabi_uldivmod>
 800488e:	4603      	mov	r3, r0
 8004890:	460c      	mov	r4, r1
 8004892:	461a      	mov	r2, r3
 8004894:	4b0e      	ldr	r3, [pc, #56]	; (80048d0 <UART_SetConfig+0x6f4>)
 8004896:	fba3 1302 	umull	r1, r3, r3, r2
 800489a:	095b      	lsrs	r3, r3, #5
 800489c:	2164      	movs	r1, #100	; 0x64
 800489e:	fb01 f303 	mul.w	r3, r1, r3
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	3332      	adds	r3, #50	; 0x32
 80048a8:	4a09      	ldr	r2, [pc, #36]	; (80048d0 <UART_SetConfig+0x6f4>)
 80048aa:	fba2 2303 	umull	r2, r3, r2, r3
 80048ae:	095b      	lsrs	r3, r3, #5
 80048b0:	f003 020f 	and.w	r2, r3, #15
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4442      	add	r2, r8
 80048ba:	609a      	str	r2, [r3, #8]
}
 80048bc:	e7ff      	b.n	80048be <UART_SetConfig+0x6e2>
 80048be:	bf00      	nop
 80048c0:	3714      	adds	r7, #20
 80048c2:	46bd      	mov	sp, r7
 80048c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048c8:	40011000 	.word	0x40011000
 80048cc:	40011400 	.word	0x40011400
 80048d0:	51eb851f 	.word	0x51eb851f

080048d4 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80048dc:	4b22      	ldr	r3, [pc, #136]	; (8004968 <WIZCHIP_READ+0x94>)
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	4798      	blx	r3
   WIZCHIP.CS._select();
 80048e2:	4b21      	ldr	r3, [pc, #132]	; (8004968 <WIZCHIP_READ+0x94>)
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80048e8:	4b1f      	ldr	r3, [pc, #124]	; (8004968 <WIZCHIP_READ+0x94>)
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d003      	beq.n	80048f8 <WIZCHIP_READ+0x24>
 80048f0:	4b1d      	ldr	r3, [pc, #116]	; (8004968 <WIZCHIP_READ+0x94>)
 80048f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d114      	bne.n	8004922 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80048f8:	4b1b      	ldr	r3, [pc, #108]	; (8004968 <WIZCHIP_READ+0x94>)
 80048fa:	6a1b      	ldr	r3, [r3, #32]
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	0c12      	lsrs	r2, r2, #16
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	4610      	mov	r0, r2
 8004904:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004906:	4b18      	ldr	r3, [pc, #96]	; (8004968 <WIZCHIP_READ+0x94>)
 8004908:	6a1b      	ldr	r3, [r3, #32]
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	0a12      	lsrs	r2, r2, #8
 800490e:	b2d2      	uxtb	r2, r2
 8004910:	4610      	mov	r0, r2
 8004912:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004914:	4b14      	ldr	r3, [pc, #80]	; (8004968 <WIZCHIP_READ+0x94>)
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	4610      	mov	r0, r2
 800491e:	4798      	blx	r3
 8004920:	e011      	b.n	8004946 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	0c1b      	lsrs	r3, r3, #16
 8004926:	b2db      	uxtb	r3, r3
 8004928:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	0a1b      	lsrs	r3, r3, #8
 800492e:	b2db      	uxtb	r3, r3
 8004930:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	b2db      	uxtb	r3, r3
 8004936:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8004938:	4b0b      	ldr	r3, [pc, #44]	; (8004968 <WIZCHIP_READ+0x94>)
 800493a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493c:	f107 020c 	add.w	r2, r7, #12
 8004940:	2103      	movs	r1, #3
 8004942:	4610      	mov	r0, r2
 8004944:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8004946:	4b08      	ldr	r3, [pc, #32]	; (8004968 <WIZCHIP_READ+0x94>)
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	4798      	blx	r3
 800494c:	4603      	mov	r3, r0
 800494e:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8004950:	4b05      	ldr	r3, [pc, #20]	; (8004968 <WIZCHIP_READ+0x94>)
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004956:	4b04      	ldr	r3, [pc, #16]	; (8004968 <WIZCHIP_READ+0x94>)
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	4798      	blx	r3
   return ret;
 800495c:	7bfb      	ldrb	r3, [r7, #15]
}
 800495e:	4618      	mov	r0, r3
 8004960:	3710      	adds	r7, #16
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	20000158 	.word	0x20000158

0800496c <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	460b      	mov	r3, r1
 8004976:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8004978:	4b22      	ldr	r3, [pc, #136]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800497e:	4b21      	ldr	r3, [pc, #132]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f043 0304 	orr.w	r3, r3, #4
 800498a:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800498c:	4b1d      	ldr	r3, [pc, #116]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 800498e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004990:	2b00      	cmp	r3, #0
 8004992:	d119      	bne.n	80049c8 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004994:	4b1b      	ldr	r3, [pc, #108]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	0c12      	lsrs	r2, r2, #16
 800499c:	b2d2      	uxtb	r2, r2
 800499e:	4610      	mov	r0, r2
 80049a0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80049a2:	4b18      	ldr	r3, [pc, #96]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 80049a4:	6a1b      	ldr	r3, [r3, #32]
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	0a12      	lsrs	r2, r2, #8
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	4610      	mov	r0, r2
 80049ae:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80049b0:	4b14      	ldr	r3, [pc, #80]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 80049b2:	6a1b      	ldr	r3, [r3, #32]
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	4610      	mov	r0, r2
 80049ba:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80049bc:	4b11      	ldr	r3, [pc, #68]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 80049be:	6a1b      	ldr	r3, [r3, #32]
 80049c0:	78fa      	ldrb	r2, [r7, #3]
 80049c2:	4610      	mov	r0, r2
 80049c4:	4798      	blx	r3
 80049c6:	e013      	b.n	80049f0 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	0c1b      	lsrs	r3, r3, #16
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	0a1b      	lsrs	r3, r3, #8
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80049de:	78fb      	ldrb	r3, [r7, #3]
 80049e0:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80049e2:	4b08      	ldr	r3, [pc, #32]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 80049e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e6:	f107 020c 	add.w	r2, r7, #12
 80049ea:	2104      	movs	r1, #4
 80049ec:	4610      	mov	r0, r2
 80049ee:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80049f0:	4b04      	ldr	r3, [pc, #16]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80049f6:	4b03      	ldr	r3, [pc, #12]	; (8004a04 <WIZCHIP_WRITE+0x98>)
 80049f8:	691b      	ldr	r3, [r3, #16]
 80049fa:	4798      	blx	r3
}
 80049fc:	bf00      	nop
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	20000158 	.word	0x20000158

08004a08 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004a08:	b590      	push	{r4, r7, lr}
 8004a0a:	b087      	sub	sp, #28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	4613      	mov	r3, r2
 8004a14:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8004a16:	4b2b      	ldr	r3, [pc, #172]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004a1c:	4b29      	ldr	r3, [pc, #164]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004a22:	4b28      	ldr	r3, [pc, #160]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <WIZCHIP_READ_BUF+0x2a>
 8004a2a:	4b26      	ldr	r3, [pc, #152]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d126      	bne.n	8004a80 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004a32:	4b24      	ldr	r3, [pc, #144]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	0c12      	lsrs	r2, r2, #16
 8004a3a:	b2d2      	uxtb	r2, r2
 8004a3c:	4610      	mov	r0, r2
 8004a3e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004a40:	4b20      	ldr	r3, [pc, #128]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004a42:	6a1b      	ldr	r3, [r3, #32]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	0a12      	lsrs	r2, r2, #8
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	4610      	mov	r0, r2
 8004a4c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004a4e:	4b1d      	ldr	r3, [pc, #116]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	4610      	mov	r0, r2
 8004a58:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	82fb      	strh	r3, [r7, #22]
 8004a5e:	e00a      	b.n	8004a76 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8004a60:	4b18      	ldr	r3, [pc, #96]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	8afa      	ldrh	r2, [r7, #22]
 8004a66:	68b9      	ldr	r1, [r7, #8]
 8004a68:	188c      	adds	r4, r1, r2
 8004a6a:	4798      	blx	r3
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8004a70:	8afb      	ldrh	r3, [r7, #22]
 8004a72:	3301      	adds	r3, #1
 8004a74:	82fb      	strh	r3, [r7, #22]
 8004a76:	8afa      	ldrh	r2, [r7, #22]
 8004a78:	88fb      	ldrh	r3, [r7, #6]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d3f0      	bcc.n	8004a60 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004a7e:	e017      	b.n	8004ab0 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	0c1b      	lsrs	r3, r3, #16
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	0a1b      	lsrs	r3, r3, #8
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8004a96:	4b0b      	ldr	r3, [pc, #44]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9a:	f107 0210 	add.w	r2, r7, #16
 8004a9e:	2103      	movs	r1, #3
 8004aa0:	4610      	mov	r0, r2
 8004aa2:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8004aa4:	4b07      	ldr	r3, [pc, #28]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	88fa      	ldrh	r2, [r7, #6]
 8004aaa:	4611      	mov	r1, r2
 8004aac:	68b8      	ldr	r0, [r7, #8]
 8004aae:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004ab0:	4b04      	ldr	r3, [pc, #16]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004ab6:	4b03      	ldr	r3, [pc, #12]	; (8004ac4 <WIZCHIP_READ_BUF+0xbc>)
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	4798      	blx	r3
}
 8004abc:	bf00      	nop
 8004abe:	371c      	adds	r7, #28
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd90      	pop	{r4, r7, pc}
 8004ac4:	20000158 	.word	0x20000158

08004ac8 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8004ad6:	4b2b      	ldr	r3, [pc, #172]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004adc:	4b29      	ldr	r3, [pc, #164]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f043 0304 	orr.w	r3, r3, #4
 8004ae8:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004aea:	4b26      	ldr	r3, [pc, #152]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d126      	bne.n	8004b40 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004af2:	4b24      	ldr	r3, [pc, #144]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	0c12      	lsrs	r2, r2, #16
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	4610      	mov	r0, r2
 8004afe:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004b00:	4b20      	ldr	r3, [pc, #128]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	0a12      	lsrs	r2, r2, #8
 8004b08:	b2d2      	uxtb	r2, r2
 8004b0a:	4610      	mov	r0, r2
 8004b0c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004b0e:	4b1d      	ldr	r3, [pc, #116]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	4610      	mov	r0, r2
 8004b18:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	82fb      	strh	r3, [r7, #22]
 8004b1e:	e00a      	b.n	8004b36 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8004b20:	4b18      	ldr	r3, [pc, #96]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b22:	6a1b      	ldr	r3, [r3, #32]
 8004b24:	8afa      	ldrh	r2, [r7, #22]
 8004b26:	68b9      	ldr	r1, [r7, #8]
 8004b28:	440a      	add	r2, r1
 8004b2a:	7812      	ldrb	r2, [r2, #0]
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004b30:	8afb      	ldrh	r3, [r7, #22]
 8004b32:	3301      	adds	r3, #1
 8004b34:	82fb      	strh	r3, [r7, #22]
 8004b36:	8afa      	ldrh	r2, [r7, #22]
 8004b38:	88fb      	ldrh	r3, [r7, #6]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d3f0      	bcc.n	8004b20 <WIZCHIP_WRITE_BUF+0x58>
 8004b3e:	e017      	b.n	8004b70 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	0c1b      	lsrs	r3, r3, #16
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	0a1b      	lsrs	r3, r3, #8
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	74bb      	strb	r3, [r7, #18]
//		HAL_SPI_Transmit_DMA(&hspi1, spi_data, 3);
//		HAL_SPI_Transmit_DMA(&hspi1, pBuf, len );
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5a:	f107 0210 	add.w	r2, r7, #16
 8004b5e:	2103      	movs	r1, #3
 8004b60:	4610      	mov	r0, r2
 8004b62:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8004b64:	4b07      	ldr	r3, [pc, #28]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b68:	88fa      	ldrh	r2, [r7, #6]
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	68b8      	ldr	r0, [r7, #8]
 8004b6e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004b70:	4b04      	ldr	r3, [pc, #16]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004b76:	4b03      	ldr	r3, [pc, #12]	; (8004b84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	4798      	blx	r3
}
 8004b7c:	bf00      	nop
 8004b7e:	3718      	adds	r7, #24
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	20000158 	.word	0x20000158

08004b88 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8004b88:	b590      	push	{r4, r7, lr}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	4603      	mov	r3, r0
 8004b90:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8004b92:	2300      	movs	r3, #0
 8004b94:	81fb      	strh	r3, [r7, #14]
 8004b96:	2300      	movs	r3, #0
 8004b98:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004b9a:	79fb      	ldrb	r3, [r7, #7]
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	00db      	lsls	r3, r3, #3
 8004ba2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f7ff fe94 	bl	80048d4 <WIZCHIP_READ>
 8004bac:	4603      	mov	r3, r0
 8004bae:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004bb0:	89bb      	ldrh	r3, [r7, #12]
 8004bb2:	021b      	lsls	r3, r3, #8
 8004bb4:	b29c      	uxth	r4, r3
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	3301      	adds	r3, #1
 8004bbc:	00db      	lsls	r3, r3, #3
 8004bbe:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7ff fe86 	bl	80048d4 <WIZCHIP_READ>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	4423      	add	r3, r4
 8004bce:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8004bd0:	89bb      	ldrh	r3, [r7, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d01a      	beq.n	8004c0c <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004bd6:	79fb      	ldrb	r3, [r7, #7]
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	3301      	adds	r3, #1
 8004bdc:	00db      	lsls	r3, r3, #3
 8004bde:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7ff fe76 	bl	80048d4 <WIZCHIP_READ>
 8004be8:	4603      	mov	r3, r0
 8004bea:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004bec:	89fb      	ldrh	r3, [r7, #14]
 8004bee:	021b      	lsls	r3, r3, #8
 8004bf0:	b29c      	uxth	r4, r3
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	00db      	lsls	r3, r3, #3
 8004bfa:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7ff fe68 	bl	80048d4 <WIZCHIP_READ>
 8004c04:	4603      	mov	r3, r0
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	4423      	add	r3, r4
 8004c0a:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8004c0c:	89fa      	ldrh	r2, [r7, #14]
 8004c0e:	89bb      	ldrh	r3, [r7, #12]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d1c2      	bne.n	8004b9a <getSn_TX_FSR+0x12>
   return val;
 8004c14:	89fb      	ldrh	r3, [r7, #14]
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3714      	adds	r7, #20
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd90      	pop	{r4, r7, pc}

08004c1e <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8004c1e:	b590      	push	{r4, r7, lr}
 8004c20:	b085      	sub	sp, #20
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	4603      	mov	r3, r0
 8004c26:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	81fb      	strh	r3, [r7, #14]
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004c30:	79fb      	ldrb	r3, [r7, #7]
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	3301      	adds	r3, #1
 8004c36:	00db      	lsls	r3, r3, #3
 8004c38:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7ff fe49 	bl	80048d4 <WIZCHIP_READ>
 8004c42:	4603      	mov	r3, r0
 8004c44:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004c46:	89bb      	ldrh	r3, [r7, #12]
 8004c48:	021b      	lsls	r3, r3, #8
 8004c4a:	b29c      	uxth	r4, r3
 8004c4c:	79fb      	ldrb	r3, [r7, #7]
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	3301      	adds	r3, #1
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f7ff fe3b 	bl	80048d4 <WIZCHIP_READ>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	4423      	add	r3, r4
 8004c64:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8004c66:	89bb      	ldrh	r3, [r7, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d01a      	beq.n	8004ca2 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004c6c:	79fb      	ldrb	r3, [r7, #7]
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	3301      	adds	r3, #1
 8004c72:	00db      	lsls	r3, r3, #3
 8004c74:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7ff fe2b 	bl	80048d4 <WIZCHIP_READ>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004c82:	89fb      	ldrh	r3, [r7, #14]
 8004c84:	021b      	lsls	r3, r3, #8
 8004c86:	b29c      	uxth	r4, r3
 8004c88:	79fb      	ldrb	r3, [r7, #7]
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	00db      	lsls	r3, r3, #3
 8004c90:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7ff fe1d 	bl	80048d4 <WIZCHIP_READ>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	4423      	add	r3, r4
 8004ca0:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8004ca2:	89fa      	ldrh	r2, [r7, #14]
 8004ca4:	89bb      	ldrh	r3, [r7, #12]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d1c2      	bne.n	8004c30 <getSn_RX_RSR+0x12>
   return val;
 8004caa:	89fb      	ldrh	r3, [r7, #14]
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3714      	adds	r7, #20
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd90      	pop	{r4, r7, pc}

08004cb4 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8004cb4:	b590      	push	{r4, r7, lr}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	4603      	mov	r3, r0
 8004cbc:	6039      	str	r1, [r7, #0]
 8004cbe:	71fb      	strb	r3, [r7, #7]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8004ccc:	88bb      	ldrh	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d048      	beq.n	8004d64 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8004cd2:	79fb      	ldrb	r3, [r7, #7]
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	00db      	lsls	r3, r3, #3
 8004cda:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7ff fdf8 	bl	80048d4 <WIZCHIP_READ>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	021b      	lsls	r3, r3, #8
 8004cea:	b29c      	uxth	r4, r3
 8004cec:	79fb      	ldrb	r3, [r7, #7]
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7ff fdeb 	bl	80048d4 <WIZCHIP_READ>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	4423      	add	r3, r4
 8004d04:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8004d06:	89fb      	ldrh	r3, [r7, #14]
 8004d08:	021b      	lsls	r3, r3, #8
 8004d0a:	79fa      	ldrb	r2, [r7, #7]
 8004d0c:	0092      	lsls	r2, r2, #2
 8004d0e:	3202      	adds	r2, #2
 8004d10:	00d2      	lsls	r2, r2, #3
 8004d12:	4413      	add	r3, r2
 8004d14:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8004d16:	88bb      	ldrh	r3, [r7, #4]
 8004d18:	461a      	mov	r2, r3
 8004d1a:	6839      	ldr	r1, [r7, #0]
 8004d1c:	68b8      	ldr	r0, [r7, #8]
 8004d1e:	f7ff fed3 	bl	8004ac8 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8004d22:	89fa      	ldrh	r2, [r7, #14]
 8004d24:	88bb      	ldrh	r3, [r7, #4]
 8004d26:	4413      	add	r3, r2
 8004d28:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8004d2a:	79fb      	ldrb	r3, [r7, #7]
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	3301      	adds	r3, #1
 8004d30:	00db      	lsls	r3, r3, #3
 8004d32:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004d36:	461a      	mov	r2, r3
 8004d38:	89fb      	ldrh	r3, [r7, #14]
 8004d3a:	0a1b      	lsrs	r3, r3, #8
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	4619      	mov	r1, r3
 8004d42:	4610      	mov	r0, r2
 8004d44:	f7ff fe12 	bl	800496c <WIZCHIP_WRITE>
 8004d48:	79fb      	ldrb	r3, [r7, #7]
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	3301      	adds	r3, #1
 8004d4e:	00db      	lsls	r3, r3, #3
 8004d50:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8004d54:	461a      	mov	r2, r3
 8004d56:	89fb      	ldrh	r3, [r7, #14]
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	4610      	mov	r0, r2
 8004d5e:	f7ff fe05 	bl	800496c <WIZCHIP_WRITE>
 8004d62:	e000      	b.n	8004d66 <wiz_send_data+0xb2>
   if(len == 0)  return;
 8004d64:	bf00      	nop
}
 8004d66:	3714      	adds	r7, #20
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd90      	pop	{r4, r7, pc}

08004d6c <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8004d6c:	b590      	push	{r4, r7, lr}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	4603      	mov	r3, r0
 8004d74:	6039      	str	r1, [r7, #0]
 8004d76:	71fb      	strb	r3, [r7, #7]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8004d80:	2300      	movs	r3, #0
 8004d82:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8004d84:	88bb      	ldrh	r3, [r7, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d048      	beq.n	8004e1c <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8004d8a:	79fb      	ldrb	r3, [r7, #7]
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	3301      	adds	r3, #1
 8004d90:	00db      	lsls	r3, r3, #3
 8004d92:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7ff fd9c 	bl	80048d4 <WIZCHIP_READ>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	021b      	lsls	r3, r3, #8
 8004da2:	b29c      	uxth	r4, r3
 8004da4:	79fb      	ldrb	r3, [r7, #7]
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	3301      	adds	r3, #1
 8004daa:	00db      	lsls	r3, r3, #3
 8004dac:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7ff fd8f 	bl	80048d4 <WIZCHIP_READ>
 8004db6:	4603      	mov	r3, r0
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	4423      	add	r3, r4
 8004dbc:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8004dbe:	89fb      	ldrh	r3, [r7, #14]
 8004dc0:	021b      	lsls	r3, r3, #8
 8004dc2:	79fa      	ldrb	r2, [r7, #7]
 8004dc4:	0092      	lsls	r2, r2, #2
 8004dc6:	3203      	adds	r2, #3
 8004dc8:	00d2      	lsls	r2, r2, #3
 8004dca:	4413      	add	r3, r2
 8004dcc:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8004dce:	88bb      	ldrh	r3, [r7, #4]
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	6839      	ldr	r1, [r7, #0]
 8004dd4:	68b8      	ldr	r0, [r7, #8]
 8004dd6:	f7ff fe17 	bl	8004a08 <WIZCHIP_READ_BUF>
   ptr += len;
 8004dda:	89fa      	ldrh	r2, [r7, #14]
 8004ddc:	88bb      	ldrh	r3, [r7, #4]
 8004dde:	4413      	add	r3, r2
 8004de0:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8004de2:	79fb      	ldrb	r3, [r7, #7]
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	3301      	adds	r3, #1
 8004de8:	00db      	lsls	r3, r3, #3
 8004dea:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8004dee:	461a      	mov	r2, r3
 8004df0:	89fb      	ldrh	r3, [r7, #14]
 8004df2:	0a1b      	lsrs	r3, r3, #8
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	4619      	mov	r1, r3
 8004dfa:	4610      	mov	r0, r2
 8004dfc:	f7ff fdb6 	bl	800496c <WIZCHIP_WRITE>
 8004e00:	79fb      	ldrb	r3, [r7, #7]
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	3301      	adds	r3, #1
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	89fb      	ldrh	r3, [r7, #14]
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	4619      	mov	r1, r3
 8004e14:	4610      	mov	r0, r2
 8004e16:	f7ff fda9 	bl	800496c <WIZCHIP_WRITE>
 8004e1a:	e000      	b.n	8004e1e <wiz_recv_data+0xb2>
   if(len == 0) return;
 8004e1c:	bf00      	nop
}
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd90      	pop	{r4, r7, pc}

08004e24 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8004e24:	b590      	push	{r4, r7, lr}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	4604      	mov	r4, r0
 8004e2c:	4608      	mov	r0, r1
 8004e2e:	4611      	mov	r1, r2
 8004e30:	461a      	mov	r2, r3
 8004e32:	4623      	mov	r3, r4
 8004e34:	71fb      	strb	r3, [r7, #7]
 8004e36:	4603      	mov	r3, r0
 8004e38:	71bb      	strb	r3, [r7, #6]
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	80bb      	strh	r3, [r7, #4]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8004e42:	79fb      	ldrb	r3, [r7, #7]
 8004e44:	2b08      	cmp	r3, #8
 8004e46:	d902      	bls.n	8004e4e <socket+0x2a>
 8004e48:	f04f 33ff 	mov.w	r3, #4294967295
 8004e4c:	e0f1      	b.n	8005032 <socket+0x20e>
	switch(protocol)
 8004e4e:	79bb      	ldrb	r3, [r7, #6]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d004      	beq.n	8004e5e <socket+0x3a>
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	db10      	blt.n	8004e7a <socket+0x56>
 8004e58:	2b04      	cmp	r3, #4
 8004e5a:	dc0e      	bgt.n	8004e7a <socket+0x56>
            if(taddr == 0) return SOCKERR_SOCKINIT;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8004e5c:	e010      	b.n	8004e80 <socket+0x5c>
            getSIPR((uint8_t*)&taddr);
 8004e5e:	f107 030c 	add.w	r3, r7, #12
 8004e62:	2204      	movs	r2, #4
 8004e64:	4619      	mov	r1, r3
 8004e66:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004e6a:	f7ff fdcd 	bl	8004a08 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d105      	bne.n	8004e80 <socket+0x5c>
 8004e74:	f06f 0302 	mvn.w	r3, #2
 8004e78:	e0db      	b.n	8005032 <socket+0x20e>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8004e7a:	f06f 0304 	mvn.w	r3, #4
 8004e7e:	e0d8      	b.n	8005032 <socket+0x20e>
         break;
 8004e80:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8004e82:	78fb      	ldrb	r3, [r7, #3]
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d002      	beq.n	8004e92 <socket+0x6e>
 8004e8c:	f06f 0305 	mvn.w	r3, #5
 8004e90:	e0cf      	b.n	8005032 <socket+0x20e>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8004e92:	78fb      	ldrb	r3, [r7, #3]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d025      	beq.n	8004ee4 <socket+0xc0>
	{
   	switch(protocol)
 8004e98:	79bb      	ldrb	r3, [r7, #6]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d002      	beq.n	8004ea4 <socket+0x80>
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d008      	beq.n	8004eb4 <socket+0x90>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8004ea2:	e024      	b.n	8004eee <socket+0xca>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8004ea4:	78fb      	ldrb	r3, [r7, #3]
 8004ea6:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d11c      	bne.n	8004ee8 <socket+0xc4>
 8004eae:	f06f 0305 	mvn.w	r3, #5
 8004eb2:	e0be      	b.n	8005032 <socket+0x20e>
   	      if(flag & SF_IGMP_VER2)
 8004eb4:	78fb      	ldrb	r3, [r7, #3]
 8004eb6:	f003 0320 	and.w	r3, r3, #32
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d006      	beq.n	8004ecc <socket+0xa8>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8004ebe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	db02      	blt.n	8004ecc <socket+0xa8>
 8004ec6:	f06f 0305 	mvn.w	r3, #5
 8004eca:	e0b2      	b.n	8005032 <socket+0x20e>
      	      if(flag & SF_UNI_BLOCK)
 8004ecc:	78fb      	ldrb	r3, [r7, #3]
 8004ece:	f003 0310 	and.w	r3, r3, #16
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00a      	beq.n	8004eec <socket+0xc8>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8004ed6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	db06      	blt.n	8004eec <socket+0xc8>
 8004ede:	f06f 0305 	mvn.w	r3, #5
 8004ee2:	e0a6      	b.n	8005032 <socket+0x20e>
   	}
   }
 8004ee4:	bf00      	nop
 8004ee6:	e002      	b.n	8004eee <socket+0xca>
   	      break;
 8004ee8:	bf00      	nop
 8004eea:	e000      	b.n	8004eee <socket+0xca>
   	      break;
 8004eec:	bf00      	nop
	close(sn);
 8004eee:	79fb      	ldrb	r3, [r7, #7]
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f000 f8ad 	bl	8005050 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8004ef6:	79fb      	ldrb	r3, [r7, #7]
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	3301      	adds	r3, #1
 8004efc:	00db      	lsls	r3, r3, #3
 8004efe:	4618      	mov	r0, r3
 8004f00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f04:	f023 030f 	bic.w	r3, r3, #15
 8004f08:	b25a      	sxtb	r2, r3
 8004f0a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	b25b      	sxtb	r3, r3
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	4619      	mov	r1, r3
 8004f16:	f7ff fd29 	bl	800496c <WIZCHIP_WRITE>
    #endif
	if(!port)
 8004f1a:	88bb      	ldrh	r3, [r7, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d110      	bne.n	8004f42 <socket+0x11e>
	{
	   port = sock_any_port++;
 8004f20:	4b46      	ldr	r3, [pc, #280]	; (800503c <socket+0x218>)
 8004f22:	881b      	ldrh	r3, [r3, #0]
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	b291      	uxth	r1, r2
 8004f28:	4a44      	ldr	r2, [pc, #272]	; (800503c <socket+0x218>)
 8004f2a:	8011      	strh	r1, [r2, #0]
 8004f2c:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8004f2e:	4b43      	ldr	r3, [pc, #268]	; (800503c <socket+0x218>)
 8004f30:	881b      	ldrh	r3, [r3, #0]
 8004f32:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d103      	bne.n	8004f42 <socket+0x11e>
 8004f3a:	4b40      	ldr	r3, [pc, #256]	; (800503c <socket+0x218>)
 8004f3c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004f40:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8004f42:	79fb      	ldrb	r3, [r7, #7]
 8004f44:	009b      	lsls	r3, r3, #2
 8004f46:	3301      	adds	r3, #1
 8004f48:	00db      	lsls	r3, r3, #3
 8004f4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f4e:	461a      	mov	r2, r3
 8004f50:	88bb      	ldrh	r3, [r7, #4]
 8004f52:	0a1b      	lsrs	r3, r3, #8
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	4619      	mov	r1, r3
 8004f5a:	4610      	mov	r0, r2
 8004f5c:	f7ff fd06 	bl	800496c <WIZCHIP_WRITE>
 8004f60:	79fb      	ldrb	r3, [r7, #7]
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	3301      	adds	r3, #1
 8004f66:	00db      	lsls	r3, r3, #3
 8004f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	88bb      	ldrh	r3, [r7, #4]
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	4619      	mov	r1, r3
 8004f74:	4610      	mov	r0, r2
 8004f76:	f7ff fcf9 	bl	800496c <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8004f7a:	79fb      	ldrb	r3, [r7, #7]
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	3301      	adds	r3, #1
 8004f80:	00db      	lsls	r3, r3, #3
 8004f82:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004f86:	2101      	movs	r1, #1
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f7ff fcef 	bl	800496c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004f8e:	bf00      	nop
 8004f90:	79fb      	ldrb	r3, [r7, #7]
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	3301      	adds	r3, #1
 8004f96:	00db      	lsls	r3, r3, #3
 8004f98:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff fc99 	bl	80048d4 <WIZCHIP_READ>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d1f3      	bne.n	8004f90 <socket+0x16c>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8004fa8:	79fb      	ldrb	r3, [r7, #7]
 8004faa:	2201      	movs	r2, #1
 8004fac:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb0:	b21b      	sxth	r3, r3
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	b21a      	sxth	r2, r3
 8004fb6:	4b22      	ldr	r3, [pc, #136]	; (8005040 <socket+0x21c>)
 8004fb8:	881b      	ldrh	r3, [r3, #0]
 8004fba:	b21b      	sxth	r3, r3
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	b21b      	sxth	r3, r3
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	4b1f      	ldr	r3, [pc, #124]	; (8005040 <socket+0x21c>)
 8004fc4:	801a      	strh	r2, [r3, #0]

	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 8004fc6:	78fb      	ldrb	r3, [r7, #3]
 8004fc8:	f003 0201 	and.w	r2, r3, #1
 8004fcc:	79fb      	ldrb	r3, [r7, #7]
 8004fce:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd2:	b21a      	sxth	r2, r3
 8004fd4:	4b1a      	ldr	r3, [pc, #104]	; (8005040 <socket+0x21c>)
 8004fd6:	881b      	ldrh	r3, [r3, #0]
 8004fd8:	b21b      	sxth	r3, r3
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	b21b      	sxth	r3, r3
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	4b17      	ldr	r3, [pc, #92]	; (8005040 <socket+0x21c>)
 8004fe2:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8004fe4:	79fb      	ldrb	r3, [r7, #7]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fec:	b21b      	sxth	r3, r3
 8004fee:	43db      	mvns	r3, r3
 8004ff0:	b21a      	sxth	r2, r3
 8004ff2:	4b14      	ldr	r3, [pc, #80]	; (8005044 <socket+0x220>)
 8004ff4:	881b      	ldrh	r3, [r3, #0]
 8004ff6:	b21b      	sxth	r3, r3
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	b21b      	sxth	r3, r3
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	4b11      	ldr	r3, [pc, #68]	; (8005044 <socket+0x220>)
 8005000:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8005002:	79fb      	ldrb	r3, [r7, #7]
 8005004:	4a10      	ldr	r2, [pc, #64]	; (8005048 <socket+0x224>)
 8005006:	2100      	movs	r1, #0
 8005008:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 800500c:	79fb      	ldrb	r3, [r7, #7]
 800500e:	4a0f      	ldr	r2, [pc, #60]	; (800504c <socket+0x228>)
 8005010:	2100      	movs	r1, #0
 8005012:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8005014:	bf00      	nop
 8005016:	79fb      	ldrb	r3, [r7, #7]
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	3301      	adds	r3, #1
 800501c:	00db      	lsls	r3, r3, #3
 800501e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005022:	4618      	mov	r0, r3
 8005024:	f7ff fc56 	bl	80048d4 <WIZCHIP_READ>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d0f3      	beq.n	8005016 <socket+0x1f2>
   return (int8_t)sn;
 800502e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8005032:	4618      	mov	r0, r3
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	bd90      	pop	{r4, r7, pc}
 800503a:	bf00      	nop
 800503c:	20000156 	.word	0x20000156
 8005040:	20000314 	.word	0x20000314
 8005044:	20000316 	.word	0x20000316
 8005048:	20000318 	.word	0x20000318
 800504c:	20000328 	.word	0x20000328

08005050 <close>:

int8_t close(uint8_t sn)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	4603      	mov	r3, r0
 8005058:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800505a:	79fb      	ldrb	r3, [r7, #7]
 800505c:	2b08      	cmp	r3, #8
 800505e:	d902      	bls.n	8005066 <close+0x16>
 8005060:	f04f 33ff 	mov.w	r3, #4294967295
 8005064:	e055      	b.n	8005112 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };
#endif
	setSn_CR(sn,Sn_CR_CLOSE);
 8005066:	79fb      	ldrb	r3, [r7, #7]
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	3301      	adds	r3, #1
 800506c:	00db      	lsls	r3, r3, #3
 800506e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005072:	2110      	movs	r1, #16
 8005074:	4618      	mov	r0, r3
 8005076:	f7ff fc79 	bl	800496c <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800507a:	bf00      	nop
 800507c:	79fb      	ldrb	r3, [r7, #7]
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	3301      	adds	r3, #1
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005088:	4618      	mov	r0, r3
 800508a:	f7ff fc23 	bl	80048d4 <WIZCHIP_READ>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d1f3      	bne.n	800507c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8005094:	79fb      	ldrb	r3, [r7, #7]
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	3301      	adds	r3, #1
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80050a0:	211f      	movs	r1, #31
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff fc62 	bl	800496c <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 80050a8:	79fb      	ldrb	r3, [r7, #7]
 80050aa:	2201      	movs	r2, #1
 80050ac:	fa02 f303 	lsl.w	r3, r2, r3
 80050b0:	b21b      	sxth	r3, r3
 80050b2:	43db      	mvns	r3, r3
 80050b4:	b21a      	sxth	r2, r3
 80050b6:	4b19      	ldr	r3, [pc, #100]	; (800511c <close+0xcc>)
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	b21b      	sxth	r3, r3
 80050bc:	4013      	ands	r3, r2
 80050be:	b21b      	sxth	r3, r3
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	4b16      	ldr	r3, [pc, #88]	; (800511c <close+0xcc>)
 80050c4:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 80050c6:	79fb      	ldrb	r3, [r7, #7]
 80050c8:	2201      	movs	r2, #1
 80050ca:	fa02 f303 	lsl.w	r3, r2, r3
 80050ce:	b21b      	sxth	r3, r3
 80050d0:	43db      	mvns	r3, r3
 80050d2:	b21a      	sxth	r2, r3
 80050d4:	4b12      	ldr	r3, [pc, #72]	; (8005120 <close+0xd0>)
 80050d6:	881b      	ldrh	r3, [r3, #0]
 80050d8:	b21b      	sxth	r3, r3
 80050da:	4013      	ands	r3, r2
 80050dc:	b21b      	sxth	r3, r3
 80050de:	b29a      	uxth	r2, r3
 80050e0:	4b0f      	ldr	r3, [pc, #60]	; (8005120 <close+0xd0>)
 80050e2:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 80050e4:	79fb      	ldrb	r3, [r7, #7]
 80050e6:	4a0f      	ldr	r2, [pc, #60]	; (8005124 <close+0xd4>)
 80050e8:	2100      	movs	r1, #0
 80050ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 80050ee:	79fb      	ldrb	r3, [r7, #7]
 80050f0:	4a0d      	ldr	r2, [pc, #52]	; (8005128 <close+0xd8>)
 80050f2:	2100      	movs	r1, #0
 80050f4:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 80050f6:	bf00      	nop
 80050f8:	79fb      	ldrb	r3, [r7, #7]
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	3301      	adds	r3, #1
 80050fe:	00db      	lsls	r3, r3, #3
 8005100:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff fbe5 	bl	80048d4 <WIZCHIP_READ>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1f3      	bne.n	80050f8 <close+0xa8>
	return SOCK_OK;
 8005110:	2301      	movs	r3, #1
}
 8005112:	4618      	mov	r0, r3
 8005114:	3708      	adds	r7, #8
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	20000314 	.word	0x20000314
 8005120:	20000316 	.word	0x20000316
 8005124:	20000318 	.word	0x20000318
 8005128:	20000328 	.word	0x20000328

0800512c <listen>:

int8_t listen(uint8_t sn)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
 8005132:	4603      	mov	r3, r0
 8005134:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8005136:	79fb      	ldrb	r3, [r7, #7]
 8005138:	2b08      	cmp	r3, #8
 800513a:	d902      	bls.n	8005142 <listen+0x16>
 800513c:	f04f 33ff 	mov.w	r3, #4294967295
 8005140:	e049      	b.n	80051d6 <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8005142:	79fb      	ldrb	r3, [r7, #7]
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	3301      	adds	r3, #1
 8005148:	00db      	lsls	r3, r3, #3
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff fbc2 	bl	80048d4 <WIZCHIP_READ>
 8005150:	4603      	mov	r3, r0
 8005152:	f003 030f 	and.w	r3, r3, #15
 8005156:	2b01      	cmp	r3, #1
 8005158:	d002      	beq.n	8005160 <listen+0x34>
 800515a:	f06f 0304 	mvn.w	r3, #4
 800515e:	e03a      	b.n	80051d6 <listen+0xaa>
	CHECK_SOCKINIT();
 8005160:	79fb      	ldrb	r3, [r7, #7]
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	3301      	adds	r3, #1
 8005166:	00db      	lsls	r3, r3, #3
 8005168:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800516c:	4618      	mov	r0, r3
 800516e:	f7ff fbb1 	bl	80048d4 <WIZCHIP_READ>
 8005172:	4603      	mov	r3, r0
 8005174:	2b13      	cmp	r3, #19
 8005176:	d002      	beq.n	800517e <listen+0x52>
 8005178:	f06f 0302 	mvn.w	r3, #2
 800517c:	e02b      	b.n	80051d6 <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 800517e:	79fb      	ldrb	r3, [r7, #7]
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	3301      	adds	r3, #1
 8005184:	00db      	lsls	r3, r3, #3
 8005186:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800518a:	2102      	movs	r1, #2
 800518c:	4618      	mov	r0, r3
 800518e:	f7ff fbed 	bl	800496c <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8005192:	bf00      	nop
 8005194:	79fb      	ldrb	r3, [r7, #7]
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	3301      	adds	r3, #1
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7ff fb97 	bl	80048d4 <WIZCHIP_READ>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1f3      	bne.n	8005194 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 80051ac:	e006      	b.n	80051bc <listen+0x90>
   {
         close(sn);
 80051ae:	79fb      	ldrb	r3, [r7, #7]
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7ff ff4d 	bl	8005050 <close>
         return SOCKERR_SOCKCLOSED;
 80051b6:	f06f 0303 	mvn.w	r3, #3
 80051ba:	e00c      	b.n	80051d6 <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 80051bc:	79fb      	ldrb	r3, [r7, #7]
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	3301      	adds	r3, #1
 80051c2:	00db      	lsls	r3, r3, #3
 80051c4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7ff fb83 	bl	80048d4 <WIZCHIP_READ>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b14      	cmp	r3, #20
 80051d2:	d1ec      	bne.n	80051ae <listen+0x82>
   }
   return SOCK_OK;
 80051d4:	2301      	movs	r3, #1
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
	...

080051e0 <disconnect>:
   
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	4603      	mov	r3, r0
 80051e8:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 80051ea:	79fb      	ldrb	r3, [r7, #7]
 80051ec:	2b08      	cmp	r3, #8
 80051ee:	d902      	bls.n	80051f6 <disconnect+0x16>
 80051f0:	f04f 33ff 	mov.w	r3, #4294967295
 80051f4:	e062      	b.n	80052bc <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	3301      	adds	r3, #1
 80051fc:	00db      	lsls	r3, r3, #3
 80051fe:	4618      	mov	r0, r3
 8005200:	f7ff fb68 	bl	80048d4 <WIZCHIP_READ>
 8005204:	4603      	mov	r3, r0
 8005206:	f003 030f 	and.w	r3, r3, #15
 800520a:	2b01      	cmp	r3, #1
 800520c:	d002      	beq.n	8005214 <disconnect+0x34>
 800520e:	f06f 0304 	mvn.w	r3, #4
 8005212:	e053      	b.n	80052bc <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8005214:	79fb      	ldrb	r3, [r7, #7]
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	3301      	adds	r3, #1
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005220:	2108      	movs	r1, #8
 8005222:	4618      	mov	r0, r3
 8005224:	f7ff fba2 	bl	800496c <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8005228:	bf00      	nop
 800522a:	79fb      	ldrb	r3, [r7, #7]
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	3301      	adds	r3, #1
 8005230:	00db      	lsls	r3, r3, #3
 8005232:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005236:	4618      	mov	r0, r3
 8005238:	f7ff fb4c 	bl	80048d4 <WIZCHIP_READ>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1f3      	bne.n	800522a <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8005242:	79fb      	ldrb	r3, [r7, #7]
 8005244:	2201      	movs	r2, #1
 8005246:	fa02 f303 	lsl.w	r3, r2, r3
 800524a:	b21b      	sxth	r3, r3
 800524c:	43db      	mvns	r3, r3
 800524e:	b21a      	sxth	r2, r3
 8005250:	4b1c      	ldr	r3, [pc, #112]	; (80052c4 <disconnect+0xe4>)
 8005252:	881b      	ldrh	r3, [r3, #0]
 8005254:	b21b      	sxth	r3, r3
 8005256:	4013      	ands	r3, r2
 8005258:	b21b      	sxth	r3, r3
 800525a:	b29a      	uxth	r2, r3
 800525c:	4b19      	ldr	r3, [pc, #100]	; (80052c4 <disconnect+0xe4>)
 800525e:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8005260:	4b19      	ldr	r3, [pc, #100]	; (80052c8 <disconnect+0xe8>)
 8005262:	881b      	ldrh	r3, [r3, #0]
 8005264:	461a      	mov	r2, r3
 8005266:	79fb      	ldrb	r3, [r7, #7]
 8005268:	fa42 f303 	asr.w	r3, r2, r3
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	2b00      	cmp	r3, #0
 8005272:	d016      	beq.n	80052a2 <disconnect+0xc2>
 8005274:	2300      	movs	r3, #0
 8005276:	e021      	b.n	80052bc <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8005278:	79fb      	ldrb	r3, [r7, #7]
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	3301      	adds	r3, #1
 800527e:	00db      	lsls	r3, r3, #3
 8005280:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff fb25 	bl	80048d4 <WIZCHIP_READ>
 800528a:	4603      	mov	r3, r0
 800528c:	f003 0308 	and.w	r3, r3, #8
 8005290:	2b00      	cmp	r3, #0
 8005292:	d006      	beq.n	80052a2 <disconnect+0xc2>
	   {
	      close(sn);
 8005294:	79fb      	ldrb	r3, [r7, #7]
 8005296:	4618      	mov	r0, r3
 8005298:	f7ff feda 	bl	8005050 <close>
	      return SOCKERR_TIMEOUT;
 800529c:	f06f 030c 	mvn.w	r3, #12
 80052a0:	e00c      	b.n	80052bc <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 80052a2:	79fb      	ldrb	r3, [r7, #7]
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	3301      	adds	r3, #1
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80052ae:	4618      	mov	r0, r3
 80052b0:	f7ff fb10 	bl	80048d4 <WIZCHIP_READ>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1de      	bne.n	8005278 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 80052ba:	2301      	movs	r3, #1
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	20000316 	.word	0x20000316
 80052c8:	20000314 	.word	0x20000314

080052cc <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	6039      	str	r1, [r7, #0]
 80052d6:	71fb      	strb	r3, [r7, #7]
 80052d8:	4613      	mov	r3, r2
 80052da:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 80052dc:	2300      	movs	r3, #0
 80052de:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 80052e0:	2300      	movs	r3, #0
 80052e2:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 80052e4:	79fb      	ldrb	r3, [r7, #7]
 80052e6:	2b08      	cmp	r3, #8
 80052e8:	d902      	bls.n	80052f0 <send+0x24>
 80052ea:	f04f 33ff 	mov.w	r3, #4294967295
 80052ee:	e0de      	b.n	80054ae <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80052f0:	79fb      	ldrb	r3, [r7, #7]
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	3301      	adds	r3, #1
 80052f6:	00db      	lsls	r3, r3, #3
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff faeb 	bl	80048d4 <WIZCHIP_READ>
 80052fe:	4603      	mov	r3, r0
 8005300:	f003 030f 	and.w	r3, r3, #15
 8005304:	2b01      	cmp	r3, #1
 8005306:	d002      	beq.n	800530e <send+0x42>
 8005308:	f06f 0304 	mvn.w	r3, #4
 800530c:	e0cf      	b.n	80054ae <send+0x1e2>
   CHECK_SOCKDATA();
 800530e:	88bb      	ldrh	r3, [r7, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d102      	bne.n	800531a <send+0x4e>
 8005314:	f06f 030d 	mvn.w	r3, #13
 8005318:	e0c9      	b.n	80054ae <send+0x1e2>

   tmp = getSn_SR(sn); //������ ��������� ������
 800531a:	79fb      	ldrb	r3, [r7, #7]
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	3301      	adds	r3, #1
 8005320:	00db      	lsls	r3, r3, #3
 8005322:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005326:	4618      	mov	r0, r3
 8005328:	f7ff fad4 	bl	80048d4 <WIZCHIP_READ>
 800532c:	4603      	mov	r3, r0
 800532e:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8005330:	7bfb      	ldrb	r3, [r7, #15]
 8005332:	2b17      	cmp	r3, #23
 8005334:	d005      	beq.n	8005342 <send+0x76>
 8005336:	7bfb      	ldrb	r3, [r7, #15]
 8005338:	2b1c      	cmp	r3, #28
 800533a:	d002      	beq.n	8005342 <send+0x76>
 800533c:	f06f 0306 	mvn.w	r3, #6
 8005340:	e0b5      	b.n	80054ae <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8005342:	4b5d      	ldr	r3, [pc, #372]	; (80054b8 <send+0x1ec>)
 8005344:	881b      	ldrh	r3, [r3, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	79fb      	ldrb	r3, [r7, #7]
 800534a:	fa42 f303 	asr.w	r3, r2, r3
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b00      	cmp	r3, #0
 8005354:	d039      	beq.n	80053ca <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8005356:	79fb      	ldrb	r3, [r7, #7]
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	3301      	adds	r3, #1
 800535c:	00db      	lsls	r3, r3, #3
 800535e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005362:	4618      	mov	r0, r3
 8005364:	f7ff fab6 	bl	80048d4 <WIZCHIP_READ>
 8005368:	4603      	mov	r3, r0
 800536a:	f003 031f 	and.w	r3, r3, #31
 800536e:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8005370:	7bfb      	ldrb	r3, [r7, #15]
 8005372:	f003 0310 	and.w	r3, r3, #16
 8005376:	2b00      	cmp	r3, #0
 8005378:	d019      	beq.n	80053ae <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 800537a:	79fb      	ldrb	r3, [r7, #7]
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	3301      	adds	r3, #1
 8005380:	00db      	lsls	r3, r3, #3
 8005382:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005386:	2110      	movs	r1, #16
 8005388:	4618      	mov	r0, r3
 800538a:	f7ff faef 	bl	800496c <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);
 800538e:	79fb      	ldrb	r3, [r7, #7]
 8005390:	2201      	movs	r2, #1
 8005392:	fa02 f303 	lsl.w	r3, r2, r3
 8005396:	b21b      	sxth	r3, r3
 8005398:	43db      	mvns	r3, r3
 800539a:	b21a      	sxth	r2, r3
 800539c:	4b46      	ldr	r3, [pc, #280]	; (80054b8 <send+0x1ec>)
 800539e:	881b      	ldrh	r3, [r3, #0]
 80053a0:	b21b      	sxth	r3, r3
 80053a2:	4013      	ands	r3, r2
 80053a4:	b21b      	sxth	r3, r3
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	4b43      	ldr	r3, [pc, #268]	; (80054b8 <send+0x1ec>)
 80053aa:	801a      	strh	r2, [r3, #0]
 80053ac:	e00d      	b.n	80053ca <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 80053ae:	7bfb      	ldrb	r3, [r7, #15]
 80053b0:	f003 0308 	and.w	r3, r3, #8
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d006      	beq.n	80053c6 <send+0xfa>
      {
         close(sn);
 80053b8:	79fb      	ldrb	r3, [r7, #7]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7ff fe48 	bl	8005050 <close>
         return SOCKERR_TIMEOUT;
 80053c0:	f06f 030c 	mvn.w	r3, #12
 80053c4:	e073      	b.n	80054ae <send+0x1e2>
      }
      else return SOCK_BUSY;
 80053c6:	2300      	movs	r3, #0
 80053c8:	e071      	b.n	80054ae <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 80053ca:	79fb      	ldrb	r3, [r7, #7]
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	3301      	adds	r3, #1
 80053d0:	00db      	lsls	r3, r3, #3
 80053d2:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7ff fa7c 	bl	80048d4 <WIZCHIP_READ>
 80053dc:	4603      	mov	r3, r0
 80053de:	b29b      	uxth	r3, r3
 80053e0:	029b      	lsls	r3, r3, #10
 80053e2:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 80053e4:	88ba      	ldrh	r2, [r7, #4]
 80053e6:	89bb      	ldrh	r3, [r7, #12]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d901      	bls.n	80053f0 <send+0x124>
 80053ec:	89bb      	ldrh	r3, [r7, #12]
 80053ee:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80053f0:	79fb      	ldrb	r3, [r7, #7]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7ff fbc8 	bl	8004b88 <getSn_TX_FSR>
 80053f8:	4603      	mov	r3, r0
 80053fa:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 80053fc:	79fb      	ldrb	r3, [r7, #7]
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	3301      	adds	r3, #1
 8005402:	00db      	lsls	r3, r3, #3
 8005404:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005408:	4618      	mov	r0, r3
 800540a:	f7ff fa63 	bl	80048d4 <WIZCHIP_READ>
 800540e:	4603      	mov	r3, r0
 8005410:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	2b17      	cmp	r3, #23
 8005416:	d009      	beq.n	800542c <send+0x160>
 8005418:	7bfb      	ldrb	r3, [r7, #15]
 800541a:	2b1c      	cmp	r3, #28
 800541c:	d006      	beq.n	800542c <send+0x160>
      {
         close(sn);
 800541e:	79fb      	ldrb	r3, [r7, #7]
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff fe15 	bl	8005050 <close>
         return SOCKERR_SOCKSTATUS;
 8005426:	f06f 0306 	mvn.w	r3, #6
 800542a:	e040      	b.n	80054ae <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 800542c:	4b23      	ldr	r3, [pc, #140]	; (80054bc <send+0x1f0>)
 800542e:	881b      	ldrh	r3, [r3, #0]
 8005430:	461a      	mov	r2, r3
 8005432:	79fb      	ldrb	r3, [r7, #7]
 8005434:	fa42 f303 	asr.w	r3, r2, r3
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	2b00      	cmp	r3, #0
 800543e:	d005      	beq.n	800544c <send+0x180>
 8005440:	88ba      	ldrh	r2, [r7, #4]
 8005442:	89bb      	ldrh	r3, [r7, #12]
 8005444:	429a      	cmp	r2, r3
 8005446:	d901      	bls.n	800544c <send+0x180>
 8005448:	2300      	movs	r3, #0
 800544a:	e030      	b.n	80054ae <send+0x1e2>
      if(len <= freesize) break;
 800544c:	88ba      	ldrh	r2, [r7, #4]
 800544e:	89bb      	ldrh	r3, [r7, #12]
 8005450:	429a      	cmp	r2, r3
 8005452:	d900      	bls.n	8005456 <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8005454:	e7cc      	b.n	80053f0 <send+0x124>
      if(len <= freesize) break;
 8005456:	bf00      	nop
   }

   wiz_send_data(sn, buf, len);
 8005458:	88ba      	ldrh	r2, [r7, #4]
 800545a:	79fb      	ldrb	r3, [r7, #7]
 800545c:	6839      	ldr	r1, [r7, #0]
 800545e:	4618      	mov	r0, r3
 8005460:	f7ff fc28 	bl	8004cb4 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif

   setSn_CR(sn,Sn_CR_SEND);
 8005464:	79fb      	ldrb	r3, [r7, #7]
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	3301      	adds	r3, #1
 800546a:	00db      	lsls	r3, r3, #3
 800546c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005470:	2120      	movs	r1, #32
 8005472:	4618      	mov	r0, r3
 8005474:	f7ff fa7a 	bl	800496c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8005478:	bf00      	nop
 800547a:	79fb      	ldrb	r3, [r7, #7]
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	3301      	adds	r3, #1
 8005480:	00db      	lsls	r3, r3, #3
 8005482:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005486:	4618      	mov	r0, r3
 8005488:	f7ff fa24 	bl	80048d4 <WIZCHIP_READ>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1f3      	bne.n	800547a <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8005492:	79fb      	ldrb	r3, [r7, #7]
 8005494:	2201      	movs	r2, #1
 8005496:	fa02 f303 	lsl.w	r3, r2, r3
 800549a:	b21a      	sxth	r2, r3
 800549c:	4b06      	ldr	r3, [pc, #24]	; (80054b8 <send+0x1ec>)
 800549e:	881b      	ldrh	r3, [r3, #0]
 80054a0:	b21b      	sxth	r3, r3
 80054a2:	4313      	orrs	r3, r2
 80054a4:	b21b      	sxth	r3, r3
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	4b03      	ldr	r3, [pc, #12]	; (80054b8 <send+0x1ec>)
 80054aa:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80054ac:	88bb      	ldrh	r3, [r7, #4]
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	20000316 	.word	0x20000316
 80054bc:	20000314 	.word	0x20000314

080054c0 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80054c0:	b590      	push	{r4, r7, lr}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	4603      	mov	r3, r0
 80054c8:	6039      	str	r1, [r7, #0]
 80054ca:	71fb      	strb	r3, [r7, #7]
 80054cc:	4613      	mov	r3, r2
 80054ce:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 80054d0:	2300      	movs	r3, #0
 80054d2:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 80054d4:	2300      	movs	r3, #0
 80054d6:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 80054d8:	79fb      	ldrb	r3, [r7, #7]
 80054da:	2b08      	cmp	r3, #8
 80054dc:	d902      	bls.n	80054e4 <recv+0x24>
 80054de:	f04f 33ff 	mov.w	r3, #4294967295
 80054e2:	e09c      	b.n	800561e <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80054e4:	79fb      	ldrb	r3, [r7, #7]
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	3301      	adds	r3, #1
 80054ea:	00db      	lsls	r3, r3, #3
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7ff f9f1 	bl	80048d4 <WIZCHIP_READ>
 80054f2:	4603      	mov	r3, r0
 80054f4:	f003 030f 	and.w	r3, r3, #15
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d002      	beq.n	8005502 <recv+0x42>
 80054fc:	f06f 0304 	mvn.w	r3, #4
 8005500:	e08d      	b.n	800561e <recv+0x15e>
   CHECK_SOCKDATA();
 8005502:	88bb      	ldrh	r3, [r7, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d102      	bne.n	800550e <recv+0x4e>
 8005508:	f06f 030d 	mvn.w	r3, #13
 800550c:	e087      	b.n	800561e <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 800550e:	79fb      	ldrb	r3, [r7, #7]
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	3301      	adds	r3, #1
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 800551a:	4618      	mov	r0, r3
 800551c:	f7ff f9da 	bl	80048d4 <WIZCHIP_READ>
 8005520:	4603      	mov	r3, r0
 8005522:	b29b      	uxth	r3, r3
 8005524:	029b      	lsls	r3, r3, #10
 8005526:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8005528:	89ba      	ldrh	r2, [r7, #12]
 800552a:	88bb      	ldrh	r3, [r7, #4]
 800552c:	429a      	cmp	r2, r3
 800552e:	d201      	bcs.n	8005534 <recv+0x74>
 8005530:	89bb      	ldrh	r3, [r7, #12]
 8005532:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8005534:	79fb      	ldrb	r3, [r7, #7]
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff fb71 	bl	8004c1e <getSn_RX_RSR>
 800553c:	4603      	mov	r3, r0
 800553e:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8005540:	79fb      	ldrb	r3, [r7, #7]
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	3301      	adds	r3, #1
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800554c:	4618      	mov	r0, r3
 800554e:	f7ff f9c1 	bl	80048d4 <WIZCHIP_READ>
 8005552:	4603      	mov	r3, r0
 8005554:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8005556:	7bfb      	ldrb	r3, [r7, #15]
 8005558:	2b17      	cmp	r3, #23
 800555a:	d026      	beq.n	80055aa <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 800555c:	7bfb      	ldrb	r3, [r7, #15]
 800555e:	2b1c      	cmp	r3, #28
 8005560:	d11c      	bne.n	800559c <recv+0xdc>
            {
               if(recvsize != 0) break;
 8005562:	89bb      	ldrh	r3, [r7, #12]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d133      	bne.n	80055d0 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8005568:	79fb      	ldrb	r3, [r7, #7]
 800556a:	4618      	mov	r0, r3
 800556c:	f7ff fb0c 	bl	8004b88 <getSn_TX_FSR>
 8005570:	4603      	mov	r3, r0
 8005572:	461c      	mov	r4, r3
 8005574:	79fb      	ldrb	r3, [r7, #7]
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	3301      	adds	r3, #1
 800557a:	00db      	lsls	r3, r3, #3
 800557c:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8005580:	4618      	mov	r0, r3
 8005582:	f7ff f9a7 	bl	80048d4 <WIZCHIP_READ>
 8005586:	4603      	mov	r3, r0
 8005588:	029b      	lsls	r3, r3, #10
 800558a:	429c      	cmp	r4, r3
 800558c:	d10d      	bne.n	80055aa <recv+0xea>
               {
                  close(sn);
 800558e:	79fb      	ldrb	r3, [r7, #7]
 8005590:	4618      	mov	r0, r3
 8005592:	f7ff fd5d 	bl	8005050 <close>
                  return SOCKERR_SOCKSTATUS;
 8005596:	f06f 0306 	mvn.w	r3, #6
 800559a:	e040      	b.n	800561e <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 800559c:	79fb      	ldrb	r3, [r7, #7]
 800559e:	4618      	mov	r0, r3
 80055a0:	f7ff fd56 	bl	8005050 <close>
               return SOCKERR_SOCKSTATUS;
 80055a4:	f06f 0306 	mvn.w	r3, #6
 80055a8:	e039      	b.n	800561e <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 80055aa:	4b1f      	ldr	r3, [pc, #124]	; (8005628 <recv+0x168>)
 80055ac:	881b      	ldrh	r3, [r3, #0]
 80055ae:	461a      	mov	r2, r3
 80055b0:	79fb      	ldrb	r3, [r7, #7]
 80055b2:	fa42 f303 	asr.w	r3, r2, r3
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d004      	beq.n	80055c8 <recv+0x108>
 80055be:	89bb      	ldrh	r3, [r7, #12]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d101      	bne.n	80055c8 <recv+0x108>
 80055c4:	2300      	movs	r3, #0
 80055c6:	e02a      	b.n	800561e <recv+0x15e>
         if(recvsize != 0) break;
 80055c8:	89bb      	ldrh	r3, [r7, #12]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d102      	bne.n	80055d4 <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 80055ce:	e7b1      	b.n	8005534 <recv+0x74>
               if(recvsize != 0) break;
 80055d0:	bf00      	nop
 80055d2:	e000      	b.n	80055d6 <recv+0x116>
         if(recvsize != 0) break;
 80055d4:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else
   if(recvsize < len) len = recvsize;
 80055d6:	89ba      	ldrh	r2, [r7, #12]
 80055d8:	88bb      	ldrh	r3, [r7, #4]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d201      	bcs.n	80055e2 <recv+0x122>
 80055de:	89bb      	ldrh	r3, [r7, #12]
 80055e0:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 80055e2:	88ba      	ldrh	r2, [r7, #4]
 80055e4:	79fb      	ldrb	r3, [r7, #7]
 80055e6:	6839      	ldr	r1, [r7, #0]
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff fbbf 	bl	8004d6c <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 80055ee:	79fb      	ldrb	r3, [r7, #7]
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	3301      	adds	r3, #1
 80055f4:	00db      	lsls	r3, r3, #3
 80055f6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80055fa:	2140      	movs	r1, #64	; 0x40
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7ff f9b5 	bl	800496c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8005602:	bf00      	nop
 8005604:	79fb      	ldrb	r3, [r7, #7]
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	3301      	adds	r3, #1
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005610:	4618      	mov	r0, r3
 8005612:	f7ff f95f 	bl	80048d4 <WIZCHIP_READ>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1f3      	bne.n	8005604 <recv+0x144>
#endif

   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800561c:	88bb      	ldrh	r3, [r7, #4]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	bd90      	pop	{r4, r7, pc}
 8005626:	bf00      	nop
 8005628:	20000314 	.word	0x20000314

0800562c <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 800562c:	b480      	push	{r7}
 800562e:	af00      	add	r7, sp, #0
 8005630:	bf00      	nop
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 800563a:	b480      	push	{r7}
 800563c:	af00      	add	r7, sp, #0
 800563e:	bf00      	nop
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
 800564c:	bf00      	nop
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr

08005656 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8005656:	b480      	push	{r7}
 8005658:	af00      	add	r7, sp, #0
 800565a:	bf00      	nop
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	b2db      	uxtb	r3, r3
 8005672:	4618      	mov	r0, r3
 8005674:	370c      	adds	r7, #12
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 800567e:	b480      	push	{r7}
 8005680:	b083      	sub	sp, #12
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	460b      	mov	r3, r1
 8005688:	70fb      	strb	r3, [r7, #3]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	78fa      	ldrb	r2, [r7, #3]
 800568e:	701a      	strb	r2, [r3, #0]
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
 80056a0:	2300      	movs	r3, #0
 80056a2:	4618      	mov	r0, r3
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	4603      	mov	r3, r0
 80056b4:	71fb      	strb	r3, [r7, #7]
 80056b6:	bf00      	nop
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr

080056c2 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{};
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 80056c2:	b480      	push	{r7}
 80056c4:	b083      	sub	sp, #12
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
 80056ca:	460b      	mov	r3, r1
 80056cc:	807b      	strh	r3, [r7, #2]
 80056ce:	bf00      	nop
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr

080056da <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 80056da:	b480      	push	{r7}
 80056dc:	b083      	sub	sp, #12
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
 80056e2:	460b      	mov	r3, r1
 80056e4:	807b      	strh	r3, [r7, #2]
 80056e6:	bf00      	nop
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
	...

080056f4 <reg_wizchip_cris_cbfunc>:

static uint8_t    _DNS_[4];      // DNS server ip address
static dhcp_mode  _DHCP_;        // DHCP mode

void reg_wizchip_cris_cbfunc(void(*cris_en)(void), void(*cris_ex)(void))
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
   if(!cris_en || !cris_ex)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d002      	beq.n	800570a <reg_wizchip_cris_cbfunc+0x16>
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d106      	bne.n	8005718 <reg_wizchip_cris_cbfunc+0x24>
   {
      WIZCHIP.CRIS._enter = wizchip_cris_enter;
 800570a:	4b09      	ldr	r3, [pc, #36]	; (8005730 <reg_wizchip_cris_cbfunc+0x3c>)
 800570c:	4a09      	ldr	r2, [pc, #36]	; (8005734 <reg_wizchip_cris_cbfunc+0x40>)
 800570e:	60da      	str	r2, [r3, #12]
      WIZCHIP.CRIS._exit  = wizchip_cris_exit;
 8005710:	4b07      	ldr	r3, [pc, #28]	; (8005730 <reg_wizchip_cris_cbfunc+0x3c>)
 8005712:	4a09      	ldr	r2, [pc, #36]	; (8005738 <reg_wizchip_cris_cbfunc+0x44>)
 8005714:	611a      	str	r2, [r3, #16]
 8005716:	e005      	b.n	8005724 <reg_wizchip_cris_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CRIS._enter = cris_en;
 8005718:	4a05      	ldr	r2, [pc, #20]	; (8005730 <reg_wizchip_cris_cbfunc+0x3c>)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	60d3      	str	r3, [r2, #12]
      WIZCHIP.CRIS._exit  = cris_ex;
 800571e:	4a04      	ldr	r2, [pc, #16]	; (8005730 <reg_wizchip_cris_cbfunc+0x3c>)
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	6113      	str	r3, [r2, #16]
   }
}
 8005724:	bf00      	nop
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr
 8005730:	20000158 	.word	0x20000158
 8005734:	0800562d 	.word	0x0800562d
 8005738:	0800563b 	.word	0x0800563b

0800573c <reg_wizchip_cs_cbfunc>:

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d002      	beq.n	8005752 <reg_wizchip_cs_cbfunc+0x16>
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d106      	bne.n	8005760 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8005752:	4b09      	ldr	r3, [pc, #36]	; (8005778 <reg_wizchip_cs_cbfunc+0x3c>)
 8005754:	4a09      	ldr	r2, [pc, #36]	; (800577c <reg_wizchip_cs_cbfunc+0x40>)
 8005756:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8005758:	4b07      	ldr	r3, [pc, #28]	; (8005778 <reg_wizchip_cs_cbfunc+0x3c>)
 800575a:	4a09      	ldr	r2, [pc, #36]	; (8005780 <reg_wizchip_cs_cbfunc+0x44>)
 800575c:	619a      	str	r2, [r3, #24]
 800575e:	e005      	b.n	800576c <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8005760:	4a05      	ldr	r2, [pc, #20]	; (8005778 <reg_wizchip_cs_cbfunc+0x3c>)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8005766:	4a04      	ldr	r2, [pc, #16]	; (8005778 <reg_wizchip_cs_cbfunc+0x3c>)
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	6193      	str	r3, [r2, #24]
   }
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr
 8005778:	20000158 	.word	0x20000158
 800577c:	08005649 	.word	0x08005649
 8005780:	08005657 	.word	0x08005657

08005784 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800578e:	bf00      	nop
 8005790:	4b0f      	ldr	r3, [pc, #60]	; (80057d0 <reg_wizchip_spi_cbfunc+0x4c>)
 8005792:	881b      	ldrh	r3, [r3, #0]
 8005794:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005798:	2b00      	cmp	r3, #0
 800579a:	d0f9      	beq.n	8005790 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d002      	beq.n	80057a8 <reg_wizchip_spi_cbfunc+0x24>
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d106      	bne.n	80057b6 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 80057a8:	4b09      	ldr	r3, [pc, #36]	; (80057d0 <reg_wizchip_spi_cbfunc+0x4c>)
 80057aa:	4a0a      	ldr	r2, [pc, #40]	; (80057d4 <reg_wizchip_spi_cbfunc+0x50>)
 80057ac:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80057ae:	4b08      	ldr	r3, [pc, #32]	; (80057d0 <reg_wizchip_spi_cbfunc+0x4c>)
 80057b0:	4a09      	ldr	r2, [pc, #36]	; (80057d8 <reg_wizchip_spi_cbfunc+0x54>)
 80057b2:	621a      	str	r2, [r3, #32]
 80057b4:	e005      	b.n	80057c2 <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 80057b6:	4a06      	ldr	r2, [pc, #24]	; (80057d0 <reg_wizchip_spi_cbfunc+0x4c>)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 80057bc:	4a04      	ldr	r2, [pc, #16]	; (80057d0 <reg_wizchip_spi_cbfunc+0x4c>)
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	6213      	str	r3, [r2, #32]
   }
}
 80057c2:	bf00      	nop
 80057c4:	370c      	adds	r7, #12
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
 80057ce:	bf00      	nop
 80057d0:	20000158 	.word	0x20000158
 80057d4:	0800569d 	.word	0x0800569d
 80057d8:	080056ad 	.word	0x080056ad

080057dc <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80057e6:	bf00      	nop
 80057e8:	4b0f      	ldr	r3, [pc, #60]	; (8005828 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80057ea:	881b      	ldrh	r3, [r3, #0]
 80057ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d0f9      	beq.n	80057e8 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d002      	beq.n	8005800 <reg_wizchip_spiburst_cbfunc+0x24>
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d106      	bne.n	800580e <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8005800:	4b09      	ldr	r3, [pc, #36]	; (8005828 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8005802:	4a0a      	ldr	r2, [pc, #40]	; (800582c <reg_wizchip_spiburst_cbfunc+0x50>)
 8005804:	625a      	str	r2, [r3, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8005806:	4b08      	ldr	r3, [pc, #32]	; (8005828 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8005808:	4a09      	ldr	r2, [pc, #36]	; (8005830 <reg_wizchip_spiburst_cbfunc+0x54>)
 800580a:	629a      	str	r2, [r3, #40]	; 0x28
 800580c:	e005      	b.n	800581a <reg_wizchip_spiburst_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 800580e:	4a06      	ldr	r2, [pc, #24]	; (8005828 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6253      	str	r3, [r2, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8005814:	4a04      	ldr	r2, [pc, #16]	; (8005828 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	6293      	str	r3, [r2, #40]	; 0x28
   }
}
 800581a:	bf00      	nop
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	20000158 	.word	0x20000158
 800582c:	080056c3 	.word	0x080056c3
 8005830:	080056db 	.word	0x080056db

08005834 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8005834:	b590      	push	{r4, r7, lr}
 8005836:	b087      	sub	sp, #28
 8005838:	af00      	add	r7, sp, #0
 800583a:	4603      	mov	r3, r0
 800583c:	6039      	str	r1, [r7, #0]
 800583e:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8005840:	2300      	movs	r3, #0
 8005842:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8005844:	2300      	movs	r3, #0
 8005846:	60fb      	str	r3, [r7, #12]
 8005848:	2300      	movs	r3, #0
 800584a:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 800584c:	79fb      	ldrb	r3, [r7, #7]
 800584e:	2b0f      	cmp	r3, #15
 8005850:	f200 80c2 	bhi.w	80059d8 <ctlwizchip+0x1a4>
 8005854:	a201      	add	r2, pc, #4	; (adr r2, 800585c <ctlwizchip+0x28>)
 8005856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585a:	bf00      	nop
 800585c:	0800589d 	.word	0x0800589d
 8005860:	080058a3 	.word	0x080058a3
 8005864:	080058cf 	.word	0x080058cf
 8005868:	080058c3 	.word	0x080058c3
 800586c:	080058dd 	.word	0x080058dd
 8005870:	080058e9 	.word	0x080058e9
 8005874:	080058f7 	.word	0x080058f7
 8005878:	0800591d 	.word	0x0800591d
 800587c:	08005943 	.word	0x08005943
 8005880:	0800597d 	.word	0x0800597d
 8005884:	08005983 	.word	0x08005983
 8005888:	0800598b 	.word	0x0800598b
 800588c:	080059df 	.word	0x080059df
 8005890:	08005993 	.word	0x08005993
 8005894:	080059a1 	.word	0x080059a1
 8005898:	080059bd 	.word	0x080059bd
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 800589c:	f000 f8e6 	bl	8005a6c <wizchip_sw_reset>
         break;
 80058a0:	e09e      	b.n	80059e0 <ctlwizchip+0x1ac>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d004      	beq.n	80058b2 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	3308      	adds	r3, #8
 80058b0:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4611      	mov	r1, r2
 80058b8:	4618      	mov	r0, r3
 80058ba:	f000 f923 	bl	8005b04 <wizchip_init>
 80058be:	4603      	mov	r3, r0
 80058c0:	e08f      	b.n	80059e2 <ctlwizchip+0x1ae>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	881b      	ldrh	r3, [r3, #0]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f000 f9a8 	bl	8005c1c <wizchip_clrinterrupt>
         break;
 80058cc:	e088      	b.n	80059e0 <ctlwizchip+0x1ac>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 80058ce:	f000 f9c3 	bl	8005c58 <wizchip_getinterrupt>
 80058d2:	4603      	mov	r3, r0
 80058d4:	461a      	mov	r2, r3
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	801a      	strh	r2, [r3, #0]
         break;
 80058da:	e081      	b.n	80059e0 <ctlwizchip+0x1ac>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	881b      	ldrh	r3, [r3, #0]
 80058e0:	4618      	mov	r0, r3
 80058e2:	f000 f9de 	bl	8005ca2 <wizchip_setinterruptmask>
         break;         
 80058e6:	e07b      	b.n	80059e0 <ctlwizchip+0x1ac>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 80058e8:	f000 f9f6 	bl	8005cd8 <wizchip_getinterruptmask>
 80058ec:	4603      	mov	r3, r0
 80058ee:	461a      	mov	r2, r3
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	801a      	strh	r2, [r3, #0]
         break;
 80058f4:	e074      	b.n	80059e0 <ctlwizchip+0x1ac>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	881b      	ldrh	r3, [r3, #0]
 80058fa:	0a1b      	lsrs	r3, r3, #8
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	4619      	mov	r1, r3
 8005902:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8005906:	f7ff f831 	bl	800496c <WIZCHIP_WRITE>
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	881b      	ldrh	r3, [r3, #0]
 800590e:	b2db      	uxtb	r3, r3
 8005910:	4619      	mov	r1, r3
 8005912:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8005916:	f7ff f829 	bl	800496c <WIZCHIP_WRITE>
         break;
 800591a:	e061      	b.n	80059e0 <ctlwizchip+0x1ac>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 800591c:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8005920:	f7fe ffd8 	bl	80048d4 <WIZCHIP_READ>
 8005924:	4603      	mov	r3, r0
 8005926:	b29b      	uxth	r3, r3
 8005928:	021b      	lsls	r3, r3, #8
 800592a:	b29c      	uxth	r4, r3
 800592c:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8005930:	f7fe ffd0 	bl	80048d4 <WIZCHIP_READ>
 8005934:	4603      	mov	r3, r0
 8005936:	b29b      	uxth	r3, r3
 8005938:	4423      	add	r3, r4
 800593a:	b29a      	uxth	r2, r3
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	801a      	strh	r2, [r3, #0]
         break;
 8005940:	e04e      	b.n	80059e0 <ctlwizchip+0x1ac>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8005942:	4b2a      	ldr	r3, [pc, #168]	; (80059ec <ctlwizchip+0x1b8>)
 8005944:	789a      	ldrb	r2, [r3, #2]
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	3301      	adds	r3, #1
 800594e:	4a27      	ldr	r2, [pc, #156]	; (80059ec <ctlwizchip+0x1b8>)
 8005950:	78d2      	ldrb	r2, [r2, #3]
 8005952:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	3302      	adds	r3, #2
 8005958:	4a24      	ldr	r2, [pc, #144]	; (80059ec <ctlwizchip+0x1b8>)
 800595a:	7912      	ldrb	r2, [r2, #4]
 800595c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	3303      	adds	r3, #3
 8005962:	4a22      	ldr	r2, [pc, #136]	; (80059ec <ctlwizchip+0x1b8>)
 8005964:	7952      	ldrb	r2, [r2, #5]
 8005966:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	3304      	adds	r3, #4
 800596c:	4a1f      	ldr	r2, [pc, #124]	; (80059ec <ctlwizchip+0x1b8>)
 800596e:	7992      	ldrb	r2, [r2, #6]
 8005970:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	3305      	adds	r3, #5
 8005976:	2200      	movs	r2, #0
 8005978:	701a      	strb	r2, [r3, #0]
         break;
 800597a:	e031      	b.n	80059e0 <ctlwizchip+0x1ac>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 800597c:	f000 f9fe 	bl	8005d7c <wizphy_reset>
         break;
 8005980:	e02e      	b.n	80059e0 <ctlwizchip+0x1ac>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8005982:	6838      	ldr	r0, [r7, #0]
 8005984:	f000 fa21 	bl	8005dca <wizphy_setphyconf>
         break;
 8005988:	e02a      	b.n	80059e0 <ctlwizchip+0x1ac>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 800598a:	6838      	ldr	r0, [r7, #0]
 800598c:	f000 fa5f 	bl	8005e4e <wizphy_getphyconf>
         break;
 8005990:	e026      	b.n	80059e0 <ctlwizchip+0x1ac>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	4618      	mov	r0, r3
 8005998:	f000 faa2 	bl	8005ee0 <wizphy_setphypmode>
 800599c:	4603      	mov	r3, r0
 800599e:	e020      	b.n	80059e2 <ctlwizchip+0x1ae>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 80059a0:	f000 f9d3 	bl	8005d4a <wizphy_getphypmode>
 80059a4:	4603      	mov	r3, r0
 80059a6:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80059a8:	7dfb      	ldrb	r3, [r7, #23]
 80059aa:	2bff      	cmp	r3, #255	; 0xff
 80059ac:	d102      	bne.n	80059b4 <ctlwizchip+0x180>
 80059ae:	f04f 33ff 	mov.w	r3, #4294967295
 80059b2:	e016      	b.n	80059e2 <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	7dfa      	ldrb	r2, [r7, #23]
 80059b8:	701a      	strb	r2, [r3, #0]
         break;
 80059ba:	e011      	b.n	80059e0 <ctlwizchip+0x1ac>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 80059bc:	f000 f9af 	bl	8005d1e <wizphy_getphylink>
 80059c0:	4603      	mov	r3, r0
 80059c2:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80059c4:	7dfb      	ldrb	r3, [r7, #23]
 80059c6:	2bff      	cmp	r3, #255	; 0xff
 80059c8:	d102      	bne.n	80059d0 <ctlwizchip+0x19c>
 80059ca:	f04f 33ff 	mov.w	r3, #4294967295
 80059ce:	e008      	b.n	80059e2 <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	7dfa      	ldrb	r2, [r7, #23]
 80059d4:	701a      	strb	r2, [r3, #0]
         break;
 80059d6:	e003      	b.n	80059e0 <ctlwizchip+0x1ac>
   #endif
      default:
         return -1;
 80059d8:	f04f 33ff 	mov.w	r3, #4294967295
 80059dc:	e001      	b.n	80059e2 <ctlwizchip+0x1ae>
         break;
 80059de:	bf00      	nop
   }
   return 0;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	371c      	adds	r7, #28
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd90      	pop	{r4, r7, pc}
 80059ea:	bf00      	nop
 80059ec:	20000158 	.word	0x20000158

080059f0 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	4603      	mov	r3, r0
 80059f8:	6039      	str	r1, [r7, #0]
 80059fa:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 80059fc:	79fb      	ldrb	r3, [r7, #7]
 80059fe:	2b05      	cmp	r3, #5
 8005a00:	d82c      	bhi.n	8005a5c <ctlnetwork+0x6c>
 8005a02:	a201      	add	r2, pc, #4	; (adr r2, 8005a08 <ctlnetwork+0x18>)
 8005a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a08:	08005a21 	.word	0x08005a21
 8005a0c:	08005a29 	.word	0x08005a29
 8005a10:	08005a31 	.word	0x08005a31
 8005a14:	08005a3f 	.word	0x08005a3f
 8005a18:	08005a4d 	.word	0x08005a4d
 8005a1c:	08005a55 	.word	0x08005a55
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8005a20:	6838      	ldr	r0, [r7, #0]
 8005a22:	f000 faa7 	bl	8005f74 <wizchip_setnetinfo>
         break;
 8005a26:	e01c      	b.n	8005a62 <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8005a28:	6838      	ldr	r0, [r7, #0]
 8005a2a:	f000 fae3 	bl	8005ff4 <wizchip_getnetinfo>
         break;
 8005a2e:	e018      	b.n	8005a62 <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	4618      	mov	r0, r3
 8005a36:	f000 fb1d 	bl	8006074 <wizchip_setnetmode>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	e012      	b.n	8005a64 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8005a3e:	f000 fb3b 	bl	80060b8 <wizchip_getnetmode>
 8005a42:	4603      	mov	r3, r0
 8005a44:	461a      	mov	r2, r3
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	701a      	strb	r2, [r3, #0]
         break;
 8005a4a:	e00a      	b.n	8005a62 <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8005a4c:	6838      	ldr	r0, [r7, #0]
 8005a4e:	f000 fb3b 	bl	80060c8 <wizchip_settimeout>
         break;
 8005a52:	e006      	b.n	8005a62 <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 8005a54:	6838      	ldr	r0, [r7, #0]
 8005a56:	f000 fb58 	bl	800610a <wizchip_gettimeout>
         break;
 8005a5a:	e002      	b.n	8005a62 <ctlnetwork+0x72>
      default:
         return -1;
 8005a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a60:	e000      	b.n	8005a64 <ctlnetwork+0x74>
   }
   return 0;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3708      	adds	r7, #8
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b086      	sub	sp, #24
 8005a70:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8005a72:	1d3b      	adds	r3, r7, #4
 8005a74:	2206      	movs	r2, #6
 8005a76:	4619      	mov	r1, r3
 8005a78:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8005a7c:	f7fe ffc4 	bl	8004a08 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8005a80:	f107 0314 	add.w	r3, r7, #20
 8005a84:	2204      	movs	r2, #4
 8005a86:	4619      	mov	r1, r3
 8005a88:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005a8c:	f7fe ffbc 	bl	8004a08 <WIZCHIP_READ_BUF>
 8005a90:	f107 0310 	add.w	r3, r7, #16
 8005a94:	2204      	movs	r2, #4
 8005a96:	4619      	mov	r1, r3
 8005a98:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005a9c:	f7fe ffb4 	bl	8004a08 <WIZCHIP_READ_BUF>
 8005aa0:	f107 030c 	add.w	r3, r7, #12
 8005aa4:	2204      	movs	r2, #4
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8005aac:	f7fe ffac 	bl	8004a08 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8005ab0:	2180      	movs	r1, #128	; 0x80
 8005ab2:	2000      	movs	r0, #0
 8005ab4:	f7fe ff5a 	bl	800496c <WIZCHIP_WRITE>
   getMR(); // for delay
 8005ab8:	2000      	movs	r0, #0
 8005aba:	f7fe ff0b 	bl	80048d4 <WIZCHIP_READ>
//A2015051 : For indirect bus mode
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8005abe:	1d3b      	adds	r3, r7, #4
 8005ac0:	2206      	movs	r2, #6
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8005ac8:	f7fe fffe 	bl	8004ac8 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8005acc:	f107 0314 	add.w	r3, r7, #20
 8005ad0:	2204      	movs	r2, #4
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005ad8:	f7fe fff6 	bl	8004ac8 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8005adc:	f107 0310 	add.w	r3, r7, #16
 8005ae0:	2204      	movs	r2, #4
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005ae8:	f7fe ffee 	bl	8004ac8 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8005aec:	f107 030c 	add.w	r3, r7, #12
 8005af0:	2204      	movs	r2, #4
 8005af2:	4619      	mov	r1, r3
 8005af4:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8005af8:	f7fe ffe6 	bl	8004ac8 <WIZCHIP_WRITE_BUF>
}
 8005afc:	bf00      	nop
 8005afe:	3718      	adds	r7, #24
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8005b12:	f7ff ffab 	bl	8005a6c <wizchip_sw_reset>
   if(txsize)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d03b      	beq.n	8005b94 <wizchip_init+0x90>
   {
      tmp = 0;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005b20:	2300      	movs	r3, #0
 8005b22:	73fb      	strb	r3, [r7, #15]
 8005b24:	e015      	b.n	8005b52 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8005b26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	781a      	ldrb	r2, [r3, #0]
 8005b30:	7bbb      	ldrb	r3, [r7, #14]
 8005b32:	4413      	add	r3, r2
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8005b38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005b3c:	2b10      	cmp	r3, #16
 8005b3e:	dd02      	ble.n	8005b46 <wizchip_init+0x42>
 8005b40:	f04f 33ff 	mov.w	r3, #4294967295
 8005b44:	e066      	b.n	8005c14 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	3301      	adds	r3, #1
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	73fb      	strb	r3, [r7, #15]
 8005b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b56:	2b07      	cmp	r3, #7
 8005b58:	dde5      	ble.n	8005b26 <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	73fb      	strb	r3, [r7, #15]
 8005b5e:	e015      	b.n	8005b8c <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8005b60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	3301      	adds	r3, #1
 8005b68:	00db      	lsls	r3, r3, #3
 8005b6a:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	4413      	add	r3, r2
 8005b78:	781b      	ldrb	r3, [r3, #0]
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	f7fe fef6 	bl	800496c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005b80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	3301      	adds	r3, #1
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	73fb      	strb	r3, [r7, #15]
 8005b8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b90:	2b07      	cmp	r3, #7
 8005b92:	dde5      	ble.n	8005b60 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d03b      	beq.n	8005c12 <wizchip_init+0x10e>
   {
      tmp = 0;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	73fb      	strb	r3, [r7, #15]
 8005ba2:	e015      	b.n	8005bd0 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8005ba4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ba8:	683a      	ldr	r2, [r7, #0]
 8005baa:	4413      	add	r3, r2
 8005bac:	781a      	ldrb	r2, [r3, #0]
 8005bae:	7bbb      	ldrb	r3, [r7, #14]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8005bb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005bba:	2b10      	cmp	r3, #16
 8005bbc:	dd02      	ble.n	8005bc4 <wizchip_init+0xc0>
 8005bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8005bc2:	e027      	b.n	8005c14 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005bc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	3301      	adds	r3, #1
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	73fb      	strb	r3, [r7, #15]
 8005bd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bd4:	2b07      	cmp	r3, #7
 8005bd6:	dde5      	ble.n	8005ba4 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005bd8:	2300      	movs	r3, #0
 8005bda:	73fb      	strb	r3, [r7, #15]
 8005bdc:	e015      	b.n	8005c0a <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8005bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	3301      	adds	r3, #1
 8005be6:	00db      	lsls	r3, r3, #3
 8005be8:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8005bec:	4618      	mov	r0, r3
 8005bee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	f7fe feb7 	bl	800496c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005bfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	3301      	adds	r3, #1
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	73fb      	strb	r3, [r7, #15]
 8005c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c0e:	2b07      	cmp	r3, #7
 8005c10:	dde5      	ble.n	8005bde <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 8005c12:	2300      	movs	r3, #0
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3710      	adds	r7, #16
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	4603      	mov	r3, r0
 8005c24:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8005c26:	88fb      	ldrh	r3, [r7, #6]
 8005c28:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8005c2a:	88fb      	ldrh	r3, [r7, #6]
 8005c2c:	0a1b      	lsrs	r3, r3, #8
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8005c32:	7bfb      	ldrb	r3, [r7, #15]
 8005c34:	f023 030f 	bic.w	r3, r3, #15
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8005c40:	f7fe fe94 	bl	800496c <WIZCHIP_WRITE>
   setSIR(sir);
 8005c44:	7bbb      	ldrb	r3, [r7, #14]
 8005c46:	4619      	mov	r1, r3
 8005c48:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8005c4c:	f7fe fe8e 	bl	800496c <WIZCHIP_WRITE>
#endif   
}
 8005c50:	bf00      	nop
 8005c52:	3710      	adds	r7, #16
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8005c62:	2300      	movs	r3, #0
 8005c64:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8005c66:	2300      	movs	r3, #0
 8005c68:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8005c6a:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8005c6e:	f7fe fe31 	bl	80048d4 <WIZCHIP_READ>
 8005c72:	4603      	mov	r3, r0
 8005c74:	f023 030f 	bic.w	r3, r3, #15
 8005c78:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8005c7a:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8005c7e:	f7fe fe29 	bl	80048d4 <WIZCHIP_READ>
 8005c82:	4603      	mov	r3, r0
 8005c84:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8005c86:	79bb      	ldrb	r3, [r7, #6]
 8005c88:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8005c8a:	88bb      	ldrh	r3, [r7, #4]
 8005c8c:	021b      	lsls	r3, r3, #8
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	79fb      	ldrb	r3, [r7, #7]
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	4413      	add	r3, r2
 8005c96:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8005c98:	88bb      	ldrh	r3, [r7, #4]
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b084      	sub	sp, #16
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	4603      	mov	r3, r0
 8005caa:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8005cac:	88fb      	ldrh	r3, [r7, #6]
 8005cae:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8005cb0:	88fb      	ldrh	r3, [r7, #6]
 8005cb2:	0a1b      	lsrs	r3, r3, #8
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8005cb8:	7bfb      	ldrb	r3, [r7, #15]
 8005cba:	4619      	mov	r1, r3
 8005cbc:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8005cc0:	f7fe fe54 	bl	800496c <WIZCHIP_WRITE>
   setSIMR(simr);
 8005cc4:	7bbb      	ldrb	r3, [r7, #14]
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8005ccc:	f7fe fe4e 	bl	800496c <WIZCHIP_WRITE>
#endif   
}
 8005cd0:	bf00      	nop
 8005cd2:	3710      	adds	r7, #16
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8005cea:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8005cee:	f7fe fdf1 	bl	80048d4 <WIZCHIP_READ>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8005cf6:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8005cfa:	f7fe fdeb 	bl	80048d4 <WIZCHIP_READ>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8005d02:	79bb      	ldrb	r3, [r7, #6]
 8005d04:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8005d06:	88bb      	ldrh	r3, [r7, #4]
 8005d08:	021b      	lsls	r3, r3, #8
 8005d0a:	b29a      	uxth	r2, r3
 8005d0c:	79fb      	ldrb	r3, [r7, #7]
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	4413      	add	r3, r2
 8005d12:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8005d14:	88bb      	ldrh	r3, [r7, #4]
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3708      	adds	r7, #8
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}

08005d1e <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8005d1e:	b580      	push	{r7, lr}
 8005d20:	b082      	sub	sp, #8
 8005d22:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8005d24:	2300      	movs	r3, #0
 8005d26:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8005d28:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005d2c:	f7fe fdd2 	bl	80048d4 <WIZCHIP_READ>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f003 0301 	and.w	r3, r3, #1
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 8005d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b082      	sub	sp, #8
 8005d4e:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8005d50:	2300      	movs	r3, #0
 8005d52:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8005d54:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005d58:	f7fe fdbc 	bl	80048d4 <WIZCHIP_READ>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d62:	2b30      	cmp	r3, #48	; 0x30
 8005d64:	d102      	bne.n	8005d6c <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8005d66:	2301      	movs	r3, #1
 8005d68:	71fb      	strb	r3, [r7, #7]
 8005d6a:	e001      	b.n	8005d70 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8005d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3708      	adds	r7, #8
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8005d82:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005d86:	f7fe fda5 	bl	80048d4 <WIZCHIP_READ>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8005d8e:	79fb      	ldrb	r3, [r7, #7]
 8005d90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d94:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8005d96:	79fb      	ldrb	r3, [r7, #7]
 8005d98:	4619      	mov	r1, r3
 8005d9a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005d9e:	f7fe fde5 	bl	800496c <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8005da2:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005da6:	f7fe fd95 	bl	80048d4 <WIZCHIP_READ>
 8005daa:	4603      	mov	r3, r0
 8005dac:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8005dae:	79fb      	ldrb	r3, [r7, #7]
 8005db0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005db4:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8005db6:	79fb      	ldrb	r3, [r7, #7]
 8005db8:	4619      	mov	r1, r3
 8005dba:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005dbe:	f7fe fdd5 	bl	800496c <WIZCHIP_WRITE>
}
 8005dc2:	bf00      	nop
 8005dc4:	3708      	adds	r7, #8
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b084      	sub	sp, #16
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	781b      	ldrb	r3, [r3, #0]
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d104      	bne.n	8005de8 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8005dde:	7bfb      	ldrb	r3, [r7, #15]
 8005de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005de4:	73fb      	strb	r3, [r7, #15]
 8005de6:	e003      	b.n	8005df0 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8005de8:	7bfb      	ldrb	r3, [r7, #15]
 8005dea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dee:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	785b      	ldrb	r3, [r3, #1]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d104      	bne.n	8005e02 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8005df8:	7bfb      	ldrb	r3, [r7, #15]
 8005dfa:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8005dfe:	73fb      	strb	r3, [r7, #15]
 8005e00:	e019      	b.n	8005e36 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	78db      	ldrb	r3, [r3, #3]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d10d      	bne.n	8005e26 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	789b      	ldrb	r3, [r3, #2]
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d104      	bne.n	8005e1c <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8005e12:	7bfb      	ldrb	r3, [r7, #15]
 8005e14:	f043 0318 	orr.w	r3, r3, #24
 8005e18:	73fb      	strb	r3, [r7, #15]
 8005e1a:	e00c      	b.n	8005e36 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8005e1c:	7bfb      	ldrb	r3, [r7, #15]
 8005e1e:	f043 0308 	orr.w	r3, r3, #8
 8005e22:	73fb      	strb	r3, [r7, #15]
 8005e24:	e007      	b.n	8005e36 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	789b      	ldrb	r3, [r3, #2]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d103      	bne.n	8005e36 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8005e2e:	7bfb      	ldrb	r3, [r7, #15]
 8005e30:	f043 0310 	orr.w	r3, r3, #16
 8005e34:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8005e36:	7bfb      	ldrb	r3, [r7, #15]
 8005e38:	4619      	mov	r1, r3
 8005e3a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005e3e:	f7fe fd95 	bl	800496c <WIZCHIP_WRITE>
   wizphy_reset();
 8005e42:	f7ff ff9b 	bl	8005d7c <wizphy_reset>
}
 8005e46:	bf00      	nop
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b084      	sub	sp, #16
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8005e56:	2300      	movs	r3, #0
 8005e58:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8005e5a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005e5e:	f7fe fd39 	bl	80048d4 <WIZCHIP_READ>
 8005e62:	4603      	mov	r3, r0
 8005e64:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8005e66:	7bfb      	ldrb	r3, [r7, #15]
 8005e68:	119b      	asrs	r3, r3, #6
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	f003 0301 	and.w	r3, r3, #1
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8005e76:	7bfb      	ldrb	r3, [r7, #15]
 8005e78:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e7c:	2b20      	cmp	r3, #32
 8005e7e:	d001      	beq.n	8005e84 <wizphy_getphyconf+0x36>
 8005e80:	2b38      	cmp	r3, #56	; 0x38
 8005e82:	d103      	bne.n	8005e8c <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	705a      	strb	r2, [r3, #1]
         break;
 8005e8a:	e003      	b.n	8005e94 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	705a      	strb	r2, [r3, #1]
         break;
 8005e92:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8005e94:	7bfb      	ldrb	r3, [r7, #15]
 8005e96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e9a:	2b18      	cmp	r3, #24
 8005e9c:	d003      	beq.n	8005ea6 <wizphy_getphyconf+0x58>
 8005e9e:	2b20      	cmp	r3, #32
 8005ea0:	d001      	beq.n	8005ea6 <wizphy_getphyconf+0x58>
 8005ea2:	2b10      	cmp	r3, #16
 8005ea4:	d103      	bne.n	8005eae <wizphy_getphyconf+0x60>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	709a      	strb	r2, [r3, #2]
         break;
 8005eac:	e003      	b.n	8005eb6 <wizphy_getphyconf+0x68>
      default:
         phyconf->speed = PHY_SPEED_10;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	709a      	strb	r2, [r3, #2]
         break;
 8005eb4:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8005eb6:	7bfb      	ldrb	r3, [r7, #15]
 8005eb8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ebc:	2b18      	cmp	r3, #24
 8005ebe:	d003      	beq.n	8005ec8 <wizphy_getphyconf+0x7a>
 8005ec0:	2b20      	cmp	r3, #32
 8005ec2:	d001      	beq.n	8005ec8 <wizphy_getphyconf+0x7a>
 8005ec4:	2b08      	cmp	r3, #8
 8005ec6:	d103      	bne.n	8005ed0 <wizphy_getphyconf+0x82>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	70da      	strb	r2, [r3, #3]
         break;
 8005ece:	e003      	b.n	8005ed8 <wizphy_getphyconf+0x8a>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	70da      	strb	r2, [r3, #3]
         break;
 8005ed6:	bf00      	nop
   }
}
 8005ed8:	bf00      	nop
 8005eda:	3710      	adds	r7, #16
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8005eea:	2300      	movs	r3, #0
 8005eec:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8005eee:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005ef2:	f7fe fcef 	bl	80048d4 <WIZCHIP_READ>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8005efa:	7bfb      	ldrb	r3, [r7, #15]
 8005efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d102      	bne.n	8005f0a <wizphy_setphypmode+0x2a>
 8005f04:	f04f 33ff 	mov.w	r3, #4294967295
 8005f08:	e030      	b.n	8005f6c <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
 8005f0c:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005f10:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8005f12:	79fb      	ldrb	r3, [r7, #7]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d104      	bne.n	8005f22 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
 8005f1a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8005f1e:	73fb      	strb	r3, [r7, #15]
 8005f20:	e003      	b.n	8005f2a <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8005f22:	7bfb      	ldrb	r3, [r7, #15]
 8005f24:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8005f28:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8005f2a:	7bfb      	ldrb	r3, [r7, #15]
 8005f2c:	4619      	mov	r1, r3
 8005f2e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005f32:	f7fe fd1b 	bl	800496c <WIZCHIP_WRITE>
   wizphy_reset();
 8005f36:	f7ff ff21 	bl	8005d7c <wizphy_reset>
   tmp = getPHYCFGR();
 8005f3a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8005f3e:	f7fe fcc9 	bl	80048d4 <WIZCHIP_READ>
 8005f42:	4603      	mov	r3, r0
 8005f44:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8005f46:	79fb      	ldrb	r3, [r7, #7]
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d106      	bne.n	8005f5a <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8005f4c:	7bfb      	ldrb	r3, [r7, #15]
 8005f4e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d008      	beq.n	8005f68 <wizphy_setphypmode+0x88>
 8005f56:	2300      	movs	r3, #0
 8005f58:	e008      	b.n	8005f6c <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8005f5a:	7bfb      	ldrb	r3, [r7, #15]
 8005f5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <wizphy_setphypmode+0x88>
 8005f64:	2300      	movs	r3, #0
 8005f66:	e001      	b.n	8005f6c <wizphy_setphypmode+0x8c>
   }
   return -1;
 8005f68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2206      	movs	r2, #6
 8005f80:	4619      	mov	r1, r3
 8005f82:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8005f86:	f7fe fd9f 	bl	8004ac8 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	330e      	adds	r3, #14
 8005f8e:	2204      	movs	r2, #4
 8005f90:	4619      	mov	r1, r3
 8005f92:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005f96:	f7fe fd97 	bl	8004ac8 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	330a      	adds	r3, #10
 8005f9e:	2204      	movs	r2, #4
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005fa6:	f7fe fd8f 	bl	8004ac8 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	3306      	adds	r3, #6
 8005fae:	2204      	movs	r2, #4
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8005fb6:	f7fe fd87 	bl	8004ac8 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	7c9a      	ldrb	r2, [r3, #18]
 8005fbe:	4b0b      	ldr	r3, [pc, #44]	; (8005fec <wizchip_setnetinfo+0x78>)
 8005fc0:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	7cda      	ldrb	r2, [r3, #19]
 8005fc6:	4b09      	ldr	r3, [pc, #36]	; (8005fec <wizchip_setnetinfo+0x78>)
 8005fc8:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	7d1a      	ldrb	r2, [r3, #20]
 8005fce:	4b07      	ldr	r3, [pc, #28]	; (8005fec <wizchip_setnetinfo+0x78>)
 8005fd0:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	7d5a      	ldrb	r2, [r3, #21]
 8005fd6:	4b05      	ldr	r3, [pc, #20]	; (8005fec <wizchip_setnetinfo+0x78>)
 8005fd8:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	7d9a      	ldrb	r2, [r3, #22]
 8005fde:	4b04      	ldr	r3, [pc, #16]	; (8005ff0 <wizchip_setnetinfo+0x7c>)
 8005fe0:	701a      	strb	r2, [r3, #0]
}
 8005fe2:	bf00      	nop
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	20000330 	.word	0x20000330
 8005ff0:	20000334 	.word	0x20000334

08005ff4 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2206      	movs	r2, #6
 8006000:	4619      	mov	r1, r3
 8006002:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8006006:	f7fe fcff 	bl	8004a08 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	330e      	adds	r3, #14
 800600e:	2204      	movs	r2, #4
 8006010:	4619      	mov	r1, r3
 8006012:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006016:	f7fe fcf7 	bl	8004a08 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	330a      	adds	r3, #10
 800601e:	2204      	movs	r2, #4
 8006020:	4619      	mov	r1, r3
 8006022:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8006026:	f7fe fcef 	bl	8004a08 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	3306      	adds	r3, #6
 800602e:	2204      	movs	r2, #4
 8006030:	4619      	mov	r1, r3
 8006032:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8006036:	f7fe fce7 	bl	8004a08 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 800603a:	4b0c      	ldr	r3, [pc, #48]	; (800606c <wizchip_getnetinfo+0x78>)
 800603c:	781a      	ldrb	r2, [r3, #0]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8006042:	4b0a      	ldr	r3, [pc, #40]	; (800606c <wizchip_getnetinfo+0x78>)
 8006044:	785a      	ldrb	r2, [r3, #1]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 800604a:	4b08      	ldr	r3, [pc, #32]	; (800606c <wizchip_getnetinfo+0x78>)
 800604c:	789a      	ldrb	r2, [r3, #2]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8006052:	4b06      	ldr	r3, [pc, #24]	; (800606c <wizchip_getnetinfo+0x78>)
 8006054:	78da      	ldrb	r2, [r3, #3]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 800605a:	4b05      	ldr	r3, [pc, #20]	; (8006070 <wizchip_getnetinfo+0x7c>)
 800605c:	781a      	ldrb	r2, [r3, #0]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	759a      	strb	r2, [r3, #22]
}
 8006062:	bf00      	nop
 8006064:	3708      	adds	r7, #8
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	20000330 	.word	0x20000330
 8006070:	20000334 	.word	0x20000334

08006074 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	4603      	mov	r3, r0
 800607c:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800607e:	2300      	movs	r3, #0
 8006080:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8006082:	79fb      	ldrb	r3, [r7, #7]
 8006084:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <wizchip_setnetmode+0x1e>
 800608c:	f04f 33ff 	mov.w	r3, #4294967295
 8006090:	e00e      	b.n	80060b0 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8006092:	2000      	movs	r0, #0
 8006094:	f7fe fc1e 	bl	80048d4 <WIZCHIP_READ>
 8006098:	4603      	mov	r3, r0
 800609a:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 800609c:	7bfa      	ldrb	r2, [r7, #15]
 800609e:	79fb      	ldrb	r3, [r7, #7]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 80060a4:	7bfb      	ldrb	r3, [r7, #15]
 80060a6:	4619      	mov	r1, r3
 80060a8:	2000      	movs	r0, #0
 80060aa:	f7fe fc5f 	bl	800496c <WIZCHIP_WRITE>
   return 0;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 80060bc:	2000      	movs	r0, #0
 80060be:	f7fe fc09 	bl	80048d4 <WIZCHIP_READ>
 80060c2:	4603      	mov	r3, r0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b082      	sub	sp, #8
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	4619      	mov	r1, r3
 80060d6:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 80060da:	f7fe fc47 	bl	800496c <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	885b      	ldrh	r3, [r3, #2]
 80060e2:	0a1b      	lsrs	r3, r3, #8
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	4619      	mov	r1, r3
 80060ea:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 80060ee:	f7fe fc3d 	bl	800496c <WIZCHIP_WRITE>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	885b      	ldrh	r3, [r3, #2]
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	4619      	mov	r1, r3
 80060fa:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 80060fe:	f7fe fc35 	bl	800496c <WIZCHIP_WRITE>
}
 8006102:	bf00      	nop
 8006104:	3708      	adds	r7, #8
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}

0800610a <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 800610a:	b590      	push	{r4, r7, lr}
 800610c:	b083      	sub	sp, #12
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8006112:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8006116:	f7fe fbdd 	bl	80048d4 <WIZCHIP_READ>
 800611a:	4603      	mov	r3, r0
 800611c:	461a      	mov	r2, r3
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8006122:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8006126:	f7fe fbd5 	bl	80048d4 <WIZCHIP_READ>
 800612a:	4603      	mov	r3, r0
 800612c:	b29b      	uxth	r3, r3
 800612e:	021b      	lsls	r3, r3, #8
 8006130:	b29c      	uxth	r4, r3
 8006132:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8006136:	f7fe fbcd 	bl	80048d4 <WIZCHIP_READ>
 800613a:	4603      	mov	r3, r0
 800613c:	b29b      	uxth	r3, r3
 800613e:	4423      	add	r3, r4
 8006140:	b29a      	uxth	r2, r3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	805a      	strh	r2, [r3, #2]
}
 8006146:	bf00      	nop
 8006148:	370c      	adds	r7, #12
 800614a:	46bd      	mov	sp, r7
 800614c:	bd90      	pop	{r4, r7, pc}
	...

08006150 <__errno>:
 8006150:	4b01      	ldr	r3, [pc, #4]	; (8006158 <__errno+0x8>)
 8006152:	6818      	ldr	r0, [r3, #0]
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop
 8006158:	20000184 	.word	0x20000184

0800615c <__libc_init_array>:
 800615c:	b570      	push	{r4, r5, r6, lr}
 800615e:	4e0d      	ldr	r6, [pc, #52]	; (8006194 <__libc_init_array+0x38>)
 8006160:	4c0d      	ldr	r4, [pc, #52]	; (8006198 <__libc_init_array+0x3c>)
 8006162:	1ba4      	subs	r4, r4, r6
 8006164:	10a4      	asrs	r4, r4, #2
 8006166:	2500      	movs	r5, #0
 8006168:	42a5      	cmp	r5, r4
 800616a:	d109      	bne.n	8006180 <__libc_init_array+0x24>
 800616c:	4e0b      	ldr	r6, [pc, #44]	; (800619c <__libc_init_array+0x40>)
 800616e:	4c0c      	ldr	r4, [pc, #48]	; (80061a0 <__libc_init_array+0x44>)
 8006170:	f000 fc40 	bl	80069f4 <_init>
 8006174:	1ba4      	subs	r4, r4, r6
 8006176:	10a4      	asrs	r4, r4, #2
 8006178:	2500      	movs	r5, #0
 800617a:	42a5      	cmp	r5, r4
 800617c:	d105      	bne.n	800618a <__libc_init_array+0x2e>
 800617e:	bd70      	pop	{r4, r5, r6, pc}
 8006180:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006184:	4798      	blx	r3
 8006186:	3501      	adds	r5, #1
 8006188:	e7ee      	b.n	8006168 <__libc_init_array+0xc>
 800618a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800618e:	4798      	blx	r3
 8006190:	3501      	adds	r5, #1
 8006192:	e7f2      	b.n	800617a <__libc_init_array+0x1e>
 8006194:	08006a7c 	.word	0x08006a7c
 8006198:	08006a7c 	.word	0x08006a7c
 800619c:	08006a7c 	.word	0x08006a7c
 80061a0:	08006a80 	.word	0x08006a80

080061a4 <memset>:
 80061a4:	4402      	add	r2, r0
 80061a6:	4603      	mov	r3, r0
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d100      	bne.n	80061ae <memset+0xa>
 80061ac:	4770      	bx	lr
 80061ae:	f803 1b01 	strb.w	r1, [r3], #1
 80061b2:	e7f9      	b.n	80061a8 <memset+0x4>

080061b4 <_vsniprintf_r>:
 80061b4:	b530      	push	{r4, r5, lr}
 80061b6:	1e14      	subs	r4, r2, #0
 80061b8:	4605      	mov	r5, r0
 80061ba:	b09b      	sub	sp, #108	; 0x6c
 80061bc:	4618      	mov	r0, r3
 80061be:	da05      	bge.n	80061cc <_vsniprintf_r+0x18>
 80061c0:	238b      	movs	r3, #139	; 0x8b
 80061c2:	602b      	str	r3, [r5, #0]
 80061c4:	f04f 30ff 	mov.w	r0, #4294967295
 80061c8:	b01b      	add	sp, #108	; 0x6c
 80061ca:	bd30      	pop	{r4, r5, pc}
 80061cc:	f44f 7302 	mov.w	r3, #520	; 0x208
 80061d0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80061d4:	bf14      	ite	ne
 80061d6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80061da:	4623      	moveq	r3, r4
 80061dc:	9302      	str	r3, [sp, #8]
 80061de:	9305      	str	r3, [sp, #20]
 80061e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80061e4:	9100      	str	r1, [sp, #0]
 80061e6:	9104      	str	r1, [sp, #16]
 80061e8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80061ec:	4602      	mov	r2, r0
 80061ee:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80061f0:	4669      	mov	r1, sp
 80061f2:	4628      	mov	r0, r5
 80061f4:	f000 f872 	bl	80062dc <_svfiprintf_r>
 80061f8:	1c43      	adds	r3, r0, #1
 80061fa:	bfbc      	itt	lt
 80061fc:	238b      	movlt	r3, #139	; 0x8b
 80061fe:	602b      	strlt	r3, [r5, #0]
 8006200:	2c00      	cmp	r4, #0
 8006202:	d0e1      	beq.n	80061c8 <_vsniprintf_r+0x14>
 8006204:	9b00      	ldr	r3, [sp, #0]
 8006206:	2200      	movs	r2, #0
 8006208:	701a      	strb	r2, [r3, #0]
 800620a:	e7dd      	b.n	80061c8 <_vsniprintf_r+0x14>

0800620c <vsniprintf>:
 800620c:	b507      	push	{r0, r1, r2, lr}
 800620e:	9300      	str	r3, [sp, #0]
 8006210:	4613      	mov	r3, r2
 8006212:	460a      	mov	r2, r1
 8006214:	4601      	mov	r1, r0
 8006216:	4803      	ldr	r0, [pc, #12]	; (8006224 <vsniprintf+0x18>)
 8006218:	6800      	ldr	r0, [r0, #0]
 800621a:	f7ff ffcb 	bl	80061b4 <_vsniprintf_r>
 800621e:	b003      	add	sp, #12
 8006220:	f85d fb04 	ldr.w	pc, [sp], #4
 8006224:	20000184 	.word	0x20000184

08006228 <__ssputs_r>:
 8006228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622c:	688e      	ldr	r6, [r1, #8]
 800622e:	429e      	cmp	r6, r3
 8006230:	4682      	mov	sl, r0
 8006232:	460c      	mov	r4, r1
 8006234:	4690      	mov	r8, r2
 8006236:	4699      	mov	r9, r3
 8006238:	d837      	bhi.n	80062aa <__ssputs_r+0x82>
 800623a:	898a      	ldrh	r2, [r1, #12]
 800623c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006240:	d031      	beq.n	80062a6 <__ssputs_r+0x7e>
 8006242:	6825      	ldr	r5, [r4, #0]
 8006244:	6909      	ldr	r1, [r1, #16]
 8006246:	1a6f      	subs	r7, r5, r1
 8006248:	6965      	ldr	r5, [r4, #20]
 800624a:	2302      	movs	r3, #2
 800624c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006250:	fb95 f5f3 	sdiv	r5, r5, r3
 8006254:	f109 0301 	add.w	r3, r9, #1
 8006258:	443b      	add	r3, r7
 800625a:	429d      	cmp	r5, r3
 800625c:	bf38      	it	cc
 800625e:	461d      	movcc	r5, r3
 8006260:	0553      	lsls	r3, r2, #21
 8006262:	d530      	bpl.n	80062c6 <__ssputs_r+0x9e>
 8006264:	4629      	mov	r1, r5
 8006266:	f000 fb2b 	bl	80068c0 <_malloc_r>
 800626a:	4606      	mov	r6, r0
 800626c:	b950      	cbnz	r0, 8006284 <__ssputs_r+0x5c>
 800626e:	230c      	movs	r3, #12
 8006270:	f8ca 3000 	str.w	r3, [sl]
 8006274:	89a3      	ldrh	r3, [r4, #12]
 8006276:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800627a:	81a3      	strh	r3, [r4, #12]
 800627c:	f04f 30ff 	mov.w	r0, #4294967295
 8006280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006284:	463a      	mov	r2, r7
 8006286:	6921      	ldr	r1, [r4, #16]
 8006288:	f000 faa8 	bl	80067dc <memcpy>
 800628c:	89a3      	ldrh	r3, [r4, #12]
 800628e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006296:	81a3      	strh	r3, [r4, #12]
 8006298:	6126      	str	r6, [r4, #16]
 800629a:	6165      	str	r5, [r4, #20]
 800629c:	443e      	add	r6, r7
 800629e:	1bed      	subs	r5, r5, r7
 80062a0:	6026      	str	r6, [r4, #0]
 80062a2:	60a5      	str	r5, [r4, #8]
 80062a4:	464e      	mov	r6, r9
 80062a6:	454e      	cmp	r6, r9
 80062a8:	d900      	bls.n	80062ac <__ssputs_r+0x84>
 80062aa:	464e      	mov	r6, r9
 80062ac:	4632      	mov	r2, r6
 80062ae:	4641      	mov	r1, r8
 80062b0:	6820      	ldr	r0, [r4, #0]
 80062b2:	f000 fa9e 	bl	80067f2 <memmove>
 80062b6:	68a3      	ldr	r3, [r4, #8]
 80062b8:	1b9b      	subs	r3, r3, r6
 80062ba:	60a3      	str	r3, [r4, #8]
 80062bc:	6823      	ldr	r3, [r4, #0]
 80062be:	441e      	add	r6, r3
 80062c0:	6026      	str	r6, [r4, #0]
 80062c2:	2000      	movs	r0, #0
 80062c4:	e7dc      	b.n	8006280 <__ssputs_r+0x58>
 80062c6:	462a      	mov	r2, r5
 80062c8:	f000 fb54 	bl	8006974 <_realloc_r>
 80062cc:	4606      	mov	r6, r0
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d1e2      	bne.n	8006298 <__ssputs_r+0x70>
 80062d2:	6921      	ldr	r1, [r4, #16]
 80062d4:	4650      	mov	r0, sl
 80062d6:	f000 faa5 	bl	8006824 <_free_r>
 80062da:	e7c8      	b.n	800626e <__ssputs_r+0x46>

080062dc <_svfiprintf_r>:
 80062dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e0:	461d      	mov	r5, r3
 80062e2:	898b      	ldrh	r3, [r1, #12]
 80062e4:	061f      	lsls	r7, r3, #24
 80062e6:	b09d      	sub	sp, #116	; 0x74
 80062e8:	4680      	mov	r8, r0
 80062ea:	460c      	mov	r4, r1
 80062ec:	4616      	mov	r6, r2
 80062ee:	d50f      	bpl.n	8006310 <_svfiprintf_r+0x34>
 80062f0:	690b      	ldr	r3, [r1, #16]
 80062f2:	b96b      	cbnz	r3, 8006310 <_svfiprintf_r+0x34>
 80062f4:	2140      	movs	r1, #64	; 0x40
 80062f6:	f000 fae3 	bl	80068c0 <_malloc_r>
 80062fa:	6020      	str	r0, [r4, #0]
 80062fc:	6120      	str	r0, [r4, #16]
 80062fe:	b928      	cbnz	r0, 800630c <_svfiprintf_r+0x30>
 8006300:	230c      	movs	r3, #12
 8006302:	f8c8 3000 	str.w	r3, [r8]
 8006306:	f04f 30ff 	mov.w	r0, #4294967295
 800630a:	e0c8      	b.n	800649e <_svfiprintf_r+0x1c2>
 800630c:	2340      	movs	r3, #64	; 0x40
 800630e:	6163      	str	r3, [r4, #20]
 8006310:	2300      	movs	r3, #0
 8006312:	9309      	str	r3, [sp, #36]	; 0x24
 8006314:	2320      	movs	r3, #32
 8006316:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800631a:	2330      	movs	r3, #48	; 0x30
 800631c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006320:	9503      	str	r5, [sp, #12]
 8006322:	f04f 0b01 	mov.w	fp, #1
 8006326:	4637      	mov	r7, r6
 8006328:	463d      	mov	r5, r7
 800632a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800632e:	b10b      	cbz	r3, 8006334 <_svfiprintf_r+0x58>
 8006330:	2b25      	cmp	r3, #37	; 0x25
 8006332:	d13e      	bne.n	80063b2 <_svfiprintf_r+0xd6>
 8006334:	ebb7 0a06 	subs.w	sl, r7, r6
 8006338:	d00b      	beq.n	8006352 <_svfiprintf_r+0x76>
 800633a:	4653      	mov	r3, sl
 800633c:	4632      	mov	r2, r6
 800633e:	4621      	mov	r1, r4
 8006340:	4640      	mov	r0, r8
 8006342:	f7ff ff71 	bl	8006228 <__ssputs_r>
 8006346:	3001      	adds	r0, #1
 8006348:	f000 80a4 	beq.w	8006494 <_svfiprintf_r+0x1b8>
 800634c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800634e:	4453      	add	r3, sl
 8006350:	9309      	str	r3, [sp, #36]	; 0x24
 8006352:	783b      	ldrb	r3, [r7, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	f000 809d 	beq.w	8006494 <_svfiprintf_r+0x1b8>
 800635a:	2300      	movs	r3, #0
 800635c:	f04f 32ff 	mov.w	r2, #4294967295
 8006360:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006364:	9304      	str	r3, [sp, #16]
 8006366:	9307      	str	r3, [sp, #28]
 8006368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800636c:	931a      	str	r3, [sp, #104]	; 0x68
 800636e:	462f      	mov	r7, r5
 8006370:	2205      	movs	r2, #5
 8006372:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006376:	4850      	ldr	r0, [pc, #320]	; (80064b8 <_svfiprintf_r+0x1dc>)
 8006378:	f7f9 ff32 	bl	80001e0 <memchr>
 800637c:	9b04      	ldr	r3, [sp, #16]
 800637e:	b9d0      	cbnz	r0, 80063b6 <_svfiprintf_r+0xda>
 8006380:	06d9      	lsls	r1, r3, #27
 8006382:	bf44      	itt	mi
 8006384:	2220      	movmi	r2, #32
 8006386:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800638a:	071a      	lsls	r2, r3, #28
 800638c:	bf44      	itt	mi
 800638e:	222b      	movmi	r2, #43	; 0x2b
 8006390:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006394:	782a      	ldrb	r2, [r5, #0]
 8006396:	2a2a      	cmp	r2, #42	; 0x2a
 8006398:	d015      	beq.n	80063c6 <_svfiprintf_r+0xea>
 800639a:	9a07      	ldr	r2, [sp, #28]
 800639c:	462f      	mov	r7, r5
 800639e:	2000      	movs	r0, #0
 80063a0:	250a      	movs	r5, #10
 80063a2:	4639      	mov	r1, r7
 80063a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063a8:	3b30      	subs	r3, #48	; 0x30
 80063aa:	2b09      	cmp	r3, #9
 80063ac:	d94d      	bls.n	800644a <_svfiprintf_r+0x16e>
 80063ae:	b1b8      	cbz	r0, 80063e0 <_svfiprintf_r+0x104>
 80063b0:	e00f      	b.n	80063d2 <_svfiprintf_r+0xf6>
 80063b2:	462f      	mov	r7, r5
 80063b4:	e7b8      	b.n	8006328 <_svfiprintf_r+0x4c>
 80063b6:	4a40      	ldr	r2, [pc, #256]	; (80064b8 <_svfiprintf_r+0x1dc>)
 80063b8:	1a80      	subs	r0, r0, r2
 80063ba:	fa0b f000 	lsl.w	r0, fp, r0
 80063be:	4318      	orrs	r0, r3
 80063c0:	9004      	str	r0, [sp, #16]
 80063c2:	463d      	mov	r5, r7
 80063c4:	e7d3      	b.n	800636e <_svfiprintf_r+0x92>
 80063c6:	9a03      	ldr	r2, [sp, #12]
 80063c8:	1d11      	adds	r1, r2, #4
 80063ca:	6812      	ldr	r2, [r2, #0]
 80063cc:	9103      	str	r1, [sp, #12]
 80063ce:	2a00      	cmp	r2, #0
 80063d0:	db01      	blt.n	80063d6 <_svfiprintf_r+0xfa>
 80063d2:	9207      	str	r2, [sp, #28]
 80063d4:	e004      	b.n	80063e0 <_svfiprintf_r+0x104>
 80063d6:	4252      	negs	r2, r2
 80063d8:	f043 0302 	orr.w	r3, r3, #2
 80063dc:	9207      	str	r2, [sp, #28]
 80063de:	9304      	str	r3, [sp, #16]
 80063e0:	783b      	ldrb	r3, [r7, #0]
 80063e2:	2b2e      	cmp	r3, #46	; 0x2e
 80063e4:	d10c      	bne.n	8006400 <_svfiprintf_r+0x124>
 80063e6:	787b      	ldrb	r3, [r7, #1]
 80063e8:	2b2a      	cmp	r3, #42	; 0x2a
 80063ea:	d133      	bne.n	8006454 <_svfiprintf_r+0x178>
 80063ec:	9b03      	ldr	r3, [sp, #12]
 80063ee:	1d1a      	adds	r2, r3, #4
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	9203      	str	r2, [sp, #12]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	bfb8      	it	lt
 80063f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80063fc:	3702      	adds	r7, #2
 80063fe:	9305      	str	r3, [sp, #20]
 8006400:	4d2e      	ldr	r5, [pc, #184]	; (80064bc <_svfiprintf_r+0x1e0>)
 8006402:	7839      	ldrb	r1, [r7, #0]
 8006404:	2203      	movs	r2, #3
 8006406:	4628      	mov	r0, r5
 8006408:	f7f9 feea 	bl	80001e0 <memchr>
 800640c:	b138      	cbz	r0, 800641e <_svfiprintf_r+0x142>
 800640e:	2340      	movs	r3, #64	; 0x40
 8006410:	1b40      	subs	r0, r0, r5
 8006412:	fa03 f000 	lsl.w	r0, r3, r0
 8006416:	9b04      	ldr	r3, [sp, #16]
 8006418:	4303      	orrs	r3, r0
 800641a:	3701      	adds	r7, #1
 800641c:	9304      	str	r3, [sp, #16]
 800641e:	7839      	ldrb	r1, [r7, #0]
 8006420:	4827      	ldr	r0, [pc, #156]	; (80064c0 <_svfiprintf_r+0x1e4>)
 8006422:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006426:	2206      	movs	r2, #6
 8006428:	1c7e      	adds	r6, r7, #1
 800642a:	f7f9 fed9 	bl	80001e0 <memchr>
 800642e:	2800      	cmp	r0, #0
 8006430:	d038      	beq.n	80064a4 <_svfiprintf_r+0x1c8>
 8006432:	4b24      	ldr	r3, [pc, #144]	; (80064c4 <_svfiprintf_r+0x1e8>)
 8006434:	bb13      	cbnz	r3, 800647c <_svfiprintf_r+0x1a0>
 8006436:	9b03      	ldr	r3, [sp, #12]
 8006438:	3307      	adds	r3, #7
 800643a:	f023 0307 	bic.w	r3, r3, #7
 800643e:	3308      	adds	r3, #8
 8006440:	9303      	str	r3, [sp, #12]
 8006442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006444:	444b      	add	r3, r9
 8006446:	9309      	str	r3, [sp, #36]	; 0x24
 8006448:	e76d      	b.n	8006326 <_svfiprintf_r+0x4a>
 800644a:	fb05 3202 	mla	r2, r5, r2, r3
 800644e:	2001      	movs	r0, #1
 8006450:	460f      	mov	r7, r1
 8006452:	e7a6      	b.n	80063a2 <_svfiprintf_r+0xc6>
 8006454:	2300      	movs	r3, #0
 8006456:	3701      	adds	r7, #1
 8006458:	9305      	str	r3, [sp, #20]
 800645a:	4619      	mov	r1, r3
 800645c:	250a      	movs	r5, #10
 800645e:	4638      	mov	r0, r7
 8006460:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006464:	3a30      	subs	r2, #48	; 0x30
 8006466:	2a09      	cmp	r2, #9
 8006468:	d903      	bls.n	8006472 <_svfiprintf_r+0x196>
 800646a:	2b00      	cmp	r3, #0
 800646c:	d0c8      	beq.n	8006400 <_svfiprintf_r+0x124>
 800646e:	9105      	str	r1, [sp, #20]
 8006470:	e7c6      	b.n	8006400 <_svfiprintf_r+0x124>
 8006472:	fb05 2101 	mla	r1, r5, r1, r2
 8006476:	2301      	movs	r3, #1
 8006478:	4607      	mov	r7, r0
 800647a:	e7f0      	b.n	800645e <_svfiprintf_r+0x182>
 800647c:	ab03      	add	r3, sp, #12
 800647e:	9300      	str	r3, [sp, #0]
 8006480:	4622      	mov	r2, r4
 8006482:	4b11      	ldr	r3, [pc, #68]	; (80064c8 <_svfiprintf_r+0x1ec>)
 8006484:	a904      	add	r1, sp, #16
 8006486:	4640      	mov	r0, r8
 8006488:	f3af 8000 	nop.w
 800648c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006490:	4681      	mov	r9, r0
 8006492:	d1d6      	bne.n	8006442 <_svfiprintf_r+0x166>
 8006494:	89a3      	ldrh	r3, [r4, #12]
 8006496:	065b      	lsls	r3, r3, #25
 8006498:	f53f af35 	bmi.w	8006306 <_svfiprintf_r+0x2a>
 800649c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800649e:	b01d      	add	sp, #116	; 0x74
 80064a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a4:	ab03      	add	r3, sp, #12
 80064a6:	9300      	str	r3, [sp, #0]
 80064a8:	4622      	mov	r2, r4
 80064aa:	4b07      	ldr	r3, [pc, #28]	; (80064c8 <_svfiprintf_r+0x1ec>)
 80064ac:	a904      	add	r1, sp, #16
 80064ae:	4640      	mov	r0, r8
 80064b0:	f000 f882 	bl	80065b8 <_printf_i>
 80064b4:	e7ea      	b.n	800648c <_svfiprintf_r+0x1b0>
 80064b6:	bf00      	nop
 80064b8:	08006a40 	.word	0x08006a40
 80064bc:	08006a46 	.word	0x08006a46
 80064c0:	08006a4a 	.word	0x08006a4a
 80064c4:	00000000 	.word	0x00000000
 80064c8:	08006229 	.word	0x08006229

080064cc <_printf_common>:
 80064cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d0:	4691      	mov	r9, r2
 80064d2:	461f      	mov	r7, r3
 80064d4:	688a      	ldr	r2, [r1, #8]
 80064d6:	690b      	ldr	r3, [r1, #16]
 80064d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064dc:	4293      	cmp	r3, r2
 80064de:	bfb8      	it	lt
 80064e0:	4613      	movlt	r3, r2
 80064e2:	f8c9 3000 	str.w	r3, [r9]
 80064e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80064ea:	4606      	mov	r6, r0
 80064ec:	460c      	mov	r4, r1
 80064ee:	b112      	cbz	r2, 80064f6 <_printf_common+0x2a>
 80064f0:	3301      	adds	r3, #1
 80064f2:	f8c9 3000 	str.w	r3, [r9]
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	0699      	lsls	r1, r3, #26
 80064fa:	bf42      	ittt	mi
 80064fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006500:	3302      	addmi	r3, #2
 8006502:	f8c9 3000 	strmi.w	r3, [r9]
 8006506:	6825      	ldr	r5, [r4, #0]
 8006508:	f015 0506 	ands.w	r5, r5, #6
 800650c:	d107      	bne.n	800651e <_printf_common+0x52>
 800650e:	f104 0a19 	add.w	sl, r4, #25
 8006512:	68e3      	ldr	r3, [r4, #12]
 8006514:	f8d9 2000 	ldr.w	r2, [r9]
 8006518:	1a9b      	subs	r3, r3, r2
 800651a:	42ab      	cmp	r3, r5
 800651c:	dc28      	bgt.n	8006570 <_printf_common+0xa4>
 800651e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006522:	6822      	ldr	r2, [r4, #0]
 8006524:	3300      	adds	r3, #0
 8006526:	bf18      	it	ne
 8006528:	2301      	movne	r3, #1
 800652a:	0692      	lsls	r2, r2, #26
 800652c:	d42d      	bmi.n	800658a <_printf_common+0xbe>
 800652e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006532:	4639      	mov	r1, r7
 8006534:	4630      	mov	r0, r6
 8006536:	47c0      	blx	r8
 8006538:	3001      	adds	r0, #1
 800653a:	d020      	beq.n	800657e <_printf_common+0xb2>
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	68e5      	ldr	r5, [r4, #12]
 8006540:	f8d9 2000 	ldr.w	r2, [r9]
 8006544:	f003 0306 	and.w	r3, r3, #6
 8006548:	2b04      	cmp	r3, #4
 800654a:	bf08      	it	eq
 800654c:	1aad      	subeq	r5, r5, r2
 800654e:	68a3      	ldr	r3, [r4, #8]
 8006550:	6922      	ldr	r2, [r4, #16]
 8006552:	bf0c      	ite	eq
 8006554:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006558:	2500      	movne	r5, #0
 800655a:	4293      	cmp	r3, r2
 800655c:	bfc4      	itt	gt
 800655e:	1a9b      	subgt	r3, r3, r2
 8006560:	18ed      	addgt	r5, r5, r3
 8006562:	f04f 0900 	mov.w	r9, #0
 8006566:	341a      	adds	r4, #26
 8006568:	454d      	cmp	r5, r9
 800656a:	d11a      	bne.n	80065a2 <_printf_common+0xd6>
 800656c:	2000      	movs	r0, #0
 800656e:	e008      	b.n	8006582 <_printf_common+0xb6>
 8006570:	2301      	movs	r3, #1
 8006572:	4652      	mov	r2, sl
 8006574:	4639      	mov	r1, r7
 8006576:	4630      	mov	r0, r6
 8006578:	47c0      	blx	r8
 800657a:	3001      	adds	r0, #1
 800657c:	d103      	bne.n	8006586 <_printf_common+0xba>
 800657e:	f04f 30ff 	mov.w	r0, #4294967295
 8006582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006586:	3501      	adds	r5, #1
 8006588:	e7c3      	b.n	8006512 <_printf_common+0x46>
 800658a:	18e1      	adds	r1, r4, r3
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	2030      	movs	r0, #48	; 0x30
 8006590:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006594:	4422      	add	r2, r4
 8006596:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800659a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800659e:	3302      	adds	r3, #2
 80065a0:	e7c5      	b.n	800652e <_printf_common+0x62>
 80065a2:	2301      	movs	r3, #1
 80065a4:	4622      	mov	r2, r4
 80065a6:	4639      	mov	r1, r7
 80065a8:	4630      	mov	r0, r6
 80065aa:	47c0      	blx	r8
 80065ac:	3001      	adds	r0, #1
 80065ae:	d0e6      	beq.n	800657e <_printf_common+0xb2>
 80065b0:	f109 0901 	add.w	r9, r9, #1
 80065b4:	e7d8      	b.n	8006568 <_printf_common+0x9c>
	...

080065b8 <_printf_i>:
 80065b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80065bc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80065c0:	460c      	mov	r4, r1
 80065c2:	7e09      	ldrb	r1, [r1, #24]
 80065c4:	b085      	sub	sp, #20
 80065c6:	296e      	cmp	r1, #110	; 0x6e
 80065c8:	4617      	mov	r7, r2
 80065ca:	4606      	mov	r6, r0
 80065cc:	4698      	mov	r8, r3
 80065ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80065d0:	f000 80b3 	beq.w	800673a <_printf_i+0x182>
 80065d4:	d822      	bhi.n	800661c <_printf_i+0x64>
 80065d6:	2963      	cmp	r1, #99	; 0x63
 80065d8:	d036      	beq.n	8006648 <_printf_i+0x90>
 80065da:	d80a      	bhi.n	80065f2 <_printf_i+0x3a>
 80065dc:	2900      	cmp	r1, #0
 80065de:	f000 80b9 	beq.w	8006754 <_printf_i+0x19c>
 80065e2:	2958      	cmp	r1, #88	; 0x58
 80065e4:	f000 8083 	beq.w	80066ee <_printf_i+0x136>
 80065e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065ec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80065f0:	e032      	b.n	8006658 <_printf_i+0xa0>
 80065f2:	2964      	cmp	r1, #100	; 0x64
 80065f4:	d001      	beq.n	80065fa <_printf_i+0x42>
 80065f6:	2969      	cmp	r1, #105	; 0x69
 80065f8:	d1f6      	bne.n	80065e8 <_printf_i+0x30>
 80065fa:	6820      	ldr	r0, [r4, #0]
 80065fc:	6813      	ldr	r3, [r2, #0]
 80065fe:	0605      	lsls	r5, r0, #24
 8006600:	f103 0104 	add.w	r1, r3, #4
 8006604:	d52a      	bpl.n	800665c <_printf_i+0xa4>
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6011      	str	r1, [r2, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	da03      	bge.n	8006616 <_printf_i+0x5e>
 800660e:	222d      	movs	r2, #45	; 0x2d
 8006610:	425b      	negs	r3, r3
 8006612:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006616:	486f      	ldr	r0, [pc, #444]	; (80067d4 <_printf_i+0x21c>)
 8006618:	220a      	movs	r2, #10
 800661a:	e039      	b.n	8006690 <_printf_i+0xd8>
 800661c:	2973      	cmp	r1, #115	; 0x73
 800661e:	f000 809d 	beq.w	800675c <_printf_i+0x1a4>
 8006622:	d808      	bhi.n	8006636 <_printf_i+0x7e>
 8006624:	296f      	cmp	r1, #111	; 0x6f
 8006626:	d020      	beq.n	800666a <_printf_i+0xb2>
 8006628:	2970      	cmp	r1, #112	; 0x70
 800662a:	d1dd      	bne.n	80065e8 <_printf_i+0x30>
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	f043 0320 	orr.w	r3, r3, #32
 8006632:	6023      	str	r3, [r4, #0]
 8006634:	e003      	b.n	800663e <_printf_i+0x86>
 8006636:	2975      	cmp	r1, #117	; 0x75
 8006638:	d017      	beq.n	800666a <_printf_i+0xb2>
 800663a:	2978      	cmp	r1, #120	; 0x78
 800663c:	d1d4      	bne.n	80065e8 <_printf_i+0x30>
 800663e:	2378      	movs	r3, #120	; 0x78
 8006640:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006644:	4864      	ldr	r0, [pc, #400]	; (80067d8 <_printf_i+0x220>)
 8006646:	e055      	b.n	80066f4 <_printf_i+0x13c>
 8006648:	6813      	ldr	r3, [r2, #0]
 800664a:	1d19      	adds	r1, r3, #4
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	6011      	str	r1, [r2, #0]
 8006650:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006654:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006658:	2301      	movs	r3, #1
 800665a:	e08c      	b.n	8006776 <_printf_i+0x1be>
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	6011      	str	r1, [r2, #0]
 8006660:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006664:	bf18      	it	ne
 8006666:	b21b      	sxthne	r3, r3
 8006668:	e7cf      	b.n	800660a <_printf_i+0x52>
 800666a:	6813      	ldr	r3, [r2, #0]
 800666c:	6825      	ldr	r5, [r4, #0]
 800666e:	1d18      	adds	r0, r3, #4
 8006670:	6010      	str	r0, [r2, #0]
 8006672:	0628      	lsls	r0, r5, #24
 8006674:	d501      	bpl.n	800667a <_printf_i+0xc2>
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	e002      	b.n	8006680 <_printf_i+0xc8>
 800667a:	0668      	lsls	r0, r5, #25
 800667c:	d5fb      	bpl.n	8006676 <_printf_i+0xbe>
 800667e:	881b      	ldrh	r3, [r3, #0]
 8006680:	4854      	ldr	r0, [pc, #336]	; (80067d4 <_printf_i+0x21c>)
 8006682:	296f      	cmp	r1, #111	; 0x6f
 8006684:	bf14      	ite	ne
 8006686:	220a      	movne	r2, #10
 8006688:	2208      	moveq	r2, #8
 800668a:	2100      	movs	r1, #0
 800668c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006690:	6865      	ldr	r5, [r4, #4]
 8006692:	60a5      	str	r5, [r4, #8]
 8006694:	2d00      	cmp	r5, #0
 8006696:	f2c0 8095 	blt.w	80067c4 <_printf_i+0x20c>
 800669a:	6821      	ldr	r1, [r4, #0]
 800669c:	f021 0104 	bic.w	r1, r1, #4
 80066a0:	6021      	str	r1, [r4, #0]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d13d      	bne.n	8006722 <_printf_i+0x16a>
 80066a6:	2d00      	cmp	r5, #0
 80066a8:	f040 808e 	bne.w	80067c8 <_printf_i+0x210>
 80066ac:	4665      	mov	r5, ip
 80066ae:	2a08      	cmp	r2, #8
 80066b0:	d10b      	bne.n	80066ca <_printf_i+0x112>
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	07db      	lsls	r3, r3, #31
 80066b6:	d508      	bpl.n	80066ca <_printf_i+0x112>
 80066b8:	6923      	ldr	r3, [r4, #16]
 80066ba:	6862      	ldr	r2, [r4, #4]
 80066bc:	429a      	cmp	r2, r3
 80066be:	bfde      	ittt	le
 80066c0:	2330      	movle	r3, #48	; 0x30
 80066c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066ca:	ebac 0305 	sub.w	r3, ip, r5
 80066ce:	6123      	str	r3, [r4, #16]
 80066d0:	f8cd 8000 	str.w	r8, [sp]
 80066d4:	463b      	mov	r3, r7
 80066d6:	aa03      	add	r2, sp, #12
 80066d8:	4621      	mov	r1, r4
 80066da:	4630      	mov	r0, r6
 80066dc:	f7ff fef6 	bl	80064cc <_printf_common>
 80066e0:	3001      	adds	r0, #1
 80066e2:	d14d      	bne.n	8006780 <_printf_i+0x1c8>
 80066e4:	f04f 30ff 	mov.w	r0, #4294967295
 80066e8:	b005      	add	sp, #20
 80066ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066ee:	4839      	ldr	r0, [pc, #228]	; (80067d4 <_printf_i+0x21c>)
 80066f0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80066f4:	6813      	ldr	r3, [r2, #0]
 80066f6:	6821      	ldr	r1, [r4, #0]
 80066f8:	1d1d      	adds	r5, r3, #4
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	6015      	str	r5, [r2, #0]
 80066fe:	060a      	lsls	r2, r1, #24
 8006700:	d50b      	bpl.n	800671a <_printf_i+0x162>
 8006702:	07ca      	lsls	r2, r1, #31
 8006704:	bf44      	itt	mi
 8006706:	f041 0120 	orrmi.w	r1, r1, #32
 800670a:	6021      	strmi	r1, [r4, #0]
 800670c:	b91b      	cbnz	r3, 8006716 <_printf_i+0x15e>
 800670e:	6822      	ldr	r2, [r4, #0]
 8006710:	f022 0220 	bic.w	r2, r2, #32
 8006714:	6022      	str	r2, [r4, #0]
 8006716:	2210      	movs	r2, #16
 8006718:	e7b7      	b.n	800668a <_printf_i+0xd2>
 800671a:	064d      	lsls	r5, r1, #25
 800671c:	bf48      	it	mi
 800671e:	b29b      	uxthmi	r3, r3
 8006720:	e7ef      	b.n	8006702 <_printf_i+0x14a>
 8006722:	4665      	mov	r5, ip
 8006724:	fbb3 f1f2 	udiv	r1, r3, r2
 8006728:	fb02 3311 	mls	r3, r2, r1, r3
 800672c:	5cc3      	ldrb	r3, [r0, r3]
 800672e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006732:	460b      	mov	r3, r1
 8006734:	2900      	cmp	r1, #0
 8006736:	d1f5      	bne.n	8006724 <_printf_i+0x16c>
 8006738:	e7b9      	b.n	80066ae <_printf_i+0xf6>
 800673a:	6813      	ldr	r3, [r2, #0]
 800673c:	6825      	ldr	r5, [r4, #0]
 800673e:	6961      	ldr	r1, [r4, #20]
 8006740:	1d18      	adds	r0, r3, #4
 8006742:	6010      	str	r0, [r2, #0]
 8006744:	0628      	lsls	r0, r5, #24
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	d501      	bpl.n	800674e <_printf_i+0x196>
 800674a:	6019      	str	r1, [r3, #0]
 800674c:	e002      	b.n	8006754 <_printf_i+0x19c>
 800674e:	066a      	lsls	r2, r5, #25
 8006750:	d5fb      	bpl.n	800674a <_printf_i+0x192>
 8006752:	8019      	strh	r1, [r3, #0]
 8006754:	2300      	movs	r3, #0
 8006756:	6123      	str	r3, [r4, #16]
 8006758:	4665      	mov	r5, ip
 800675a:	e7b9      	b.n	80066d0 <_printf_i+0x118>
 800675c:	6813      	ldr	r3, [r2, #0]
 800675e:	1d19      	adds	r1, r3, #4
 8006760:	6011      	str	r1, [r2, #0]
 8006762:	681d      	ldr	r5, [r3, #0]
 8006764:	6862      	ldr	r2, [r4, #4]
 8006766:	2100      	movs	r1, #0
 8006768:	4628      	mov	r0, r5
 800676a:	f7f9 fd39 	bl	80001e0 <memchr>
 800676e:	b108      	cbz	r0, 8006774 <_printf_i+0x1bc>
 8006770:	1b40      	subs	r0, r0, r5
 8006772:	6060      	str	r0, [r4, #4]
 8006774:	6863      	ldr	r3, [r4, #4]
 8006776:	6123      	str	r3, [r4, #16]
 8006778:	2300      	movs	r3, #0
 800677a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800677e:	e7a7      	b.n	80066d0 <_printf_i+0x118>
 8006780:	6923      	ldr	r3, [r4, #16]
 8006782:	462a      	mov	r2, r5
 8006784:	4639      	mov	r1, r7
 8006786:	4630      	mov	r0, r6
 8006788:	47c0      	blx	r8
 800678a:	3001      	adds	r0, #1
 800678c:	d0aa      	beq.n	80066e4 <_printf_i+0x12c>
 800678e:	6823      	ldr	r3, [r4, #0]
 8006790:	079b      	lsls	r3, r3, #30
 8006792:	d413      	bmi.n	80067bc <_printf_i+0x204>
 8006794:	68e0      	ldr	r0, [r4, #12]
 8006796:	9b03      	ldr	r3, [sp, #12]
 8006798:	4298      	cmp	r0, r3
 800679a:	bfb8      	it	lt
 800679c:	4618      	movlt	r0, r3
 800679e:	e7a3      	b.n	80066e8 <_printf_i+0x130>
 80067a0:	2301      	movs	r3, #1
 80067a2:	464a      	mov	r2, r9
 80067a4:	4639      	mov	r1, r7
 80067a6:	4630      	mov	r0, r6
 80067a8:	47c0      	blx	r8
 80067aa:	3001      	adds	r0, #1
 80067ac:	d09a      	beq.n	80066e4 <_printf_i+0x12c>
 80067ae:	3501      	adds	r5, #1
 80067b0:	68e3      	ldr	r3, [r4, #12]
 80067b2:	9a03      	ldr	r2, [sp, #12]
 80067b4:	1a9b      	subs	r3, r3, r2
 80067b6:	42ab      	cmp	r3, r5
 80067b8:	dcf2      	bgt.n	80067a0 <_printf_i+0x1e8>
 80067ba:	e7eb      	b.n	8006794 <_printf_i+0x1dc>
 80067bc:	2500      	movs	r5, #0
 80067be:	f104 0919 	add.w	r9, r4, #25
 80067c2:	e7f5      	b.n	80067b0 <_printf_i+0x1f8>
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1ac      	bne.n	8006722 <_printf_i+0x16a>
 80067c8:	7803      	ldrb	r3, [r0, #0]
 80067ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067ce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067d2:	e76c      	b.n	80066ae <_printf_i+0xf6>
 80067d4:	08006a51 	.word	0x08006a51
 80067d8:	08006a62 	.word	0x08006a62

080067dc <memcpy>:
 80067dc:	b510      	push	{r4, lr}
 80067de:	1e43      	subs	r3, r0, #1
 80067e0:	440a      	add	r2, r1
 80067e2:	4291      	cmp	r1, r2
 80067e4:	d100      	bne.n	80067e8 <memcpy+0xc>
 80067e6:	bd10      	pop	{r4, pc}
 80067e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067f0:	e7f7      	b.n	80067e2 <memcpy+0x6>

080067f2 <memmove>:
 80067f2:	4288      	cmp	r0, r1
 80067f4:	b510      	push	{r4, lr}
 80067f6:	eb01 0302 	add.w	r3, r1, r2
 80067fa:	d807      	bhi.n	800680c <memmove+0x1a>
 80067fc:	1e42      	subs	r2, r0, #1
 80067fe:	4299      	cmp	r1, r3
 8006800:	d00a      	beq.n	8006818 <memmove+0x26>
 8006802:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006806:	f802 4f01 	strb.w	r4, [r2, #1]!
 800680a:	e7f8      	b.n	80067fe <memmove+0xc>
 800680c:	4283      	cmp	r3, r0
 800680e:	d9f5      	bls.n	80067fc <memmove+0xa>
 8006810:	1881      	adds	r1, r0, r2
 8006812:	1ad2      	subs	r2, r2, r3
 8006814:	42d3      	cmn	r3, r2
 8006816:	d100      	bne.n	800681a <memmove+0x28>
 8006818:	bd10      	pop	{r4, pc}
 800681a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800681e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006822:	e7f7      	b.n	8006814 <memmove+0x22>

08006824 <_free_r>:
 8006824:	b538      	push	{r3, r4, r5, lr}
 8006826:	4605      	mov	r5, r0
 8006828:	2900      	cmp	r1, #0
 800682a:	d045      	beq.n	80068b8 <_free_r+0x94>
 800682c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006830:	1f0c      	subs	r4, r1, #4
 8006832:	2b00      	cmp	r3, #0
 8006834:	bfb8      	it	lt
 8006836:	18e4      	addlt	r4, r4, r3
 8006838:	f000 f8d2 	bl	80069e0 <__malloc_lock>
 800683c:	4a1f      	ldr	r2, [pc, #124]	; (80068bc <_free_r+0x98>)
 800683e:	6813      	ldr	r3, [r2, #0]
 8006840:	4610      	mov	r0, r2
 8006842:	b933      	cbnz	r3, 8006852 <_free_r+0x2e>
 8006844:	6063      	str	r3, [r4, #4]
 8006846:	6014      	str	r4, [r2, #0]
 8006848:	4628      	mov	r0, r5
 800684a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800684e:	f000 b8c8 	b.w	80069e2 <__malloc_unlock>
 8006852:	42a3      	cmp	r3, r4
 8006854:	d90c      	bls.n	8006870 <_free_r+0x4c>
 8006856:	6821      	ldr	r1, [r4, #0]
 8006858:	1862      	adds	r2, r4, r1
 800685a:	4293      	cmp	r3, r2
 800685c:	bf04      	itt	eq
 800685e:	681a      	ldreq	r2, [r3, #0]
 8006860:	685b      	ldreq	r3, [r3, #4]
 8006862:	6063      	str	r3, [r4, #4]
 8006864:	bf04      	itt	eq
 8006866:	1852      	addeq	r2, r2, r1
 8006868:	6022      	streq	r2, [r4, #0]
 800686a:	6004      	str	r4, [r0, #0]
 800686c:	e7ec      	b.n	8006848 <_free_r+0x24>
 800686e:	4613      	mov	r3, r2
 8006870:	685a      	ldr	r2, [r3, #4]
 8006872:	b10a      	cbz	r2, 8006878 <_free_r+0x54>
 8006874:	42a2      	cmp	r2, r4
 8006876:	d9fa      	bls.n	800686e <_free_r+0x4a>
 8006878:	6819      	ldr	r1, [r3, #0]
 800687a:	1858      	adds	r0, r3, r1
 800687c:	42a0      	cmp	r0, r4
 800687e:	d10b      	bne.n	8006898 <_free_r+0x74>
 8006880:	6820      	ldr	r0, [r4, #0]
 8006882:	4401      	add	r1, r0
 8006884:	1858      	adds	r0, r3, r1
 8006886:	4282      	cmp	r2, r0
 8006888:	6019      	str	r1, [r3, #0]
 800688a:	d1dd      	bne.n	8006848 <_free_r+0x24>
 800688c:	6810      	ldr	r0, [r2, #0]
 800688e:	6852      	ldr	r2, [r2, #4]
 8006890:	605a      	str	r2, [r3, #4]
 8006892:	4401      	add	r1, r0
 8006894:	6019      	str	r1, [r3, #0]
 8006896:	e7d7      	b.n	8006848 <_free_r+0x24>
 8006898:	d902      	bls.n	80068a0 <_free_r+0x7c>
 800689a:	230c      	movs	r3, #12
 800689c:	602b      	str	r3, [r5, #0]
 800689e:	e7d3      	b.n	8006848 <_free_r+0x24>
 80068a0:	6820      	ldr	r0, [r4, #0]
 80068a2:	1821      	adds	r1, r4, r0
 80068a4:	428a      	cmp	r2, r1
 80068a6:	bf04      	itt	eq
 80068a8:	6811      	ldreq	r1, [r2, #0]
 80068aa:	6852      	ldreq	r2, [r2, #4]
 80068ac:	6062      	str	r2, [r4, #4]
 80068ae:	bf04      	itt	eq
 80068b0:	1809      	addeq	r1, r1, r0
 80068b2:	6021      	streq	r1, [r4, #0]
 80068b4:	605c      	str	r4, [r3, #4]
 80068b6:	e7c7      	b.n	8006848 <_free_r+0x24>
 80068b8:	bd38      	pop	{r3, r4, r5, pc}
 80068ba:	bf00      	nop
 80068bc:	20000338 	.word	0x20000338

080068c0 <_malloc_r>:
 80068c0:	b570      	push	{r4, r5, r6, lr}
 80068c2:	1ccd      	adds	r5, r1, #3
 80068c4:	f025 0503 	bic.w	r5, r5, #3
 80068c8:	3508      	adds	r5, #8
 80068ca:	2d0c      	cmp	r5, #12
 80068cc:	bf38      	it	cc
 80068ce:	250c      	movcc	r5, #12
 80068d0:	2d00      	cmp	r5, #0
 80068d2:	4606      	mov	r6, r0
 80068d4:	db01      	blt.n	80068da <_malloc_r+0x1a>
 80068d6:	42a9      	cmp	r1, r5
 80068d8:	d903      	bls.n	80068e2 <_malloc_r+0x22>
 80068da:	230c      	movs	r3, #12
 80068dc:	6033      	str	r3, [r6, #0]
 80068de:	2000      	movs	r0, #0
 80068e0:	bd70      	pop	{r4, r5, r6, pc}
 80068e2:	f000 f87d 	bl	80069e0 <__malloc_lock>
 80068e6:	4a21      	ldr	r2, [pc, #132]	; (800696c <_malloc_r+0xac>)
 80068e8:	6814      	ldr	r4, [r2, #0]
 80068ea:	4621      	mov	r1, r4
 80068ec:	b991      	cbnz	r1, 8006914 <_malloc_r+0x54>
 80068ee:	4c20      	ldr	r4, [pc, #128]	; (8006970 <_malloc_r+0xb0>)
 80068f0:	6823      	ldr	r3, [r4, #0]
 80068f2:	b91b      	cbnz	r3, 80068fc <_malloc_r+0x3c>
 80068f4:	4630      	mov	r0, r6
 80068f6:	f000 f863 	bl	80069c0 <_sbrk_r>
 80068fa:	6020      	str	r0, [r4, #0]
 80068fc:	4629      	mov	r1, r5
 80068fe:	4630      	mov	r0, r6
 8006900:	f000 f85e 	bl	80069c0 <_sbrk_r>
 8006904:	1c43      	adds	r3, r0, #1
 8006906:	d124      	bne.n	8006952 <_malloc_r+0x92>
 8006908:	230c      	movs	r3, #12
 800690a:	6033      	str	r3, [r6, #0]
 800690c:	4630      	mov	r0, r6
 800690e:	f000 f868 	bl	80069e2 <__malloc_unlock>
 8006912:	e7e4      	b.n	80068de <_malloc_r+0x1e>
 8006914:	680b      	ldr	r3, [r1, #0]
 8006916:	1b5b      	subs	r3, r3, r5
 8006918:	d418      	bmi.n	800694c <_malloc_r+0x8c>
 800691a:	2b0b      	cmp	r3, #11
 800691c:	d90f      	bls.n	800693e <_malloc_r+0x7e>
 800691e:	600b      	str	r3, [r1, #0]
 8006920:	50cd      	str	r5, [r1, r3]
 8006922:	18cc      	adds	r4, r1, r3
 8006924:	4630      	mov	r0, r6
 8006926:	f000 f85c 	bl	80069e2 <__malloc_unlock>
 800692a:	f104 000b 	add.w	r0, r4, #11
 800692e:	1d23      	adds	r3, r4, #4
 8006930:	f020 0007 	bic.w	r0, r0, #7
 8006934:	1ac3      	subs	r3, r0, r3
 8006936:	d0d3      	beq.n	80068e0 <_malloc_r+0x20>
 8006938:	425a      	negs	r2, r3
 800693a:	50e2      	str	r2, [r4, r3]
 800693c:	e7d0      	b.n	80068e0 <_malloc_r+0x20>
 800693e:	428c      	cmp	r4, r1
 8006940:	684b      	ldr	r3, [r1, #4]
 8006942:	bf16      	itet	ne
 8006944:	6063      	strne	r3, [r4, #4]
 8006946:	6013      	streq	r3, [r2, #0]
 8006948:	460c      	movne	r4, r1
 800694a:	e7eb      	b.n	8006924 <_malloc_r+0x64>
 800694c:	460c      	mov	r4, r1
 800694e:	6849      	ldr	r1, [r1, #4]
 8006950:	e7cc      	b.n	80068ec <_malloc_r+0x2c>
 8006952:	1cc4      	adds	r4, r0, #3
 8006954:	f024 0403 	bic.w	r4, r4, #3
 8006958:	42a0      	cmp	r0, r4
 800695a:	d005      	beq.n	8006968 <_malloc_r+0xa8>
 800695c:	1a21      	subs	r1, r4, r0
 800695e:	4630      	mov	r0, r6
 8006960:	f000 f82e 	bl	80069c0 <_sbrk_r>
 8006964:	3001      	adds	r0, #1
 8006966:	d0cf      	beq.n	8006908 <_malloc_r+0x48>
 8006968:	6025      	str	r5, [r4, #0]
 800696a:	e7db      	b.n	8006924 <_malloc_r+0x64>
 800696c:	20000338 	.word	0x20000338
 8006970:	2000033c 	.word	0x2000033c

08006974 <_realloc_r>:
 8006974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006976:	4607      	mov	r7, r0
 8006978:	4614      	mov	r4, r2
 800697a:	460e      	mov	r6, r1
 800697c:	b921      	cbnz	r1, 8006988 <_realloc_r+0x14>
 800697e:	4611      	mov	r1, r2
 8006980:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006984:	f7ff bf9c 	b.w	80068c0 <_malloc_r>
 8006988:	b922      	cbnz	r2, 8006994 <_realloc_r+0x20>
 800698a:	f7ff ff4b 	bl	8006824 <_free_r>
 800698e:	4625      	mov	r5, r4
 8006990:	4628      	mov	r0, r5
 8006992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006994:	f000 f826 	bl	80069e4 <_malloc_usable_size_r>
 8006998:	42a0      	cmp	r0, r4
 800699a:	d20f      	bcs.n	80069bc <_realloc_r+0x48>
 800699c:	4621      	mov	r1, r4
 800699e:	4638      	mov	r0, r7
 80069a0:	f7ff ff8e 	bl	80068c0 <_malloc_r>
 80069a4:	4605      	mov	r5, r0
 80069a6:	2800      	cmp	r0, #0
 80069a8:	d0f2      	beq.n	8006990 <_realloc_r+0x1c>
 80069aa:	4631      	mov	r1, r6
 80069ac:	4622      	mov	r2, r4
 80069ae:	f7ff ff15 	bl	80067dc <memcpy>
 80069b2:	4631      	mov	r1, r6
 80069b4:	4638      	mov	r0, r7
 80069b6:	f7ff ff35 	bl	8006824 <_free_r>
 80069ba:	e7e9      	b.n	8006990 <_realloc_r+0x1c>
 80069bc:	4635      	mov	r5, r6
 80069be:	e7e7      	b.n	8006990 <_realloc_r+0x1c>

080069c0 <_sbrk_r>:
 80069c0:	b538      	push	{r3, r4, r5, lr}
 80069c2:	4c06      	ldr	r4, [pc, #24]	; (80069dc <_sbrk_r+0x1c>)
 80069c4:	2300      	movs	r3, #0
 80069c6:	4605      	mov	r5, r0
 80069c8:	4608      	mov	r0, r1
 80069ca:	6023      	str	r3, [r4, #0]
 80069cc:	f7fa fde4 	bl	8001598 <_sbrk>
 80069d0:	1c43      	adds	r3, r0, #1
 80069d2:	d102      	bne.n	80069da <_sbrk_r+0x1a>
 80069d4:	6823      	ldr	r3, [r4, #0]
 80069d6:	b103      	cbz	r3, 80069da <_sbrk_r+0x1a>
 80069d8:	602b      	str	r3, [r5, #0]
 80069da:	bd38      	pop	{r3, r4, r5, pc}
 80069dc:	2000052c 	.word	0x2000052c

080069e0 <__malloc_lock>:
 80069e0:	4770      	bx	lr

080069e2 <__malloc_unlock>:
 80069e2:	4770      	bx	lr

080069e4 <_malloc_usable_size_r>:
 80069e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069e8:	1f18      	subs	r0, r3, #4
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	bfbc      	itt	lt
 80069ee:	580b      	ldrlt	r3, [r1, r0]
 80069f0:	18c0      	addlt	r0, r0, r3
 80069f2:	4770      	bx	lr

080069f4 <_init>:
 80069f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f6:	bf00      	nop
 80069f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069fa:	bc08      	pop	{r3}
 80069fc:	469e      	mov	lr, r3
 80069fe:	4770      	bx	lr

08006a00 <_fini>:
 8006a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a02:	bf00      	nop
 8006a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a06:	bc08      	pop	{r3}
 8006a08:	469e      	mov	lr, r3
 8006a0a:	4770      	bx	lr
