--------------------------------
- Performing extended cleanup -
--------------------------------
Deleting  /home/fpgadevelop/workspace/build
rm -r -f /home/fpgadevelop/workspace/build
Deleting  /home/fpgadevelop/workspace/openriscGEMSCLAIM/../out
rm -r -f /home/fpgadevelop/workspace/openriscGEMSCLAIM/../out
make[1]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/syn/xst/run'
make -C /home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/syn/xst/run/../../../../../../sw/lib distclean
make[2]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/lib'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/cfi_ctrl/board'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/cfi_ctrl/board'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/cfi_ctrl/sim'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/cfi_ctrl/sim'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/ethmac/board'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/ethmac/board'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/ethmac/sim'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/ethmac/sim'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/or1200/board'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/or1200/board'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/or1200/sim'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/or1200/sim'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/sdram/board'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/sdram/board'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/sdram/sim'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/sdram/sim'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/spi/board'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/spi/board'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/spi/sim'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/spi/sim'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/uart/board'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/uart/board'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/uart/sim'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/tests/uart/sim'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/cfi-ctrl'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/cfi-ctrl'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/ethmac'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/ethmac'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/i2c_master_slave'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/i2c_master_slave'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/or1200'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/or1200'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/simple-spi'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/simple-spi'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/uart'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/drivers/uart'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/cfi_ctrl_programmer'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/cfi_ctrl_programmer'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/dhry'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/dhry'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/spiflash'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/spiflash'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/testfloat'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/testfloat'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/cfi_ctrl_programmer'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/cfi_ctrl_programmer'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/dhry'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/dhry'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/spiflash'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/spiflash'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/testfloat'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/apps/testfloat'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/lib'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/lib'
make[3]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/bootrom'
make[3]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/bootrom'
make[2]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/sw/lib'
make[1]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/syn/xst/run'
------------------------
- Compiling bare metal -
------------------------
>> Copying source files >>
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/lem_test_main.c~’ -> ‘/home/fpgadevelop/workspace/build/src/lem_test_main.c~’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/Makefile~’ -> ‘/home/fpgadevelop/workspace/build/src/Makefile~’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/lem_test_main.c’ -> ‘/home/fpgadevelop/workspace/build/src/lem_test_main.c’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/exceptions/exceptions.h’ -> ‘/home/fpgadevelop/workspace/build/src/exceptions.h’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/exceptions/exceptions.c’ -> ‘/home/fpgadevelop/workspace/build/src/exceptions.c’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/Makefile’ -> ‘/home/fpgadevelop/workspace/build/src/Makefile’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/include/config.h’ -> ‘/home/fpgadevelop/workspace/build/src/config.h’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/include/lem.h~’ -> ‘/home/fpgadevelop/workspace/build/src/lem.h~’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/include/general.h’ -> ‘/home/fpgadevelop/workspace/build/src/general.h’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/include/stdtypes.h’ -> ‘/home/fpgadevelop/workspace/build/src/stdtypes.h’
‘/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/sw/elf/include/lem.h’ -> ‘/home/fpgadevelop/workspace/build/src/lem.h’
>> Compilation >>
cd /home/fpgadevelop/workspace/build/src; find * -name '*.c' | cut -d '.' --complement -f 2 | xargs -n1 -i or32-elf-gcc -c {}.c -mboard=atlys -std=c99 -fgnu89-inline -o /home/fpgadevelop/workspace/build/obj/{}.o
>> Linking >>
cd /home/fpgadevelop/workspace/build/obj; or32-elf-gcc -mboard=atlys -std=c99 -fgnu89-inline * -o /home/fpgadevelop/workspace/build/out/lem_test.elf
>> Post-process >>
or32-elf-objcopy -I elf32-or32 /home/fpgadevelop/workspace/build/out/lem_test.elf -O binary /home/fpgadevelop/workspace/build/out/lem_test.bin 
bin2binsizeword /home/fpgadevelop/workspace/build/out/lem_test.bin /home/fpgadevelop/workspace/build/out/lem_test_bsw.bin
cp -r /home/fpgadevelop/workspace/build/out/* /home/fpgadevelop/workspace/openriscGEMSCLAIM/../out
------------------------------------------
Creating orpsoc.mcs with file lem_test_bsw.bin
------------------------------------------
Making with file /home/fpgadevelop/workspace/openriscGEMSCLAIM/../out/lem_test_bsw.bin
make[1]: Entering directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/syn/xst/run'

	#### Generating Xilinx PRJ file ####


	#### Generating XST file ####


	#### Generating Xilinx XCF file ####


#### Running CORE Gen ####

All runtime messages will be recorded in
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/coregen.log
Resolving generic values...
Finished resolving generic values.
Generating IP...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating NGC file.

Command Line: /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -intstyle
ise -dd ./tmp/_cg/ ./tmp/_cg/xilinx_ddr2_if_cache.edn
./tmp/_cg/xilinx_ddr2_if_cache_unobf.ngc

Executing edif2ngd -noa "tmp/_cg/xilinx_ddr2_if_cache.edn"
"tmp/_cg/xilinx_ddr2_if_cache.ngo"
Release 14.5 - edif2ngd P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 14.5 edif2ngd P.58f (lin64)
INFO:NgdBuild - Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Writing module to "tmp/_cg/xilinx_ddr2_if_cache.ngo"...
Reading NGO file
"/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/
syn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.ngo" ...
Loading design module
"./tmp/_cg/xilinx_ddr2_if_cache_blk_mem_gen_v4_3_xst_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "./tmp/_cg/xilinx_ddr2_if_cache_unobf.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "./tmp/_cg/xilinx_ddr2_if_cache_unobf.blc"...

NGCBUILD done.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: xilinx_ddr2_if_cache.xco
XMDF file found: xilinx_ddr2_if_cache_xmdf.tcl
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/blk_mem_gen_readme.txt -view all -origin_type imported
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.asy -view all -origin_type imported
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.ngc -view all -origin_type created
Checking file
"/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/
syn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.ngc" for project device match ...
File
"/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/
syn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.ngc" device information matches project
device.
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atl
   ys/syn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.veo -view all -origin_type imported
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atl
   ys/syn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/s
yn/xst/run/tmp/_cg/xilinx_ddr2_if_cache.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xilinx_ddr2_if_cache"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.

	#### Running XST ####


make[1]: Leaving directory `/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/syn/xst/run'

	#### Running NGDBuild ####
Release 14.5 - ngdbuild P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6slx45-2-csg324 -sd
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/b
ackend/par/run/../../../backend/bin -uc ../bin/atlys.ucf
/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/b
ackend/par/run/../../../syn/xst/run/orpsoc.ngc orpsoc.ngd

Reading NGO file
"/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/
syn/xst/run/orpsoc.ngc" ...
Loading design module
"/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/
backend/par/run/../../../syn/xst/run/xilinx_ddr2_if_cache.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "../bin/atlys.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv'
   of type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_in', used in period specification
   'TS_sys_clk_in', was traced into DCM_SP instance clkgen0/dcm0. The following
   new TNM groups and period specifications were generated at the DCM_SP
   output(s): 
   CLKFX: <TIMESPEC TS_clkgen0_dcm0_clkfx_prebufg = PERIOD
   "clkgen0_dcm0_clkfx_prebufg" TS_sys_clk_in * 2.666666667 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_in', used in period specification
   'TS_sys_clk_in', was traced into DCM_SP instance clkgen0/dcm0. The following
   new TNM groups and period specifications were generated at the DCM_SP
   output(s): 
   CLKDV: <TIMESPEC TS_clkgen0_dcm0_clkdv_prebufg = PERIOD
   "clkgen0_dcm0_clkdv_prebufg" TS_sys_clk_in / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'SYS_CLK3', used in period specification
   'TS_SYS_CLK3', was traced into PLL_ADV instance
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_mcb_drp_c
   lk_bufg_in = PERIOD
   "xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_mcb_drp_clk
   _bufg_in" TS_S...>

INFO:ConstraintSystem:178 - TNM 'SYS_CLK3', used in period specification
   'TS_SYS_CLK3', was traced into PLL_ADV instance
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk_2x_18
   0 = PERIOD
   "xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk_2x_180"
   TS_SYS_CLK3 / 2 PHASE ...>

INFO:ConstraintSystem:178 - TNM 'SYS_CLK3', used in period specification
   'TS_SYS_CLK3', was traced into PLL_ADV instance
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk_2x_0
   = PERIOD
   "xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk_2x_0"
   TS_SYS_CLK3 / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'SYS_CLK3', used in period specification
   'TS_SYS_CLK3', was traced into PLL_ADV instance
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC
   TS_xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk0_bufg
   _in = PERIOD
   "xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk0_bufg_i
   n" TS_SYS_CLK3 / 0.12...>

INFO:ConstraintSystem:178 - TNM 'clkgen0_dcm0_clkfx_prebufg', used in period
   specification 'TS_clkgen0_dcm0_clkfx_prebufg', was traced into PLL_ADV
   instance
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_mcb_drp_c
   lk_bufg_in_0 = PERIOD
   "xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_mcb_drp_clk
   _bufg_in_0" ...>

INFO:ConstraintSystem:178 - TNM 'clkgen0_dcm0_clkfx_prebufg', used in period
   specification 'TS_clkgen0_dcm0_clkfx_prebufg', was traced into PLL_ADV
   instance
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk_2x_18
   0_0 = PERIOD
   "xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk_2x_180_
   0" TS_clkgen0_dcm0_cl...>

INFO:ConstraintSystem:178 - TNM 'clkgen0_dcm0_clkfx_prebufg', used in period
   specification 'TS_clkgen0_dcm0_clkfx_prebufg', was traced into PLL_ADV
   instance
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk_2x_0_
   0 = PERIOD
   "xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk_2x_0_0"
   TS_clkgen0_dcm0_clkfx_...>

INFO:ConstraintSystem:178 - TNM 'clkgen0_dcm0_clkfx_prebufg', used in period
   specification 'TS_clkgen0_dcm0_clkfx_prebufg', was traced into PLL_ADV
   instance
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC
   TS_xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk0_bufg
   _in_0 = PERIOD
   "xilinx_ddr2_0_xilinx_ddr2_if0_ddr2_mig_memc3_infrastructure_inst_clk0_bufg_i
   n_0" TS_clkgen0_dcm...>

Done...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clkgen0/dcm0 to 10.000000 ns based on the period specification (<TIMESPEC
   TS_sys_clk_in = PERIOD "sys_clk_in" 100 MHz HIGH 50 %;>
   [../bin/atlys.ucf(299)]).
WARNING:NgdBuild:1440 - User specified non-default attribute value (3.75) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv".
    This does not match the PERIOD constraint value (266.666667 MHz.).  The
   uncertainty calculation will use the PERIOD constraint value.  This could
   result in incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N2367' has no driver
WARNING:NgdBuild:452 - logical net 'N2369' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "orpsoc.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "orpsoc.bld"...

NGDBUILD done.

	#### Mapping ####
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: gpio0_io<23>
   	 Comp: gpio0_io<22>
   	 Comp: gpio0_io<21>
   	 Comp: gpio0_io<20>
   	 Comp: gpio0_io<19>
   	 Comp: gpio0_io<18>
   	 Comp: gpio0_io<17>
   	 Comp: gpio0_io<16>
   	 Comp: gpio0_io<15>
   	 Comp: gpio0_io<14>
   	 Comp: gpio0_io<13>
   	 Comp: gpio0_io<12>
   	 Comp: gpio0_io<11>
   	 Comp: gpio0_io<10>
   	 Comp: gpio0_io<9>
   	 Comp: gpio0_io<8>

INFO:Place:834 - Only a subset of IOs are locked. Out of 102 IOs, 82 are locked
   and 20 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 

	#### PAR'ing ####

	#### Generating .bit file for SPI load ####
INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
WARNING:PhysDesignRules:367 - The signal <spi0/wfifo/Mram_mem1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <spi0/rfifo/Mram_mem1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uart16550_0/regs/receiver/fifo_rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uart16550_0/regs/transmitter/fifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp clkgen0/dcm0, consult the
   device Data Sheet.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

	#### Generating .mcs file with bootloader for SPI load ####
Release 14.5 - Promgen P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
0x16a9b4 (1485236) bytes loaded up from 0x0
0x14258 (82520) bytes loaded up from 0x1c0000
Using user-specified prom size of 16384K
Writing file "orpsoc.mcs".
Writing file "orpsoc.prm".
Writing file "orpsoc.cfi".
---------------------
- Done -
---------------------
