Generic UART RX module and FIFO Interface for it. Design is simulated using GHDL and GTKWave. sim.sh can be executed to see the waveform.
