## Product Version 17.


© 2015-2017 Cadence Design Systems, Inc. All rights reserved.
Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered
trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with
permission.

**Trademarks** : Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are
attributed to Cadence with the appropriate symbol. For queries regarding Cadence’s trademarks, contact the
corporate legal department at the address shown above or call 800.862.4522.All other trademarks are the
property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains
trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this
publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission
statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted,
or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by
Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this
publication subject to the following conditions:

1. The publication may be used only in accordance with a written agreement between Cadence and its
    customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark,
    and other proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or
    software, whether for internal or external use, and shall not be used for the benefit of any other party,
    whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a
commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does
not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or
usefulness of the information contained in this document. Cadence does not warrant that use of such
information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs
of any kind that may result from use of such information.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in
FAR52.227-14 and DFAR252.227-7013 et seq. or its successor


## Contents


















- Product Version 17.
- September
- September 2017 3 Product Version 17.
- Alphabetical List of Attributes
- Preface.
- About This Manual
- Additional References
- Reporting Problems or Errors in Manuals
- Customer Support
- Cadence Online Support
- Other Support Offerings
- Supported User Interfaces
- Messages
- Man Pages
- Command-Line Help
- Getting the Syntax for a Command
- Getting Attribute Help
- Searching For Commands When You Are Unsure of the Name
- Documentatio‘n Conventions
- Text Command Syntax
-
- Introduction.
- More on Attributes and Objects
- Attributes Common to All Objects
- base_name
- escaped_name
- help
- name
- obj_type
- Setting and Getting Attribute Values
- actual_scan_chain Attributes
- September 2017 4 Product Version 17.
- actual_scan_segment Attributes
- analysis_view Attributes
- constraint_mode Attributes
- delay_corner Attributes
- design Attributes
- hinst Attributes
- inst Attributes
- library_domain Attributes
- library_set Attributes
- mode Attributes
- module Attributes
- rc_corner Attributes
- root Attributes
- timing_condition Attributes
-
- General
- List
- attribute Attributes
- additional_help
- category
- check_function
- compute_function
- data_type
- default_value
- help
- indices
- is_computed
- is_hidden
- is_obsolete
- is_saved
- is_settable
- is_user_defined
- parent
- possible_values
- September 2017 5 Product Version 17.
- set_function
- skip_in_db
- units
- command Attributes
- category
- help
- protected
- tcl_defined
- usage
- user_defined
- version
- command_option Attributes
- command
- data_type
- help
- is_list
- protected
- required
- message Attributes
- count
- help
- help_always_visible
- id
- max_print
- print_count
- priority
- screen_max_print
- screen_print_count
- severity
- truncate
- type
- root Attributes
- attribute_path
- beta_feature
- cmd_file
- command_log
- September 2017 6 Product Version 17.
- common_ui
- continue_on_error
- dont_report_library
- dont_report_operating_conditions
- enable_unified_metrics
- fail_on_error_mesg
- get_db_display_limit
- heartbeat
- information_level
- init_ground_nets
- init_lib_search_path
- init_min_dbu_per_micron
- init_power_nets
- limited_access_feature
- limit_lbr_messages
- load_average
- log_command_error
- log_file
- metric_advanced_url_endpoint
- metric_auto_capture
- metric_capture_config
- metric_capture_depth
- metric_capture_design_image
- metric_capture_max_drc_markers
- metric_capture_min_count
- metric_capture_overwrite
- metric_capture_per_view
- metric_capture_timing_paths
- metric_capture_tns_histogram
- metric_capture_tns_histogram_buckets
- metric_capture_tns_histogram_paths
- metric_category_status_map
- metric_current_run_id
- metric_enable
- metric_page_cfg
- metric_summary_metrics
- September 2017 7 Product Version 17.
- nc_protect_version
- oa_abstract_view
- oa_def_file
- oa_default_rule
- oa_layout_view
- oa_search_lib
- oa_special_rule
- path
- print_error_info
- program_major_version
- program_name
- program_short_name
- program_version
- prompt_print_cwd
- report_library_message_summary
- report_tcl_command_error
- restore_history_file
- save_history_file
- script_search_path
- set_db_verbose
- show_report_options
- source_suspend_on_error
- source_verbose
- source_verbose_info
- source_verbose_proc
- startup_license
- statistics_db_file
- statistics_db_runtime
- statistics_enable_power_report
- statistics_log_data
- statistics_run_description
- statistics_run_id
- stdout_log
- tcl_partial_cmd_argument_matching
- tcl_return_display_length_limit
- tinfo_include_load
- September 2017 8 Product Version 17.
- tinfo_tstamp_file
- trigger_post_time_info
-
- Flow Attributes
- List
- flow Attributes
- end_steps
- owner
- run_count
- skip_metric
- start_steps
- steps
- tool
- tool_options
- flow_step Attributes
- begin_tcl
- body_tcl
- check_tcl
- end_steps
- end_tcl
- exclude_time_metric
- owner
- run_count
- skip_db
- skip_metric
- start_steps
- status
- root attributes
- design_flow_effort
- flow_branch
- flow_caller_data
- flow_cla_enabled_features
- flow_cla_inject_tcl
- flow_current
- September 2017 9 Product Version 17.
- flow_database_directory
- flow_edit_wildcard_end_steps
- flow_edit_wildcard_start_steps
- flow_error_errorinfo
- flow_error_message
- flow_exit_when_done
- flow_footer_tcl
- flow_header_tcl
- flow_hier_path
- flow_history
- flow_log_directory
- flow_log_prefix_generator
- flow_mail_on_error
- flow_mail_to
- flow_metrics_file
- flow_metrics_snapshot_uuid
- flow_overwrite_database
- flow_plugin_names
- flow_plugin_steps
- flow_report_directory
- flow_run_tag
- flow_schedule
- flow_starting_db
- flow_status_file
- flow_step_begin_tcl
- flow_step_canonical_current
- flow_step_check_tcl
- flow_step_current
- flow_step_end_tcl
- flow_step_last
- flow_step_last_msg
- flow_step_last_status
- flow_step_next
- flow_steps
- flow_summary_tcl
- flow_template_feature_definition
- September 2017 10 Product Version 17.
- flow_template_type
- flow_template_version
- flow_user_templates
- flow_verbose
- flow_working_directory
- flows
-
- GUI
- root Attributes
- gui_auto_update
- gui_enabled
- gui_hv_phys_threshold
- gui_hv_threshold
- gui_sv_threshold
- gui_sv_update
- gui_visible
-
- ChipWare
- List
- design Attributes
- arch_name
- hdl_bind Attributes
- avoid
- constraint
- param_association
- pin_association
- priority
- unbound_oper_pin
- hdl_component Attributes
- avoid
- designware_compatibility
- location
- obsolete
- September 2017 11 Product Version 17.
- report_as_datapath
- hdl_implementation Attributes
- avoid
- legal
- location
- obsolete
- pre_elab_script
- preserve_techelts
- priority
- technology
- hdl_inst Attributes
- preferred_impl
- hdl_label Attributes
- preferred_comp
- preferred_impl
- hdl_lib Attributes
- avoid
- hdl_parameter Attributes
- formula
- hdl_pin Attributes
- bit_width
- permutable_group
- signed
- module Attributes
- arch_name
- candidate_impls
- selected_impl
- speed_grade
- sub_arch
- user_speed_grade
- user_sub_arch
- root Attributes
- cwd_setup_file
- September 2017 12 Product Version 17.
-
- Library.
- List
- base_cell Attributes
- area
- base_class
- base_pins
- bbox
- class
- clock_gating_integrated_cell
- dont_touch
- dont_use
- integrated_clock_gating_type
- is_always_on
- is_black_box
- is_buffer
- is_combinational
- is_fall_edge_triggered
- is_flop
- is_inferred_macro
- is_integrated_clock_gating
- is_interface_timing
- is_inverter
- is_isolation_cell
- is_latch
- is_level_shifter
- is_macro
- is_master_slave_flop
- is_master_slave_lssd_flop
- is_memory
- is_negative_level_sensitive
- is_pad
- is_physical_defined
- is_physical_only
- is_pll
- September 2017 13 Product Version 17.
- is_positive_level_sensitive
- is_power_switch
- is_retention_cell
- is_rise_edge_triggered
- is_sequential
- is_timing_defined
- is_timing_model
- is_tristate
- left_padding
- level_shifter_type
- lib_cells
- num_base_pins
- pg_base_pins
- right_padding
- symmetry
- base_pin Attributes
- base_cell
- direction
- is_always_on
- is_analog
- is_async
- is_clock_isolation_clock_pin
- is_isolated
- is_isolation_cell_enable
- is_level_shifter_enable
- is_power_switch_enable
- is_retention_cell_enable
- is_unconnected
- pg_type
- related_ground_pin
- related_power_pin
- tied_to
- use
- level_shifter_group Attributes
- direction
- ground_direction
- September 2017 14 Product Version 17.
- level_shifter_cells
- max_ground_input_voltage
- max_ground_output_voltage
- max_input_voltage
- max_output_voltage
- min_ground_input_voltage
- min_ground_output_voltage
- min_input_voltage
- min_output_voltage
- valid_location
- lib_arc Attributes
- drive_resistance_fall
- drive_resistance_rise
- enabled
- from_lib_pin
- is_disabled
- lib_cell
- liberty_attributes
- mode
- real_enabled
- sdf_conf
- sense
- to_lib_pin
- type
- when
- lib_cell Attributes
- area
- area_multiplier
- async_clear_pins
- async_preset_pins
- avoid
- base_cell
- bbox
- bit_width
- cell_delay_multiplier
- cell_min_delay_multiplier
- September 2017 15 Product Version 17.
- class
- clock_gating_integrated_cell
- clock_pins
- combinational
- congestion_avoid
- constraint_multiplier
- data_pins
- dont_touch
- dont_use
- early_fall_cell_check_derate_factor
- early_fall_clk_cell_derate_factor
- early_fall_data_cell_derate_factor
- early_rise_cell_check_derate_factor
- early_rise_clk_cell_derate_factor
- early_rise_data_cell_derate_factor
- failure_probability
- has_non_seq_setup_arc
- height
- integrated_clock_gating_type
- internal_power
- is_adder
- is_always_on
- is_black_box
- is_buffer
- is_clock_gating_cell
- is_clock_isolation_cell
- is_combinational
- is_fall_edge_triggered
- is_flop
- is_inferred_macro
- is_integrated_clock_gating
- is_interface_timing
- is_inverter
- is_isolation_cell
- is_latch
- is_level_shifter
- September 2017 16 Product Version 17.
- is_macro
- is_macro_cell
- is_master_slave_flop
- is_master_slave_lssd_flop
- is_memory
- is_negative_level_sensitive
- is_pad
- is_physical_defined
- is_physical_only
- is_pll
- is_positive_level_sensitive
- is_power_switch
- is_retention_cell
- is_rise_edge_triggered
- is_sequential
- is_timing_model
- is_tristate
- is_usable
- latch_enable
- latch_enable_pins
- late_fall_cell_check_derate_factor
- late_fall_clk_cell_derate_factor
- late_fall_data_cell_derate_factor
- late_rise_cell_check_derate_factor
- late_rise_clk_cell_derate_factor
- late_rise_data_cell_derate_factor
- leakage_power
- left_padding
- level_shifter_direction
- level_shifter_type
- level_shifter_valid_location
- lib_arcs
- lib_pins
- liberty_attributes
- library
- max_ground_input_voltage
- September 2017 17 Product Version 17.
- max_ground_output_voltage
- max_input_voltage
- max_output_voltage
- min_ground_input_voltage
- min_ground_output_voltage
- min_input_voltage
- min_output_voltage
- non_seq_setup_arc
- num_base_pins
- pg_lib_pins
- phys_area
- power_gating_cell
- power_gating_cell_type
- preserve
- right_padding
- scan_enable_pins
- scan_in
- scan_in_pins
- scan_out
- scan_out_pins
- seq_functions
- sequential
- std_cell_main_rail_pin
- symmetry
- sync_clear_pins
- sync_enable_pins
- sync_preset_pins
- timing_model_reason
- tristate
- unusable_reason
- width
- lib_cell_set Attributes
- lib_cells
- lib_pin Attributes
- alive_during_partial_power_down
- alive_during_power_up
- September 2017 18 Product Version 17.
- all_q_pin_of_d_pin
- async_clear_polarity
- async_preset_polarity
- base_pin
- bundle
- capacitance
- capacitance_max_fall
- capacitance_max_rise
- capacitance_min_fall
- capacitance_min_rise
- capacitance_rf
- clock_gate_enable_pin
- clock_gate_enable_polarity
- clock_polarity
- direction
- drive_resistance
- driver_type
- fanout_load
- from_lib_arcs
- function
- function_type
- higher_drive_pin
- is_always_on
- is_analog
- is_async
- is_clock
- is_clock_gate_clock
- is_clock_gate_enable
- is_clock_gate_obs
- is_clock_gate_out
- is_clock_gate_reset
- is_clock_gate_test
- is_clock_isolation_clock_pin
- is_data
- is_generated_clock
- is_ground
- September 2017 19 Product Version 17.
- is_inverted
- is_iq_function
- is_iqn_function
- is_isolated
- is_isolation_cell_enable
- is_level_shifter_enable
- is_power_switch_enable
- is_retention_cell_enable
- is_pad
- is_power
- is_scan_out
- is_scan_out_inverted
- is_std_cell_main_rail
- is_tristate
- is_unconnected
- isolation_enable_condition
- isolation_enable_phase
- latch_enable_polarity
- lib_cell
- liberty_attributes
- lower_drive_pin
- max_capacitance
- max_fanout
- max_transition
- min_capacitance
- min_fanout
- min_transition
- non_seq_setup_arc
- pg_type
- physical_connection
- power_gating_class
- power_gating_pin_phase
- power_gating_polarity
- pulse_clock
- rail_connection
- related_bias_pin
- September 2017 20 Product Version 17.
- related_ground_pin
- related_power_pin
- scan_enable_polarity
- scan_in_polarity
- signal_level
- slew_threshold_percent_fall_high
- slew_threshold_percent_fall_low
- slew_threshold_percent_rise_high
- slew_threshold_percent_rise_low
- stack_via_list
- stack_via_required
- sync_clear_polarity
- sync_enable_polarity
- sync_preset_polarity
- tied_to
- to_lib_arcs
- tristate
- use
- user_function
- x_offset
- y_offset
- library Attributes
- cap_scale_in_fF
- default_opcond
- default_power_rail
- default_wireload
- files
- has_cells_having_power_ground_pins
- input_threshold_pct_fall
- input_threshold_pct_rise
- leakage_power_scale_in_nw
- lib_cells
- liberty_attributes
- library_type
- nominal_process
- nominal_temperature


## September 2017 3 Product Version 17.

```
nominal_voltage.................................................... 357
operating_conditions................................................ 357
output_threshold_pct_fall............................................. 358
output_threshold_pct_rise............................................ 358
power_rails........................................................ 358
slew_derate_from_library............................................. 359
slew_lower_threshold_pct_fall......................................... 359
slew_lower_threshold_pct_rise........................................ 359
slew_upper_threshold_pct_fall......................................... 360
slew_upper_threshold_pct_rise........................................ 360
time_scale_in_ps................................................... 361
usable_comb_cells.................................................. 361
usable_seq_cells................................................... 361
usable_timing_models............................................... 361
version........................................................... 361
wireload_models................................................... 362
wireload_selections................................................. 362
```
library_domain Attributes................................................ 363

```
active_operating_conditions........................................... 363
default............................................................ 364
library............................................................ 364
power_library...................................................... 365
```
operating _condition Attributes........................................... 366

```
liberty_attributes.................................................... 366
library............................................................ 366
process........................................................... 367
temperature....................................................... 367
tree_type......................................................... 367
voltage........................................................... 367
```
pg_base_pin Attributes................................................. 368

```
base_cell......................................................... 368
pg_type........................................................... 368
tied_to............................................................ 368
```
pg_lib_pin Attributes................................................... 369

```
all_q_pin_of_d_pin.................................................. 369
async_clear_polarity................................................. 369
```

September 2017 22 Product Version 17.1

```
async_preset_polarity............................................... 369
base_pin.......................................................... 370
bundle............................................................ 370
capacitance....................................................... 370
capacitance_max_fall................................................ 371
capacitance_max_rise............................................... 371
capacitance_min_fall................................................ 371
capacitance_min_rise................................................ 372
capacitance_rf..................................................... 372
clock_gate_enable_pin............................................... 372
clock_gate_enable_polarity........................................... 373
clock_polarity...................................................... 373
direction.......................................................... 373
drive_resistance.................................................... 374
driver_type........................................................ 374
fanout_load........................................................ 375
from_lib_arcs...................................................... 375
function........................................................... 375
function_type...................................................... 375
higher_drive_pin.................................................... 376
is_always_on...................................................... 376
is_async.......................................................... 376
is_clock........................................................... 377
is_clock_gate_clock................................................. 377
is_clock_gate_enable................................................ 377
is_clock_gate_obs.................................................. 378
is_clock_gate_out................................................... 378
is_clock_gate_reset................................................. 378
is_clock_gate_test.................................................. 378
is_clock_isolation_clock_pin........................................... 379
is_data........................................................... 379
is_generated_clock.................................................. 379
is_ground......................................................... 380
is_inverted........................................................ 380
is_iq_function...................................................... 380
is_iqn_function..................................................... 381
```

September 2017 23 Product Version 17.1

```
is_isolated........................................................ 381
is_isolation_cell_enable.............................................. 381
is_level_shifter_enable............................................... 382
is_pad............................................................ 382
is_power.......................................................... 382
is_scan_out....................................................... 382
is_scan_out_inverted................................................ 383
is_std_cell_main_rail................................................ 383
is_tristate......................................................... 383
is_unconnected.................................................... 383
isolation_enable_condition............................................ 384
isolation_enable_phase.............................................. 384
latch_enable_polarity................................................ 384
lib_cell........................................................... 385
liberty_attributes.................................................... 385
lower_drive_pin.................................................... 385
max_capacitance................................................... 386
max_fanout........................................................ 386
max_transition..................................................... 387
min_capacitance................................................... 387
min_fanout........................................................ 387
min_transition...................................................... 388
non_seq_setup_arc................................................. 388
permit_power_down................................................. 389
pg_type........................................................... 389
physical_connection................................................. 389
power_gating_class................................................. 390
power_gating_pin_phase............................................. 390
power_gating_polarity............................................... 391
pulse_clock........................................................ 391
rail_connection..................................................... 392
related_bias_pin.................................................... 392
scan_enable_polarity................................................ 392
scan_in_polarity.................................................... 392
signal_level........................................................ 393
stack_via_list...................................................... 393
```

September 2017 24 Product Version 17.1

```
stack_via_required.................................................. 393
sync_clear_polarity.................................................. 394
sync_enable_polarity................................................ 394
sync_preset_polarity................................................ 394
tied_to............................................................ 395
to_lib_arcs........................................................ 395
tristate............................................................ 395
use.............................................................. 3 96
user_function...................................................... 396
x_offset........................................................... 396
y_offset........................................................... 397
```
seq _function Attributes................................................. 398

```
d_function......................................................... 398
lib_cell........................................................... 398
```
wireload Attributes..................................................... 399

```
fanout_cap........................................................ 399
liberty_attributes.................................................... 399
library............................................................ 400
```
wireload_selection Attributes............................................. 401

```
library............................................................ 401
```
7

Input and Output................................................. 403

List................................................................. 403

design Attributes...................................................... 410

```
arch_filename...................................................... 410
embedded_script................................................... 410
entity_filename..................................................... 411
hdl_config_name................................................... 411
hdl_cw_list........................................................ 411
hdl_filelist......................................................... 412
hdl_user_name..................................................... 413
hdl_v2001......................................................... 413
verification_directory................................................ 414
wcdc_synchronizer_type............................................. 414
```

September 2017 25 Product Version 17.1

hdl_component Attributes............................................... 415

```
sim_model........................................................ 415
```
hdl_parameter Attribute................................................. 417

```
current_value...................................................... 417
```
hinst Attributes........................................................ 418

```
hdl_v2001......................................................... 418
write_vlog_port_association_style...................................... 419
```
hpin Attributes........................................................ 420

```
hdl_v2001......................................................... 420
```
hport Attributes....................................................... 421

```
hdl_v2001......................................................... 421
```
inst Attributes......................................................... 422

```
hdl_v2001......................................................... 422
write_vlog_port_association_style...................................... 422
```
module Attributes...................................................... 424

```
arch_filename...................................................... 424
embedded_script................................................... 424
entity_filename..................................................... 425
hdl_config_name................................................... 425
hdl_cw_list........................................................ 425
hdl_filelist......................................................... 426
hdl_user_name..................................................... 427
hdl_v2001......................................................... 427
write_vlog_empty_module_for_subdesign................................ 428
write_vlog_skip_subdesign........................................... 429
```
pg_pin Attributes...................................................... 431

```
hdl_v2001......................................................... 431
```
pin Attributes......................................................... 432

```
hdl_v2001......................................................... 432
```
port Attributes........................................................ 433

```
hdl_v2001......................................................... 433
```
root Attributes........................................................ 434

```
bit_blasted_port_style............................................... 434
bus_naming_style.................................................. 434
ccd_executable..................................................... 435
clp_enable_1801_hierarchical_bbox.................................... 435
```

September 2017 26 Product Version 17.1

```
clp_ignore_ls_high_to_low............................................ 435
clp_treat_errors_as_warnings......................................... 435
derive_bussed_pins................................................. 436
dft_atpg_executable................................................. 436
dft_license_scheme................................................. 436
error_on_lib_lef_pin_inconsistency..................................... 436
ets_executable..................................................... 437
frc_treat_modules_as_leaf_insts....................................... 437
free_global_vars_set_by_read_sdc..................................... 438
gen_module_prefix.................................................. 438
group_generate_portname_from_netname............................... 438
group_instance_suffix............................................... 439
hdl_allow_inout_const_port_connect.................................... 439
hdl_allow_instance_name_conflict...................................... 439
hdl_convert_onebit_vector_to_scalar.................................... 440
hdl_create_label_for_unlabeled_generate................................ 441
hdl_error_on_read_vdp_option........................................ 441
hdl_flatten_complex_port............................................. 441
hdl_ignore_pragma_names........................................... 442
hdl_keep_first_module_definition....................................... 442
hdl_language...................................................... 443
hdl_max_loop_limit.................................................. 443
hdl_max_memory_address_range...................................... 444
hdl_max_recursion_limit.............................................. 444
hdl_overwrite_command_line_macros................................... 445
hdl_primitive_input_multibit........................................... 445
hdl_rename_cdn_flop_pins........................................... 446
hdl_report_case_info................................................ 447
hdl_resolve_parameterized_instance_with_structural_module................ 447
hdl_track_filename_row_col........................................... 449
hdl_use_current_dir_before_hdl_search_path............................. 450
hdl_use_port_default_value........................................... 450
hdl_verilog_defines................................................. 451
hdl_vhdl_assign_width_mismatch...................................... 451
hdl_vhdl_case..................................................... 452
hdl_vhdl_environment............................................... 452
```

September 2017 27 Product Version 17.1

```
hdl_vhdl_lrm_compliance............................................. 453
hdl_vhdl_preferred_architecture........................................ 454
hdl_vhdl_range_opto................................................ 454
hdl_vhdl_read_version............................................... 455
init_blackbox_for_undefined........................................... 455
init_hdl_search_path................................................ 456
input_assert_one_cold_pragma........................................ 457
input_assert_one_hot_pragma......................................... 457
input_asynchro_reset_blk_pragma..................................... 458
input_asynchro_reset_pragma......................................... 458
input_case_cover_pragma............................................ 459
input_case_decode_pragma.......................................... 459
input_map_to_mux_pragma........................................... 460
input_pragma_keyword.............................................. 460
input_synchro_enable_blk_pragma..................................... 461
input_synchro_enable_pragma........................................ 461
input_synchro_reset_blk_pragma...................................... 461
input_synchro_reset_pragma.......................................... 462
inst_prefix......................................................... 462
lec_executable..................................................... 463
lef_add_logical_pins................................................. 463
lef_add_power_and_ground_pins...................................... 463
library............................................................ 464
script_begin....................................................... 464
script_end......................................................... 465
support_appending_libs.............................................. 465
support_multi_seq_elements.......................................... 465
synthesis_off_command.............................................. 466
synthesis_on_command.............................................. 466
ungroup_separator.................................................. 467
uniquify_naming_style............................................... 467
use_power_ground_pin_from_lef....................................... 468
verification_directory_naming_style..................................... 468
wccd_threshold_percentage.......................................... 469
wcdc_clock_dom_comb_propagation................................... 469
wclp_lib_statetable.................................................. 469
```

September 2017 28 Product Version 17.1

```
wlec_add_noblack_box_retime_subdesign............................... 470
wlec_analyze_abort................................................. 470
wlec_analyze_setup................................................. 471
wlec_auto_analyze.................................................. 472
wlec_compare_threads.............................................. 473
wlec_composite_compare............................................ 473
wlec_cut_point..................................................... 474
wlec_dft_constraint_file.............................................. 474
wlec_hier_comp_threshold............................................ 474
wlec_lib_statetable.................................................. 475
wlec_low_power_analysis............................................ 475
wlec_parallel_threads................................................ 475
wlec_set_cdn_synth_root............................................. 476
wlec_uniquify...................................................... 476
wlec_use_lec_model................................................ 477
write_sv_port_wrapper............................................... 478
write_verification_files............................................... 479
write_vlog_bit_blast_bus_connections................................... 480
write_vlog_bit_blast_constants........................................ 481
write_vlog_bit_blast_mapped_ports..................................... 481
write_vlog_bit_blast_tech_cell......................................... 482
write_vlog_convert_onebit_vector_to_scalar.............................. 483
write_vlog_declare_wires............................................. 484
write_vlog_empty_module_for_black_box................................ 485
write_vlog_empty_module_for_logic_abstract............................. 486
write_vlog_generic_gate_define........................................ 488
write_vlog_line_wrap_limit............................................ 489
write_vlog_no_negative_index......................................... 490
write_vlog_preserve_net_name........................................ 491
write_vlog_skip_ilm_modules.......................................... 492
write_vlog_top_module_first........................................... 492
write_vlog_unconnected_port_style..................................... 494
write_vlog_wor_wand................................................ 496
```

September 2017 29 Product Version 17.1

8

Physical........................................................... 499

List................................................................. 499

blockage Attributes.................................................... 518

```
component........................................................ 518
density........................................................... 518
design............................................................ 518
has_fills.......................................................... 518
has_slots......................................................... 519
is_exceptpgnet..................................................... 519
is_exclude_flops.................................................... 519
is_partial.......................................................... 520
is_pushdown...................................................... 520
is_soft............................................................ 520
layer............................................................. 520
location_x......................................................... 521
location_y......................................................... 521
mask............................................................. 521
max_layer......................................................... 522
min_layer......................................................... 522
polygons.......................................................... 522
rects............................................................. 523
spacing........................................................... 523
type.............................................................. 52 3
user_created...................................................... 524
user_name........................................................ 524
visible............................................................ 524
width............................................................. 524
```
bump Attributes....................................................... 526

```
base_cell......................................................... 526
bbox............................................................. 526
center............................................................ 526
def_name......................................................... 526
location........................................................... 526
model............................................................ 527
```

September 2017 30 Product Version 17.1

```
net.............................................................. 5 27
orient............................................................ 527
place_status....................................................... 527
port.............................................................. 52 8
properties......................................................... 528
urx.............................................................. 5 28
ury.............................................................. 5 28
weight............................................................ 529
```
def_pin Attributes...................................................... 530

```
direction.......................................................... 530
layers............................................................ 530
location_x......................................................... 531
location_y......................................................... 531
net_expr.......................................................... 531
net_name......................................................... 531
orientation......................................................... 532
placement_status................................................... 532
polygons.......................................................... 532
ports............................................................. 533
special........................................................... 534
use.............................................................. 5 34
vias.............................................................. 53 4
visible............................................................ 535
```
design Attributes...................................................... 536

```
aspect_ratio....................................................... 536
avoid_no_row_libcell................................................ 536
bbox............................................................. 536
blockages......................................................... 537
boundary......................................................... 537
bumps............................................................ 537
def_component_mask_shift........................................... 538
def_extension...................................................... 538
def_file........................................................... 538
def_history........................................................ 538
def_pins.......................................................... 539
def_technology..................................................... 539
```

September 2017 31 Product Version 17.1

```
def_version........................................................ 539
die_area.......................................................... 539
fills.............................................................. 5 40
fplan_height....................................................... 540
fplan_width........................................................ 540
groups........................................................... 541
invs_mmode_default_analysis_view.................................... 541
invs_mmode_default_constraint_mode.................................. 541
invs_mmode_default_delay_corner..................................... 541
invs_mmode_default_library_set....................................... 541
invs_mmode_default_rc_corner........................................ 542
invs_mmode_default_sdc............................................. 542
num_phys_insts.................................................... 542
obstruction_routing_layer............................................. 542
pcells............................................................ 543
phys_binary_mux_opt............................................... 543
phys_ignore_nets................................................... 544
phys_ignore_special_nets............................................ 544
phys_insts........................................................ 544
pnets............................................................. 544
preroute_as_obstruction.............................................. 545
regions........................................................... 545
route_rules........................................................ 545
route_types........................................................ 545
rows............................................................. 546
sdp_files.......................................................... 546
sdp_groups........................................................ 546
sdp_type.......................................................... 546
slots............................................................. 547
specialnets........................................................ 547
styles............................................................ 547
track_count........................................................ 547
utilization......................................................... 547
utilization_threshold................................................. 548
```
fill Attributes.......................................................... 549

```
layer............................................................. 549
```

September 2017 32 Product Version 17.1

```
mask............................................................. 549
opc.............................................................. 5 49
polygons.......................................................... 550
rects............................................................. 550
via............................................................... 550
via_mask......................................................... 551
via_opc........................................................... 551
via_points......................................................... 551
```
gcell Attributes........................................................ 552

```
horizontal_remaining................................................ 552
instance_count..................................................... 552
instances......................................................... 552
pin_count......................................................... 553
pin_density........................................................ 553
pins.............................................................. 55 3
rect.............................................................. 55 3
utilization......................................................... 554
vertical_remaining.................................................. 554
```
group Attributes....................................................... 555

```
def_name......................................................... 555
members......................................................... 555
properties......................................................... 555
region............................................................ 556
user_created...................................................... 556
```
hinst Attributes........................................................ 557

```
bbox............................................................. 557
cx............................................................... 557
cy............................................................... 557
hard_region....................................................... 558
height............................................................ 558
highlighted........................................................ 558
llx............................................................... 559
lly............................................................... 559
location........................................................... 559
location_x......................................................... 559
location_y......................................................... 560
```

September 2017 33 Product Version 17.1

```
place_status....................................................... 560
skip_in_write_def................................................... 561
urx.............................................................. 5 61
ury.............................................................. 5 62
width............................................................. 562
```
hpin Attributes........................................................ 563

```
location........................................................... 563
location_x......................................................... 563
location_y......................................................... 563
place_status....................................................... 564
```
inst Attributes......................................................... 565

```
bbox............................................................. 565
group............................................................ 565
hard_region....................................................... 565
height............................................................ 566
highlighted........................................................ 566
llx............................................................... 566
lly............................................................... 567
location........................................................... 567
location_x......................................................... 567
location_y......................................................... 567
place_status....................................................... 568
skip_in_write_def................................................... 568
urx.............................................................. 5 69
ury.............................................................. 5 69
width............................................................. 569
```
layer Attributes........................................................ 570

```
area............................................................. 570
cap_multiplier...................................................... 570
cap_table_name.................................................... 570
capacitance....................................................... 570
color............................................................. 571
direction.......................................................... 571
layer_index........................................................ 571
mask............................................................. 571
min_spacing....................................................... 572
```

September 2017 34 Product Version 17.1

```
offset............................................................. 572
offset_x........................................................... 572
offset_y........................................................... 572
pitch............................................................. 572
pitch_x........................................................... 573
pitch_y........................................................... 573
resistance......................................................... 573
type.............................................................. 57 3
used............................................................. 574
utilization......................................................... 574
visible............................................................ 574
width............................................................. 574
```
module Attributes...................................................... 575

```
fplan_height....................................................... 575
fplan_width........................................................ 575
hard_region....................................................... 575
```
net Attributes......................................................... 576

```
bbox............................................................. 576
physical_cap....................................................... 576
```
pcell Attributes........................................................ 577

```
def_name......................................................... 577
height............................................................ 577
location_x......................................................... 577
location_y......................................................... 577
model............................................................ 578
orientation......................................................... 578
placement_status................................................... 578
properties......................................................... 579
urx.............................................................. 5 79
ury.............................................................. 5 79
weight............................................................ 580
width............................................................. 580
```
pdomain Attributes..................................................... 581

```
boundary......................................................... 581
cutouts........................................................... 581
mingap........................................................... 581
```

September 2017 35 Product Version 17.1

```
rects............................................................. 582
rsext............................................................. 582
```
pg_pin Attributes...................................................... 583

```
location........................................................... 583
location_x......................................................... 583
location_y......................................................... 583
place_status....................................................... 584
```
pin Attributes......................................................... 585

```
location........................................................... 585
location_x......................................................... 585
location_y......................................................... 585
place_status....................................................... 586
```
pnet Attributes........................................................ 587

```
capacitance....................................................... 587
components....................................................... 587
def_name......................................................... 587
fixedbump......................................................... 588
frequency......................................................... 588
original_name...................................................... 588
path_count........................................................ 588
path_index........................................................ 589
path_value........................................................ 589
pattern........................................................... 589
properties......................................................... 590
rc_name.......................................................... 590
route_rule......................................................... 590
shieldnet.......................................................... 590
source............................................................ 591
use.............................................................. 5 91
visible............................................................ 592
weight............................................................ 592
xtalk............................................................. 592
```
port Attributes........................................................ 593

```
location........................................................... 593
location_x......................................................... 593
location_y......................................................... 593
```

September 2017 36 Product Version 17.1

```
place_status....................................................... 594
```
power_domain Attributes................................................ 595

```
disjoint_hinst_box_list................................................ 595
ext_bottom........................................................ 595
ext_edges......................................................... 595
ext_left........................................................... 596
ext_right.......................................................... 596
ext_top........................................................... 596
gap_bottom....................................................... 596
gap_edges........................................................ 597
gap_left........................................................... 597
gap_right......................................................... 597
gap_top.......................................................... 598
group............................................................ 598
min_gaps......................................................... 598
rects............................................................. 598
rs_exts........................................................... 599
```
region Attributes....................................................... 600

```
def_name......................................................... 600
derived_from_power_domain.......................................... 600
group............................................................ 600
location_x......................................................... 600
location_y......................................................... 601
properties......................................................... 601
rects............................................................. 601
type.............................................................. 60 2
user_created...................................................... 602
```
root Attributes........................................................ 603

```
cap_table_file...................................................... 603
congestion_effort................................................... 603
db_units.......................................................... 604
def_output_escape_multibit........................................... 604
def_output_version.................................................. 604
design_process_node............................................... 605
force_via_resistance................................................. 605
highlighted........................................................ 606
```

September 2017 37 Product Version 17.1

```
init_lef_files........................................................ 606
init_lib_phys_consistency_checks...................................... 606
innovus_executable................................................. 606
interconnect_mode.................................................. 607
invs_assign_buffer.................................................. 607
invs_assign_removal................................................ 608
invs_clk_gate_recloning.............................................. 608
invs_enable_useful_skew............................................. 608
invs_gzip_interface_files............................................. 609
invs_launch_servers................................................. 609
invs_leakage_to_dynamic_ratio........................................ 610
invs_opt_leakage................................................... 610
invs_opt_leakage_options............................................ 611
invs_place_opt_design............................................... 611
invs_postload_script................................................. 611
invs_power_library_flow.............................................. 612
invs_pre_place_opt................................................. 612
invs_preexport_script................................................ 612
invs_preload_script................................................. 613
invs_save_db...................................................... 613
invs_scan_def_file.................................................. 613
invs_scanreorder_keepport........................................... 614
invs_set_lib_unit.................................................... 614
invs_temp_dir...................................................... 614
invs_timing_driven_place............................................. 615
invs_to_genus_colorized_lef_path...................................... 616
invs_user_constraint_file............................................. 616
invs_user_mode_file................................................ 616
invs_write_path_groups.............................................. 616
invs_write_scandef_options........................................... 617
lef_library......................................................... 617
lef_manufacturing_grid............................................... 618
lef_stop_on_error................................................... 618
lef_units.......................................................... 619
number_of_routing_layers............................................ 619
phys_annotate_ndr_nets............................................. 619
```

September 2017 38 Product Version 17.1

```
phys_assume_met_fill............................................... 620
phys_checkout_innovus_license....................................... 621
phys_extra_vias_length_factor......................................... 621
phys_fix_multi_height_cells........................................... 621
phys_flow_effort.................................................... 622
phys_legalization_enhancement....................................... 622
phys_legalize...................................................... 623
phys_mp_constraints................................................ 623
phys_pre_place_iopt................................................ 624
phys_premorph_density.............................................. 624
phys_scan_def_file.................................................. 624
phys_update_preannotation_script..................................... 625
phys_use_read_script............................................... 625
physical_aware_multibit_mapping...................................... 625
pqos_ignore_msv................................................... 626
pqos_ignore_scan_chains............................................ 626
pqos_placement_effort............................................... 626
qos_report_power.................................................. 627
qrc_tech_file....................................................... 627
read_def_libcell_mismatch_error....................................... 627
read_qrc_tech_file_rc_corner.......................................... 628
report_ndr_min_layer_count.......................................... 628
route_rules........................................................ 628
scale_of_cap_per_unit_length......................................... 629
scale_of_res_per_unit_length......................................... 629
selected.......................................................... 630
shrink_factor....................................................... 630
use_area_from_lef.................................................. 630
write_design_create_boundary_opto_file................................ 631
```
route_rule Attributes................................................... 632

```
from_lef.......................................................... 632
hardspacing....................................................... 632
layers............................................................ 632
mincuts........................................................... 633
properties......................................................... 633
viarules........................................................... 633
```

September 2017 39 Product Version 17.1

```
vias.............................................................. 63 4
```
row Attributes......................................................... 635

```
height............................................................ 635
is_horizontal....................................................... 635
location_x......................................................... 635
location_y......................................................... 636
macro............................................................ 636
orientation......................................................... 636
user_created...................................................... 637
visible............................................................ 637
width............................................................. 637
```
sdp_column Attributes.................................................. 638

```
flip............................................................... 638
index............................................................. 638
justify_by......................................................... 638
orient............................................................ 639
sdp_group........................................................ 639
sdp_instances..................................................... 639
sdp_row.......................................................... 639
sdp_rows......................................................... 639
size_same........................................................ 640
skip_value......................................................... 640
```
sdp_group Attributes................................................... 641

```
design............................................................ 641
hier_path......................................................... 641
orient............................................................ 641
origin............................................................. 641
sdp_columns...................................................... 642
sdp_rows......................................................... 642
```
sdp_instance Attributes................................................. 643

```
flip............................................................... 643
index............................................................. 643
instance.......................................................... 643
justify_by......................................................... 644
orient............................................................ 644
sdp_column....................................................... 644
```

September 2017 40 Product Version 17.1

```
sdp_row.......................................................... 644
size_fixed......................................................... 645
skip_value......................................................... 645
```
sdp_row Attributes..................................................... 646

```
flip............................................................... 646
index............................................................. 646
justify_by......................................................... 646
orient............................................................ 647
sdp_column....................................................... 647
sdp_columns...................................................... 647
sdp_group........................................................ 647
sdp_instances..................................................... 647
size_same........................................................ 648
skip_value......................................................... 648
```
site Attributes......................................................... 649

```
class............................................................. 649
height............................................................ 649
symmetry......................................................... 649
width............................................................. 649
```
slot Attributes......................................................... 651

```
layer............................................................. 651
polygons.......................................................... 651
rects............................................................. 651
```
specialnet Attributes................................................... 653

```
components....................................................... 653
def_name......................................................... 653
fixedbump......................................................... 653
original_name...................................................... 654
path_count........................................................ 654
path_index........................................................ 654
path_value........................................................ 655
pattern........................................................... 655
polygons.......................................................... 655
properties......................................................... 656
rc_name.......................................................... 656
rectangles......................................................... 656
```

September 2017 41 Product Version 17.1

```
source............................................................ 656
style............................................................. 657
type.............................................................. 65 7
use.............................................................. 6 58
voltage........................................................... 658
weight............................................................ 658
```
style Attributes........................................................ 659

```
index............................................................. 659
polygon........................................................... 659
```
track Attributes........................................................ 660

```
count............................................................. 660
is_horizontal....................................................... 660
is_used........................................................... 660
layer............................................................. 660
layer_number...................................................... 661
macro............................................................ 661
mask............................................................. 661
multiple........................................................... 662
same_mask....................................................... 662
start............................................................. 662
step.............................................................. 66 2
```
via Attributes......................................................... 663

```
bottom_layer....................................................... 663
cut_cols.......................................................... 663
cut_layer.......................................................... 663
cut_pattern........................................................ 664
cut_rows.......................................................... 664
height............................................................ 664
lef_name.......................................................... 664
min_route_layer.................................................... 665
polygons.......................................................... 665
rects............................................................. 665
top_layer.......................................................... 665
viarule_name...................................................... 666
width............................................................. 666
xbottom_enclosure.................................................. 666
```

September 2017 42 Product Version 17.1

```
xbottom_offset..................................................... 667
xcut_size......................................................... 667
xcut_spacing...................................................... 667
xorigin_offset...................................................... 668
xtop_enclosure..................................................... 668
xtop_offset........................................................ 668
ybottom_enclosure.................................................. 669
ybottom_offset..................................................... 669
ycut_size......................................................... 669
ycut_spacing...................................................... 670
yorigin_offset...................................................... 670
ytop_enclosure..................................................... 670
ytop_offset........................................................ 671
```
9

Design for Manufacturing....................................... 673

List................................................................. 673

design Attributes...................................................... 674

```
yield............................................................. 674
```
root Attributes........................................................ 675

```
optimize_yield...................................................... 675
```
10

Constraints....................................................... 677

List................................................................. 677

clock Attributes........................................................ 688

```
comment.......................................................... 688
hold_uncertainty.................................................... 688
ideal_transition_max_fall............................................. 689
ideal_transition_max_rise............................................. 689
ideal_transition_min_fall.............................................. 690
ideal_transition_min_rise............................................. 690
inverted_sources................................................... 690
is_combinational_source_path......................................... 691
latch_max_borrow.................................................. 691
```

September 2017 43 Product Version 17.1

```
max_capacitance_clock_path_fall...................................... 691
max_capacitance_clock_path_rise..................................... 692
max_capacitance_data_path_fall....................................... 692
max_capacitance_data_path_rise...................................... 692
max_transition_clock_path_fall........................................ 692
max_transition_clock_path_rise........................................ 692
max_transition_data_path_fall......................................... 692
max_transition_data_path_rise........................................ 692
min_pulse_width.................................................... 693
network_latency_fall_max............................................ 693
network_latency_fall_min............................................. 694
network_latency_rise_max............................................ 695
network_latency_rise_min............................................ 696
non_inverted_sources............................................... 696
setup_uncertainty................................................... 697
source_latency_early_fall_max........................................ 697
source_latency_early_fall_min......................................... 698
source_latency_early_rise_max........................................ 699
source_latency_early_rise_min........................................ 699
source_latency_late_fall_max......................................... 700
source_latency_late_fall_min.......................................... 701
source_latency_late_rise_max......................................... 702
source_latency_late_rise_min......................................... 703
```
cost_group Attributes................................................... 704

```
weight............................................................ 704
```
design Attributes...................................................... 705

```
early_fall_cell_check_derate_factor..................................... 705
early_fall_clk_cell_derate_factor....................................... 705
early_fall_clk_net_delta_derate_factor................................... 705
early_fall_clk_net_derate_factor........................................ 705
early_fall_data_cell_derate_factor...................................... 706
early_fall_data_net_delta_derate_factor................................. 706
early_fall_data_net_derate_factor...................................... 706
early_rise_cell_check_derate_factor.................................... 707
early_rise_clk_cell_derate_factor....................................... 707
early_rise_clk_net_delta_derate_factor.................................. 707
```

September 2017 44 Product Version 17.1

```
early_rise_clk_net_derate_factor....................................... 707
early_rise_data_cell_derate_factor..................................... 708
early_rise_data_net_delta_derate_factor................................. 708
early_rise_data_net_derate_factor...................................... 708
force_wireload..................................................... 709
ideal_seq_async_pins............................................... 710
latch_borrow....................................................... 710
latch_max_borrow.................................................. 711
late_fall_cell_check_derate_factor...................................... 711
late_fall_clk_cell_derate_factor........................................ 712
late_fall_clk_net_delta_derate_factor.................................... 712
late_fall_clk_net_derate_factor......................................... 712
late_fall_data_cell_derate_factor....................................... 712
late_fall_data_net_delta_derate_factor.................................. 713
late_fall_data_net_derate_factor....................................... 713
late_rise_cell_check_derate_factor..................................... 713
late_rise_clk_cell_derate_factor........................................ 713
late_rise_clk_net_delta_derate_factor................................... 714
late_rise_clk_net_derate_factor........................................ 714
late_rise_data_cell_derate_factor...................................... 714
late_rise_data_net_delta_derate_factor.................................. 715
late_rise_data_net_derate_factor....................................... 715
timing_disable_internal_inout_net_arcs.................................. 716
```
exception Attributes.................................................... 717

```
comment.......................................................... 717
cost_group........................................................ 717
max.............................................................. 71 7
no_compress...................................................... 718
user_priority....................................................... 718
```
external_delay Attributes................................................ 719

```
clock_network_latency_included....................................... 719
clock_source_latency_included........................................ 719
delay............................................................. 719
```
hinst Attributes........................................................ 720

```
early_fall_cell_check_derate_factor..................................... 720
early_fall_clk_cell_derate_factor....................................... 720
```

September 2017 45 Product Version 17.1

```
early_fall_data_cell_derate_factor...................................... 720
early_rise_cell_check_derate_factor.................................... 720
early_rise_clk_cell_derate_factor....................................... 720
early_rise_data_cell_derate_factor..................................... 721
late_fall_cell_check_derate_factor...................................... 721
late_fall_clk_cell_derate_factor........................................ 721
late_fall_data_cell_derate_factor....................................... 721
late_rise_cell_check_derate_factor..................................... 721
late_rise_clk_cell_derate_factor........................................ 721
late_rise_data_cell_derate_factor...................................... 722
```
hnet Attributes........................................................ 723

```
hdl_type.......................................................... 723
```
hpin Attributes........................................................ 724

```
break_timing_paths................................................. 724
hold_uncertainty.................................................... 725
ideal_driver........................................................ 725
ideal_network...................................................... 726
is_ideal_network.................................................... 727
min_pulse_width.................................................... 728
network_latency_fall_max............................................ 729
network_latency_fall_min............................................. 730
network_latency_rise_max............................................ 731
network_latency_rise_min............................................ 732
setup_uncertainty................................................... 733
source_latency_early_fall_max........................................ 734
source_latency_early_fall_min......................................... 735
source_latency_early_rise_max........................................ 736
source_latency_early_rise_min........................................ 737
source_latency_late_fall_max......................................... 738
source_latency_late_fall_min.......................................... 739
source_latency_late_rise_max......................................... 740
source_latency_late_rise_min......................................... 741
timing_case_logic_value............................................. 742
```
inst Attributes......................................................... 743

```
disabled_arcs...................................................... 743
early_fall_cell_check_derate_factor..................................... 743
```

September 2017 46 Product Version 17.1

```
early_fall_clk_cell_derate_factor....................................... 743
early_fall_data_cell_derate_factor...................................... 744
early_rise_cell_check_derate_factor.................................... 744
early_rise_clk_cell_derate_factor....................................... 744
early_rise_data_cell_derate_factor..................................... 744
latch_borrow....................................................... 744
latch_max_borrow.................................................. 745
late_fall_cell_check_derate_factor...................................... 745
late_fall_clk_cell_derate_factor........................................ 745
late_fall_data_cell_derate_factor....................................... 745
late_rise_cell_check_derate_factor..................................... 746
late_rise_clk_cell_derate_factor........................................ 746
late_rise_data_cell_derate_factor...................................... 746
```
library_domain Attributes................................................ 747

```
aocv_library....................................................... 747
link_library........................................................ 747
operating_conditions................................................ 747
target_library...................................................... 748
wireload_selection.................................................. 749
```
mode Attributes....................................................... 750

```
default............................................................ 750
```
module Attributes...................................................... 751

```
force_wireload..................................................... 751
```
pin Attributes......................................................... 752

```
break_timing_paths................................................. 752
hold_uncertainty.................................................... 753
ideal_driver........................................................ 753
ideal_network...................................................... 754
is_ideal_network.................................................... 755
latch_max_borrow.................................................. 756
min_pulse_width.................................................... 756
network_latency_fall_max............................................ 757
network_latency_fall_min............................................. 758
network_latency_rise_max............................................ 759
network_latency_rise_min............................................ 760
setup_uncertainty................................................... 761
```

September 2017 47 Product Version 17.1

```
source_latency_early_fall_max........................................ 762
source_latency_early_fall_min......................................... 763
source_latency_early_rise_max........................................ 764
source_latency_early_rise_min........................................ 765
source_latency_late_fall_max......................................... 766
source_latency_late_fall_min.......................................... 767
source_latency_late_rise_max......................................... 768
source_latency_late_rise_min......................................... 769
timing_case_logic_value............................................. 770
```
port Attributes........................................................ 771

```
break_timing_paths................................................. 771
drive_resistance_fall_max............................................ 772
drive_resistance_fall_min............................................. 772
drive_resistance_rise_max............................................ 772
drive_resistance_rise_min............................................ 772
driver_from_pin_fall_max............................................. 773
driver_from_pin_fall_min............................................. 773
driver_from_pin_rise_max............................................ 773
driver_from_pin_rise_min............................................. 773
driver_ignore_drc................................................... 773
driver_ignore_drc_by_mode........................................... 773
driver_input_slew_fall_to_fall_max...................................... 774
driver_input_slew_fall_to_fall_min...................................... 774
driver_input_slew_fall_to_rise_max..................................... 774
driver_input_slew_fall_to_rise_min..................................... 774
driver_input_slew_rise_to_fall_max..................................... 774
driver_input_slew_rise_to_fall_min..................................... 775
driver_input_slew_rise_to_rise_max.................................... 775
driver_input_slew_rise_to_rise_min..................................... 775
driver_pin_fall_max................................................. 775
driver_pin_fall_min.................................................. 776
driver_pin_rise_max................................................. 776
driver_pin_rise_min................................................. 776
external_capacitance_max............................................ 776
external_capacitance_min............................................ 777
external_driven_pin_fall.............................................. 777
```

September 2017 48 Product Version 17.1

```
external_driven_pin_rise............................................. 777
external_fanout_load................................................ 777
external_non_tristate_drivers.......................................... 778
external_pin_cap................................................... 778
external_resistance................................................. 778
external_wire_cap.................................................. 779
external_wire_res................................................... 779
external_wireload_fanout............................................. 780
external_wireload_model............................................. 780
hold_uncertainty.................................................... 781
ideal_driver........................................................ 781
ideal_network...................................................... 782
input_slew_max_fall................................................. 782
input_slew_max_rise................................................ 783
input_slew_min_fall................................................. 783
input_slew_min_rise................................................. 783
is_ideal_network.................................................... 784
min_capacitance................................................... 784
min_pulse_width.................................................... 785
network_latency_fall_max............................................ 786
network_latency_fall_min............................................. 787
network_latency_rise_max............................................ 788
network_latency_rise_min............................................ 789
setup_uncertainty................................................... 790
source_latency_early_fall_max........................................ 791
source_latency_early_fall_min......................................... 792
source_latency_early_rise_max........................................ 793
source_latency_early_rise_min........................................ 794
source_latency_late_fall_max......................................... 795
source_latency_late_fall_min.......................................... 796
source_latency_late_rise_max......................................... 797
source_latency_late_rise_min......................................... 798
timing_case_logic_value............................................. 799
```
root Attributes........................................................ 800

```
aae_enabled....................................................... 800
aocv_library....................................................... 800
```

September 2017 49 Product Version 17.1

```
case_analysis_multi_driver_propagation................................. 800
case_analysis_propagation_for_icg..................................... 801
case_analysis_sequential_propagation.................................. 802
convert_rising_falling_arcs_to_combo_arcs.............................. 802
define_clock_with_new_cost_group..................................... 802
detailed_sdc_messages.............................................. 803
enable_break_timing_paths_by_mode................................... 805
enable_data_check................................................. 806
ignore_scan_combinational_arcs....................................... 807
lbr_clock_isolation_support........................................... 807
link_library........................................................ 807
operating_conditions................................................ 808
phys_socv......................................................... 808
scale_factor_group_path_weights...................................... 808
sdc_filter_match_more_slashes........................................ 809
sdc_flat_view_default................................................ 809
sdc_match_more_slashes............................................ 810
show_wns_in_log................................................... 810
support_combo_clock............................................... 812
target_library...................................................... 812
tim_ignore_data_check_for_non_endpoint_pins........................... 813
time_recovery_arcs................................................. 813
timing_analysis_type................................................ 814
timing_disable_non_sequential_checks.................................. 815
timing_library_lookup_drv_per_frequency................................ 816
timing_no_path_segmentation......................................... 817
timing_report_enable_common_header.................................. 818
timing_report_endpoint_fields......................................... 818
timing_report_fields................................................. 819
timing_report_load_unit.............................................. 819
timing_report_path_type............................................. 820
timing_report_time_unit.............................................. 820
timing_report_unconstrained.......................................... 821
use_multi_clks_latency_uncertainty_optimize............................. 821
use_multi_clks_latency_uncertainty_report............................... 822
wireload_mode..................................................... 823
```

September 2017 50 Product Version 17.1

```
wireload_selection.................................................. 824
write_sdc_use_libset_name_set_dont_use............................... 825
```
11

MMMC............................................................ 827

List................................................................. 827

analysis_view Attributes................................................. 830

```
constraint_mode.................................................... 830
delay_corner....................................................... 830
design............................................................ 830
is_dynamic........................................................ 830
is_hold........................................................... 831
is_hold_default..................................................... 831
is_leakage........................................................ 831
is_setup.......................................................... 831
is_setup_default.................................................... 832
latency_file........................................................ 832
path_adjust_file.................................................... 832
power_modes...................................................... 832
```
constraint_mode Attributes.............................................. 833

```
design............................................................ 833
ilm_sdc_files....................................................... 833
is_hold........................................................... 833
is_setup.......................................................... 833
sdc_files.......................................................... 834
tcl_vars........................................................... 834
```
delay_corner Attributes................................................. 835

```
design............................................................ 835
early_irdrop_files................................................... 835
early_rc_corner.................................................... 835
early_temperature_files.............................................. 836
early_timing_condition............................................... 836
early_timing_condition_string.......................................... 836
is_hold........................................................... 837
is_setup.......................................................... 837
```

September 2017 51 Product Version 17.1

```
is_si_enabled...................................................... 837
late_irdrop_files.................................................... 837
late_rc_corner..................................................... 838
late_temperature_files............................................... 838
late_timing_condition................................................ 838
late_timing_condition_string........................................... 839
mmmc_design..................................................... 839
```
library_set Attributes................................................... 840

```
aocv_files......................................................... 840
libraries........................................................... 840
library_files........................................................ 840
si_files........................................................... 841
socv_files......................................................... 841
```
opcond Attributes...................................................... 842

```
is_hold........................................................... 842
is_setup.......................................................... 842
is_virtual.......................................................... 842
process........................................................... 842
temperature....................................................... 842
tree_type......................................................... 843
voltage........................................................... 843
```
rc_corner Attributes.................................................... 844

```
cap_table_file...................................................... 844
Example.......................................................... 844
post_route_cap..................................................... 844
Example.......................................................... 844
post_route_clock_cap............................................... 845
Example.......................................................... 845
post_route_clock_res................................................ 845
Example.......................................................... 846
post_route_cross_cap............................................... 846
Example.......................................................... 846
post_route_res..................................................... 847
pre_route_cap..................................................... 847
pre_route_clock_cap................................................ 848
pre_route_clock_res................................................. 848
```

September 2017 52 Product Version 17.1

```
pre_route_res...................................................... 849
qrc_tech_file....................................................... 849
temperature....................................................... 849
```
root Attributes........................................................ 850

```
timing_defer_mmmc_object_updates.................................... 850
```
timing_condition Attributes............................................... 851

```
library_sets........................................................ 851
Example.......................................................... 851
opcond........................................................... 851
Example.......................................................... 851
opcond_library..................................................... 851
```
12

Elaboration and Synthesis...................................... 853

List................................................................. 853

clock Attributes........................................................ 866

```
clock_library_cells.................................................. 866
```
design Attributes...................................................... 867

```
control_logic_optimization............................................ 867
delete_unloaded_seqs............................................... 868
dont_touch........................................................ 869
dp_csa........................................................... 870
dp_rewriting....................................................... 871
dp_sharing........................................................ 871
dp_speculation..................................................... 872
ignore_library_drc................................................... 873
ignore_library_max_fanout............................................ 874
max_capacitance................................................... 875
max_fanout........................................................ 876
max_transition..................................................... 877
preserve.......................................................... 878
retime............................................................ 879
retime_period_percentage............................................ 880
undesirable_libcells................................................. 880
```
hdl_architecture Attributes............................................... 881


September 2017 53 Product Version 17.1

```
blackbox.......................................................... 881
hdl_error_on_blackbox............................................... 881
hdl_error_on_latch.................................................. 882
hdl_error_on_logic_abstract........................................... 882
hdl_error_on_negedge............................................... 883
hdl_ff_keep_explicit_feedback......................................... 883
hdl_ff_keep_feedback............................................... 884
hdl_latch_keep_feedback............................................. 885
hdl_preserve_signals................................................ 885
hdl_preserve_unused_flop............................................ 886
hdl_preserve_unused_latch........................................... 886
hdl_preserve_unused_registers........................................ 887
ungroup.......................................................... 887
```
hdl_block Attributes.................................................... 888

```
group............................................................ 888
```
hdl_component Attributes............................................... 889

```
ungroup.......................................................... 889
```
hdl_implementation Attributes............................................ 890

```
ungroup.......................................................... 890
```
hdl_inst Attributes..................................................... 891

```
ungroup.......................................................... 891
```
hdl_procedure Attributes................................................ 892

```
group............................................................ 892
```
hdl_subprogram Attributes............................................... 893

```
map_to_module.................................................... 893
map_to_operator................................................... 893
return_port........................................................ 893
```
hinst Attributes........................................................ 894

```
dont_retime....................................................... 894
dont_touch........................................................ 894
dont_use_lib_cell_set................................................ 896
hdl_proc_name..................................................... 896
iopt_allow_inst_dup................................................. 896
map_to_mux....................................................... 897
merge_combinational_hier_instance.................................... 897
preserve.......................................................... 898
```

September 2017 54 Product Version 17.1

```
propagate_constant_from_timing_model................................. 899
trace_retime....................................................... 900
undesirable_libcells................................................. 901
ungroup_ok....................................................... 901
unresolved........................................................ 902
```
hnet Attributes........................................................ 903

```
constant.......................................................... 903
dont_touch........................................................ 903
preserve.......................................................... 904
```
hpin Attributes........................................................ 906

```
boundary_optimize_constant_hpins..................................... 906
boundary_optimize_equal_opposite_hpins............................... 907
boundary_optimize_feedthrough_hpins.................................. 908
boundary_optimize_invert_hpins....................................... 909
constant.......................................................... 910
dont_touch........................................................ 911
iopt_avoid_tiecell_replacement........................................ 912
lssd_master_clock.................................................. 912
preserve.......................................................... 913
prune_unused_logic................................................. 914
```
hport Attributes....................................................... 915

```
constant.......................................................... 915
iopt_avoid_tiecell_replacement........................................ 915
lssd_master_clock.................................................. 916
```
inst Attributes......................................................... 917

```
allow_seq_in_out_phase_opto......................................... 917
dont_merge_multibit................................................. 917
dont_retime....................................................... 918
dont_split_multibit................................................... 918
dont_touch........................................................ 919
dont_use_qbar_pin.................................................. 920
hdl_proc_name..................................................... 920
iopt_allow_inst_dup................................................. 921
map_to_multibit_bank_label........................................... 921
map_to_multibit_register............................................. 922
map_to_mux....................................................... 922
```

September 2017 55 Product Version 17.1

```
map_to_register.................................................... 923
merge_combinational_hier_instance.................................... 923
merge_multibit..................................................... 924
multibit_allow_async_phase_map...................................... 925
optimize_constant_0_seq............................................. 926
optimize_constant_1_seq............................................. 927
optimize_constant_feedback_seq...................................... 927
optimize_merge_seq................................................ 928
preserve.......................................................... 929
propagate_constant_from_timing_model................................. 930
trace_retime....................................................... 931
unresolved........................................................ 932
```
module Attributes...................................................... 933

```
boundary_optimize_constant_hpins..................................... 933
boundary_optimize_equal_opposite_hpins............................... 934
boundary_optimize_feedthrough_hpins.................................. 935
boundary_optimize_invert_hpins....................................... 936
boundary_opto..................................................... 937
control_logic_optimization............................................ 938
delete_unloaded_insts............................................... 939
delete_unloaded_seqs............................................... 940
dont_touch........................................................ 941
dp_csa........................................................... 942
dp_rewriting....................................................... 943
dp_sharing........................................................ 943
dp_speculation..................................................... 945
is_ilm............................................................ 945
minimize_uniquify................................................... 946
multibit_allow_async_phase_map...................................... 946
preserve.......................................................... 948
retime............................................................ 949
retime_hard_region................................................. 950
retime_period_percentage............................................ 950
ungroup_ok....................................................... 951
```
net Attributes......................................................... 952

```
dont_touch........................................................ 952
```

September 2017 56 Product Version 17.1

```
preserve.......................................................... 953
```
pg_pin Attributes...................................................... 955

```
constant.......................................................... 955
preserve.......................................................... 955
```
pin Attributes......................................................... 957

```
constant.......................................................... 957
dont_touch........................................................ 957
iopt_avoid_tiecell_replacement........................................ 958
lssd_master_clock.................................................. 959
preserve.......................................................... 959
```
port Attributes........................................................ 961

```
constant.......................................................... 961
ignore_external_driver_drc............................................ 961
iopt_avoid_tiecell_replacement........................................ 962
lssd_master_clock.................................................. 962
max_capacitance................................................... 963
max_fanout........................................................ 964
max_transition..................................................... 965
```
root Attributes........................................................ 966

```
auto_partition...................................................... 966
auto_super_thread.................................................. 966
auto_ungroup...................................................... 967
bank_based_multibit_inferencing....................................... 968
boundary_optimize_constant_hpins..................................... 968
boundary_optimize_equal_opposite_hpins............................... 969
boundary_optimize_feedthrough_hpins.................................. 970
boundary_optimize_invert_hpins....................................... 971
boundary_optimize_invert_hpins_rename_nets............................ 972
boundary_optimize_invert_hpins_renaming_extension...................... 972
cb_preserve_ports_nets.............................................. 973
comb_seq_merge_message_threshold.................................. 973
control_logic_optimization............................................ 974
delete_flops_on_preserved_net........................................ 974
delete_hier_insts_on_preserved_net.................................... 975
delete_unloaded_insts............................................... 975
delete_unloaded_seqs............................................... 976
```

September 2017 57 Product Version 17.1

```
dont_use_qbar_seq_pins............................................. 976
dp_analytical_opt................................................... 977
dp_csa........................................................... 977
dp_rewriting....................................................... 978
dp_sharing........................................................ 979
dp_speculation..................................................... 979
dp_ungroup_during_syn_map......................................... 980
dp_ungroup_separator............................................... 981
drc_first........................................................... 981
drc_max_cap_first.................................................. 983
drc_max_fanout_first................................................ 984
drc_max_trans_first................................................. 985
driver_for_unloaded_hier_pins......................................... 986
exact_match_seq_async_ctrls......................................... 986
exact_match_seq_sync_ctrls.......................................... 986
fix_min_drcs....................................................... 987
force_merge_combos_into_multibit_cells................................ 987
force_merge_seqs_into_multibit_cells................................... 988
hdl_append_generic_ports............................................ 989
hdl_array_naming_style.............................................. 991
hdl_async_set_reset................................................ 991
hdl_auto_async_set_reset............................................ 992
hdl_auto_exec_sdc_scripts........................................... 992
hdl_auto_sync_set_reset............................................. 994
hdl_bidirectional_assign.............................................. 994
hdl_bidirectional_wand_wor_assign..................................... 995
hdl_bus_wire_naming_style........................................... 996
hdl_case_mux_threshold............................................. 997
hdl_case_sensitive_instances......................................... 997
hdl_decimal_parameter_name......................................... 998
hdl_delete_transparent_latch.......................................... 999
hdl_enable_proc_name.............................................. 999
hdl_error_on_blackbox............................................... 999
hdl_error_on_latch................................................. 1000
hdl_error_on_logic_abstract.......................................... 1000
hdl_error_on_negedge.............................................. 1001
```

September 2017 58 Product Version 17.1

```
hdl_ff_keep_explicit_feedback........................................ 1001
hdl_ff_keep_feedback.............................................. 1002
hdl_generate_index_style............................................ 1003
hdl_generate_separator............................................. 1003
hdl_index_mux_threshold............................................ 1004
hdl_instance_array_naming_style..................................... 1004
hdl_interface_separator............................................. 1005
hdl_latch_keep_feedback............................................ 1005
hdl_link_from_any_lib............................................... 1006
hdl_max_map_to_mux_control_width.................................. 1006
hdl_nc_compatible_module_linking.................................... 1007
hdl_parameter_naming_style......................................... 1008
hdl_parameterize_module_name...................................... 1009
hdl_preserve_async_sr_priority_logic.................................. 1009
hdl_preserve_dangling_output_nets................................... 1010
hdl_preserve_supply_nets........................................... 1010
hdl_preserve_sync_ctrl_logic......................................... 1011
hdl_preserve_sync_set_reset........................................ 1012
hdl_preserve_unused_flop........................................... 1012
hdl_preserve_unused_latch.......................................... 1014
hdl_preserve_unused_registers....................................... 1016
hdl_record_naming_style............................................ 1018
hdl_reg_naming_style.............................................. 1019
hdl_resolve_instance_with_libcell..................................... 1019
hdl_sv_module_wrapper............................................ 1020
hdl_sync_set_reset................................................ 1020
hdl_track_module_elab_memory_and_runtime........................... 1021
hdl_unconnected_value............................................. 1022
hdl_use_block_prefix............................................... 1027
hdl_use_cw_first................................................... 1028
hdl_use_default_parameter_values_in_design_name...................... 1028
hdl_use_default_parameter_values_in_name............................ 1029
hdl_use_for_generate_prefix......................................... 1029
hdl_use_if_generate_prefix.......................................... 1030
hdl_zero_replicate_is_null........................................... 1031
ignore_preserve_in_tiecell_insertion................................... 1032
```

September 2017 59 Product Version 17.1

```
ilm_keep_async................................................... 1032
iopt_allow_tiecell_with_inversion...................................... 1032
iopt_enable_floating_output_check.................................... 1033
iopt_force_constant_removal......................................... 1033
iopt_lp_power_analysis_effort........................................ 1034
iopt_remap_avoided_cells........................................... 1034
iopt_sequential_duplication.......................................... 1035
iopt_sequential_resynthesis.......................................... 1035
iopt_sequential_resynthesis_min_effort................................. 1035
iopt_temp_directory................................................ 1036
iopt_ultra_optimization.............................................. 1036
lbr_respect_async_controls_priority.................................... 1036
lbr_seq_in_out_phase_opto.......................................... 1037
map_drc_first..................................................... 1038
map_latch_allow_async_decomp..................................... 1039
map_prefer_non_inverted_clock_line................................... 1039
map_respect_rtl_clk_phase.......................................... 1039
map_to_master_slave_lssd.......................................... 1041
map_to_multiple_output_gates....................................... 1041
max_cpus_per_server.............................................. 1042
max_super_thread_cache_size....................................... 1042
merge_combinational_hier_instances.................................. 1043
minimize_uniquify.................................................. 1043
multibit_adaptive_costing............................................ 1044
multibit_allow_async_phase_map..................................... 1045
multibit_allow_unused_bits........................................... 1047
multibit_auto_exclude_registers_with_exceptions......................... 1047
multibit_cells_from_different_busses................................... 1048
multibit_combo_name_concat_string................................... 1048
multibit_debug.................................................... 1049
multibit_mapping_effort_level......................................... 1050
multibit_predefined_allow_unused_bits................................. 1050
multibit_prefix_string............................................... 1051
multibit_preserve_inferred_instances................................... 1052
multibit_preserved_net_check........................................ 1052
multibit_seqs_instance_naming_style.................................. 1053
```

September 2017 60 Product Version 17.1

```
multibit_seqs_members_naming_style................................. 1055
multibit_seqs_name_concat_string.................................... 1055
multibit_short_prefix_string.......................................... 1056
multibit_split_string................................................. 1057
multibit_unused_input_value......................................... 1058
optimize_constant_0_flops........................................... 1058
optimize_constant_1_flops........................................... 1059
optimize_constant_feedback_seqs.................................... 1059
optimize_constant_latches........................................... 1061
optimize_merge_flops.............................................. 1061
optimize_merge_latches............................................ 1062
optimize_net_area................................................. 1062
optimize_seq_x_to................................................. 1062
override_library_max_drc............................................ 1063
partition_based_synthesis........................................... 1063
pbs_db_directory.................................................. 1063
pbs_load_lib_in_group_of........................................... 1064
print_ports_nets_preserved_for_cb.................................... 1064
propagate_constant_from_timing_model................................ 1064
proto_feasible_target............................................... 1065
proto_feasible_target_adjust_slack_pct................................. 1065
proto_feasible_target_threshold....................................... 1066
proto_feasible_target_threshold_clock_pct.............................. 1066
proto_hdl........................................................ 1067
remove_assigns................................................... 1067
retime_async_reset................................................ 1068
retime_effort_level................................................. 1068
retime_move_mux_loop_with_reg..................................... 1069
retime_optimize_reset.............................................. 1069
retime_reg_naming_suffix........................................... 1070
retime_verification_flow............................................. 1071
retiming_clocks.................................................... 1072
segregate_summary_enable......................................... 1072
st_launch_wait_time................................................ 1073
stop_at_iopt_state................................................. 1073
super_thread_batch_command....................................... 1074
```

September 2017 61 Product Version 17.1

```
super_thread_cache................................................ 1075
super_thread_debug_directory....................................... 1075
super_thread_equivalent_licenses..................................... 1076
super_thread_kill_command......................................... 1077
super_thread_rsh_command......................................... 1078
super_thread_servers.............................................. 1078
super_thread_shell_command........................................ 1079
super_thread_status_command....................................... 1079
syn_generic_effort................................................. 1080
syn_global_effort.................................................. 1080
syn_map_effort.................................................... 1081
syn_opt_effort..................................................... 1081
tns_opto......................................................... 1082
ultra_global_mapping............................................... 1082
use_compatibility_based_grouping.................................... 1083
use_max_cap_lut.................................................. 1083
use_multibit_cells.................................................. 1084
use_multibit_combo_cells........................................... 1085
use_multibit_seq_and_tristate_cells................................... 1085
use_nextstate_type_only_to_assign_sync_ctrls.......................... 1086
use_scan_seqs_for_non_dft......................................... 1087
use_tiehilo_for_const............................................... 1088
```
13

Analysis.......................................................... 1091

List................................................................ 1091

bump Attributes...................................................... 1119

```
design........................................................... 1119
```
clock Attributes....................................................... 1120

```
actual_period..................................................... 1120
clock_domain..................................................... 1120
clock_groups..................................................... 1120
clock_sense_logical_stop_propagation................................. 1120
clock_sense_negative.............................................. 1121
clock_sense_positive............................................... 1121
```

September 2017 62 Product Version 17.1

```
clock_sense_stop_propagation....................................... 1121
delay_max_fall.................................................... 1122
delay_max_rise................................................... 1122
delay_min_fall..................................................... 1123
delay_min_rise.................................................... 1123
design........................................................... 1123
divide_by........................................................ 1123
divide_fall........................................................ 1124
divide_period..................................................... 1124
divide_rise....................................................... 1124
divide_waveform................................................... 1125
duty_cycle....................................................... 1125
edges........................................................... 1126
edge_shift........................................................ 1126
exceptions....................................................... 1126
fall.............................................................. 11 27
generated_clocks.................................................. 1127
is_generated...................................................... 1127
is_inverted....................................................... 1127
is_library_created.................................................. 1128
is_propagated..................................................... 1128
master_clock..................................................... 1128
master_source.................................................... 1128
min_pulse_width_high.............................................. 1129
min_pulse_width_low............................................... 1129
multiply_by....................................................... 1129
period........................................................... 1129
rise............................................................. 113 0
sources.......................................................... 1130
view_name....................................................... 1130
waveform........................................................ 1131
```
constant Attributes.................................................... 1132

```
capacitance_max_fall............................................... 1132
capacitance_max_rise.............................................. 1132
capacitance_min_fall............................................... 1133
capacitance_min_rise............................................... 1133
```

September 2017 63 Product Version 17.1

```
design........................................................... 1133
external_net_wire_capacitance....................................... 1134
hinst............................................................ 1134
unique_versions................................................... 1135
wire_capacitance.................................................. 1135
wire_length....................................................... 1136
wire_resistance................................................... 1136
```
cost_group Attributes.................................................. 1137

```
design........................................................... 1137
exceptions....................................................... 1137
slack............................................................ 1138
tns.............................................................. 11 39
```
def_pin Attributes..................................................... 1140

```
design........................................................... 1140
```
design Attributes..................................................... 1141

```
analysis......................................................... 1141
analysis_views.................................................... 1141
average_net_length................................................ 1141
constant_0_loads.................................................. 1141
constant_0_nets................................................... 1142
constant_1_loads.................................................. 1142
constant_1_nets................................................... 1142
constants........................................................ 1143
constraint_modes.................................................. 1143
cost_groups...................................................... 1143
delay_corners..................................................... 1143
dont_touch_effective............................................... 1144
dynamic_power_view............................................... 1145
enc_config_file.................................................... 1145
enc_globals_file................................................... 1145
entity_name...................................................... 1145
external_delays................................................... 1145
hdl_all_filelist..................................................... 1146
hdl_elab_command_params......................................... 1147
hdl_parameters................................................... 1148
hdl_pipeline_comp................................................. 1148
```

September 2017 64 Product Version 17.1

```
hdl_vdp_list...................................................... 1149
hinsts........................................................... 1149
hnets............................................................ 1149
hold_views....................................................... 1150
hpins............................................................ 1150
init_state......................................................... 1150
insts............................................................ 1151
insts_area........................................................ 1151
inv_config_file..................................................... 1151
inv_globals_file.................................................... 1152
isolation_rules.................................................... 1152
language......................................................... 1152
leakage_power_view............................................... 1152
level_shifter_rules.................................................. 1152
library_name...................................................... 1153
local_hinsts....................................................... 1153
local_hnets....................................................... 1153
local_hpins....................................................... 1153
local_insts........................................................ 1154
local_pins........................................................ 1154
logic_abstract..................................................... 1154
max_cap_cost.................................................... 1155
max_fanout_cost.................................................. 1155
max_trans_cost................................................... 1156
min_cap_cost..................................................... 1156
min_fanout_cost................................................... 1157
min_trans_cost.................................................... 1157
modules......................................................... 1158
multi_cycles...................................................... 1158
net_area......................................................... 1158
nets............................................................. 1158
num_insts........................................................ 1159
num_local_hpins.................................................. 1159
num_nets........................................................ 1159
num_pg_nets..................................................... 1159
obsolete_state.................................................... 1159
```

September 2017 65 Product Version 17.1

```
path_adjusts...................................................... 1160
path_delays...................................................... 1160
path_disables..................................................... 1160
path_groups...................................................... 1160
pg_hnets......................................................... 1160
pg_nets.......................................................... 1160
physical_cell_area................................................. 1161
pins............................................................. 1161
port_busses...................................................... 1161
ports............................................................ 1162
protected........................................................ 1162
seq_reason_deleted................................................ 1162
setup_views...................................................... 1163
slack............................................................ 1163
slack_max....................................................... 1163
state............................................................ 1164
tns.............................................................. 11 64
tns_by_mode..................................................... 1165
total_area........................................................ 1165
total_net_length................................................... 1166
wireload......................................................... 1166
```
exception Attributes................................................... 1167

```
adjust_value...................................................... 1167
delay_value...................................................... 1167
design........................................................... 1167
domain.......................................................... 1167
exception_type.................................................... 1168
from_points....................................................... 1168
lenient........................................................... 1169
paths............................................................ 1169
precluded_path_adjusts............................................. 1170
priority........................................................... 1170
shift_capture...................................................... 1170
shift_launch...................................................... 1171
through_points.................................................... 1171
to_points......................................................... 1171
```

September 2017 66 Product Version 17.1

external_delay Attributes............................................... 1173

```
clock............................................................ 1173
clock_rise........................................................ 1173
design........................................................... 1173
exceptions....................................................... 1174
external_delay_pins................................................ 1174
input_delay....................................................... 1175
level_sensitive.................................................... 1175
```
fill Attributes......................................................... 1176

```
design........................................................... 1176
```
group Attributes...................................................... 1177

```
design........................................................... 1177
```
hdl_architecture Attributes.............................................. 1178

```
blocks........................................................... 1178
encrypted........................................................ 1178
hdl_lib........................................................... 1178
hdl_pins......................................................... 1179
instances........................................................ 1179
labels........................................................... 1179
location.......................................................... 1180
parameters....................................................... 1180
pins............................................................. 1180
processes........................................................ 1181
protected........................................................ 1181
start_source_line.................................................. 1182
structural......................................................... 1182
subprograms..................................................... 1182
verilog_macros.................................................... 1183
```
hdl_bind Attributes.................................................... 1184

```
hdl_component.................................................... 1184
operator......................................................... 1184
```
hdl_block Attributes................................................... 1185

```
blocks........................................................... 1185
hdl_architecture................................................... 1185
hdl_block........................................................ 1185
hdl_lib........................................................... 1186
```

September 2017 67 Product Version 17.1

```
instances........................................................ 1186
labels........................................................... 1186
processes........................................................ 1187
subprograms..................................................... 1187
```
hdl_component Attributes.............................................. 1188

```
bindings......................................................... 1188
hdl_lib........................................................... 1188
hdl_pins......................................................... 1188
implementations................................................... 1189
parameters....................................................... 1189
pins............................................................. 1189
```
hdl_configuration Attributes............................................. 1190

```
entity............................................................ 1190
hdl_lib........................................................... 1190
location.......................................................... 1190
```
hdl_implementation Attributes........................................... 1191

```
hdl_component.................................................... 1191
language......................................................... 1191
```
hdl_inst Attributes.................................................... 1192

```
component....................................................... 1192
hdl_architecture................................................... 1192
hdl_block........................................................ 1192
```
hdl_label Attributes................................................... 1193

```
hdl_architecture................................................... 1193
hdl_block........................................................ 1193
```
hdl_lib Attributes..................................................... 1194

```
architectures...................................................... 1194
components...................................................... 1194
configurations..................................................... 1194
operators........................................................ 1194
packages........................................................ 1194
```
hdl_operator Attributes................................................ 1195

```
hdl_lib........................................................... 1195
hdl_pins......................................................... 1195
signed........................................................... 1195
```
hdl_package Attributes................................................ 1197


September 2017 68 Product Version 17.1

```
default_location................................................... 1197
hdl_lib........................................................... 1197
location.......................................................... 1197
subprograms..................................................... 1198
```
hdl_parameter Attribute................................................ 1199

```
hdl_architecture................................................... 1199
hdl_component.................................................... 1199
hdl_parameter.................................................... 1200
```
hdl_pin Attributes..................................................... 1201

```
direction......................................................... 1201
hdl_architecture................................................... 1201
hdl_component.................................................... 1201
hdl_operator...................................................... 1202
```
hdl_procedure Attributes............................................... 1203

```
hdl_architecture................................................... 1203
hdl_block........................................................ 1203
```
hdl_subprogram Attributes.............................................. 1204

```
hdl_architecture................................................... 1204
hdl_block........................................................ 1204
hdl_package...................................................... 1204
```
hinst Attributes....................................................... 1205

```
area............................................................ 1205
constants........................................................ 1205
design........................................................... 1205
dont_touch_effective............................................... 1206
dont_touch_sources................................................ 1207
exceptions....................................................... 1207
hdl_instantiated................................................... 1208
hinst............................................................ 1208
hinsts........................................................... 1209
hnets............................................................ 1209
hpin_busses...................................................... 1209
hpins............................................................ 1209
hport_busses..................................................... 1210
hports........................................................... 1210
inherited_preserve................................................. 1210
```

September 2017 69 Product Version 17.1

```
insts............................................................ 1212
inverted_phase.................................................... 1212
is_macro......................................................... 1212
is_negative_level_sensitive.......................................... 1213
is_physical....................................................... 1213
is_positive_level_sensitive........................................... 1213
lib_cells.......................................................... 1213
local_hinsts....................................................... 1214
local_hnets....................................................... 1214
local_hpins....................................................... 1214
local_insts........................................................ 1215
local_pins........................................................ 1215
module.......................................................... 1215
net_area......................................................... 1215
nets............................................................. 1216
parent........................................................... 1216
pg_hnets......................................................... 1216
pg_nets.......................................................... 1216
pg_pins.......................................................... 1217
pin_count........................................................ 1217
pins............................................................. 1217
retime_original_registers............................................ 1218
slack............................................................ 1218
timing_case_disabled_arcs.......................................... 1219
timing_case_disabled_arcs_by_mode.................................. 1219
unique_versions................................................... 1220
```
hnet Attributes....................................................... 1221

```
design........................................................... 1221
drivers........................................................... 1221
hinst............................................................ 1221
is_constant....................................................... 1222
is_driven_by_supply0............................................... 1222
is_driven_by_supply1............................................... 1222
is_ideal.......................................................... 1222
is_part_of_bus.................................................... 1223
loads............................................................ 1223
```

September 2017 70 Product Version 17.1

```
net............................................................. 122 4
num_drivers...................................................... 1224
num_loads....................................................... 1224
type............................................................. 1225
unique_versions................................................... 1225
```
hpin Attributes....................................................... 1226

```
arrival_max_fall................................................... 1226
arrival_max_rise................................................... 1226
arrival_min_fall.................................................... 1226
arrival_min_rise................................................... 1226
boundary_optimize_hpin_invertible.................................... 1227
capacitance_max_fall............................................... 1227
capacitance_max_rise.............................................. 1228
capacitance_min_fall............................................... 1228
capacitance_min_rise............................................... 1229
capturer......................................................... 1229
causes_ideal_net.................................................. 1229
clock_sense_logical_stop_propagation................................. 1230
clock_sense_negative.............................................. 1230
clock_sense_positive............................................... 1230
clock_sense_stop_propagation....................................... 1231
clock_sources_inverted............................................. 1231
clock_sources_non_inverted......................................... 1232
clocks........................................................... 1232
connect_delay.................................................... 1232
delay_max_fall.................................................... 1233
delay_max_rise................................................... 1233
delay_min_fall..................................................... 1233
delay_min_rise.................................................... 1234
direction......................................................... 1234
drivers........................................................... 1235
endpoint......................................................... 1235
exceptions....................................................... 1235
external_delays................................................... 1236
external_net_wire_capacitance....................................... 1236
generates_clocks.................................................. 1237
```

September 2017 71 Product Version 17.1

```
hinst............................................................ 1237
hnet............................................................ 1238
hport............................................................ 1238
is_physical....................................................... 1238
launcher......................................................... 1238
lib_pins.......................................................... 1239
loads............................................................ 1239
min_slew........................................................ 1239
min_timing_arcs................................................... 1240
net............................................................. 124 0
pg_hnet......................................................... 1241
pg_net.......................................................... 1241
propagated_clocks................................................. 1241
propagated_ideal_network........................................... 1243
rf_slack.......................................................... 1243
slack_max....................................................... 1244
slack_max_edge.................................................. 1244
slack_max_fall.................................................... 1244
slack_max_rise.................................................... 1245
slew............................................................ 1245
slew_by_mode.................................................... 1246
startpoint........................................................ 1246
timing_arcs....................................................... 1246
timing_case_computed_value........................................ 1247
timing_info....................................................... 1247
timing_info_favor_startpoint.......................................... 1249
unique_versions................................................... 1249
wire_capacitance.................................................. 1250
wire_length....................................................... 1251
wire_resistance................................................... 1251
wireload_model................................................... 1251
```
hpin_bus Attributes................................................... 1253

```
bits............................................................. 125 3
direction......................................................... 1253
hinst............................................................ 1253
hport_bus........................................................ 1254
```

September 2017 72 Product Version 17.1

hport Attributes...................................................... 1255

```
boundary_optimize_hpin_invertible.................................... 1255
bus............................................................. 125 5
capacitance_max_fall............................................... 1256
capacitance_max_rise.............................................. 1256
capacitance_min_fall............................................... 1256
capacitance_min_rise............................................... 1257
causes_ideal_net.................................................. 1257
direction......................................................... 1258
drivers........................................................... 1258
external_net_wire_capacitance....................................... 1259
hinst............................................................ 1259
hnet............................................................ 1259
hpin............................................................. 1260
loads............................................................ 1260
net............................................................. 126 0
pg_hnet......................................................... 1261
pg_net.......................................................... 1261
unique_versions................................................... 1261
wire_capacitance.................................................. 1262
wire_length....................................................... 1263
wire_resistance................................................... 1263
```
hport_bus Attributes................................................... 1264

```
bits............................................................. 126 4
direction......................................................... 1264
hinst............................................................ 1264
hpin_bus......................................................... 1265
order............................................................ 1265
```
inst Attributes........................................................ 1266

```
area............................................................ 1266
base_cell........................................................ 1266
design........................................................... 1266
dont_touch_effective............................................... 1266
dont_touch_sources................................................ 1267
exceptions....................................................... 1268
hdl_instantiated................................................... 1268
```

September 2017 73 Product Version 17.1

```
hinst............................................................ 1269
inherited_preserve................................................. 1269
is_black_box...................................................... 1271
is_buffer......................................................... 1271
is_combinational................................................... 1271
is_flop........................................................... 1271
is_integrated_clock_gating........................................... 1272
is_interface_timing................................................. 1272
is_inverter........................................................ 1272
is_isolation_cell................................................... 1273
is_latch.......................................................... 1273
is_macro......................................................... 1273
is_master_slave_flop............................................... 1274
is_master_slave_lssd_flop........................................... 1274
is_memory....................................................... 1274
is_negative_level_sensitive.......................................... 1274
is_pad........................................................... 1275
inverted_phase.................................................... 1275
is_physical....................................................... 1276
is_positive_level_sensitive........................................... 1276
is_sequential..................................................... 1276
is_tristate........................................................ 1277
lib_cells.......................................................... 1277
multibit_rejection_reason............................................ 1277
negative_edge_clock............................................... 1277
parent........................................................... 1278
pg_nets_ls....................................................... 1278
pg_pins.......................................................... 1278
pins............................................................. 1279
primitive_function.................................................. 1279
relaxed_seq_map_constraints........................................ 1280
retime_original_registers............................................ 1280
slack............................................................ 1280
std_cell_main_rail_pin.............................................. 1281
timing_case_disabled_arcs.......................................... 1281
timing_case_disabled_arcs_by_mode.................................. 1282
```

September 2017 74 Product Version 17.1

```
timing_model..................................................... 1282
tristate........................................................... 1283
unique_versions................................................... 1283
```
message_group Attributes.............................................. 1284

```
is_user.......................................................... 1284
```
module Attributes..................................................... 1285

```
constant_0_loads.................................................. 1285
constant_0_nets................................................... 1285
constant_1_loads.................................................. 1285
constant_1_nets................................................... 1286
design........................................................... 1286
entity_name...................................................... 1286
hdl_all_filelist..................................................... 1286
hdl_elab_command_params......................................... 1287
hdl_parameters................................................... 1288
hdl_pipeline_comp................................................. 1288
hdl_vdp_list...................................................... 1289
hinsts........................................................... 1289
insts_area........................................................ 1289
language......................................................... 1290
library_name...................................................... 1290
logic_abstract..................................................... 1290
logical_hier....................................................... 1291
net_area......................................................... 1291
physical_cell_area................................................. 1291
protected........................................................ 1292
wireload......................................................... 1292
```
net Attributes........................................................ 1293

```
constant......................................................... 1293
design........................................................... 1293
dont_touch_effective............................................... 1293
drivers........................................................... 1294
hinst............................................................ 1294
hnets............................................................ 1294
is_constant....................................................... 1295
is_ideal.......................................................... 1295
```

September 2017 75 Product Version 17.1

```
loads............................................................ 1295
num_drivers...................................................... 1296
num_loads....................................................... 1296
```
pcell Attributes....................................................... 1297

```
design........................................................... 1297
```
pg_hnet Attributes.................................................... 1298

```
design........................................................... 1298
hinst............................................................ 1298
pins............................................................. 1298
```
pg_net Attributes..................................................... 1299

```
design........................................................... 1299
hinst............................................................ 1299
inst............................................................. 129 9
pins............................................................. 1300
sub_pg_nets...................................................... 1300
upper_pg_net..................................................... 1300
```
pg_pin Attributes..................................................... 1301

```
base_pin......................................................... 1301
design........................................................... 1301
direction......................................................... 1301
drivers........................................................... 1302
hinst............................................................ 1302
hnet............................................................ 1302
inst............................................................. 130 3
is_async......................................................... 1303
is_clock.......................................................... 1303
is_data.......................................................... 1304
is_physical....................................................... 1304
is_std_cell_main_rail............................................... 1304
loads............................................................ 1304
net............................................................. 130 5
pg_hnet......................................................... 1305
pg_net.......................................................... 1305
pg_type.......................................................... 1306
physical.......................................................... 1306
unique_versions................................................... 1306
```

September 2017 76 Product Version 17.1

pin Attributes........................................................ 1308

```
arrival_max_fall................................................... 1308
arrival_max_rise................................................... 1308
arrival_min_fall.................................................... 1308
arrival_min_rise................................................... 1308
base_pin......................................................... 1309
capacitance_max_fall............................................... 1309
capacitance_max_rise.............................................. 1309
capacitance_min_fall............................................... 1310
capacitance_min_rise............................................... 1310
capturer......................................................... 1310
causes_ideal_net.................................................. 1311
clock_sense_logical_stop_propagation................................. 1311
clock_sense_negative.............................................. 1312
clock_sense_positive............................................... 1312
clock_sense_stop_propagation....................................... 1312
clock_sources_inverted............................................. 1313
clock_sources_non_inverted......................................... 1313
clocks........................................................... 1314
connect_delay.................................................... 1314
delay_max_fall.................................................... 1314
delay_max_rise................................................... 1315
delay_min_fall..................................................... 1315
delay_min_rise.................................................... 1316
direction......................................................... 1316
endpoint......................................................... 1317
exceptions....................................................... 1317
external_delays................................................... 1318
external_net_wire_capacitance....................................... 1318
generates_clocks.................................................. 1318
hnet............................................................ 1319
inst............................................................. 131 9
is_async......................................................... 1319
is_clock.......................................................... 1320
is_data.......................................................... 1320
is_physical....................................................... 1320
```

September 2017 77 Product Version 17.1

```
launcher......................................................... 1320
lib_pins.......................................................... 1321
min_slew........................................................ 1321
min_timing_arcs................................................... 1322
net............................................................. 132 2
pg_hnet......................................................... 1323
pg_net.......................................................... 1323
physical.......................................................... 1323
propagated_clocks................................................. 1324
propagated_ideal_network........................................... 1325
rf_slack.......................................................... 1326
slack_max....................................................... 1326
slack_max_edge.................................................. 1326
slack_max_fall.................................................... 1327
slack_max_rise.................................................... 1327
slew............................................................ 1327
slew_by_mode.................................................... 1328
startpoint........................................................ 1328
timing_arcs....................................................... 1329
timing_case_computed_value........................................ 1329
timing_info....................................................... 1330
timing_info_favor_startpoint.......................................... 1331
unique_versions................................................... 1332
wire_capacitance.................................................. 1333
wire_length....................................................... 1334
wire_resistance................................................... 1334
wireload_model................................................... 1334
```
pnet Attributes....................................................... 1336

```
design........................................................... 1336
```
port Attributes....................................................... 1337

```
arrival_max_fall................................................... 1337
arrival_max_rise................................................... 1337
arrival_min_fall.................................................... 1337
arrival_min_rise................................................... 1337
bus............................................................. 133 8
capacitance_max_fall............................................... 1338
```

September 2017 78 Product Version 17.1

```
capacitance_max_rise.............................................. 1338
capacitance_min_fall............................................... 1339
capacitance_min_rise............................................... 1339
capturer......................................................... 1339
causes_ideal_net.................................................. 1340
clock_sources_inverted............................................. 1340
clock_sources_non_inverted......................................... 1341
clocks........................................................... 1341
connect_delay.................................................... 1341
delay_max_fall.................................................... 1342
delay_max_rise................................................... 1342
delay_min_fall..................................................... 1343
delay_min_rise.................................................... 1343
design........................................................... 1343
direction......................................................... 1344
endpoint......................................................... 1344
exceptions....................................................... 1344
external_delays................................................... 1345
external_net_wire_capacitance....................................... 1346
generates_clocks.................................................. 1346
hnet............................................................ 1346
launcher......................................................... 1347
lib_pins.......................................................... 1347
min_port_delay.................................................... 1347
net............................................................. 134 8
pg_hnet......................................................... 1348
pg_net.......................................................... 1349
port_delay........................................................ 1349
propagated_clocks................................................. 1349
slack_max....................................................... 1350
slack_max_edge.................................................. 1351
slack_max_fall.................................................... 1351
slack_max_rise.................................................... 1352
slew_by_mode.................................................... 1352
startpoint........................................................ 1352
timing_case_computed_value........................................ 1353
```

September 2017 79 Product Version 17.1

```
timing_info....................................................... 1354
timing_info_favor_startpoint.......................................... 1356
unique_versions................................................... 1356
wire_capacitance.................................................. 1357
wire_length....................................................... 1357
wire_resistance................................................... 1358
```
port_bus Attributes.................................................... 1359

```
bits............................................................. 135 9
design........................................................... 1359
direction......................................................... 1359
order............................................................ 1360
```
region Attributes...................................................... 1361

```
design........................................................... 1361
```
root Attributes....................................................... 1362

```
active_operating_conditions.......................................... 1362
attributes......................................................... 1362
base_cells....................................................... 1362
commands....................................................... 1363
cpu_runtime...................................................... 1363
current_design.................................................... 1363
designs.......................................................... 1363
elapsed_runtime................................................... 1363
hdl_libraries...................................................... 1364
init_physical_only.................................................. 1364
init_prototype_design............................................... 1364
init_state......................................................... 1364
init_timing_enabled................................................ 1365
layers........................................................... 1365
level_shifter_groups................................................ 1365
lib_cell_sets...................................................... 1365
libraries.......................................................... 1365
library_domains................................................... 1366
library_sets....................................................... 1366
load_average..................................................... 1366
memory_usage.................................................... 1366
messages........................................................ 1366
```

September 2017 80 Product Version 17.1

```
mmmc_designs_spec............................................... 1366
oa_ref_lib........................................................ 1367
obj_types........................................................ 1367
opconds......................................................... 1367
peak_memory..................................................... 1367
peak_physical_memory_usage....................................... 1367
physical_memory_usage............................................ 1368
platform_wordsize................................................. 1368
rc_corners....................................................... 1368
real_runtime...................................................... 1368
sites............................................................ 1368
source_of_via_resistance............................................ 1369
super_thread_peak_memory......................................... 1369
super_thread_runtime.............................................. 1369
timing_conditions.................................................. 1370
via_resistance.................................................... 1370
vias............................................................. 1370
```
route_rule Attributes.................................................. 1371

```
design........................................................... 1371
```
row Attributes........................................................ 1372

```
design........................................................... 1372
```
slot Attributes........................................................ 1373

```
design........................................................... 1373
```
specialnet Attributes.................................................. 1374

```
design........................................................... 1374
```
style Attributes....................................................... 1375

```
design........................................................... 1375
```
track Attributes....................................................... 1376

```
design........................................................... 1376
```
timing_bin Attributes.................................................. 1377

```
design........................................................... 1377
is_sub_bin....................................................... 1377
path_count....................................................... 1377
paths............................................................ 1378
root............................................................. 1378
sub_bins......................................................... 1378
```

September 2017 81 Product Version 17.1

```
timing_bin........................................................ 1378
```
timing_path Attributes................................................. 1379

```
bin.............................................................. 13 79
endpoint......................................................... 1379
exceptions....................................................... 1379
slack............................................................ 1380
startpoint........................................................ 1380
timing_bin........................................................ 1381
```
14

Design For Test................................................. 1383

List................................................................ 1383

actual_scan_chain Attributes............................................ 1407

```
analyzed......................................................... 1407
compressed...................................................... 1407
connected_shift_enable............................................. 1408
design........................................................... 1408
dft_hookup_pin_sdi................................................ 1408
dft_hookup_pin_sdo................................................ 1409
domain.......................................................... 1409
edge............................................................ 1409
elements......................................................... 1410
head_lockup...................................................... 1410
mode_name...................................................... 1410
non_shared_scan_out.............................................. 1411
other_clocks...................................................... 1411
power_domain.................................................... 1411
reg_count........................................................ 1412
scan_clock_a..................................................... 1412
scan_clock_b..................................................... 1412
scan_in.......................................................... 1413
scan_out......................................................... 1413
sdi_compression_signal............................................. 1414
shared_output.................................................... 1414
shared_select..................................................... 1414
```

September 2017 82 Product Version 17.1

```
shift_enable...................................................... 1415
terminal_lockup................................................... 1415
```
actual_scan_segment Attributes......................................... 1416

```
active........................................................... 1416
clock............................................................ 1416
clock_edge....................................................... 1417
connected_scan_clock_a............................................ 1417
connected_scan_clock_b............................................ 1417
connected_shift_enable............................................. 1418
core_wrapper..................................................... 1418
design........................................................... 1418
dft_tail_test_clock.................................................. 1419
dft_tail_test_clock_edge............................................. 1419
dft_test_clock..................................................... 1420
dft_test_clock_edge................................................ 1420
elements......................................................... 1421
head_skew_safe................................................... 1421
instance......................................................... 1421
other_clocks...................................................... 1422
power_domain.................................................... 1422
reg_count........................................................ 1422
reorderable....................................................... 1423
scan_clock_a..................................................... 1423
scan_clock_b..................................................... 1424
scan_in.......................................................... 1424
scan_out......................................................... 1424
shift_enable...................................................... 1425
skew_safe........................................................ 1425
tail_clock......................................................... 1426
tail_clock_edge.................................................... 1426
type............................................................. 1427
```
boundary_scan_segment Attributes...................................... 1428

```
acdcsel_11496.................................................... 1428
acpclk_11496..................................................... 1428
acpsen_11496.................................................... 1428
acptrenbl_11496................................................... 1429
```

September 2017 83 Product Version 17.1

```
acpulse_11496.................................................... 1429
bsdl............................................................. 1430
capturedr........................................................ 1430
clockdr.......................................................... 1431
design........................................................... 1431
differential_pairs................................................... 1431
highz............................................................ 1432
instance......................................................... 1432
mode_a......................................................... 1433
mode_b......................................................... 1433
mode_c.......................................................... 1433
shiftdr........................................................... 1434
tdi.............................................................. 1 434
tdo............................................................. 143 5
updatedr......................................................... 1435
```
design Attributes..................................................... 1436

```
actual_scan_chains................................................ 1436
actual_scan_segments.............................................. 1436
boundary_scan.................................................... 1436
boundary_scan_segments........................................... 1436
boundary_type.................................................... 1437
dft_boundary_scan_exists........................................... 1437
dft_clock_edge_for_head_of_scan_chains.............................. 1438
dft_clock_edge_for_tail_of_scan_chains................................ 1439
dft_configuration_modes............................................ 1440
dft_connect_scan_data_pins_during_mapping........................... 1440
dft_connect_shift_enable_during_mapping.............................. 1441
dft_dont_scan..................................................... 1442
dft_locations_for_shared_wrapper_processing........................... 1442
dft_lockup_element_type............................................ 1443
dft_lockup_element_type_for_tail_of_scan_chains........................ 1444
dft_max_length_of_scan_chains...................................... 1445
dft_min_number_of_scan_chains..................................... 1445
dft_mix_clock_edges_in_scan_chains.................................. 1446
dft_scan_map_mode............................................... 1447
dft_scan_output_preference.......................................... 1449
```

September 2017 84 Product Version 17.1

```
dft_shared_wrapper_exclude_port..................................... 1449
dft_shared_wrapper_input_threshold................................... 1450
dft_shared_wrapper_output_threshold.................................. 1450
dft_tap_tck_period................................................. 1450
direct_access..................................................... 1451
domain_macro_parameters.......................................... 1451
formal_verification_constraints........................................ 1451
fuse_cells........................................................ 1451
insert_pmbist_without_liberty_files.................................... 1452
jtag_instructions................................................... 1452
jtag_macros...................................................... 1452
jtag_ports........................................................ 1452
mbist_clock_domains............................................... 1452
mbist_enable_shared_library_domain_set............................... 1453
memory_lib_cells.................................................. 1453
opcg_domains.................................................... 1453
opcg_modes...................................................... 1454
opcg_triggers..................................................... 1454
osc_sources...................................................... 1454
pmbist_hri_async_reset............................................. 1454
scan_chains...................................................... 1454
scan_in_pipeline_clock_edge........................................ 1455
scan_out_pipeline_clock_edge....................................... 1455
scan_segments................................................... 1455
tap_ports........................................................ 1455
test_bus_interfaces................................................ 1456
test_bus_ports.................................................... 1456
test_clock_domains................................................ 1456
test_signals...................................................... 1456
violations........................................................ 1456
```
dft_configuration_mode Attributes........................................ 1457

```
current_mode..................................................... 1457
decoded_pin...................................................... 1457
design........................................................... 1458
jtag_instruction.................................................... 1458
mode_enable_high................................................. 1458
```

September 2017 85 Product Version 17.1

```
mode_enable_low................................................. 1459
type............................................................. 1460
usage........................................................... 1460
user_defined...................................................... 1461
```
domain_macro_parameters Attributes..................................... 1462

```
counter_length.................................................... 1462
design........................................................... 1462
max_num_pulses.................................................. 1462
target_period..................................................... 1463
trigger_delay...................................................... 1463
```
fuse_cell Attributes................................................... 1464

```
memory_lib_cell................................................... 1464
port_access...................................................... 1464
port_action....................................................... 1464
port_alias........................................................ 1464
wrapper......................................................... 1465
```
hinst Attributes....................................................... 1466

```
dft_abstract_dont_scan............................................. 1466
dft_dont_scan..................................................... 1466
dft_force_blackbox_for_atpg......................................... 1467
dft_hier_instance_for_dedicated_wrapper............................... 1467
dft_is_blackbox_for_atpg............................................ 1468
dft_part_of_segment............................................... 1468
dft_status........................................................ 1469
pmbist_instruction_set.............................................. 1469
```
hnet Attributes....................................................... 1471

```
dft_clock_domain_info.............................................. 1471
dft_constant_value................................................. 1471
```
hpin Attributes....................................................... 1472

```
dft_constant_value................................................. 1472
dft_controllable.................................................... 1472
dft_driven_by_clock................................................ 1473
dft_opcg_domain_clock_pin.......................................... 1473
dft_opcg_domain_fanout_pin......................................... 1474
dft_opcg_domain_launch_clock....................................... 1474
dft_opcg_domain_se_input_pin....................................... 1475
```

September 2017 86 Product Version 17.1

```
dft_opcg_domain_unfenced_capture................................... 1476
user_differential_negative_pin........................................ 1477
user_from_core_data............................................... 1477
user_from_core_enable............................................. 1477
user_test_receiver_acmode.......................................... 1478
user_test_receiver_data_output....................................... 1478
user_test_receiver_init_clock......................................... 1478
user_test_receiver_init_data......................................... 1478
user_to_core_data................................................. 1479
user_to_core_enable............................................... 1479
wrapper_control................................................... 1480
wrapper_segment.................................................. 1480
wrapper_type..................................................... 1481
```
hport Attributes...................................................... 1482

```
dft_driven_by_clock................................................ 1482
dft_opcg_domain_clock_pin.......................................... 1482
dft_opcg_domain_fanout_pin......................................... 1482
dft_opcg_domain_launch_clock....................................... 1483
dft_opcg_domain_se_input_pin....................................... 1484
dft_opcg_domain_unfenced_capture................................... 1484
wrapper_control................................................... 1485
wrapper_segment.................................................. 1485
wrapper_type..................................................... 1486
```
inst Attributes........................................................ 1487

```
dft_abstract_dont_scan............................................. 1487
dft_custom_se.................................................... 1487
dft_dont_scan..................................................... 1488
dft_exclude_from_shift_register....................................... 1488
dft_exempt_from_system_clock_check................................. 1489
dft_force_blackbox_for_atpg......................................... 1489
dft_is_blackbox_for_atpg............................................ 1490
dft_mapped...................................................... 1490
dft_part_of_segment............................................... 1491
dft_scan_chain.................................................... 1491
dft_shared_wrapper_flop............................................ 1491
dft_status........................................................ 1492
```

September 2017 87 Product Version 17.1

```
dft_test_clock..................................................... 1493
dft_test_clock_edge................................................ 1493
dft_test_clock_source............................................... 1494
dft_violation...................................................... 1494
pmbist_instruction_set.............................................. 1495
```
jtag_instruction Attributes.............................................. 1496

```
capture.......................................................... 1496
design........................................................... 1496
length........................................................... 1496
opcode.......................................................... 1496
private........................................................... 1497
register.......................................................... 1497
register_capturedr................................................. 1497
register_capturedr_state............................................ 1498
register_clockdr................................................... 1498
register_decode................................................... 1498
register_reset..................................................... 1499
register_reset_polarity.............................................. 1499
register_runidle.................................................... 1500
register_shiftdr.................................................... 1500
register_shiftdr_state............................................... 1500
register_shiftdr_polarity............................................. 1501
register_tck....................................................... 1501
register_tdi....................................................... 1501
register_tdo...................................................... 1502
register_updatedr.................................................. 1502
register_updatedr_state............................................. 1502
tap_decode....................................................... 1503
tap_tdi........................................................... 1503
tap_tdo.......................................................... 1504
```
jtag_instruction_register Attributes....................................... 1505

```
capture.......................................................... 1505
design........................................................... 1505
length........................................................... 1505
```
jtag_macro Attributes.................................................. 1506

```
boundary_tdo..................................................... 1506
```

September 2017 88 Product Version 17.1

```
bsr_clockdr....................................................... 1506
bsr_shiftdr........................................................ 1506
bsr_updatedr..................................................... 1507
capturedr........................................................ 1507
capturedr_state................................................... 1507
clockdr.......................................................... 1507
design........................................................... 1508
dot6_acdcsel..................................................... 1508
dot6_acpulse..................................................... 1508
dot6_preset_clock................................................. 1508
dot6_trcell_enable................................................. 1509
exitdr............................................................ 1509
highz............................................................ 1509
instance......................................................... 1510
mode_a......................................................... 1510
mode_b......................................................... 1510
mode_c.......................................................... 1510
por............................................................. 151 1
reset............................................................ 1511
runidle........................................................... 1511
shiftdr........................................................... 1512
shiftdr_state...................................................... 1512
tck.............................................................. 15 12
tdi.............................................................. 1 512
tdo............................................................. 151 3
tdo_enable....................................................... 1513
tms............................................................. 151 3
trst............................................................. 151 4
updatedr......................................................... 1514
updatedr_state.................................................... 1514
user_defined_macro................................................ 1515
```
jtag_port Attributes................................................... 1516

```
aio_pin.......................................................... 1516
bcell_location..................................................... 1516
bcell_required..................................................... 1516
bcell_segment.................................................... 1517
```

September 2017 89 Product Version 17.1

```
bcell_type........................................................ 1517
bdy_enable....................................................... 1518
bdy_in........................................................... 1518
bdy_out.......................................................... 1518
bsr_dummy_after.................................................. 1519
bsr_dummy_before................................................. 1519
cell............................................................. 151 9
comp_enable..................................................... 1520
custom_bcell..................................................... 1520
design........................................................... 1520
differential........................................................ 1520
index............................................................ 1521
pin.............................................................. 15 21
pinmap.......................................................... 1521
sys_enable....................................................... 1522
sys_use......................................................... 1522
test_use......................................................... 1523
tr_bdy_in......................................................... 1524
tr_cell........................................................... 1524
trcell_acmode..................................................... 1524
trcell_clock....................................................... 1525
trcell_enable...................................................... 1525
type............................................................. 1525
```
mbist_clock Attributes................................................. 1526

```
design........................................................... 1526
dft_hookup_pin.................................................... 1526
dft_hookup_polarity................................................ 1526
hookup_period.................................................... 1527
internal.......................................................... 1527
is_jtag_tck....................................................... 1527
is_srclk.......................................................... 1527
period........................................................... 1528
sources.......................................................... 1528
```
memory_data_bit_structure Attributes..................................... 1529

```
column_order..................................................... 1529
partial_row_order.................................................. 1529
```

September 2017 90 Product Version 17.1

```
row_order........................................................ 1529
```
memory_lib_cell Attributes.............................................. 1530

```
address_limit..................................................... 1530
data_order....................................................... 1530
memory_lib_cell................................................... 1530
parallel_access_groups............................................. 1531
port_action....................................................... 1531
port_access...................................................... 1531
port_alias........................................................ 1531
read_delay....................................................... 1531
redundancy....................................................... 1532
wrapper......................................................... 1532
write_mask_binding................................................ 1532
```
memory_lib_pin_access Attributes....................................... 1533

```
fuse_cell......................................................... 1533
is_assign........................................................ 1533
memory_lib_cell................................................... 1533
value............................................................ 1533
```
memory_lib_pin_action Attributes........................................ 1534

```
fuse_cell......................................................... 1534
memory_lib_cell................................................... 1534
value............................................................ 1534
```
memory_lib_pin_alias Attributes......................................... 1535

```
base_port_name.................................................. 1535
fuse_cell......................................................... 1535
memory_lib_cell................................................... 1535
user_defined...................................................... 1535
```
memory_spare_column Attributes........................................ 1536

```
address_bits...................................................... 1536
banks........................................................... 1536
data_bits......................................................... 1536
enable........................................................... 1537
memory_lib_cell................................................... 1537
srclk............................................................ 1537
sre............................................................. 153 7
srsi............................................................. 153 8
```

September 2017 91 Product Version 17.1

```
srso............................................................. 1538
srst............................................................. 153 8
```
memory_spare_column_map_address Attributes............................ 1539

```
address_logical_value.............................................. 1539
address_port..................................................... 1539
```
memory_spare_column_map_data Attributes............................... 1540

```
data_logical_value................................................. 1540
data_port........................................................ 1540
```
memory_spare_row Attributes........................................... 1541

```
address_bits...................................................... 1541
banks........................................................... 1541
data_bits......................................................... 1541
enable........................................................... 1542
memory_lib_cell................................................... 1542
memory_spare_row_map............................................ 1542
srclk............................................................ 1542
sre............................................................. 154 3
srsi............................................................. 154 3
srso............................................................. 1543
srst............................................................. 154 4
```
memory_spare_row_map_address Attributes............................... 1545

```
address_logical_value.............................................. 1545
address_port..................................................... 1545
address_port_value................................................ 1545
memory_spare_row................................................ 1546
```
module Attributes..................................................... 1547

```
dft_dont_scan..................................................... 1547
```
opcg_domain Attributes................................................ 1548

```
design........................................................... 1548
divide_by........................................................ 1548
domain_macro_parameter........................................... 1548
location.......................................................... 1548
min_domain_period................................................ 1549
opcg_trigger...................................................... 1549
osc_source....................................................... 1549
scan_clock....................................................... 1550
```

September 2017 92 Product Version 17.1

opcg_mode Attributes................................................. 1551

```
design........................................................... 1551
jtag_controlled.................................................... 1551
mode_init........................................................ 1551
osc_source_references............................................. 1551
```
opcg_trigger Attributes................................................. 1552

```
active........................................................... 1552
delay_cycles...................................................... 1552
design........................................................... 1552
inside_inst....................................................... 1553
osc_source....................................................... 1553
pin.............................................................. 15 53
scan_clock....................................................... 1554
test_signal....................................................... 1554
```
osc_source Attributes................................................. 1555

```
design........................................................... 1555
max_input_period.................................................. 1555
max_output_period................................................. 1555
min_input_period.................................................. 1556
min_output_period................................................. 1556
pin.............................................................. 15 57
ref_clock_pin..................................................... 1557
```
osc_source_reference Attributes......................................... 1558

```
opcg_mode....................................................... 1558
osc_source_period................................................. 1558
ref_clk_period..................................................... 1558
```
pin Attributes........................................................ 1559

```
dft_constant_value................................................. 1559
dft_controllable.................................................... 1559
dft_driven_by_clock................................................ 1560
dft_opcg_domain_clock_pin.......................................... 1560
dft_opcg_domain_fanout_pin......................................... 1560
dft_opcg_domain_launch_clock....................................... 1561
dft_opcg_domain_se_input_pin....................................... 1562
dft_opcg_domain_unfenced_capture................................... 1562
user_differential_negative_pin........................................ 1563
```

September 2017 93 Product Version 17.1

```
user_from_core_data............................................... 1563
user_from_core_enable............................................. 1564
user_test_receiver_acmode.......................................... 1564
user_test_receiver_data_output....................................... 1564
user_test_receiver_init_clock......................................... 1565
user_test_receiver_init_data......................................... 1565
user_to_core_data................................................. 1565
user_to_core_enable............................................... 1566
wrapper_control................................................... 1566
wrapper_segment.................................................. 1567
wrapper_type..................................................... 1567
```
port Attributes....................................................... 1568

```
dft_driven_by_clock................................................ 1568
dft_enable_hookup_pin............................................. 1568
dft_enable_hookup_polarity.......................................... 1569
dft_opcg_domain_clock_pin.......................................... 1569
dft_opcg_domain_fanout_pin......................................... 1570
dft_opcg_domain_launch_clock....................................... 1570
dft_opcg_domain_se_input_pin....................................... 1571
dft_opcg_domain_unfenced_capture................................... 1572
dft_sdi_output_hookup_pin.......................................... 1573
dft_sdo_input_hookup_pin........................................... 1573
wrapper_control................................................... 1574
wrapper_segment.................................................. 1574
wrapper_type..................................................... 1574
```
programmable_direct_access_function Attributes............................ 1575

```
active........................................................... 1575
design........................................................... 1575
dft_hookup_pin.................................................... 1575
dft_hookup_polarity................................................ 1575
source........................................................... 1576
```
root Attributes....................................................... 1577

```
dft_apply_sdc_constraints........................................... 1577
dft_auto_identify_shift_register....................................... 1577
dft_boundary_cell_module_prefix..................................... 1578
dft_clock_waveform_divide_fall....................................... 1578
```

September 2017 94 Product Version 17.1

```
dft_clock_waveform_divide_period.................................... 1578
dft_clock_waveform_divide_rise....................................... 1579
dft_clock_waveform_fall............................................. 1579
dft_clock_waveform_period.......................................... 1580
dft_clock_waveform_rise............................................ 1580
dft_enable_opcg2_0................................................ 1580
dft_enable_wir_function_check....................................... 1581
dft_exclude_tdrc_fail_seg............................................ 1581
dft_fence_slow_speed_domains...................................... 1581
dft_generate_et_no_testpoint_file..................................... 1582
dft_identify_internal_test_clocks...................................... 1582
dft_identify_non_boundary_shift_registers............................... 1583
dft_identify_shared_wrapper_cells..................................... 1583
dft_identify_test_signals............................................. 1584
dft_identify_top_level_test_clocks..................................... 1584
dft_identify_xsource_violations_from_timing_models...................... 1585
dft_include_controllable_pins_in_abstract_model......................... 1585
dft_include_test_signal_outputs_in_abstract_model....................... 1586
dft_jtag_instance_name............................................. 1587
dft_jtag_module_name.............................................. 1587
dft_modedef_internal............................................... 1587
dft_opcg_block_input_to_flop_paths................................... 1588
dft_opcg_domain_blocking........................................... 1588
dft_prefix......................................................... 1589
dft_propagate_test_signals_from_hookup_pins_only...................... 1589
dft_report_empty_test_clocks........................................ 1590
dft_rtl_insertion.................................................... 1590
dft_scan_style.................................................... 1591
dft_scanbit_waveform_analysis....................................... 1591
dft_sdc_input_port_delay............................................ 1592
dft_sdc_output_port_delay........................................... 1592
dft_shared_wrapper_through......................................... 1592
dft_shift_register_identification_mode.................................. 1593
dft_shift_register_max_length........................................ 1593
dft_shift_register_min_length......................................... 1594
dft_true_time_flow................................................. 1594
```

September 2017 95 Product Version 17.1

```
dft_wait_for_license................................................ 1595
et_license_options................................................. 1595
pmbist_enable_multiple_views........................................ 1596
unmap_scan_flops................................................. 1596
```
scan_chain Attributes................................................. 1598

```
body............................................................ 1598
complete......................................................... 1598
design........................................................... 1598
dft_hookup_pin_sdi................................................ 1598
dft_hookup_pin_sdo................................................ 1599
domain.......................................................... 1599
edge............................................................ 1599
head............................................................ 1600
max_length....................................................... 1600
non_shared_scan_out.............................................. 1600
scan_clock_a..................................................... 1601
scan_clock_b..................................................... 1601
scan_in.......................................................... 1602
scan_out......................................................... 1602
sdi_compression_signal............................................. 1602
shared_output.................................................... 1603
shared_select..................................................... 1603
shift_enable...................................................... 1603
tail.............................................................. 16 04
terminal_lockup................................................... 1604
```
scan_segment Attributes............................................... 1605

```
active........................................................... 1605
clock............................................................ 1605
clock_edge....................................................... 1605
connected_scan_clock_a............................................ 1606
connected_scan_clock_b............................................ 1606
connected_shift_enable............................................. 1607
core_wrapper..................................................... 1607
core_wrapper_ports................................................ 1607
core_wrapper_type................................................. 1608
core_wrapper_usage............................................... 1608
```

September 2017 96 Product Version 17.1

```
design........................................................... 1609
dft_dont_scan..................................................... 1609
dft_status........................................................ 1610
dft_tail_test_clock.................................................. 1610
dft_tail_test_clock_edge............................................. 1611
dft_test_clock..................................................... 1611
dft_test_clock_edge................................................ 1612
dft_violation...................................................... 1612
elements......................................................... 1613
head_skew_safe................................................... 1613
instance......................................................... 1614
other_clocks...................................................... 1614
power_domain.................................................... 1614
reg_count........................................................ 1615
reorderable....................................................... 1615
scan_clock_a..................................................... 1616
scan_clock_b..................................................... 1616
scan_in.......................................................... 1617
scan_out......................................................... 1617
shift_enable...................................................... 1618
skew_safe........................................................ 1618
tail_clock......................................................... 1618
tail_clock_edge.................................................... 1619
test_modes....................................................... 1619
type............................................................. 1620
user_defined_segment.............................................. 1621
```
tap_port Attributes.................................................... 1622

```
design........................................................... 1622
dft_hookup_pin.................................................... 1622
dft_hookup_polarity................................................ 1622
pin.............................................................. 16 22
type............................................................. 1623
```
test_bus_port Attributes................................................ 1624

```
design........................................................... 1624
dft_hookup_pin.................................................... 1624
function.......................................................... 1624
```

September 2017 97 Product Version 17.1

```
index............................................................ 1624
pin.............................................................. 16 25
wir_reset_value................................................... 1625
wir_signal........................................................ 1625
wir_tm_value..................................................... 1626
```
test_clock Attributes................................................... 1627

```
at_speed......................................................... 1627
atpg_use......................................................... 1628
blocking_se....................................................... 1629
controllable....................................................... 1629
dft_hookup_pin.................................................... 1629
dft_hookup_polarity................................................ 1630
dft_mask_clock.................................................... 1630
dft_misr_clock.................................................... 1630
divide_fall........................................................ 1631
divide_period..................................................... 1631
divide_rise....................................................... 1632
fall.............................................................. 16 32
off_state......................................................... 1632
period........................................................... 1633
rise............................................................. 163 3
root_source_pins.................................................. 1634
root_source_polarity................................................ 1634
sources.......................................................... 1635
user_defined_signal................................................ 1635
```
test_signal Attributes.................................................. 1636

```
active........................................................... 1636
atpg_use......................................................... 1636
dedicated_pin..................................................... 1637
default_shift_enable................................................ 1637
design........................................................... 1638
dft_compression_signal............................................. 1638
dft_hookup_pin.................................................... 1639
dft_hookup_polarity................................................ 1639
divide_fall........................................................ 1640
divide_period..................................................... 1640
```

September 2017 98 Product Version 17.1

```
divide_rise....................................................... 1640
fall.............................................................. 16 41
function.......................................................... 1641
has_fanout....................................................... 1642
ideal............................................................ 1642
index............................................................ 1642
lec_value........................................................ 1643
master_signal..................................................... 1643
period........................................................... 1644
pin.............................................................. 16 44
pmbist_use....................................................... 1645
rise............................................................. 164 6
scan_shift........................................................ 1647
shared_output.................................................... 1647
type............................................................. 1648
user_defined_signal................................................ 1648
wir_reset_value................................................... 1648
wir_signal........................................................ 1649
wir_tm_value..................................................... 1649
```
violation Attributes.................................................... 1650

```
description....................................................... 1650
design........................................................... 1652
endpoints........................................................ 1652
file_name........................................................ 1653
fixed............................................................ 1653
id............................................................... 1654
line_number...................................................... 1654
reg_count........................................................ 1654
registers......................................................... 1655
root_node........................................................ 1655
segments........................................................ 1655
tristate_net_drivers................................................. 1656
tristate_net_load................................................... 1656
type............................................................. 1656
```
write_mask_bit Attributes............................................... 1657

```
masked_bits...................................................... 1657
```

September 2017 99 Product Version 17.1

```
memory_lib_cell................................................... 1657
```
15

Low Power Synthesis........................................... 1659

List................................................................ 1659

clock Attributes....................................................... 1666

```
lp_default_toggle_percentage........................................ 1666
```
constant Attributes.................................................... 1667

```
lp_computed_probability............................................ 1667
lp_computed_toggle_rate............................................ 1668
lp_probability_type................................................. 1669
lp_toggle_rate_type................................................ 1670
```
design Attributes..................................................... 1672

```
leakage_power.................................................... 1672
lp_clock_gating_add_obs_port........................................ 1672
lp_clock_gating_add_reset........................................... 1673
lp_clock_gating_auto_cost_group_initial_target........................... 1674
lp_clock_gating_auto_cost_grouping................................... 1674
lp_clock_gating_auto_path_adjust..................................... 1675
lp_clock_gating_auto_path_adjust_fixed_delay........................... 1675
lp_clock_gating_auto_path_adjust_modes.............................. 1676
lp_clock_gating_auto_path_adjust_multiplier............................. 1676
lp_clock_gating_cell................................................ 1677
lp_clock_gating_control_point........................................ 1677
lp_clock_gating_exclude............................................ 1678
lp_clock_gating_extract_common_enable............................... 1679
lp_clock_gating_max_flops.......................................... 1680
lp_clock_gating_min_flops........................................... 1680
lp_clock_gating_module............................................. 1681
lp_clock_gating_style............................................... 1681
lp_clock_gating_test_signal.......................................... 1682
lp_clock_tree_buffers............................................... 1682
lp_clock_tree_leaf_max_fanout....................................... 1683
lp_default_probability............................................... 1683
lp_default_toggle_percentage........................................ 1684
```

September 2017 100 Product Version 17.1

```
lp_default_toggle_rate.............................................. 1684
lp_internal_power.................................................. 1685
lp_leakage_power................................................. 1685
lp_net_power..................................................... 1686
lp_power_optimization_weight........................................ 1687
lp_pso_aware_tcf.................................................. 1687
max_dynamic_power............................................... 1688
max_leakage_power............................................... 1688
```
hinst Attributes....................................................... 1689

```
instance_internal_power............................................ 1689
instance_leakage_power............................................ 1689
leakage_power.................................................... 1690
lp_clock_gating_add_reset........................................... 1690
lp_clock_gating_cell................................................ 1691
lp_clock_gating_exclude............................................ 1692
lp_clock_gating_gated_clock_gates.................................... 1692
lp_clock_gating_gated_flops......................................... 1692
lp_clock_gating_is_flop_rc_gated..................................... 1693
lp_clock_gating_is_flop_user_gated................................... 1693
lp_clock_gating_is_leaf_clock_gate.................................... 1693
lp_clock_gating_module............................................. 1694
lp_clock_gating_rc_inserted.......................................... 1694
lp_clock_gating_stage.............................................. 1694
lp_clock_gating_test_signal.......................................... 1695
lp_default_probability............................................... 1696
lp_default_toggle_rate.............................................. 1696
lp_dynamic_analysis_scope.......................................... 1697
lp_internal_power.................................................. 1697
lp_leakage_power................................................. 1698
lp_net_power..................................................... 1698
```
hnet Attributes....................................................... 1700

```
lp_asserted_probability............................................. 1700
lp_asserted_toggle_rate............................................. 1700
lp_computed_probability............................................ 1701
lp_computed_toggle_rate............................................ 1702
lp_net_power..................................................... 1703
```

September 2017 101 Product Version 17.1

```
lp_probability_type................................................. 1703
lp_toggle_rate_type................................................ 1705
```
hpin Attributes....................................................... 1707

```
lp_asserted_probability............................................. 1707
lp_asserted_toggle_rate............................................. 1707
lp_computed_probability............................................ 1708
lp_computed_toggle_rate............................................ 1709
lp_default_probability............................................... 1710
lp_default_toggle_rate.............................................. 1710
lp_net_power..................................................... 1711
lp_probability_type................................................. 1712
lp_toggle_rate_type................................................ 1713
```
hport Attributes...................................................... 1715

```
lp_asserted_probability............................................. 1715
lp_asserted_toggle_rate............................................. 1715
lp_computed_probability............................................ 1716
lp_computed_toggle_rate............................................ 1717
lp_net_power..................................................... 1718
lp_probability_type................................................. 1718
lp_toggle_rate_type................................................ 1719
```
inst Attributes........................................................ 1722

```
instance_internal_power............................................ 1722
instance_leakage_power............................................ 1722
leakage_power.................................................... 1723
lp_clock_gating_add_reset........................................... 1723
lp_clock_gating_cell................................................ 1724
lp_clock_gating_exclude............................................ 1725
lp_clock_gating_gated_clock_gates.................................... 1725
lp_clock_gating_gated_flops......................................... 1725
lp_clock_gating_is_flop_rc_gated..................................... 1726
lp_clock_gating_is_flop_user_gated................................... 1726
lp_clock_gating_is_leaf_clock_gate.................................... 1726
lp_clock_gating_module............................................. 1727
lp_clock_gating_rc_inserted.......................................... 1727
lp_clock_gating_stage.............................................. 1727
lp_dynamic_analysis_scope.......................................... 1728
```

September 2017 102 Product Version 17.1

```
lp_internal_power.................................................. 1728
lp_leakage_power................................................. 1729
lp_net_power..................................................... 1729
```
module Attributes..................................................... 1731

```
lp_clock_gating_add_reset........................................... 1731
lp_clock_gating_auto_path_adjust..................................... 1732
lp_clock_gating_auto_path_adjust_fixed_delay........................... 1732
lp_clock_gating_auto_path_adjust_multiplier............................. 1733
lp_clock_gating_cell................................................ 1734
lp_clock_gating_exclude............................................ 1734
lp_clock_gating_module............................................. 1735
lp_clock_gating_test_signal.......................................... 1735
```
pin Attributes........................................................ 1737

```
lp_asserted_probability............................................. 1737
lp_asserted_toggle_rate............................................. 1737
lp_computed_probability............................................ 1738
lp_computed_toggle_rate............................................ 1739
lp_default_probability............................................... 1740
lp_default_toggle_rate.............................................. 1740
lp_net_power..................................................... 1741
lp_probability_type................................................. 1742
lp_toggle_rate_type................................................ 1743
```
port Attributes....................................................... 1745

```
lp_asserted_probability............................................. 1745
lp_asserted_toggle_rate............................................. 1745
lp_computed_probability............................................ 1746
lp_computed_toggle_rate............................................ 1747
lp_default_probability............................................... 1748
lp_default_toggle_rate.............................................. 1748
lp_net_power..................................................... 1749
lp_probability_type................................................. 1750
lp_toggle_rate_type................................................ 1751
```
root Attributes....................................................... 1753

```
leakage_power_effort............................................... 1753
lp_clock_gating_exceptions_aware.................................... 1754
lp_clock_gating_infer_enable......................................... 1754
```

September 2017 103 Product Version 17.1

```
lp_clock_gating_prefix.............................................. 1755
lp_clock_gating_register_aware....................................... 1755
lp_default_probability............................................... 1756
lp_default_toggle_rate.............................................. 1756
lp_display_negative_internal_power................................... 1757
lp_get_state_dependent_lkg_pow..................................... 1757
lp_insert_clock_gating.............................................. 1757
lp_insert_discrete_clock_gating_logic.................................. 1758
lp_power_analysis_effort............................................ 1758
lp_power_unit..................................................... 1759
lp_pso_aware_estimation............................................ 1760
lp_toggle_rate_unit................................................. 1761
lp_x_transition_probability_count...................................... 1762
lp_x_transition_toggle_count......................................... 1763
lp_z_transition_probability_count...................................... 1764
lp_z_transition_toggle_count......................................... 1765
power_engine..................................................... 1765
skip_statetable_check.............................................. 1766
```
16

Advanced Low Power.......................................... 1767

List................................................................ 1767

design Attributes..................................................... 1774

```
1801............................................................ 1774
cpf.............................................................. 17 74
cpf_macro_inherit_parent_power_domain............................... 1774
isolation_rules.................................................... 1775
level_shifter_rules.................................................. 1775
library_domain.................................................... 1775
macro_models.................................................... 1776
nominal_conditions................................................. 1776
pi_relax_map_iso_cell_checks........................................ 1776
pi_relax_map_ls_cell_checks......................................... 1777
power_domains................................................... 1777
power_models.................................................... 1777
```

September 2017 104 Product Version 17.1

```
power_modes..................................................... 1778
power_scopes.................................................... 1778
state_retention_rules............................................... 1778
```
hdl_architecture Attributes.............................................. 1779

```
library_domain.................................................... 1779
```
hinst Attributes....................................................... 1780

```
library_domain.................................................... 1780
part_power_intent_file.............................................. 1780
power_domain.................................................... 1780
secondary_domain................................................. 1781
state_retention_rule................................................ 1781
```
hpin Attributes....................................................... 1782

```
isolation_rule..................................................... 1782
level_shifter_rule.................................................. 1782
power_domain.................................................... 1783
```
hport Attributes...................................................... 1784

```
isolation_rule..................................................... 1784
level_shifter_rule.................................................. 1784
```
inst Attributes........................................................ 1785

```
library_domain.................................................... 1785
power_domain.................................................... 1785
secondary_domain................................................. 1785
state_retention_rule................................................ 1786
```
isolation_rule Attributes................................................ 1787

```
cells............................................................ 1787
cpf_pins......................................................... 1787
design........................................................... 1787
enable_driver..................................................... 1788
enable_polarity.................................................... 1788
exclude_pins...................................................... 1788
from_power_domain................................................ 1789
location.......................................................... 1789
off_domain....................................................... 1789
output_value...................................................... 1790
pins............................................................. 1790
power_scope..................................................... 1790
```

September 2017 105 Product Version 17.1

```
prefix............................................................ 1791
secondary_domain................................................. 1791
to_power_domain.................................................. 1791
within_hierarchy................................................... 1792
```
level_shifter_rule Attributes............................................. 1793

```
cells............................................................ 1793
cpf_pins......................................................... 1793
design........................................................... 1793
direction......................................................... 1794
exclude_pins...................................................... 1794
from_power_domain................................................ 1794
location.......................................................... 1795
pins............................................................. 1795
power_scope..................................................... 1795
prefix............................................................ 1796
to_power_domain.................................................. 1796
within_hierarchy................................................... 1796
```
macro_isolation_rule Attributes.......................................... 1797

```
macro_model..................................................... 1797
```
macro_model Attributes................................................ 1798

```
design........................................................... 1798
macro_isolation_rules.............................................. 1798
macro_power_domains............................................. 1798
```
macro_power_domain Attributes......................................... 1799

```
macro_model..................................................... 1799
```
module Attributes..................................................... 1800

```
library_domain.................................................... 1800
```
nominal_condition Attributes............................................ 1801

```
design........................................................... 1801
ground_voltage.................................................... 1801
library_set........................................................ 1801
power_scope..................................................... 1802
voltage.......................................................... 1802
```
pin Attributes........................................................ 1803

```
isolation_rule..................................................... 1803
level_shifter_rule.................................................. 1803
```

September 2017 106 Product Version 17.1

```
power_domain.................................................... 1804
related_ground_pin................................................ 1804
related_power_pin................................................. 1804
```
port Attributes....................................................... 1805

```
isolation_rule..................................................... 1805
level_shifter_rule.................................................. 1805
power_domain.................................................... 1806
```
power_domain Attributes............................................... 1807

```
available_supply_nets.............................................. 1807
base_domains.................................................... 1807
design........................................................... 1807
dft_iso_rule....................................................... 1807
is_always_on..................................................... 1808
is_default........................................................ 1808
is_virtual......................................................... 1809
library_domain.................................................... 1809
power_scope..................................................... 1809
primary_ground_is_always_on........................................ 1810
primary_ground_net................................................ 1810
primary_power_is_always_on........................................ 1810
primary_power_net................................................. 1810
shutoff_condition.................................................. 1810
shutoff_condition_inputs............................................. 1811
```
power_intent_command Attributes....................................... 1812

```
design........................................................... 1812
power_model..................................................... 1812
power_scope..................................................... 1812
```
power_mode Attributes................................................ 1813

```
constraint_mode................................................... 1813
default........................................................... 1813
design........................................................... 1813
domain_conditions................................................. 1814
power_scope..................................................... 1814
```
power_model Attributes................................................ 1815

```
1801............................................................ 1815
cpf.............................................................. 18 15
```

September 2017 107 Product Version 17.1

```
design........................................................... 1815
power_scope..................................................... 1815
```
power_scope Attributes................................................ 1816

```
1801............................................................ 1816
cpf.............................................................. 18 16
design........................................................... 1816
isolation_rules.................................................... 1816
level_shifter_rules.................................................. 1817
nominal_conditions................................................. 1817
power_domains................................................... 1817
power_models.................................................... 1817
power_modes..................................................... 1818
power_scope..................................................... 1818
power_scopes.................................................... 1818
state_retention_rules............................................... 1819
```
root Attributes....................................................... 1820

```
add_pin_name_to_lp_instance....................................... 1820
commit_delete_invalid_iso_ls......................................... 1820
cpi_delete_iso_ls_without_rule....................................... 1820
init_power_intent_files.............................................. 1821
```
state_retention_rule Attributes........................................... 1822

```
cell_type......................................................... 1822
cells............................................................ 1822
design........................................................... 1822
power_scope..................................................... 1823
restore.......................................................... 1823
restore_phase.................................................... 1823
save............................................................ 1823
save_phase...................................................... 1824
secondary_domain................................................. 1824
```
17

Customization................................................... 1825

List................................................................ 1825

hinst Attributes....................................................... 1826


September 2017 108 Product Version 17.1

```
user_defined...................................................... 1826
```
hnet Attributes....................................................... 1827

```
user_defined...................................................... 1827
```
hpin Attributes....................................................... 1828

```
user_defined...................................................... 1828
```
inst Attributes........................................................ 1829

```
user_defined...................................................... 1829
```
pg_pin Attributes..................................................... 1830

```
user_defined...................................................... 1830
```
pin Attributes........................................................ 1831

```
user_defined...................................................... 1831
```
root Attributes....................................................... 1832

```
ui_respects_preserve............................................... 1832
```
18

Applets........................................................... 1833

List................................................................ 1833

root Attributes....................................................... 1834

```
applet_mode...................................................... 1834
applet_replay..................................................... 1835
applet_search_path................................................ 1835
applet_server..................................................... 1836
```
Index.............................................................. 183 7


September 2017 109 Product Version 17.1

## Alphabetical List of Attributes

**Numerics**

1801 1774, 1815, 1816

**A**

aae_enabled 800
acdcsel_11496 1428
acpclk_11496 1428
acpsen_11496 1428
acptrenbl_11496 1429
acpulse_11496 1429
active 1416, 1552, 1575, 1605, 1636
active_operating_conditions 363, 1362
actual_period 1120
actual_scan_chains 1436
actual_scan_segments 1436
add_pin_name_to_lp_instance 1820
additional_help 157
address_bits 1536, 1541
address_limit 1530
address_logical_value 1539, 1545
address_port 1539, 1545
address_port_value 1545
adjust_value 1167
aio_pin 1516
alive_during_partial_power_down 324
alive_during_power_up 324
all_q_pin_of_d_pin 324, 369
analysis 1141
analysis_views 1141
analyzed 1407
aocv_files 840
aocv_library 747, 800
applet_mode 1834
applet_replay 1835
applet_search_path 1835
applet_server 1836
arch_filename 410, 424
arch_name 220, 236
architectures 1194
area 258, 288, 570, 1205, 1266
area_multiplier 288
arrival_max_fall 1226, 1308, 1337
arrival_max_rise 1226, 1308, 1337

```
arrival_min_fall 1226, 1308, 1337
arrival_min_rise 1226, 1308, 1337
aspect_ratio 536
async_clear_pins 288
async_clear_polarity 324, 369
async_preset_pins 289
async_preset_polarity 325, 369
at_speed 1627
atpg_use 1628, 1636
attribute_path 170
attributes 1362
auto_partition 966
auto_super_thread 966
auto_ungroup 967
available_supply_nets 1807
average_net_length 1141
avoid 221, 223, 226, 233, 289
avoid_no_row_libcell 536
```
**B**

```
bank_based_multibit_inferencing 968
banks 1536, 1541
base_cell 273, 290, 368, 526, 1266
base_cells 1362
base_class 258
base_domains 1807
base_name 145
base_pin 325, 370, 1301, 1309
base_pins 258
base_port_name 1535
bbox 258, 290, 526, 536, 557, 565, 576
bcell_location 1516
bcell_required 1516
bcell_segment 1517
bcell_type 1517
bdy_enable 1518
bdy_in 1518
bdy_out 1518
begin_tcl 198
beta_feature 170
bin 1379
bindings 1188
bit_blasted_port_style 434
bit_width 235, 290
```

September 2017 110 Product Version 17.1

bits 1253, 1264, 1359
blackbox 881
blockages 537
blocking_se 1629
blocks 1178, 1185
body 1598
body_tcl 198
bottom_layer 663
boundary 537, 581
boundary_optimize_constant_hpins 906,
933 , 968
boundary_optimize_equal_opposite_hpins
907 , 934, 969
boundary_optimize_feedthrough_hpins 90
8 , 935, 970
boundary_optimize_hpin_invertible 1227,
1255
boundary_optimize_invert_hpins 909, 936,
971
boundary_optimize_invert_hpins_rename_n
ets 972
boundary_optimize_invert_hpins_renaming
_extension 972
boundary_opto 937
boundary_scan 1436
boundary_scan_segments 1436
boundary_tdo 1506
boundary_type 1437
break_timing_paths 724, 752, 771
bsdl 1430
bsr_clockdr 1506
bsr_dummy_after 1519
bsr_dummy_before 1519
bsr_shiftdr 1506
bsr_updatedr 1507
bundle 325, 370
bus 1255, 1338
bus_naming_style 434

**C**

candidate_impls 236
cap_multiplier 570
cap_scale_in_fF 354
cap_table_file 603, 844
cap_table_name 570
capacitance 326, 370, 570, 587
capacitance_max_fall 326, 371, 1132,
1227 , 1256, 1309, 1338
capacitance_max_rise 326, 371, 1132,

### 1228 , 1256, 1309, 1338

```
capacitance_min_fall 326, 371, 1133,
1228 , 1256, 1310, 1339
capacitance_min_rise 327, 372, 1133,
1229 , 1257, 1310, 1339
capacitance_rf 327, 372
capture 1496, 1505
capturedr 1430, 1507
capturedr_state 1507
capturer 1229, 1310, 1339
case_analysis_multi_driver_propagation 8
00
case_analysis_propagation_for_icg 801
case_analysis_sequential_propagation 80
2
category 157, 162
causes_ideal_net 1229, 1257, 1311, 1340
cb_preserve_ports_nets 973
ccd_executable 435
cell 1519
cell_delay_multiplier 291
cell_min_delay_multiplier 291
cell_type 1822
cells 1787, 1793, 1822
center 526
check_function 157
check_tcl 198
class 259, 292, 649
clock 1173, 1416, 1605
clock_domain 1120
clock_edge 1417, 1605
clock_gate_enable_pin 327, 372
clock_gate_enable_polarity 328, 373
clock_gating_integrated_cell 259, 292
clock_groups 1120
clock_library_cells 866
clock_network_latency_included 719
clock_pins 292
clock_polarity 328, 373
clock_rise 1173
clock_sense_logical_stop_propagation 11
20 , 1230, 1311
clock_sense_negative 1121, 1230, 1312
clock_sense_positive 1121, 1230, 1312
clock_sense_stop_propagation 1121,
1231 , 1312
clock_source_latency_included 719
clock_sources_inverted 1231, 1313, 1340
clock_sources_non_inverted 1232, 1313,
1341
clockdr 1431, 1507
```

September 2017 111 Product Version 17.1

clocks 1232, 1314, 1341
clp_enable_1801_hierarchical_bbox 435
clp_ignore_ls_high_to_low 435
clp_treat_errors_as_warnings 435
cmd_file 171
color 571
column_order 1529
comb_seq_merge_message_threshold 97
3
combinational 293
command 164
command_log 171
commands 1363
comment 688, 717
commit_delete_invalid_iso_ls 1820
common_ui 171
comp_enable 1520
complete 1598
component 518, 1192
components 587, 653, 1194
compressed 1407
compute_function 158
configurations 1194
congestion_avoid 293
congestion_effort 603
connect_delay 1232, 1314, 1341
connected_scan_clock_a 1417, 1606
connected_scan_clock_b 1417, 1606
connected_shift_enable 1408, 1418, 1607
constant 903, 910, 915, 955, 957, 961,
1293
constant_0_loads 1141, 1285
constant_0_nets 1142, 1285
constant_1_loads 1142, 1285
constant_1_nets 1142, 1286
constants 1143, 1205
constraint 221
constraint_mode 830, 1813
constraint_modes 1143
constraint_multiplier 293
continue_on_error 171
control_logic_optimization 867, 938, 974
controllable 1629
convert_rising_falling_arcs_to_combo_arcs
802
core_wrapper 1418, 1607
core_wrapper_ports 1607
core_wrapper_type 1608
core_wrapper_usage 1608
cost_group 717
cost_groups 1143

```
count 166, 660
counter_length 1462
cpf 1774, 1815, 1816
cpf_macro_inherit_parent_power_domain
1774
cpf_pins 1787, 1793
cpi_delete_iso_ls_without_rule 1820
cpu_runtime 1363
current_design 1363
current_mode 1457
current_value 417
custom_bcell 1520
cut_cols 663
cut_layer 663
cut_pattern 664
cut_rows 664
cutouts 581
cwd_setup_file 240
cx 557
cy 557
```
**D**

```
d_function 398
data_bits 1536, 1541
data_logical_value 1540
data_order 1530
data_pins 293
data_port 1540
data_type 158, 164
db_units 604
decoded_pin 1457
dedicated_pin 1637
def_component_mask_shift 538
def_extension 538
def_file 538
def_history 538
def_name 526, 555, 577, 587, 600, 653
def_output_escape_multibit 604
def_output_version 604
def_pins 539
def_technology 539
def_version 539
default 364, 750, 1813
default_location 1197
default_opcond 354
default_power_rail 354
default_shift_enable 1637
default_value 158
default_wireload 354
```

September 2017 112 Product Version 17.1

define_clock_with_new_cost_group 802
delay 719
delay_corner 830
delay_corners 1143
delay_max_fall 1122, 1233, 1314, 1342
delay_max_rise 1122, 1233, 1315, 1342
delay_min_fall 1123, 1233, 1315, 1343
delay_min_rise 1123, 1234, 1316, 1343
delay_value 1167
delete_flops_on_preserved_net 974
delete_hier_insts_on_preserved_net 975
delete_unloaded_insts 939, 975
delete_unloaded_seqs 868, 940, 976
density 518
derive_bussed_pins 436
derived_from_power_domain 600
description 1650
design 518, 641, 830, 833, 835, 1119,
1123 , 1133, 1137, 1140, 1167, 1173,
1176 , 1177, 1205, 1221, 1266, 1286,
1293 , 1297, 1298, 1299, 1301, 1336,
1343 , 1359, 1361, 1371, 1372, 1373,
1376 , 1377, 1408, 1418, 1431, 1458,
1462 , 1496, 1505, 1508, 1520, 1526,
1548 , 1551, 1552, 1555, 1575, 1598,
1609 , 1622, 1624, 1638, 1652, 1787,
1793 , 1798, 1801, 1807, 1812, 1813,
1815 , 1816, 1822
design_flow_effort 201
design_process_node 605
designs 1363
designware_compatibility 223
detailed_sdc_messages 803
dft_abstract_dont_scan 1466, 1487
dft_apply_sdc_constraints 1577
dft_atpg_executable 436
dft_auto_identify_shift_register 1577
dft_boundary_cell_module_prefix 1578
dft_boundary_scan_exists 1437
dft_clock_domain_info 1471
dft_clock_edge_for_head_of_scan_chains
1438
dft_clock_edge_for_tail_of_scan_chains 1
439
dft_clock_waveform_divide_fall 1578
dft_clock_waveform_divide_period 1578
dft_clock_waveform_divide_rise 1579
dft_clock_waveform_fall 1579
dft_clock_waveform_period 1580
dft_clock_waveform_rise 1580
dft_compression_signal 1638

```
dft_configuration_modes 1440
dft_connect_scan_data_pins_during_mappi
ng 1440
dft_connect_shift_enable_during_mapping
1441
dft_constant_value 1471, 1472, 1559
dft_controllable 1472, 1559
dft_custom_se 1487
dft_dont_scan 1442, 1466, 1488, 1547,
1609
dft_driven_by_clock 1473, 1482, 1560,
1568
dft_enable_hookup_pin 1568
dft_enable_hookup_polarity 1569
dft_enable_opcg2_0 1580
dft_enable_wir_function_check 1581
dft_exclude_from_shift_register 1488
dft_exclude_tdrc_fail_seg 1581
dft_exempt_from_system_clock_check 14
89
dft_fence_slow_speed_domains 1581
dft_force_blackbox_for_atpg 1467, 1489
dft_generate_et_no_testpoint_file 1582
dft_hier_instance_for_dedicated_wrapper
1467
dft_hookup_pin 1526, 1575, 1622, 1624,
1629 , 1639
dft_hookup_pin_sdi 1408, 1598
dft_hookup_pin_sdo 1409, 1599
dft_hookup_polarity 1526, 1575, 1622,
1630 , 1639
dft_identify_internal_test_clocks 1582
dft_identify_non_boundary_shift_registers
1583
dft_identify_shared_wrapper_cells 1583
dft_identify_test_signals 1584
dft_identify_top_level_test_clocks 1584
dft_identify_xsource_violations_from_timing
_models 1585
dft_include_controllable_pins_in_abstract_
model 1585
dft_include_test_signal_outputs_in_abstract
_model 1586
dft_is_blackbox_for_atpg 1468, 1490
dft_iso_rule 1807
dft_jtag_instance_name 1587
dft_jtag_module_name 1587
dft_license_scheme 436
dft_locations_for_shared_wrapper_processi
ng 1442
dft_lockup_element_type 1443
```

September 2017 113 Product Version 17.1

dft_lockup_element_type_for_tail_of_scan_
chains 1444
dft_mapped 1490
dft_mask_clock 1630
dft_max_length_of_scan_chains 1445
dft_min_number_of_scan_chains 1445
dft_misr_clock 1630
dft_mix_clock_edges_in_scan_chains 144
6
dft_modedef_internal 1587
dft_opcg_block_input_to_flop_paths 1588
dft_opcg_domain_blocking 1588
dft_opcg_domain_clock_pin 1473, 1482,
1560 , 1569
dft_opcg_domain_fanout_pin 1474, 1482,
1560 , 1570
dft_opcg_domain_launch_clock 1474,
1483 , 1561, 1570
dft_opcg_domain_se_input_pin 1475,
1484 , 1562, 1571
dft_opcg_domain_unfenced_capture 1476
, 1484, 1562, 1572
dft_part_of_segment 1468, 1491
dft_prefix 1589
dft_propagate_test_signals_from_hookup_
pins_only 1589
dft_report_empty_test_clocks 1590
dft_rtl_insertion 1590
dft_scan_chain 1491
dft_scan_map_mode 1447
dft_scan_output_preference 1449
dft_scan_style 1591
dft_scanbit_waveform_analysis 1591
dft_sdc_input_port_delay 1592
dft_sdc_output_port_delay 1592
dft_sdi_input_hookup_pin 1573
dft_sdi_output_hookup_pin 1573
dft_shared_wrapper_exclude_port 1449
dft_shared_wrapper_flop 1491
dft_shared_wrapper_input_threshold 1450
dft_shared_wrapper_output_threshold 14
50
dft_shared_wrapper_through 1592
dft_shift_register_identification_mode 159
3
dft_shift_register_max_length 1593
dft_shift_register_min_length 1594
dft_status 1469, 1492, 1610
dft_tail_test_clock 1419, 1610
dft_tail_test_clock_edge 1419, 1611
dft_tap_tck_period 1450

```
dft_test_clock 1420, 1493, 1611
dft_test_clock_edge 1420, 1493, 1612
dft_test_clock_source 1494
dft_true_time_flow 1594
dft_violation 1494, 1612
dft_wait_for_license 1595
die_area 539
differential 1520
differential_pairs 1431
direct_access 1451
direction 273, 279, 328, 373, 530, 571,
1201 , 1234, 1253, 1258, 1264, 1301,
1316 , 1344, 1359, 1794
disabled_arcs 743
disjoint_hinst_box_list 595
divide_by 1123, 1548
divide_fall 1124, 1631, 1640
divide_period 1124, 1631, 1640
divide_rise 1124, 1632, 1640
divide_waveform 1125
domain 1167, 1409, 1599
domain_conditions 1814
domain_macro_parameter 1548
domain_macro_parameters 1451
dont_merge_multibit 917
dont_report_library 171
dont_report_operating_conditions 172
dont_retime 894, 918
dont_split_multibit 918
dont_touch 259, 294, 894, 903, 911, 941,
952 , 957
dont_touch_effective 1144, 1206, 1266,
1293
dont_touch_sources 1207, 1267
dont_use 260, 294
dont_use_lib_cell_set 896
dont_use_qbar_pin 920
dont_use_qbar_seq_pins 976
dot6_acdcsel 1508
dot6_acpulse 1508
dot6_preset_clock 1508
dot6_trcell_enable 1509
dp_analytical_opt 977
dp_csa 870, 942, 977
dp_rewriting 871, 943, 978
dp_sharing 871, 943, 979
dp_speculation 872, 945, 979
dp_ungroup_during_syn_map 980
dp_ungroup_separator 981
drc_first 981
drc_max_cap_first 983
```

September 2017 114 Product Version 17.1

drc_max_fanout_first 984
drc_max_trans_first 985
drive_resistance 329, 374
drive_resistance_fall 284
drive_resistance_fall_max 772
drive_resistance_fall_min 772
drive_resistance_rise 284
drive_resistance_rise_max 772
drive_resistance_rise_min 772
driver_for_unloaded_hier_pins 986
driver_from_pin_fall_max 773
driver_from_pin_fall_min 773
driver_from_pin_rise_max 773
driver_from_pin_rise_min 773
driver_ignore_drc 773
driver_input_slew_fall_to_fall_max 774
driver_input_slew_fall_to_fall_min 774
driver_input_slew_fall_to_rise_max 774
driver_input_slew_fall_to_rise_min 774
driver_input_slew_rise_to_fall_max 774
driver_input_slew_rise_to_fall_min 775
driver_input_slew_rise_to_rise_max 775
driver_input_slew_rise_to_rise_min 775
driver_pin_fall_max 775
driver_pin_fall_min 776
driver_pin_rise_max 776
driver_pin_rise_min 776
driver_type 329, 374
drivers 1221, 1235, 1258, 1294, 1302
duty_cycle 1125
dynamic_power_view 1145

**E**

early_fall_cell_check_derate_factor 294,
705 , 720, 743
early_fall_clk_cell_derate_factor 294, 705,
720 , 743
early_fall_clk_net_delta_derate_factor 70
5
early_fall_clk_net_derate_factor 705
early_fall_data_cell_derate_factor 294,
706 , 720, 744
early_fall_data_net_delta_derate_factor 7
06
early_fall_data_net_derate_factor 706
early_irdrop_files 835
early_rc_corner 835
early_rise_cell_check_derate_factor 295,
707 , 720, 744

```
early_rise_clk_cell_derate_factor 295,
707 , 720, 744
early_rise_clk_net_delta_derate_factor 70
7
early_rise_clk_net_derate_factor 707
early_rise_data_cell_derate_factor 295,
708 , 721, 744
early_rise_data_net_delta_derate_factor 7
08
early_rise_data_net_derate_factor 708
early_temperature_files 836
early_timing_condition 836
early_timing_condition_string 836
edge 1409, 1599
edge_shift 1126
edges 1126
elapsed_runtime 1363
elements 1410, 1421, 1613
embedded_script 410, 424
enable 1537, 1542
enable_break_timing_paths_by_mode 80
5
enable_data_check 806
enable_driver 1788
enable_polarity 1788
enable_unified_metrics 172
enabled 284
encrypted 1178
end_steps 196, 199
end_tcl 199
endpoint 1235, 1317, 1344, 1379
endpoints 1652
entity 1190
entity_filename 411, 425
entity_name 1145, 1286
error_on_lib_lef_pin_inconsistency 436
escaped_name 145
et_license_options 1595
ets_executable 437
exact_match_seq_async_ctrls 986
exact_match_seq_sync_ctrls 986
exception_type 1168
exceptions 1126, 1137, 1174, 1207, 1235,
1268 , 1317, 1344, 1379
exclude_pins 1788, 1794
exclude_time_metric 199
exitdr 1509
ext_bottom 595
ext_edges 595
ext_left 596
ext_right 596
```

September 2017 115 Product Version 17.1

ext_top 596
external_capacitance_max 776
external_capacitance_min 777
external_delay_pins 1174
external_delays 1145, 1236, 1318, 1345
external_driven_pin_fall 777
external_driven_pin_rise 777
external_fanout_load 777
external_net_wire_capacitance 1134,
1236 , 1259, 1318, 1346
external_non_tristate_drivers 778
external_pin_cap 778
external_resistance 778
external_wire_cap 779
external_wire_res 779
external_wireload_fanout 780
external_wireload_model 780

**F**

fail_on_error_mesg 172
failure_probability 295
fall 1127, 1632, 1641
fanout_cap 399
fanout_load 330, 375
file_name 1653
files 354
fills 540
fix_min_drcs 987
fixed 1653
fixedbump 588, 653
flip 638, 643, 646
flow_branch 201
flow_caller_data 201
flow_cla_enabled_features 201
flow_cla_inject_tcl 201
flow_current 202
flow_database_directory 202
flow_edit_wildcard_end_steps 202
flow_edit_wildcard_start_steps 202
flow_error_errorinfo 202
flow_exit_when_done 203
flow_footer_tcl 203
flow_header_tcl 203
flow_hier_path 203
flow_history 203
flow_log_directory 204
flow_log_prefix_generator 204
flow_mail_on_error 205
flow_mail_to 205

```
flow_metrics_file 205
flow_metrics_snapshot_uuid 206
flow_overwrite_database 206
flow_plugin_names 206
flow_plugin_steps 206
flow_report_directory 206
flow_run_tag 207
flow_schedule 207
flow_starting_db 207
flow_status_file 207
flow_step_begin_tcl 208
flow_step_canonical_current 208
flow_step_check_tcl 208
flow_step_current 208
flow_step_end_tcl 208
flow_step_last 208
flow_step_last_msg 208
flow_step_last_status 209
flow_step_next 209
flow_steps 209
flow_summary_tcl 209
flow_template_feature_definition 209
flow_template_type 209
flow_template_version 209
flow_user_templates 210
flow_verbose 210
flow_working_directory 210
flows 210
force_merge_combos_into_multibit_cells
987
force_merge_seqs_into_multibit_cells 988
force_via_resistance 605
force_wireload 709, 751
formal_verification_constraints 1451
formula 234
fplan_height 540, 575
fplan_width 540, 575
frc_treat_modules_as_leaf_instances 437
free_global_vars_set_by_read_sdc 438
frequency 588
from_lef 632
from_lib_arcs 330, 375
from_lib_pin 284
from_points 1168
from_power_domain 1789, 1794
function 330, 375, 1624, 1641
function_type 331, 375
fuse_cell 1533, 1534, 1535
fuse_cells 1451
```

September 2017 116 Product Version 17.1

**G**

gap_bottom 596
gap_edges 597
gap_left 597
gap_right 597
gap_top 598
gen_module_prefix 438
generated_clocks 1127
get_db_display_limit 172
ground_direction 279
ground_voltage 1801
group 565, 598, 600, 888, 892
group_generate_portname_from_netname
438
group_instance_suffix 439
groups 541
gui_auto_update 214
gui_enabled 214
gui_hv_phys_threshold 214
gui_hv_threshold 215
gui_sv_threshold 215
gui_sv_update 215
gui_visible 216

**H**

hard_region 558, 565, 575
hardspacing 632
has_cells_having_power_ground_pins 35
4
has_fanout 1642
has_fills 518
has_non_seq_setup_arc 295
has_slots 519
hdl_all_filelist 1146, 1286
hdl_allow_inout_const_port_connect 439
hdl_allow_instance_name_conflict 439
hdl_append_generic_ports 989, 990
hdl_architecture 1185, 1192, 1193, 1199,
1201 , 1203, 1204
hdl_array_naming_style 991
hdl_async_set_reset 991
hdl_auto_async_set_reset 992
hdl_auto_exec_sdc_scripts 992
hdl_auto_sync_set_reset 994
hdl_bidirectional_assign 994
hdl_bidirectional_wand_wor_assign 995
hdl_block 1185, 1192, 1193, 1203, 1204

```
hdl_bus_wire_naming_style 996
hdl_case_mux_threshold 997
hdl_case_sensitive_instances 997
hdl_component 1184, 1191, 1199, 1201
hdl_config_name 411, 425
hdl_convert_onebit_vector_to_scalar 440
hdl_create_label_for_unlabeled_generate
441
hdl_cw_list 411, 425
hdl_decimal_parameter_name 998
hdl_delete_transparent_latch 999
hdl_elab_command_params 1147, 1287
hdl_enable_proc_name 999
hdl_error_on_blackbox 881, 999
hdl_error_on_latch 882, 1000
hdl_error_on_logic_abstract 882, 1000
hdl_error_on_negedge 883, 1001
hdl_error_on_read_vdp_option 441
hdl_ff_keep_explicit_feedback 883, 1001
hdl_ff_keep_feedback 884, 1002
hdl_filelist 412, 426
hdl_flatten_complex_port 441
hdl_generate_index_style 1003
hdl_generate_separator 1003
hdl_ignore_pragma_names 442
hdl_index_mux_threshold 1004
hdl_instance_array_naming_style 1004
hdl_instantiated 1208, 1268
hdl_interface_separator 1005
hdl_keep_first_module_definition 442
hdl_language 443
hdl_latch_keep_feedback 885, 1005
hdl_lib 1178, 1186, 1188, 1190, 1195, 1197
hdl_libraries 1364
hdl_link_from_any_lib 1006
hdl_max_loop_limit 443
hdl_max_map_to_mux_control_width 100
6
hdl_max_memory_address_range 444
hdl_max_recursion_limit 444
hdl_nc_compatible_module_linking 1007
hdl_operator 1202
hdl_overwrite_command_line_macros 445
hdl_package 1204
hdl_parameter 1200
hdl_parameter_naming_style 1008
hdl_parameterize_module_name 1009
hdl_parameters 1148, 1288
hdl_pins 1179, 1188, 1195
hdl_pipeline_comp 1148, 1288
hdl_preserve_async_sr_priority_logic 100
```

September 2017 117 Product Version 17.1

### 9

hdl_preserve_dangling_output_nets 1010
hdl_preserve_signals 885
hdl_preserve_supply_nets 1010
hdl_preserve_sync_ctrl_logic 1011
hdl_preserve_sync_set_reset 1012
hdl_preserve_unused_flop 886, 1012
hdl_preserve_unused_latch 886, 1014
hdl_preserve_unused_registers 887, 1016
hdl_primitive_input_multibit 445
hdl_proc_name 896, 920
hdl_record_naming_style 1018
hdl_reg_naming_style 1019
hdl_rename_cdn_flop_pins 446
hdl_report_case_info 447
hdl_resolve_instance_with_libcell 1019
hdl_resolve_parameterized_instance_with_
structural_module 447
hdl_sv_module_wrapper 1020
hdl_sync_set_reset 1020
hdl_track_filename_row_col 449
hdl_track_module_elab_memory_and_runti
me 1021
hdl_type 723
hdl_unconnected_value 1022
hdl_use_block_prefix 1027
hdl_use_current_dir_before_hdl_search_pa
th 450
hdl_use_cw_first 1028
hdl_use_default_parameter_values_in_desi
gn_name 1028
hdl_use_default_parameter_values_in_nam
e 1029
hdl_use_for_generate_prefix 1029
hdl_use_if_generate_prefix 1030
hdl_use_port_default_value 450
hdl_user_name 413, 427
hdl_v2001 413, 418, 420, 421, 422, 427,
431 , 432, 433
hdl_vdp_list 1149, 1289
hdl_verilog_defines 451
hdl_vhdl_assign_width_mismatch 451
hdl_vhdl_case 452
hdl_vhdl_environment 452
hdl_vhdl_lrm_compliance 453
hdl_vhdl_preferred_architecture 454
hdl_vhdl_range_opto 454
hdl_vhdl_read_version 455
hdl_zero_replicate_is_null 1031
head 1600
head_lockup 1410

```
head_skew_safe 1421, 1613
heartbeat 173
height 296, 558, 566, 577, 635, 649, 664
help 145, 158, 162, 164, 166
help_always_visible 166
hier_path 641
higher_drive_pin 331, 376
highlighted 558, 566, 606
highz 1432, 1509
hinst 1134, 1208, 1221, 1237, 1253, 1259,
1264 , 1269, 1294, 1298, 1299, 1302
hinsts 1149, 1209, 1289
hnet 1238, 1259, 1302, 1319, 1346
hnets 1149, 1209, 1294
hold_uncertainty 688, 725, 753, 781
hold_views 1150
hookup_period 1527
horizontal_remaining 552
hpin 1260
hpin_bus 1265
hpin_busses 1209
hpins 1150, 1209
hport 1238
hport_bus 1254
hport_busses 1210
hports 1210
```
**I**

```
id 166, 1654
ideal 1642
ideal_driver 725, 753, 781
ideal_network 726, 754, 782
ideal_seq_async_pins 710
ideal_transition_max_fall 689
ideal_transition_max_rise 689
ideal_transition_min_fall 690
ideal_transition_min_rise 690
ignore_external_driver_drc 961
ignore_library_drc 873
ignore_library_max_fanout 874
ignore_preserve_in_tiecell_insertion 1032
ignore_scan_combinational_arcs 807
ilm_keep_async 1032
ilm_sdc_files 833
implementations 1189
index 638, 643, 646, 659, 1521, 1624,
1642
indices 159
information_level 173
```

September 2017 118 Product Version 17.1

inherited_preserve 1210, 1269
init_blackbox_for_undefined 455
init_ground_nets 173
init_hdl_search_path 456
init_lef_files 606
init_lib_phys_consistency_checks 606
init_lib_search_path 174
init_min_dbu_per_micron 174
init_physical_only 1364
init_power_intent_files 1821
init_power_nets 174
init_prototype_design 1364
init_state 1150, 1364
init_timing_enabled 1365
innovus_executable 606
input_assert_one_cold_pragma 457
input_assert_one_hot_pragma 457
input_asynchro_reset_blk_pragma 458
input_asynchro_reset_pragma 458
input_case_cover_pragma 459
input_case_decode_pragma 459
input_delay 1175
input_map_to_mux_pragma 460
input_pragma_keyword 460
input_slew_max_fall 782
input_slew_max_rise 783
input_slew_min_fall 783
input_slew_min_rise 783
input_synchro_enable_blk_pragma 461
input_synchro_enable_pragma 461
input_synchro_reset_blk_pragma 461
input_synchro_reset_pragma 462
input_threshold_pct_fall 355
input_threshold_pct_rise 355
insert_pmbist_without_liberty_files 1452
inside_inst 1553
inst 1299, 1303, 1319
inst_prefix 462
instance 643, 1421, 1432, 1510, 1614
instance_count 552
instance_internal_power 1689, 1722
instance_leakage_power 1689, 1722
instances 552, 1179, 1186
insts 1151, 1212
insts_area 1151, 1289
integrated_clock_gating_type 260, 296
interconnect_mode 607
internal 1527
internal_power 296
inv_config_file 1151
inv_globals_file 1152

```
inverted_phase 1212, 1275
inverted_sources 690
invs_assign_buffer 607
invs_assign_removal 608
invs_clk_gate_recloning 608
invs_enable_useful_skew 608
invs_gzip_interface_files 609
invs_launch_servers 609
invs_leakage_to_dynamic_ratio 610
invs_mmode_default_analysis_view 541
invs_mmode_default_constraint_mode 54
1
invs_mmode_default_delay_corner 541
invs_mmode_default_library_set 541
invs_mmode_default_rc_corner 542
invs_mmode_default_sdc 542
invs_opt_leakage 610
invs_opt_leakage_options 611
invs_place_opt_design 611
invs_postload_script 611
invs_power_library_flow 612
invs_pre_place_opt 612
invs_preexport_script 612
invs_preload_script 613
invs_save_db 613
invs_scan_def_file 613
invs_scanreorder_keepport 614
invs_set_lib_unit 614
invs_temp_dir 614
invs_timing_driven_place 615
invs_to_genus_colorized_lef_path 616
invs_user_constraint_file 616
invs_user_mode_file 616
invs_write_path_groups 616
invs_write_scandef_options 617
iopt_allow_tiecell_with_inversion 1032
iopt_avoid_tiecell_replacement 912, 915,
958 , 962
iopt_enable_floating_output_check 1033
iopt_force_constant_removal 1033
iopt_lp_power_analysis_effort 1034
iopt_remap_avoided_cells 1034
iopt_sequential_duplication 1035
iopt_sequential_resynthesis 1035
iopt_sequential_resynthesis_min_effort 10
35
iopt_temp_directory 1036
iopt_ultra_optimization 1036
is_adder 297
is_always_on 261, 274, 297, 331, 376,
1808
```

September 2017 119 Product Version 17.1

is_analog 274, 332
is_assign 1533
is_async 274, 332, 376, 1303, 1319
is_black_box 261, 297, 1271
is_buffer 261, 298, 1271
is_clock 332, 377, 1303, 1320
is_clock_gate_clock 333, 377
is_clock_gate_enable 333
is_clock_gate_enable_pin 377
is_clock_gate_obs 333, 378
is_clock_gate_out 333, 378
is_clock_gate_reset 334, 378
is_clock_gate_test 334, 378
is_clock_gating_cell 298
is_clock_isolation_cell 298
is_clock_isolation_clock_pin 275, 334, 379
is_combinational 262, 298, 1271
is_combinational_source_path 691
is_computed 159
is_constant 1222, 1295
is_data 335, 379, 1304, 1320
is_default 1808
is_disabled 285
is_driven_by_supply0 1222
is_driven_by_supply1 1222
is_dynamic 830
is_exceptpgnet 519
is_exclude_flops 519
is_fall_edge_triggered 262, 298
is_flop 262, 299, 1271
is_generated 1127
is_generated_clock 335, 379
is_ground 335, 380
is_hidden 159
is_hold 831, 833, 837, 842
is_hold_default 831
is_horizontal 635, 660
is_ideal 1222, 1295
is_ideal_network 727, 755, 784
is_ilm 945
is_inferred_macro 262, 299
is_integrated_clock_gating 263, 299, 1272
is_interface_timing 263, 300, 1272
is_inverted 336, 380, 1127
is_inverter 263, 300, 1272
is_iq_function 336, 380
is_iqn_function 336, 381
is_isolated 275, 336, 381
is_isolation_cell 264, 300, 1273
is_isolation_cell_enable 275, 337, 381
is_jtag_tck 1527

```
is_latch 264, 301, 1273
is_leakage 831
is_level_shifter 264, 301
is_level_shifter_enable 276, 337, 382
is_library_created 1128
is_list 164
is_macro 265, 301, 1212, 1273
is_macro_cell 302
is_master_slave_flop 265, 302, 1274
is_master_slave_lssd_flop 265, 302, 1274
is_memory 266, 303, 1274
is_negative_level_sensitive 266, 303,
1213 , 1274
is_obsolete 159
is_pad 266, 303, 338, 382, 1275
is_part_of_bus 1223
is_partial 520
is_physical 1213, 1238, 1276, 1304, 1320
is_physical_defined 267, 304
is_physical_only 267, 304
is_pll 267, 304
is_positive_level_sensitive 267, 304,
1213 , 1276
is_power 338, 382
is_power_switch 268, 305
is_power_switch_enable 276, 337
is_propagated 1128
is_pushdown 520
is_retention_cell 268, 305
is_retention_cell_enable 276, 338
is_rise_edge_triggered 268, 305
is_saved 159
is_scan_out 338, 382
is_scan_out_inverted 339, 383
is_sequential 269, 305, 1276
is_settable 160
is_setup 831, 833, 837, 842
is_setup_default 832
is_si_enabled 837
is_soft 520
is_srclk 1527
is_std_cell_main_rail 339, 383, 1304
is_sub_bin 1377
is_timing_defined 269
is_timing_model 269, 306
is_tristate 269, 306, 339, 383, 1277
is_unconnected 276, 339, 383
is_usable 306
is_used 660
is_user 1284
is_user_defined 160
```

September 2017 120 Product Version 17.1

is_virtual 842, 1809
isolation_enable_condition 340, 384
isolation_enable_phase 340, 384
isolation_rule 1782, 1784, 1803, 1805
isolation_rules 1152, 1775, 1816

**J**

jtag_controlled 1551
jtag_instruction 1458
jtag_instructions 1452
jtag_macros 1452
jtag_ports 1452
justify_by 638, 644, 646

**L**

labels 1179, 1186
language 1152, 1191, 1290
latch_borrow 710, 744
latch_enable 307
latch_enable_pins 307
latch_enable_polarity 340, 384
latch_max_borrow 691, 711, 745, 756
late_fall_cell_check_derate_factor 307,
711 , 721, 745
late_fall_clk_cell_derate_factor 307, 712,
721 , 745
late_fall_clk_net_delta_derate_factor 712
late_fall_clk_net_derate_factor 712
late_fall_data_cell_derate_factor 307,
712 , 721, 745
late_fall_data_net_delta_derate_factor 71
3
late_fall_data_net_derate_factor 713
late_irdrop_files 837
late_rc_corner 838
late_rise_cell_check_derate_factor 308,
713 , 721, 746
late_rise_clk_cell_derate_factor 308, 713,
721 , 746
late_rise_clk_net_delta_derate_factor 714
late_rise_clk_net_derate_factor 714
late_rise_data_cell_derate_factor 308,
714 , 722, 746
late_rise_data_net_delta_derate_factor 7
15
late_rise_data_net_derate_factor 715
late_temperature_files 838

```
late_timing_condition 838
late_timing_condition_string 839
latency_file 832
launcher 1238, 1320, 1347
layer 520, 549, 651, 660
layer_index 571
layer_number 661
layers 530, 632, 1365
lbr_clock_isolation_support 807
lbr_respect_async_controls_priority 1036
lbr_seq_in_out_phase_opto 1037
leakage_power 308, 1672, 1690, 1723
leakage_power_effort 1753
leakage_power_scale_in_nW 355
leakage_power_view 1152
lec_executable 463
lec_value 1643
lef_add_logical_pins 463
lef_add_power_and_ground_pins 463
lef_library 617
lef_manufacturing_grid 618
lef_name 664
lef_stop_on_error 618
lef_units 619
left_padding 270, 309
legal 226
length 1496, 1505
lenient 1169
level_sensitive 1175
level_shifter_cells 280
level_shifter_direction 309
level_shifter_groups 1365
level_shifter_rule 1782, 1784, 1803, 1805
level_shifter_rules 1775, 1817
level_shifter_type 270, 309
level_shifter_valid_location 310
lib_arcs 310
lib_cell 285, 341, 385, 398
lib_cell_sets 1365
lib_cells 270, 323, 356, 1213, 1277
lib_pins 310, 1239, 1321, 1347
liberty_attributes 285, 310, 341, 356, 366,
385 , 399
libraries 840, 1365
library 311, 364, 366, 400, 401, 464
library_domain 1775, 1779, 1780, 1785,
1800 , 1809
library_domains 1366
library_files 840
library_name 1153, 1290
library_set 1801
```

September 2017 121 Product Version 17.1

library_sets 851, 1366
library_type 357
limit_lbr_messages 175
limited_acces_feature 174
line_number 1654
link_library 747, 807
list_of_hnets 1149
llx 559, 566
lly 559, 567
load_average 175, 1366
loads 1223, 1239, 1260, 1295, 1304
local_hinsts 1153, 1214
local_hnets 1153, 1214
local_hpins 1153, 1214
local_insts 1154, 1215
local_pins 1154, 1215
location 224, 226, 526, 559, 563, 567, 583,
585 , 593, 1180, 1190, 1197, 1548,
1789 , 1795
location_x 521, 531, 559, 563, 567, 577,
583 , 585, 593, 600, 635
location_y 521, 531, 560, 563, 567, 577,
583 , 585, 593, 601, 636
log_command_error 175
log_file 176
logic_abstract 1154, 1290
logical_hier 1291
lower_drive_pin 341, 385
lp_asserted_probability 1700, 1707, 1715,
1737 , 1745
lp_asserted_toggle_rate 1700, 1707,
1715 , 1737, 1745
lp_clock_gating_add_obs_port 1672
lp_clock_gating_add_reset 1673, 1690,
1723 , 1731
lp_clock_gating_auto_cost_group_initial_tar
get 1674
lp_clock_gating_auto_cost_grouping 1674
lp_clock_gating_auto_path_adjust 1675,
1732
lp_clock_gating_auto_path_adjust_fixed_de
lay 1675, 1732
lp_clock_gating_auto_path_adjust_modes
1676
lp_clock_gating_auto_path_adjust_multiplie
r1676, 1733
lp_clock_gating_cell 1677, 1691, 1724,
1734
lp_clock_gating_control_point 1677
lp_clock_gating_exceptions_aware 1754
lp_clock_gating_exclude 1678, 1692,

### 1725 , 1734

```
lp_clock_gating_extract_common_enable
1679
lp_clock_gating_gated_clock_gates 1692,
1725
lp_clock_gating_gated_flops 1692, 1725
lp_clock_gating_infer_enable 1754
lp_clock_gating_is_flop_rc_gated 1693,
1726
lp_clock_gating_is_flop_user_gated 1693,
1726
lp_clock_gating_is_leaf_clock_gate 1693,
1726
lp_clock_gating_max_flops 1680
lp_clock_gating_min_flops 1680
lp_clock_gating_module 1681, 1694,
1727 , 1735
lp_clock_gating_prefix 1755
lp_clock_gating_rc_inserted 1694, 1727
lp_clock_gating_register_aware 1755
lp_clock_gating_stage 1694, 1727
lp_clock_gating_style 1681
lp_clock_gating_test_signal 1682, 1695,
1735
lp_clock_tree_buffers 1682
lp_clock_tree_leaf_max_fanout 1683
lp_computed_probability 1667, 1701,
1708 , 1716, 1738, 1746
lp_computed_toggle_rate 1668, 1702,
1709 , 1717, 1739, 1747
lp_default_probability 1683, 1696, 1710,
1740 , 1748, 1756
lp_default_toggle_percentage 1666, 1684
lp_default_toggle_rate 1684, 1696, 1710,
1740 , 1748, 1756
lp_display_negative_internal_power 1757
lp_dynamic_analysis_scope 1697, 1728
lp_get_state_dependent_lkg_pow 1757
lp_insert_clock_gating 1757
lp_insert_discrete_clock_gating_logic 175
8
lp_internal_power 1685, 1697, 1728
lp_leakage_power 1685, 1698, 1729
lp_net_power 1686, 1698, 1703, 1711,
1718 , 1729, 1741, 1749
lp_power_analysis_effort 1758
lp_power_optimization_weight 1687
lp_power_unit 1759
lp_probability_type 1669, 1703, 1712,
1718 , 1742, 1750
lp_pso_aware_estimation 1760
```

September 2017 122 Product Version 17.1

lp_pso_aware_tcf 1687
lp_toggle_rate_type 1670, 1705, 1713,
1719 , 1743, 1751
lp_toggle_rate_unit 1761
lp_x_transition_probability_count 1762
lp_x_transition_toggle_count 1763
lp_z_transition_probability_count 1764
lp_z_transition_toggle_count 1765
lssd_master_clock 912, 916, 959, 962

**M**

macro 636, 661
macro_isolation_rules 1798
macro_model 1797, 1799
macro_models 1776
macro_power_domains 1798
map_drc_first 1038
map_latch_allow_async_decomp 1039
map_prefer_non_inverted_clock_line 103
9
map_respect_rtl_clk_phase 1039
map_to_master_slave_lssd 1041
map_to_module 893
map_to_multibit_bank_label 921
map_to_multibit_register 922
map_to_multiple_output_gates 1041
map_to_mux 897, 922
map_to_operator 893
map_to_register 923
mask 521, 549, 571, 661
masked_bits 1657
master_clock 1128
master_signal 1643
master_source 1128
max 717
max_cap_cost 1155
max_capacitance 342, 386, 875, 963
max_capacitance_clock_path_fall 691
max_capacitance_clock_path_rise 692
max_capacitance_data_path_fall 692
max_capacitance_data_path_rise 692
max_cpus_per_server 1042
max_dynamic_power 1688
max_fanout 342, 386, 876, 964
max_fanout_cost 1155
max_ground_input_voltage 280, 311
max_ground_output_voltage 280, 312
max_input_period 1555
max_input_voltage 281, 312

```
max_layer 522
max_leakage_power 1688
max_length 1600
max_num_pulses 1462
max_output_period 1555
max_output_voltage 281, 313
max_print 166
max_super_thread_cache_size 1042
max_trans_cost 1156
max_transition 343, 387, 877, 965
max_transition_clock_path_fall 692
max_transition_clock_path_rise 692
max_transition_data_path_fall 692
max_transition_data_path_rise 692
mbist_clocks 1452
mbist_enable_shared_library_domain_set
1453
members 555
memory_lib_cell 1464, 1530, 1533, 1534,
1535 , 1537, 1542, 1657
memory_lib_cells 1453
memory_spare_row 1546
memory_spare_row_map 1542
memory_usage 1366
merge_combinational_hier_instance 897,
923
merge_combinational_hier_instances 104
3
merge_multibit 924
messages 1366
metric_advanced_url_endpoint 176
metric_auto_capture 176
metric_capture_config 176
metric_capture_depth 176
metric_capture_design_image 177
metric_capture_max_drc_markers 177
metric_capture_min_count 177
metric_capture_overwrite 177
metric_capture_per_view 177
metric_capture_timing_paths 178
metric_capture_tns_histogram 178
metric_capture_tns_histogram_buckets 1
78
metric_capture_tns_histogram_paths 178
metric_category_status_map 179
metric_current_run_id 179
metric_enable 179
metric_page_cfg 180
metric_summary_metrics 180
min_cap_cost 1156
min_capacitance 343, 387, 784
```

September 2017 123 Product Version 17.1

min_domain_period 1549
min_fanout 343, 387
min_fanout_cost 1157
min_gaps 598
min_ground_input_voltage 282, 313
min_ground_output_voltage 282, 314
min_input_period 1556
min_input_voltage 282, 314
min_layer 522
min_output_period 1556
min_output_voltage 283, 315
min_port_delay 1347
min_pulse_width 693, 728, 756, 785
min_pulse_width_high 1129
min_pulse_width_low 1129
min_route_layer 665
min_slew 1239, 1321
min_spacing 572
min_timing_arcs 1240, 1322
min_trans_cost 1157
min_transition 344, 388
mincuts 633
mingap 581
minimize_uniquify 946, 1043
mmmc_design 839
mmmc_designs_spec 1366
mode 286
mode_a 1433, 1510
mode_b 1433, 1510
mode_c 1433, 1510
mode_enable_high 1458
mode_enable_low 1459
mode_init 1551
mode_name 1410
model 527, 578
module 1215
modules 1158
multi_cycles 1158
multibit_adaptive_costing 1044
multibit_allow_async_phase_map 925,
946 , 1045
multibit_allow_unused_bits 1047
multibit_auto_exclude_registers_with_exce
ptions 1047
multibit_cells_from_different_busses 1048
multibit_combo_name_concat_string 1048
multibit_debug 1049
multibit_mapping_effort_level 1050
multibit_predefined_allow_unused_bits 10
50
multibit_prefix_string 1051

```
multibit_preserve_inferred_instances 105
2
multibit_preserved_net_check 1052
multibit_rejection_reason 1277
multibit_seqs_instance_naming_style 105
3
multibit_seqs_members_naming_style 10
55
multibit_seqs_name_concat_string 1055
multibit_short_prefix_string 1056
multibit_split_string 1057
multibit_unused_input_value 1058
multiple 662
multiply_by 1129
```
**N**

```
name 145
nc_protect_version 180
negative_edge_clock 1277
net 527, 1224, 1240, 1260, 1305, 1322,
1348
net_area 1158, 1215, 1291
net_expr 531
net_name 531
nets 1158, 1216
network_latency_fall_max 693, 729, 757,
786
network_latency_fall_min 694, 730, 758,
787
network_latency_rise_max 695, 731, 759,
788
network_latency_rise_min 696, 732, 760,
789
newlink dont_use_lib_cell_set 896
no_compress 718
nominal_conditions 1776, 1817
nominal_process 357
nominal_temperature 357
nominal_voltage 357
non_inverted_sources 696
non_seq_setup_arc 315, 344, 388
non_shared_scan_out 1411, 1600
num_base_pins 271, 315
num_drivers 1224, 1296
num_insts 1159
num_loads 1224, 1296
num_local_hpins 1159
num_nets 1159
num_pg_nets 1159
```

September 2017 124 Product Version 17.1

num_phys_insts 542
number_of_routing_layers 619

**O**

oa_abstract_view 180
oa_def_file 180
oa_default_rule 180
oa_layout_view 181
oa_ref_lib 1367
oa_search_lib 181
oa_special_rule 181
obj_type 145
obj_types 1367
object_list 319
obsolete 224, 227
obsolete_state 1159
obstruction_routing_layer 542
off_domain 1789
off_state 1632
offset 572
offset_x 572
offset_y 572
opc 549
opcg_domains 1453
opcg_mode 1558
opcg_modes 1454
opcg_trigger 1549
opcg_triggers 1454
opcode 1496
opcond 851
opcond_library 851
opconds 1367
operating_conditions 357, 747, 808
operator 1184
operators 1194
optimize_constant_0_flops 1058
optimize_constant_0_seq 926
optimize_constant_1_flops 1059
optimize_constant_1_seq 927
optimize_constant_feedback_seq 927
optimize_constant_feedback_seqs 1059
optimize_constant_latches 1061
optimize_merge_flops 1061
optimize_merge_latches 1062
optimize_merge_seq 928
optimize_net_area 1062
optimize_seq_x_to 1062
optimize_yield 675
order 1265, 1360

```
orient 527, 639, 641, 644, 647
orientation 532, 578, 636
origin 641
original_name 588, 654
osc_source 1549, 1553
osc_source_period 1558
osc_source_references 1551
osc_sources 1454
other_clocks 1411, 1422, 1614
output_threshold_pct_fall 358
output_threshold_pct_rise 358
output_value 1790
override_library_max_drc 1063
owner 196, 199
```
**P**

```
packages 1194
parallel_access_groups 1531
param_association 221
parameters 1180, 1189
parent 160, 1216, 1278
part_power_intent_file 1780
partial_row_order 1529
partition_based_synthesis 1063
path 181
path_adjust_file 832
path_adjusts 1160
path_count 588, 654, 1377
path_delays 1160
path_disables 1160
path_groups 1160
path_index 589, 654
path_value 589, 655
paths 1169, 1378
pattern 589, 655
pbs_db_directory 1063
pbs_load_lib_in_group_of 1064
pcells 543
peak_memory 1367
peak_physical_memory_usage 1367
period 1129, 1528, 1633, 1644
permit_power_down 389
permutable_group 235
pg_base_pins 271
pg_hnet 1241, 1261, 1305, 1323, 1348
pg_hnets 1160
pg_lib_pins 315
pg_net 1241, 1261, 1305, 1323, 1349
pg_nets 1160
```

September 2017 125 Product Version 17.1

pg_nets_ls 1278
pg_pins 1217, 1278
pg_type 277, 344, 368, 389, 1306
phys_annotate_ndr_nets 619
phys_area 316
phys_assume_met_fill 620
phys_binary_mux_opt 543
phys_checkout_innovus_license 621
phys_extra_vias_length_factor 621
phys_fix_multi_height_cells 621
phys_flow_effort 622
phys_ignore_nets 544
phys_ignore_special_nets 544
phys_insts 544
phys_legalization_enhancement 622
phys_legalize 623
phys_mp_constraints 623
phys_pre_place_iopt 624
phys_premorph_density 624
phys_scan_def_file 624
phys_socv 808
phys_update_preannotation_script 625
phys_use_read_script 625
physical 1306, 1323
physical_aware_multibit_mapping 625
physical_cap 576
physical_cell_area 1161, 1291
physical_connection 345, 389
physical_memory_usage 1368
pi_relax_map_iso_cell_checks 1776
pi_relax_map_ls_cell_checks 1777
pin 1521, 1553, 1557, 1622, 1625, 1644
pin_association 222
pin_count 553, 1217
pin_density 553
pinmap 1521
pins 553, 1161, 1180, 1189, 1217, 1279,
1298 , 1300, 1790, 1795
pitch 572
pitch_x 573
pitch_y 573
place_status 527, 560, 564, 568, 584, 586,
594
placement_status 532, 578
platform_wordsize 1368
pmbist_enable_multiple_views 1596
pmbist_hri_async_reset 1454
pmbist_instruction_set 1469, 1495
pmbist_use 1645
pnets 544
polygon 659

```
polygons 522, 532, 550, 651, 655, 665
por 1511
port 528
port_access 1464, 1531
port_action 1464, 1531
port_alias 1464, 1531
port_busses 1161
port_delay 1349
ports 533, 1162
possible_values 160
post_route_cap 844
post_route_clock_cap 845
post_route_clock_res 845
post_route_cross_cap 846
post_route_res 847
power_domain 1411, 1422, 1614, 1780,
1783 , 1785, 1804, 1806
power_domains 1777, 1817
power_engine 1765
power_gating_cell 316
power_gating_cell_type 316
power_gating_class 345, 390
power_gating_pin_phase 346, 390
power_gating_polarity 346, 391
power_library 365
power_model 1812
power_models 1777, 1817
power_modes 832, 1778, 1818
power_rails 358
power_scope 1790, 1795, 1802, 1809,
1812 , 1814, 1815, 1818, 1823
power_scopes 1778, 1818
pqos_ignore_msv 626
pqos_ignore_scan_chains 626
pqos_placement_effort 626
pre_elab_script 227
pre_route_cap 847
pre_route_clock_cap 848
pre_route_clock_res 848
pre_route_res 849
precluded_path_adjusts 1170
preferred_comp 231
preferred_impl 230, 231
prefix 1791, 1796
preroute_as_obstruction 545
preserve 317, 878, 898, 904, 913, 929,
948 , 953, 955, 959
preserve_techelts 228
primary_ground_is_always_on 1810
primary_ground_net 1810
primary_power_is_always_on 1810
```

September 2017 126 Product Version 17.1

primary_power_net 1810
primitive_function 1279
print_count 167
print_error_info 182
print_ports_nets_preserved_for_cb 1064
priority 167, 222, 228, 1170
private 1497
process 367, 842
processes 1181, 1187
program_major_version 182
program_name 182
program_short_name 182
program_version 182
prompt_print_cwd 183
propagate_constant_from_timing_model 8
99 , 930, 1064
propagated_clocks 1241, 1324, 1349
propagated_ideal_network 1243, 1325
properties 528, 555, 579, 590, 601, 633,
656
protected 162, 164, 1162, 1181, 1292
proto_feasible_target 1065
proto_feasible_target_adjust_slack_pct 10
65
proto_feasible_target_threshold 1066
proto_feasible_target_threshold_clock_pct
1066
proto_hdl 1067
prune_unused_logic 914
pulse_clock 347, 391

**Q**

qos_report_power 627
qrc_tech_file 627, 849

**R**

rail_connection 347, 392
rc_corners 1368
rc_name 590, 656
read_def_libcell_mismatch_error 627
read_delay 1531
read_qrc_tech_file_rc_corner 628
real_enabled 286
real_runtime 1368
rect 553
rectangles 656
rects 523, 550, 582, 598, 601, 651, 665

```
redundancy 1532
ref_clk_period 1558
ref_clock_pin 1557
reg_count 1412, 1422, 1615, 1654
region 556
regions 545
register 1497
register_capturedr 1497
register_capturedr_state 1498
register_clockdr 1498
register_decode 1498
register_reset 1499
register_reset_polarity 1499
register_runidle 1500
register_shiftdr 1500
register_shiftdr_polarity 1501
register_shiftdr_state 1500
register_tck 1501
register_tdi 1501
register_tdo 1502
register_updatedr 1502
register_updatedr_state 1502
registers 1655
related_bias_pin 347, 392
related_ground_pin 277, 348, 1804
related_power_pin 277, 348, 1804
relaxed_seq_map_constraints 1280
remove_assigns 1067
reorderable 1423, 1615
report_as_datapath 225
report_library_message_summary 183
report_ndr_min_layer_count 628
report_tcl_command_error 184
required 165
reset 1511
resistance 573
restore 1823
restore_history_file 184
restore_phase 1823
retime 879, 949
retime_async_reset 1068
retime_effort_level 1068
retime_hard_region 950
retime_move_mux_loop_with_reg 1069
retime_optimize_reset 1069
retime_original_registers 1218, 1280
retime_period_percentage 880, 950
retime_reg_naming_suffix 1070
retime_verification_flow 1071
retiming_clocks 1072
return_port 893
```

September 2017 127 Product Version 17.1

rf_slack 1243, 1326
right_padding 271, 317
rise 1130, 1633, 1646
root 1378
root_node 1655
root_source_pins 1634
root_source_polarity 1634
route_rule 590
route_rules 545, 628
route_types 545
row_order 1529
rows 546
rs_exts 599
rsext 582
run_count 196, 199
runidle 1511

**S**

same_mask 662
save 1823
save_history_file 185
save_phase 1824
scale_factor_group_path_weights 808
scale_of_cap_per_unit_length 629
scale_of_res_per_unit_length 629
scan_chains 1454
scan_clock 1550, 1554
scan_clock_a 1412, 1423, 1601, 1616
scan_clock_b 1412, 1424, 1601, 1616
scan_enable_pins 318
scan_enable_polarity 348, 392
scan_in 318, 1413, 1424, 1602, 1617
scan_in_pins 318
scan_in_pipeline_clock_edge 1455
scan_in_polarity 348, 392
scan_out 318, 1413, 1424, 1602, 1617
scan_out_pins 319
scan_segments 1455
scan_shift 1647
screen_max_print 167
screen_print_count 168
script_begin 464
script_end 465
script_search_path 185
sdc_files 834
sdc_filter_match_more_slashes 809
sdc_flat_view_default 809
sdc_match_more_slashes 810
sdi_compression_signal 1414, 1602

```
sdp_column 644, 647
sdp_columns 642, 647
sdp_files 546
sdp_group 639, 647
sdp_groups 546
sdp_instances 639, 647
sdp_row 639, 644
sdp_rows 639, 642
sdp_type 546
secondary_domain 1781, 1785, 1791,
1824
segments 1655
segregate_summary_enable 1072
selected 630
selected_impl 237
sense 286
seq_functions 319
seq_reason_deleted 1162
sequential 319
set_db_verbose 185
set_function 160
setup_uncertainty 697, 733, 761, 790
setup_views 1163
severity 168
shared_output 1414, 1603, 1647
shared_select 1414, 1603
shieldnet 590
shift_capture 1170
shift_enable 1415, 1425, 1603, 1618
shift_launch 1171
shiftdr 1434, 1512
shiftdr_state 1512
show_report_options 186
show_wns_in_log 810
shrink_factor 630
shutoff_condition 1810
shutoff_condition_inputs 1811
si_files 841
signal_level 349, 393
signed 235, 1195
sim_model 415
sites 1368
size_fixed 645
size_same 640, 648
skew_safe 1425, 1618
skip_db 200
skip_in_db 161
skip_in_write_def 561, 568
skip_metric 196, 200
skip_statetable_check 1766
skip_value 640, 645, 648
```

September 2017 128 Product Version 17.1

slack 1138, 1163, 1218, 1280, 1380
slack_max 1163, 1244, 1326, 1350
slack_max_edge 1244, 1326, 1351
slack_max_fall 1244, 1327, 1351
slack_max_rise 1245, 1327, 1352
slew 1245, 1327
slew_by_mode 1246, 1328, 1352
slew_derate_from_library 359
slew_lower_threshold_pct_fall 359
slew_lower_threshold_pct_rise 359
slew_threshold_percent_fall_high 349
slew_threshold_percent_fall_low 349
slew_threshold_percent_rise_high 349
slew_threshold_percent_rise_low 350
slew_upper_threshold_pct_fall 360
slew_upper_threshold_pct_rise 360
socv_files 841
source 591, 656, 1576
source_latency_early_fall_max 697, 734,
762 , 791
source_latency_early_fall_min 698, 735,
763 , 792
source_latency_early_rise_max 699, 736,
764 , 793
source_latency_early_rise_min 699, 737,
765 , 794
source_latency_late_fall_max 700, 738,
766 , 795
source_latency_late_fall_min 701, 739,
767 , 796
source_latency_late_rise_max 702, 740,
768 , 797
source_latency_late_rise_min 703, 741,
769 , 798
source_of_via_resistance 1369
source_suspend_on_error 186
source_verbose 186
source_verbose_info 186
source_verbose_proc 187
sources 1130, 1528, 1635
spacing 523
special 534
specialnets 547
speed_grade 237
srclk 1537, 1542
sre 1537, 1543
srsi 1538, 1543
srso 1538, 1543
srst 1538, 1544
st_launch_wait_time 1073
stack_via_list 350, 393

```
stack_via_required 350, 393
start 662
start_source_line 1182
start_steps 196, 200
startpoint 1246, 1328, 1352, 1380
startup_license 187
state 1164
state_retention_rule 1781, 1786
state_retention_rules 1778, 1819
statistics_db_file 188
statistics_db_runtime 188
statistics_enable_power_report 189
statistics_log_data 189
statistics_run_description 190
statistics_run_id 190
status 200
std_cell_main_rail_pin 319, 1281
stdout_log 191
step 662
steps 197
stop_at_iopt_state 1073
structural 1182
style 657
styles 547
sub_arch 238
sub_bins 1378
sub_pg_nets 1300
subprograms 1182, 1187, 1198
super_thread_batch_command 1074
super_thread_cache 1075
super_thread_debug_directory 1075
super_thread_equivalent_licenses 1076
super_thread_kill_command 1077
super_thread_peak_memory 1369
super_thread_rsh_command 1078
super_thread_runtime 1369
super_thread_servers 1078
super_thread_shell_command 1079
super_thread_status_command 1079
support_appending_libs 465
support_combo_clock 812
support_multi_seq_elements 465
symmetry 271, 320, 649
syn_generic_effort 1080
syn_global_effort 1080
syn_map_effort 1081
syn_opt_effort 1081
sync_clear_pins 320
sync_clear_polarity 350, 394
sync_enable_pins 320
sync_enable_polarity 351, 394
```

September 2017 129 Product Version 17.1

sync_preset_pins 321
sync_preset_polarity 351, 394
synthesis_off_command 466
synthesis_on_command 466
sys_enable 1522
sys_use 1522

**T**

tail 1604
tail_clock 1426, 1618
tail_clock_edge 1426, 1619
tap_decode 1503
tap_ports 1455
tap_tdo 1503, 1504
target_library 748, 812
target_period 1463
tck 1512
tcl_defined 162
tcl_partial_cmd_argument_matching 191
tcl_return_display_length_limit 191
tcl_vars 834
tdi 1434, 1512
tdo 1435, 1513
tdo_enable 1513
technology 229
temperature 367, 842, 849
terminal_lockup 1415, 1604
test_bus_interfaces 1456
test_bus_ports 1456
test_clock_domains 1456
test_modes 1619
test_signal 1554
test_signals 1456
test_use 1523
through_points 1171
tied_to 278, 351, 368, 395
tim_ignore_data_check_for_non_endpoint_
pins 813
time_recovery_arcs 813
time_scale_in_ps 361
timing_analysis_type 814
timing_arcs 1246, 1329
timing_bin 1378, 1381
timing_case_computed_value 1247, 1329,
1353
timing_case_disabled_arcs 1219, 1281
timing_case_disabled_arcs_by_mode 121
9 , 1282
timing_case_logic_value 742, 770, 799

```
timing_conditions 1370
timing_defer_mmmc_object_updates 850
timing_disable_internal_inout_net_arcs 71
6
timing_disable_non_sequential_checks 81
5
timing_info 1247, 1330, 1354
timing_info_favor_startpoint 1249, 1331,
1356
timing_library_lookup_drv_per_frequency
816
timing_model_reason 321
timing_no_path_segmentation 817
timing_report_enable_common_header 8
18
timing_report_endpoint_fields 818
timing_report_exception_data 818
timing_report_fields 819
timing_report_load_unit 819
timing_report_path_type 820
timing_report_time_unit 820
timing_report_unconstrained 821
timing_type 287
tinfo_include_load 192
tinfo_tstamp_file 192
tms 1513
tns 1139, 1164
tns_by_mode 1165
tns_opto 1082
to_lib_arcs 352, 395
to_lib_pin 286
to_points 1171
to_power_domain 1791, 1796
tool 197
tool_options 197
top_layer 665
total_area 1165
total_net_length 1166
tr_bdy_in 1524
trace_retime 900, 931
track_count 547
trcell 1524
trcell_acmode 1524
trcell_clock 1525
trcell_enable 1525
tree_type 367, 843
trigger_delay 1463
trigger_post_time_info 192
tristate 321, 352, 395, 1283
tristate_net_drivers 1656
tristate_net_load 1656
```

September 2017 130 Product Version 17.1

trst 1514
truncate 168
type 169, 523, 573, 602, 657, 1225, 1427,
1460 , 1525, 1620, 1623, 1648, 1656

**U**

ui_respects_preserve 1832
ultra_global_mapping 1082
unbound_oper_pin 222
undesirable_libcells 880, 901
ungroup 887, 889, 890, 891
ungroup_ok 901, 951
ungroup_separator 467
unique_versions 1135, 1220, 1225, 1249,
1261 , 1283, 1306, 1332, 1356
uniquify_naming_style 467
units 161
unmap_scan_flops 1596
unresolved 902, 932
unusable_reason 321
updatedr 1435, 1514
updatedr_state 1514
upper_pg_net 1300
urx 528, 561, 569, 579
ury 528, 562, 569, 579
usable_comb_cells 361
usable_seq_cells 361
usable_timing_models 361
usage 162, 1460
use 278, 352, 396, 534, 591, 658
use_area_from_lef 630
use_compatibility_based_grouping 1083
use_max_cap_lut 1083
use_multi_clks_latency_uncertainty_optimiz
e 821
use_multi_clks_latency_uncertainty_report
822
use_multibit_cells 1084
use_multibit_combo_cells 1085
use_multibit_seq_and_tristate_cells 1085
use_nextstate_type_only_to_assign_sync_
ctrls 1086
use_power_ground_pin_from_lef 468
use_scan_seqs_for_non_dft 1087
use_tiehilo_for_const 1088
used 574
user_created 524, 556, 602, 637
user_defined 163, 1461, 1535, 1826,
1827 , 1828, 1829, 1830, 1831

```
user_defined_macro 1515
user_defined_segment 1621
user_defined_signal 1635, 1648
user_differential_negative_pin 1477, 1563
user_from_core_data 1477, 1563
user_from_core_enable 1477, 1564
user_function 353, 396
user_name 524
user_priority 718
user_speed_grade 238
user_sub_arch 239
user_test_receiver_acmode 1478, 1564
user_test_receiver_data_output 1478,
1564
user_test_receiver_init_clock 1478, 1565
user_test_receiver_init_data 1478, 1565
user_to_core_data 1479, 1565
user_to_core_enable 1479, 1566
utilization 547, 554, 574
utilization_threshold 548
```
**V**

```
valid_location 283
value 1533, 1534
verification_directory 414
verification_directory_naming_style 468
verilog_macros 1183
version 163, 361
vertical_remaining 554
via 550
via_mask 551
via_opc 551
via_points 551
via_resistance 1370
viarule_name 666
viarules 633
vias 534, 634, 1370
view_name 1130
violations 1456
visible 524, 535, 574, 592, 637
voltage 367, 658, 843, 1802
```
**W**

```
waveform 1131
wccd_threshold_percentage 469
wcdc_clock_dom_comb_propagation 469
wcdc_synchronizer_type 414
```

September 2017 131 Product Version 17.1

wclp_lib_statetable 469
weight 529, 580, 592, 658, 704
when 287
width 322, 524, 562, 569, 574, 580, 637,
649 , 666
wir_reset_value 1625, 1648
wir_signal 1625, 1649
wir_tm_value 1626, 1649
wire_capacitance 1135, 1250, 1262, 1333,
1357
wire_length 1136, 1251, 1263, 1334, 1357
wire_resistance 1136, 1251, 1263, 1334,
1358
wireload 1166, 1292
wireload_mode 823
wireload_model 1251, 1334
wireload_models 362
wireload_selection 749, 824
wireload_selections 362
within_hierarchy 1792, 1796
wlec_add_noblack_box_retime_subdesign
470
wlec_analyze_abort 470
wlec_analyze_setup 471
wlec_auto_analyze 472
wlec_compare_threads 473
wlec_composite_compare 473
wlec_cut_point 474
wlec_dft_constraint_file 474
wlec_hier_comp_threshold 474
wlec_lib_statetable 475
wlec_low_power_analysis 475
wlec_parallel_threads 475
wlec_set_cdn_synth_root 476
wlec_uniquify 476
wlec_use_lec_model 477
wrapper 1465, 1532
wrapper_control 1480, 1485, 1566, 1574
wrapper_segment 1480, 1485, 1567, 1574
wrapper_type 1481, 1486, 1567, 1574
write_design_create_boundary_opto_file
631
write_mask_binding 1532
write_sdc_use_libset_name_set_dont_use
825
write_sv_port_wrapper 478
write_verification_files 479
write_vlog_bit_blast_bus_connections 480
write_vlog_bit_blast_constants 481
write_vlog_bit_blast_mapped_ports 481
write_vlog_bit_blast_tech_cell 482

```
write_vlog_convert_onebit_vector_to_scalar
483
write_vlog_declare_wires 484
write_vlog_empty_module_for_black_box
485
write_vlog_empty_module_for_logic_abstra
ct 486
write_vlog_empty_module_for_subdesign
428
write_vlog_generic_gate_define 488
write_vlog_line_wrap_limit 489
write_vlog_no_negative_index 490
write_vlog_port_association_style 419,
422
write_vlog_preserve_net_name 491
write_vlog_skip_ilm_modules 492
write_vlog_skip_subdesign 429
write_vlog_top_module_first 492
write_vlog_unconnected_port_style 494
write_vlog_wor_wand 496
```
**X**

```
x_offset 353, 396
xbottom_enclosure 666
xbottom_offset 667
xcut_size 667
xcut_spacing 667
xorigin_offset 668
xtalk 592
xtop_enclosure 668
xtop_offset 668
```
**Y**

```
y_offset 353, 397
ybottom_enclosure 669
ybottom_offset 669
ycut_size 669
ycut_spacing 670
yield 674
yorigin_offset 670
ytop_enclosure 670
ytop_offset 671
```

September 2017 132 Product Version 17.1


September 2017 133 Product Version 17.1

## Preface.

■ About This Manual on page 134

■ Additional References on page 134

■ Reporting Problems or Errors in Manuals on page 135

■ Customer Support on page 136

■ Supported User Interfaces on page 137

■ Messages on page 138

■ Man Pages on page 139

■ Command-Line Help on page 140

■ Documentatio‘n Conventions on page 142


```
Preface
```
September 2017 134 Product Version 17.1

## About This Manual

This manual provides a concise reference of the attributes available to the user when using
the Genus software with the common user interface.

Attributes can be used to control the way in which the Genus shell operates. Changing the
settings of these attributes is performed using the set_db command.

## Additional References

The following sources are helpful references, but are not included with the product
documentation:

■ TclTutor, a computer aided instruction package for learning the Tcl language:
[http://www.msen.com/~clif/TclTutor.html.](http://www.msen.com/~clif/TclTutor.html.)

■ TCL Reference, _Tcl and the Tk Toolkit,_ John K. Ousterhout, Addison-Wesley
Publishing Company

■ _Practical Programming in Tcl and Tk_ , Brent Welch and Ken Jones

■ IEEE Standard Hardware Description Language Based on the Verilog Hardware
Description Language (IEEE Std.1364-1995)

■ IEEE Standard Hardware Description Language Based on the Verilog Hardware
Description Language (IEEE Std. 1364-2005)

■ IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and
Verification Language (IEEE STD 1800-2009)

■ IEEE Standard VHDL Language Reference Manual (IEEE Std. 1076-1987)

■ IEEE Standard VHDL Language Reference Manual (IEEE Std. 1076-1993)

■ IEEE Standard VHDL Language Reference Manual (IEEE Std. 1076-2008)

**Note:** For information on purchasing IEEE specifications go to [http://shop.ieee.org/store/](http://shop.ieee.org/store/) and
click on _Publications & Standards._


```
Preface
```
September 2017 135 Product Version 17.1

## Reporting Problems or Errors in Manuals

The Cadence® Help online documentation, lets you view, search, and print Cadence product
documentation. You can access Cadence Help by typing cdnshelp from your Cadence tools
hierarchy.

Contact Cadence Customer Support to file a CCR if you find:

■ An error in the manual

■ An omission of information in a manual

■ A problem using the Cadence Help documentation system


```
Preface
```
September 2017 136 Product Version 17.1

## Customer Support

Cadence offers live and online support, as well as customer education and training programs.

## Cadence Online Support

The Cadence® online support website offers answers to your most common technical
questions. It lets you search more than 40,000 FAQs, notifications, software updates, and
technical solutions documents that give you step-by-step instructions on how to solve known
problems. It also gives you product-specific e-mail notifications, software updates, case
tracking, up-to-date release information, full site search capabilities, software update
ordering, and much more. For more information on Cadence online support go to [http://](http://)
support.cadence.com

## Other Support Offerings

■ **Support centers** —Provide live customer support from Cadence experts who can
answer many questions related to products and platforms.

■ **Software downloads** —Provide you with the latest versions of Cadence products.

■ **University software program support** —Provides you with the latest information to
answer your technical questions.

■ **Training Offerings—** Cadence offers the following training courses for Genus:

```
❑ Genus Synthesis Solution
```
```
❑ Basic Static Timing Analysis
```
```
❑ Fundamentals of IEEE 1801 Low-Power Specification Format
```
```
❑ Advanced Synthesis with Genus Synthesis Solution
```
```
❑ Low-Power Synthesis Flow with Genus Synthesis Solution
```
```
The courses listed above are available in North America. For further information on the
training courses available in your region, visit Cadence Training or write to
training_enroll@cadence.com.
```
```
Note: The links in this section open in a new browser.
```
■ **Video Library**

```
Several videos are available on the support website: Genus: Video Library
```
For more information on the support offerings go to [http://www.cadence.com/support](http://www.cadence.com/support)


```
Preface
```
September 2017 137 Product Version 17.1

## Supported User Interfaces

Genus supports the following user interfaces:

■ **Unified User Interface.** Genus, Innovus and Tempus offer a fully unified Tcl scripting
language and GUI environment. This unified user interface (also referred to as Stylus
common UI) streamlines flow development and improves productivity of multi-tool users.

```
When you start Genus, you will by default start with the Stylus common UI. You will see
the following prompt:
genus@root:>
```
■ **Legacy User Interface.** Genus can also operate in legacy mode which supports RTL
Compiler commands/attributes and scripting.

```
To start Genus with legacy UI, you can
```
```
❑ Start the tool with legacy UI as follows:
%genus -legacy_ui -files script
....
legacy_genus:/>
❑ Switch to legacy UI if you started the tool with the default Stylus common UI.
%genus
genus@root:> set_db common_ui false
legacy_genus:/>
```
```
Important
```
```
This document provides information specific to the Stylus common user interface.
```

```
Preface
```
September 2017 138 Product Version 17.1

## Messages

■ You can get detailed information for each message issued in your current Genus run
using the report_messages command.
genus@root:> report_messages
The report also includes a summary of how many times each message was issued

■ You can also get specific information about a message.

```
For example, to get more information about the TUI-613 message, you can type the
following command:
genus@root:> vls -a TUI-613
message:TUI/TUI-613 (message)
Attributes:
base_name = TUI-613
count = 0
escaped_name = TUI/TUI-613
help = The user_speed_grade is only applicable to datapath subdesigns.
id = 613
name = TUI/TUI-613
obj_type = message
print_count = 0
priority = 1
screen_print_count = 0
severity = Warning
type = The attribute is not applicable to the object.
You can also use the help command:
genus@root:> help TUI-613
Message:
name: TUI/TUI-613
severity: Warning
type: The attribute is not applicable to the object.
help: The user_speed_grade is only applicable to datapath
subdesigns.
```
If you do not get the details that you need or do not understand a message, either contact
Cadence Customer Support to file a CCR or email the message ID you would like improved
to synthesis_pubs@cadence.com


```
Preface
```
September 2017 139 Product Version 17.1

## Man Pages

In addition to the Command and Attribute References, you can also access information about
the commands and attributes using the man pages in Genus. Man pages contain the same
content as the Command and Attribute References.

To use the man pages from the UNIX shell:

**1.** Set your environment to view the correct directory:
    setenv MANPATH $CDN_SYNTH_ROOT/share/synth/man_common
**2.** Enter the name of the command or attribute that you want. For example:

```
❑ man check_dft_rules
```
```
❑ man cell_leakage_power
```
You can also use the more command, which behaves like its UNIX counterpart. If the output
of a manpage is too small to be displayed completely on the screen, use the more command
to break up the output. Use the spacebar to page forward, like the UNIX more command.

genus@root:> more man syn_map


```
Preface
```
September 2017 140 Product Version 17.1

## Command-Line Help

You can get quick syntax help for commands and attributes at the Genus command-line
prompt. There are also enhanced search capabilities so you can more easily search for the
command or attribute that you need.

**Note:** The command syntax representation in this document does not necessarily match the
information that you get when you type help _command_name_. In many cases, the order of
the arguments is different. Furthermore, the syntax in this document includes all of the
dependencies, where the help information does this only to a certain degree.

If you have any suggestions for improving the command-line help, please e-mail them to
synthesis_pubs@cadence.com

## Getting the Syntax for a Command

Type the help command followed by the command name.

For example:

genus@root:> help path_group

This returns the syntax for the path_group command.

## Getting Attribute Help

Type the following:

genus@root:> help _attribute_name_

For example:

genus@root:> help max_transition

This returns the help for the max_transition attribute. and shows on which object types
the attribute can be specified.


```
Preface
```
September 2017 141 Product Version 17.1

## Searching For Commands When You Are Unsure of the Name

You can use help to find a command if you only know part of its name, even as little as one
letter.

■ You can type a single letter and press Tab to get a list of all commands that start with
that letter.

```
For example:
genus@root:> a <Tab>
This returns the following commands:
add_assign_buffer_options add_clock_gates_obs
add_clock_gates_test_connection add_opcg_hold_mux
add_tieoffs add_to_collection
after alias
all_clocks all_connected
all_fanin all_fanout
all_inputs all_instances
all_outputs all_registers
analyze_library_corners analyze_scan_compressibility
analyze_testability append
append_to_collection applet
apply apropos
array assemble_design
attribute_exists auto_execok
auto_import auto_load
auto_load_index auto_qualify
```
■ You can type a sequence of letters and press Tab to get a list of all commands that start
with those letters.

```
For example:
genus@root:> path_<Tab>
This returns the following command:
path_group
```

```
Preface
```
September 2017 142 Product Version 17.1

## Documentatio‘n Conventions

To aid the readers understanding, a consistent formatting style has been used throughout this
manual.

■ UNIX commands are shown following the unix> string.

■ Genus commands are shown following the genus@root:> string.

## Text Command Syntax

The list below describes the syntax conventions used for the Genus attributes.

```
literal Nonitalic words indicate keywords that you must type literally.
These keywords represent command, attribute or option names
arguments and options Words in italics indicate user-defined arguments or options for
which you must substitute a name or a value.
| Vertical bars (OR-bars) separate possible choices for a single
argument.
[ ] Brackets denote options. When used with OR-bars, they
enclose a list of choices from which you can choose one.
{ } Braces denote arguments and are used to indicate that a
choice is required from the list of arguments separated by OR-
bars. You must choose one from the list
{ argument1 | argument2 | argument3 }
Braces, used in Tcl command examples, indicate that the
braces must be typed in.
... Three dots (...) indicate that you can repeat the previous
argument. If the three dots are used with brackets (that is,
[argument]...), you can specify zero or more arguments. If
the three dots are used without brackets (argument...), you
must specify at least one argument, but can specify more.
{ } Braces in bold-face type must be entered literally.
# The pound sign precedes comments in command files.
```

September 2017 143 Product Version 17.1

# 1

## Introduction.

■ More on Attributes and Objects on page 144

■ Attributes Common to All Objects on page 145

■ Setting and Getting Attribute Values on page 146

```
❑ actual_scan_chain Attributes on page 146
```
```
❑ actual_scan_segment Attributes on page 146
```
```
❑ analysis_view Attributes on page 146
```
```
❑ constraint_mode Attributes on page 147
```
```
❑ delay_corner Attributes on page 147
```
```
❑ design Attributes on page 147
```
```
❑ hinst Attributes on page 148
```
```
❑ inst Attributes on page 148
```
```
❑ library_domain Attributes on page 148
```
```
❑ library_set Attributes on page 149
```
```
❑ mode Attributes on page 149
```
```
❑ module Attributes on page 149
```
```
❑ rc_corner Attributes on page 149
```
```
❑ root Attributes on page 150
```
```
❑ timing_condition Attributes on page 150
```

```
Introduction—More on Attributes and Objects
```
September 2017 144 Product Version 17.1

## More on Attributes and Objects

This document describes the syntax of the Genus attributes.

An _attribute_ is a setting that controls how Genus operates on objects; for example during
synthesis and technology mapping.

An _object_ is anything Genus can manipulate, such as libraries, designs, modules, instances,
ports, constraints, scan chains, and so on.

Design data is originally stored in the design hierarchy on the corresponding objects when
reading in the libraries, the HDL files, and the constraints. During the synthesis session, the
design information hierarchy (including the objects and attributes) is continuously updated.

In this book, the attributes are organized according to functional categories:

■ Input and Output attributes affect how the HDL files are read in or written out

■ Design For Test attributes affect scan chain insertion

■ Low Power Synthesis attributes control clock-gating insertion, leakage and dynamic
power optimization and so on

In each functional category, attributes are listed with the object types they can be set on.


```
Introduction—Attributes Common to All Objects
```
September 2017 145 Product Version 17.1

## Attributes Common to All Objects

Objects can be object types or attributes.

## base_name

base_name string

**Read-only** attribute**.** Returns the leaf name of the object.

## escaped_name

escaped_name _string_

**Read-only** attribute**.** Returns the escaped name of the object.

## help

help _string_

**Read-only** attribute**.** Returns the description of the object type.

## name

name _string_

**Read-only** attribute**.** Returns the object name used for get_db/set_db/reset_db queries.

## obj_type

obj_type _string_

**Read-only** attribute**.** Returns the object type.


```
Introduction—Setting and Getting Attribute Values
```
## September 2017 4 Product Version 17.

## Setting and Getting Attribute Values

## actual_scan_chain Attributes

Contain information about the final scan chains connected in the specified design. These
attributes are read-only attributes, so you cannot set their values.

➤ To get an actual_scan_chain attribute value, type

```
get_db [vfind /des*/ design -actual_scan_chain name ]. attribute_name
```
To get the actual scan chains of a design, type:

genus@root:> get_db actual_scan_chains *

**Note:** These attributes are located at:

/designs/ _design_ /dft/report/actual_scan_chains

## actual_scan_segment Attributes

Contain information about the final scan segments connected in the specified design. These
attributes are read-only attributes, so you cannot set their values.

➤ To get an actual_scan_segment attribute value, type

```
get_db [vfind /des*/ design -actual_scan_segment name ]. attribute_name
```
To get the actual scan segments of a design, type:

genus@root:> get_db actual_scan_segments *

**Note:** These attributes are located at:

/designs/ _design_ /dft/report/actual_scan_segments

## analysis_view Attributes

➡ To get an analysis_view attribute value, type:

```
get_db analysis_view: design/view .attribute_name
```
To get the analysis views of a design, type:

genus@root:> get_db analysis_views *

**Example**

genus@root:> get_db analysis_views
analysis_view:dtmf_recvr_core/view_wcl_slow analysis_view:dtmf_recvr_core/
view_wcl_fast analysis_view:dtmf_recvr_core/view_wcl_typical


```
Introduction—Setting and Getting Attribute Values
```
September 2017 147 Product Version 17.1

➤ To s e t a module attribute, type

```
get_db [vfind /des*/ design -module name ]. attribute_name attribute_value
```
➤ To get a module attribute value, type

```
get_db [vfind /des*/ design -module name ]. attribute_name
```
**Note:** These attributes are located at /designs/ _design_ /modules

## constraint_mode Attributes

➡ To get a constraint_mode attribute value, type:

```
get_db constraint_mode: design/constraint_mode .attribute_name
```
To get the constraint modes of a design, type:

genus@root:> get_db constraint_modes *

**Example**

genus@root:> get_db constraint_modes *
constraint_mode:dtmf_recvr_core/funct_wcl_slow constraint_mode:dtmf_recvr_core/
funct_wcl_fast constraint_mode:dtmf_recvr_core/funct_wcl_typical

## delay_corner Attributes

➡ To get a delay_corner attribute value, type:

```
get_db delay_corner: design/delay_corner .attribute_name
```
To get the delay corners of a design, type:

genus@root:> get_db delay_corners *

**Example**

genus@root:> get_db delay_corners *
delay_corner:dtmf_recvr_core/delay_corner_wcl_slow delay_corner:dtmf_recvr_core/
delay_corner_wcl_fast delay_corner:dtmf_recvr_core/delay_corner_wcl_typical

## design Attributes

Contain information about the specified design.

➤ To s e t a design attribute, type

```
set_db attribute_name attribute_value /designs/ design
```

```
Introduction—Setting and Getting Attribute Values
```
September 2017 148 Product Version 17.1

```
or
set_db [vfind /des* -design name ]. attribute_name attribute_value
```
➤ To get a design attribute value, type

```
get_db /. attribute_name design
```
## hinst Attributes

Contain information about a hierarchical instance in the specified design. Instance objects are
found in the instances_comb, instances_seq, and instances_hier directories.

➤ To set an hinst attribute, type

```
set_db [vfind /des*/ design -hinst name ]. attribute_name attribute_value
```
➤ To get an hinst attribute value, type

```
get_db [vfind /des*/ design -hinst name ]. attribute_name
```
## inst Attributes

Contain information about a combinational or sequential instance in the specified design.

➤ To set an inst attribute, type

```
set_db [vfind /des*/ design -inst name ]. attribute_name attribute_value
```
➤ To get an inst attribute value, type

```
get_db [vfind /des*/ design -inst name ]. attribute_name
```
## library_domain Attributes

Contain information about the libraries associated with a library domain. These attributes are
read-write attributes.

➤ To s e t a library_domain attribute value, type

```
set_db [vfind /libraries -library_domain domain ]. attribute_name
\attribute_value
```
➤ To get a library_domain attribute value, type

```
get_db [vfind /libraries -library_domain domain ]. attribute_name
```
**Note:** These attributes are located at /libraries/library_domains/ _domain_.


```
Introduction—Setting and Getting Attribute Values
```
September 2017 149 Product Version 17.1

## library_set Attributes

➤ To get a library_set attribute value, type

```
get_db library_set: library_set_name .attribute_name
```
To get the delay corners, type:

genus@root:> get_db library_sets

**Example**

genus@root:> get_db library_sets
library_set:wcl_slow library_set:wcl_fast library_set:wcl_typical

## mode Attributes

Contain information about the design modes of the design. Mode objects are found in the
mode directory in the design directory. These attributes are read-only attributes, so you
cannot set their values.

➤ To get a mode attribute value, type

```
get_db [vfind /des*/ design -mode name ]. attribute_name
```
## module Attributes

Contain information about the modules in the specified design. Modules correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

➤ To s e t a module attribute, type

```
get_db [vfind /des*/ design -module name ]. attribute_name attribute_value
```
➤ To get a module attribute value, type

```
get_db [vfind /des*/ design -module name ]. attribute_name
```
**Note:** These attributes are located at /designs/ _design_ /modules

## rc_corner Attributes

➤ To get an rc_corner attribute value, type

```
get_db rc_corner: rc_corner .attribute_name
```
To get all rc_corners, type:

genus@root:> get_db rc_corners


```
Introduction—Setting and Getting Attribute Values
```
September 2017 150 Product Version 17.1

**Example**

genus@root:> get_db rc_corners
rc_corner:rc_corner

## root Attributes

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To s e t a root attribute, type

```
set_db /. attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_db /. attribute_name /
```
## timing_condition Attributes

➤ To get a ltiming_condition attribute value, type

```
get_db timing_condition: timing_condition .attribute_name
```
To get all timing_conditions, type:

genus@root:> get_db timing_conditions

**Example**

genus@root:> get_db timing_conditions
timing_condition:timing_cond_wcl_slow timing_condition:timing_cond_wcl_fast
timing_condition:timing_cond_wcl_typical


September 2017 151 Product Version 17.1

# 2

## General

## List

**_attribute Attributes_**

■ additional_help on page 157

■ category on page 157

■ check_function on page 157

■ compute_function on page 158

■ data_type on page 158

■ default_value on page 158

■ help on page 158

■ indices on page 159

■ is_computed on page 159

■ is_hidden on page 159

■ is_obsolete on page 159

■ is_saved on page 159

■ is_settable on page 160

■ is_user_defined on page 160

■ possible_values on page 160

■ set_function on page 160

■ skip_in_db on page 161

■ units on page 161


```
General
```
September 2017 152 Product Version 17.1

**_command Attributes_**

■ category on page 162

■ help on page 162

■ protected on page 162

■ tcl_defined on page 162

■ usage on page 162

■ user_defined on page 163

■ version on page 163

**_command_option Attributes_**

■ command on page 164

■ data_type on page 164

■ help on page 164

■ is_list on page 164

■ protected on page 164

■ required on page 165

**_message Attributes_**

■ count on page 166

■ help on page 166

■ help_always_visible on page 166

■ id on page 166

■ max_print on page 166

■ print_count on page 167

■ priority on page 167

■ screen_max_print on page 167

■ screen_print_count on page 168


```
General
```
September 2017 153 Product Version 17.1

■ severity on page 168

■ truncate on page 168

■ type on page 169

**_root Attributes_**

■ attribute_path on page 170

■ beta_feature on page 170

■ command_log on page 171

■ common_ui on page 171

■ continue_on_error on page 171

■ dont_report_library on page 171

■ dont_report_operating_conditions on page 172

■ enable_unified_metrics on page 172

■ fail_on_error_mesg on page 172

■ get_db_display_limit on page 172

■ heartbeat on page 173

■ information_level on page 173

■ init_ground_nets on page 173

■ init_lib_search_path on page 174

■ init_min_dbu_per_micron on page 174

■ init_power_nets on page 174

■ limited_access_feature on page 174

■ limit_lbr_messages on page 175

■ load_average on page 175

■ log_command_error on page 175

■ log_file on page 176

■ metric_advanced_url_endpoint on page 176


```
General
```
September 2017 154 Product Version 17.1

■ metric_auto_capture on page 176

■ metric_capture_config on page 176

■ metric_capture_depth on page 176

■ metric_capture_design_image on page 177

■ metric_capture_max_drc_markers on page 177

■ metric_capture_min_count on page 177

■ metric_capture_overwrite on page 177

■ metric_capture_per_view on page 177

■ metric_capture_timing_paths on page 178

■ metric_capture_tns_histogram on page 178

■ metric_capture_tns_histogram_buckets on page 178

■ metric_capture_tns_histogram_paths on page 178

■ metric_category_status_map on page 179

■ metric_current_run_id on page 179

■ metric_enable on page 179

■ metric_page_cfg on page 180

■ metric_summary_metrics on page 180

■ nc_protect_version on page 180

■ oa_abstract_view on page 180

■ oa_def_file on page 180

■ oa_default_rule on page 180

■ oa_layout_view on page 181

■ oa_search_lib on page 181

■ oa_special_rule on page 181

■ path on page 181

■ print_error_info on page 182

■ program_major_version on page 182


```
General
```
September 2017 155 Product Version 17.1

■ program_name on page 182

■ program_short_name on page 182

■ program_version on page 182

■

■ report_library_message_summary on page 183

■ report_tcl_command_error on page 184

■ restore_history_file on page 184

■ save_history_file on page 185

■ script_search_path on page 185

■ set_db_verbose on page 185

■ show_report_options on page 186

■ source_suspend_on_error on page 186

■ source_verbose on page 186

■ source_verbose_info on page 186

■ source_verbose_proc on page 187

■ startup_license on page 187

■ statistics_db_file on page 188

■ statistics_db_runtime on page 188

■ statistics_enable_power_report on page 189

■ statistics_log_data on page 189

■ statistics_run_description on page 190

■ statistics_run_id on page 190

■ stdout_log on page 191

■ tcl_partial_cmd_argument_matching on page 191

■ tcl_return_display_length_limit on page 191

■ tinfo_include_load on page 192

■ tinfo_tstamp_file on page 192


```
General
```
September 2017 156 Product Version 17.1

■ trigger_post_time_info on page 192


```
General
```
September 2017 157 Product Version 17.1

## attribute Attributes

## additional_help

additional_help _string_

**Read-only** attribute attribute. Returns the additional help for the specified attribute.

**Note:** Most attributes have no additional help.

**Related Information**

## category

category _string_

**Read-only** attribute attribute. Returns the category that the specified attribute belongs
to. Categories group attributes that perform similar functions. For example, elab indicates
that the attribute is used during elaboration. All categories starting with lp_ indicate that
these attributes are used for low power.

**Related Information**

## check_function

check_function _string_

**Read-only** attribute attribute. Returns the name of the Tcl proc that ensures that the
defined attribute is valid.

**Related Information**

Related command: define_attribute

Related command: define_attribute

Related command: define_attribute


```
General
```
September 2017 158 Product Version 17.1

## compute_function

compute_function _string_

**Read-only** attribute attribute. Returns the name of the Tcl proc that computes the
attribute value.

**Related Information**

## data_type

data_type _string_

**Read-only** attribute attribute. Returns the data type of the value of the specified attribute.
The data type can be boolean, fixed point, floating point number, integer, or string.

**Related Information**

## default_value

default_value _string_

**Read-only** attribute attribute. Returns the default value of the specified attribute.

**Related Information**

## help

help _string_

**Read-only** attribute attribute. Returns the help string for the specified attribute.

**Related Information**

Related command: define_attribute

Related command: define_attribute

Related command: define_attribute

Related command: define_attribute


```
General
```
September 2017 159 Product Version 17.1

## indices

indices _string_

**Read-only** attribute attribute. Returns the indices of this attribute.

## is_computed

is_computed {false | true}

**Read-only** attribute attribute. Indicates whether the value of the specified attribute is
computed.

**Related Information**

## is_hidden

is_hidden {false | true}

**Read-only** attribute attribute. Indicates whether this is a hidden attribute.

**Related Information**

## is_obsolete

is_obsolete {false | true}

**Read-only** attribute attribute. Indicates whether this attribute is obsolete.

## is_saved

is_saved {false | true}

**Read-only** attribute attribute. Indicates whether this attribute is saved.

Related command: define_attribute

Related command: define_attribute


```
General
```
## September 2017 5 Product Version 17.

## is_settable

is_settable {false | true}

**Read-only** attribute attribute. Indicates whether the value of the specified attribute can
be set with the set_db command.

## is_user_defined

is_user_defined {false | true}

**Read-only** attribute attribute. Indicates whether this attribute was defined after startup
in Tcl with the define_attribute command.

## parent

parent _object_type_

**Read-only** attribute attribute. Returns the parent object_type of the attribute.

**Example**

The following example shows that the innovus_executable attribute is a root attribute,

genus@root:> get_db [get_db attributes */innovus_executable] .parent
root

## possible_values

possible_values _string_lists_

**Read-only** attribute attribute. Returns the possible values for the attribute.

## set_function

set_function _string_

**Read-only** attribute attribute. Returns the name of the Tcl proc that allows to override
(set) a user-defined value.

**Note:** This attribute applies only to user-defined attributes and its value corresponds to the
value set with the -set_function option of the define_attribute command.


```
General
```
September 2017 161 Product Version 17.1

**Related Information**

## skip_in_db

skip_in_db {false | true}

**Read-only** attribute attribute. Indicates whether the attribute was skipped by the
write_db command.

## units

units _string_

**Read-only** attribute attribute. Returns the units of the value of the specified attribute.

**Note:** Most attributes have no units.

Related command: define_attribute


```
General
```
September 2017 162 Product Version 17.1

## command Attributes

## category

category _string_

**Read-only** command attribute. Returns the command category.

## help

help _string_

**Read-only** command attribute. Returns the command help.

## protected

protected { false | true}

_Default_ : false

**Read-only** command attribute. Indicates whether the command is hidden.

## tcl_defined

tcl_defined { false | true}

_Default_ : false

**Read-only** command attribute. Indicates whether the command is Tcl-defined.

## usage

usage _string_

**Read-only** command attribute. Returns the command usage or syntax.


```
General
```
September 2017 163 Product Version 17.1

## user_defined

user_defined {false | true}

_Default_ : false

**Read-only** command attribute. Indicates whether the command is user-defined.

## version

version _string_

**Read-only** command attribute. Returns the command version.


```
General
```
September 2017 164 Product Version 17.1

## command_option Attributes

## command

command _string_

**Read-only** command_option attribute. Returns the command to which this option belongs..

## data_type

data_type _string_

**Read-only** command_option attribute. Returns the data type to be used for this command
option. The data type can be boolean, fixed point, floating point number, integer, or string.

## help

help _string_

**Read-only** command_option attribute. Returns the command option help.

## is_list

is_list { false | true}

_Default_ : false

**Read-only** command_option attribute. Indicates whether the command option is a list.

## protected

protected { false | true}

_Default_ : false

**Read-only** command_option attribute. Indicates whether the command option is hidden.


```
General
```
September 2017 165 Product Version 17.1

## required

required { false | true}

**Read-only** command_option attribute. Indicates whether the command option is a required
option..


```
General
```
September 2017 166 Product Version 17.1

## message Attributes

## count

count _integer_

**Read-only** message attribute. Specifies the number of times the message has been issued.
The value of this attribute is larger than or equal to the value of the print_count attribute.

## help

help _string_

**Read-only** message attribute. Returns a more detailed explanation of the message or can
include help to debug the problem.

## help_always_visible

help_always_visible {false | true}

_Default_ : false

**Read-write** message attribute. When enabled, the help for the message will be shown each
time the message occurs. By default, the extended help is only shown the first time the
message occurs.

## id

id _integer_

**Read-only** message attribute. Returns the identification number of the message.

## max_print

max_print {infinity | _integer_ }

_Default_ : inf (infinity)

**Read-write** message attribute. Specifies the maximum number of times a message can be
printed to the logifle _and_ the screen.


```
General
```
September 2017 167 Product Version 17.1

**Related Information**

## print_count

print_count _integer_

**Read-only** message attribute. Specifies the number of times the message has been printed
to the logfile _and_ the screen. The value of this attribute is smaller than or equal to the value
of the max_print attribute, and is also determined by the value of the
information_level attribute. The value of this attribute is smaller than or equal to the
value of the count attribute.

**Related Information**

## priority

priority _integer_

**Read-only** message attribute. Returns the priority of the message. If the priority of a
message is higher than the value of the information_level attribute, it will not be printed.

## screen_max_print

screen_max_print {infinity | _integer_ }

_Default_ : inf (infinity)

**Read-write** message attribute. Specifies the maximum number of times this message can
be printed to the screen.The max_print message attribute takes precedence if its value is
smaller than the value of screen_max_print.

**Related Information**

Related attribute: screen_max_print

Related attribute: screen_print_count

Related attribute: max_print


```
General
```
September 2017 168 Product Version 17.1

## screen_print_count

screen_print_count _integer_

**Read-only** message attribute. Specifies the number of times the message has been printed
to the the screen. The value of this attribute is smaller than or equal to the value of the
screen_max_print attribute, and is also determined by the value of the
information_level attribute. The value of this attribute is smaller than or equal to the
value of the count attribute.

**Related Information**

## severity

severity {Info | Error | Warning}

**Read-write** message attribute. Returns the severity of the message. You can upgrade the
severity of a particular message. For example, you can change the severity of a message
from Warning to Error, but you cannot change the severity from Error to Info.

**Example**

The following example upgrades the severity of the LBR-34 message from Warning to Error:

genus@root:> get_db message:LBR/LBR-34 .severity
Warning
genus@root:> set_db message:LBR/LBR-34 .severity Error
Setting attribute of message 'LBR-34': 'severity' = Error
1 Error

## truncate

truncate {true | false}

_Default_ : true

**Read-write** message attribute. Limits messages in Genus to 4000 characters. All characters
after the 4000 character limit are truncated. To remove this limit, set the attribute to false.
However, this may dramatically increase the size of the log file.

Related attribute: print_count


```
General
```
September 2017 169 Product Version 17.1

## type

type _string_

**Read-only** message attribute. Returns a brief explanation for the message.


```
General
```
September 2017 170 Product Version 17.1

## root Attributes

## attribute_path

attribute_path {basename | pathname | vname}

_Default:_ basename

**Read-write** root attribute. Specifies the format to use for the object names in the command
output of the set_db and reset_db commands. The format can help you find an object when
multiple objects in the design have the same (base) name. The attribute can have the following
values:

**Related Information**

## beta_feature

beta_feature {{ _feature key_ }...}

**Read-write** root attribute. Specifies a list of sub-lists to enable beta features. Each sublist
contains a feature name and the corresponding key to access the feature.

**Note:** You need to contact Cadence to access a limited-access feature and get the required
key.

basename Specifies to return the object name.

pathname Specifies to return the full vdir path to the object.

vname Specifies to return the Verilog style names where appropriate,
otherwise defaults to the basename.

Related commands: reset_db

```
set_db
```

```
General
```
## September 2017 6 Product Version 17.

## cmd_file

cmd_file _string_

_Default_ : genus.cmd

**Read-write** root attribute. Specifies the output file to which to write all commands executed
in the session.

## command_log

command_log _string_

_Default_ : genus.cmd

**Read-write** root attribute. Specifies the output file to which to write all commands executed
in the session.

## common_ui

common_ui {true |false}

_Default:_ true

**Read-write** root attribute. Enables the common-UI command mode. By default, the tool
starts with common UI.

## continue_on_error

continue_on_error {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to continue processing the scripts even if an
error occurs. Set this attribute to true to continue processing when an error occurred.

## dont_report_library

dont_report_library {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, the operating conditions information in the report
headers is suppressed.


```
General
```
September 2017 172 Product Version 17.1

## dont_report_operating_conditions

dont_report_operating_conditions {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, the library information in the report headers is
suppressed.

## enable_unified_metrics

enable_unified_metrics {false | true}

_Default:_ false

**Read-write** root attribute. Enables the calculation and population of unified metrics with the
generate_reports and write_reports commands.

## fail_on_error_mesg

fail_on_error_mesg {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus commands will fail (stop) whenever they
produce an ERROR message.

**Note:** This behavior applies automatically to all commands implemented in C++. However,
for a command implemented in Tcl, the attribute has no effect unless the command checks
the value of this attribute to drive its behavior.

## get_db_display_limit

get_db_display_limit _integer_

_Default_ : 10

**Read-write** root attribute. Controls how many elements in the object list are displayed. Any
object list from get_db is limited to 10 for display purposes.


```
General
```
September 2017 173 Product Version 17.1

## heartbeat

heartbeat _integer_

_Default_ : 0

**Read-write** root attribute. Causes a periodic output to stderr which includes current
memory, runtime, and loading statistics

## information_level

information_level _integer_

_Default_ : 1

**Read-write** root attribute. Controls the amount of information Genus produces when
executing commands. Specify a number of 0 through 11. The higher the value, the more
verbose the output. The extra verbosity can be useful when debugging problem designs.

**Example**

If you set the value of the information_level attribute to 3 before you run the
check_dft_rules command, the output of the command will also list the valid scan cells it
found in the technology library.

**Related Information**

## init_ground_nets

init_ground_nets _string_

**Read-write** root attribute. Specifies the global ground net.

Affects these commands: all commands


```
General
```
September 2017 174 Product Version 17.1

## init_lib_search_path

init_lib_search_path _Tcl_list_

_Default_ : {. / _install_path_ / _build_ /tools.lnx86/lib/tech}

**Read-write** root attribute. Specifies a list of UNIX directories that Genus should search to
locate the technology libraries and LEF libraries.

**Note:** The “~” is supported.

**Related Information**

## init_min_dbu_per_micron

init_min_dbu_per_micron _integer_

_Default_ : 0

**Read-write** root attribute. Specifies the minimum DBU per micron.

## init_power_nets

init_power_nets _string_

**Read-write** root attribute. Specifies the global power net.

## limited_access_feature

limited_acces_feature {{ _feature key_ }...}

**Read-write** root attribute. Specifies a list of sub-lists to enable limited access features.
Each sublist contains a feature name and the corresponding key to access the feature.

**Note:** You need to contact Cadence to access a limited-access feature and get the required
key.

**Example**

genus@root:/> set_db limited_access_feature {{ieee_1801 _nnnn_ }} /

Affects these attributes: library on page 464

```
lef_library on page 617
```

```
General
```
September 2017 175 Product Version 17.1

## limit_lbr_messages

limit_lbr_messages {true | false}

_Default_ : trueroot

**Read-write** root attribute. Controls the printing of the LBR messages. By default, each LBR
message will be printed maximum twenty times for each library that is being read. If for any
LBR message, the max_print attribute has a lower limit, this limit will take precedence. If
you set this attribute to false, all LBR messages will be printed to the logfile.

**Related Information**

## load_average

load_average _float_

**Read-only** root attribute. Returns the load average of this server for the last fifteen minutes.
The fifteen-minute load average is the average number of active (cpu-bound) processes on
the server where Genus is running. It gives an indication whether the server is overloaded. It
is important that the load average does not exceed the number of cpus on a server.

## log_command_error

log_command_error {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether a failing command is reported in the logfile.

**Related Information**

Related attribute: max_print on page 166

Affects these commands: all commands


```
General
```
September 2017 176 Product Version 17.1

## log_file

log_file _log_file_name_

_Default_ : genus.log

**Read-write** root attribute. Specifies the log file name for the current session. All information
printed to standard out will be recorded in the specified log file.

## metric_advanced_url_endpoint

metric_advanced_url_endpoint _string_

**Read-write** root attribute. Specifies the base URL for the advanced metric server.

## metric_auto_capture

metric_auto_capture {false | true}

_Default_ : false

**Read-write** root attribute. Enables super commands to automatically create metric
snapshots.

## metric_capture_config

metric_capture_config {false | true}

_Default_ : false

**Read-write** root attribute. Specifies the configuration for the metric category Tcl code.

## metric_capture_depth

metric_capture_depth _integer_

_Default_ : 0

**Read-write** root attribute. Specifies the depth for capturing hinst design and power metrics.


```
General
```
September 2017 177 Product Version 17.1

## metric_capture_design_image

metric_capture_design_image _string_

_Default_ : true

**Read-write** root attribute. Captures design image.

## metric_capture_max_drc_markers

metric_capture_max_drc_markers _max_number_

_Default_ : 100000

**Read-write** root attribute. Specifies the maximum number of DRC markers to include in
metric image.

## metric_capture_min_count

metric_capture_min_count _integer_

_Default_ : 1000

**Read-write** root attribute. Specifies the minimum instance count for capturing hinst design
and power metrics.

## metric_capture_overwrite

metric_capture_overwrite {false | true}

_Default_ : false

**Read-write** root attribute. Specifies the minimum instance count for capturing hinst design
and power metrics.

## metric_capture_per_view

metric_capture_per_view {true | false}

_Default_ : true

**Read-write** root attribute. Captures the timing metrics per analysis_view.


```
General
```
September 2017 178 Product Version 17.1

## metric_capture_timing_paths

metric_capture_timing_paths _integer_

_Default_ : 10

**Read-write** root attribute. Specifies the number of paths to capture for detailed display.

## metric_capture_tns_histogram

metric_capture_tns_histogram {true | false}

_Default_ : true

**Read-write** root attribute. Captures the histogram data for TNS.

## metric_capture_tns_histogram_buckets

metric_capture_tns_histogram_buckets _integer_

_Default_ : 50

**Read-write** root attribute. Specifies the number of buckets for the TNS histogram.

## metric_capture_tns_histogram_paths

metric_capture_tns_histogram_paths _integer_

_Default_ : 10000

**Read-write** root attribute. Specifies the number of paths to capture for the TNS histogram.


```
General
```
September 2017 179 Product Version 17.1

## metric_category_status_map

metric_category_status_map _string_

_Default_ : {} {flow} hdl {flow design} generic {flow design}
generic_placed {flow design} unmapped {flow design}
partially_mapped {flow design}
partially_mapped_unplaced {flow design}
partially_mapped_placed {flow design}
mapped {flow design setup power}
annotated {flow design setup power}
annotated_unplaced {flow design setup power}
annotated_partially_placed {flow design setup power}
mapped_placed {flow design setup power}
annotated_placed {flow design setup power}
unplaced {flow design setup power}
placed {flow design setup power check}
placed_routed {flow design setup power check route}
clock_synthesized {flow design setup power check clock hold}
clock_synthesized_routed {flow design setup power check clock hold
route}

**Read-write** root attribute. Defines which metric categories to compute based on the state
of the design. Active categories will be executed during create_snapshot.

## metric_current_run_id

metric_current_run_id _string_

**Read-write** root attribute. Specifies the current unique run ID returned by the advanced
metric server.

## metric_enable

metric_enable {false | true}

_Default_ : false

**Read-write** root attribute. Enables a metric snapshot capture with create_snapshot.


```
General
```
## September 2017 7 Product Version 17.

## metric_page_cfg

metric_page_cfg _string_

**Read-write** root attribute. Specifies the page configuration used by report_qor.

## metric_summary_metrics

metric_summary_metrics _string_

**Read-write** root attribute. Specifies summary metrics to be inherited when viewing
snapshots and runs.

## nc_protect_version

nc_protect_version _string_

**Read-only** root attribute. Indicates which release of the ncprotect utiltiy is supported by
Genus.

Currently, the release of the ncprotect utility supported by Genus is IUS 15.10-s022.

**Note:** The ncprotect utility is a utility of the Cadence® NC-Verilog Simulator and of the
Cadence® NC-VHDL Simulator. Both simulators are part of the IUS release.

## oa_abstract_view

oa_abstract_view _view_

**Read-write** root attribute. Specifies the view to be used by the read_physical command.

## oa_def_file

oa_def_file _string_

**Read-write** root attribute. Returns the DEF file created by the import_oa_db command.

## oa_default_rule

oa_default_rule _string_

**Read-write** root attribute. Specifies the constraint group to use for the standard nets.


```
General
```
September 2017 181 Product Version 17.1

## oa_layout_view

oa_layout_view _string_

**Read-write** root attribute. Specifies the list of views to process.

## oa_search_lib

oa_search_lib _string_

**Read-write** root attribute. Specifies the list of Open Access libraries to search if cells are
not found in the OA reference.

## oa_special_rule

oa_special_rule _string_

**Read-write** root attribute. Specifies the constraint group to use for the special nets.

## path

path _string_

_Default:_. / /libraries/* /libraries/library_domains/*/*
/libraries/library_sets/*/* /libraries/library_domains/*
/libraries/library_sets/* /designs/*
/designs/*/timing/clock_domains/*
/designs/*/dft/test_clock_domains/*
/designs/*/dft/mbist/mbist_clock_domains/* /designs/*/modes
/designs/*/modes/*/clock_domains/* /mmmc_designs_spec/*
/designs/*/mmmc/*

**Read-write** root attribute. Specifies the search paths for implicit finds. During an implicit
find, Genus will perform an exhaustive search by recursively searching the specified paths.


```
General
```
September 2017 182 Product Version 17.1

## print_error_info

print_error_info {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the tool prints the errorInfo variable when a
command fails. If this attribute is set to true, the tool prints out a stack of Tcl errorInfo for
the current script.

## program_major_version

program_major_version _string_

_Default_ : 17.1

**Read-write** root attribute. Specifies the major version of the program.

## program_name

program_name _string_

_Default_ : Genus Synthesis Solution

**Read-only** root attribute. Returns the name of the program being run. This may be useful
for generating headers in customized reports.

## program_short_name

program_short_name _string_

_Default_ : genus

**Read-only** root attribute. Returns the short name of the program being run. This name is
used for the prompt, the command file, and so on.

## program_version

program_version _string_

**Read-only** root attribute. Returns the version of the program being run. This may be useful
for generating headers in customized reports.


```
General
```
September 2017 183 Product Version 17.1

**Example**

genus@root:> get_db / .program_version
17.1-p001_1

## prompt_print_cwd

prompt_print_cwd {true | false}

_Default_ : true

**Read-write** root attribute. Includes the current working directory (cwd) in the command
prompt.

**Example**

@genus:root: 5> set_db prompt_print_cwd false
Setting attribut of root ’/’: ’prompt_print_cwd’ = false
1 false
@genus 6>

## report_library_message_summary

report_library_message_summary {true | false}

_Default_ : true

**Read-write** root attribute. Enables printing of a summary of the messages issued during
library parsing. Messages issued during processing of the libary are not included.

**Example**

Loading library /.../lib/mylib.lib
Info : An unsupported construct was detected in this library. [LBR-40]
: /.../lib/mylib.lib:102:16: Construct ’output_voltage’ is not supported.
: Check to see if this construct is really needed for synthesis. Many
liberty constructs are not actually required.
Info : An unsupported construct was detected in this library. [LBR-40]
: /.../lib/mylib.lib:108:15: Construct ’input_voltage’ is not supported.
Info : Created nominal operating condition. [LBR-412]
: Operating condition ’_nominal_’ was created for the PVT values (1.00000
0,
2.250000, 125.000000) in library ’/.../lib/mylib.lib’.
:The nominal operating condition represents either the nominal PVT values
if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

```
Message Summary for Library /.../lib/mylib.lib:
************************************************************
An unsupported construct was detected in this library. [LBR-40]: 2
Created nominal operating condition. [LBR-412]: 1
************************************************************
```

```
General
```
September 2017 184 Product Version 17.1

## report_tcl_command_error

report_tcl_command_error {false | true}

_Default_ : false

**Read-write** root attribute. Enables printing of Genus messages for Tcl command errors,
such as wrong number of arguments, or bad set command. This allows to catch these errors
with the report messages. By default, Tcl command errors are not registered.

**Example**

genus@root:> set_db / .report_tcl_command_error true
genus@root:> set foo
Error : Tcl ’set’ command has encountered an error. [TUI-7]
: can’t read "foo": no such variable while executing "set foo"
: Check the syntax and rerun.
can’t read "foo": no such variable
genus@root:> set foo 1 2
Error : Tcl command has wrong number of arguments. [TUI-9]
: wrong # args: should be "set varName ?newValue?"
: Check the syntax and rerun.
Error : Tcl ’set’ command has encountered an error. [TUI-7]
: wrong # args: should be "set varName ?newValue?" while executing "set foo
1 2"
wrong # args: should be "set varName ?newValue?"
genus@root:>

## restore_history_file

restore_history_file {false | true}

_Default_ : false

**Read-write** root attribute. Controls the restoration of a history file. When you enable this
attribute, the true history is restored from the ~/.genus_history file.

**Related Information**

Related attribute: save_history_file on page 185


```
General
```
September 2017 185 Product Version 17.1

## save_history_file

save_history_file {false | true}

_Default_ : false

**Read-write** root attribute. Controls the creation of a history file. When you enable this
attribute, the command history is saved to the ~/.rc_history file.

**Related Information**

## script_search_path

script_search_path _string_

_Default:_ {. /install_dir/lib/etc}

**Read-write** root attribute. Specifies the search path for script files. The “~” is supported.

**Note:** This attribute affects the include and the source commands.

**Related Information**

## set_db_verbose

set_db_verbose {true | false}

_Default_ : true

**Read-write** root attribute. Controls the verbosity of the messages when you set an attribute.
Disable this attribute to suppress the info messages given when you set an attribute.

**Related Information**

Related attribute: restore_history_file on page 184

Affects this command: include

Affects this command: set_db


```
General
```
September 2017 186 Product Version 17.1

## show_report_options

show_report_options {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the report command options used to generate
a report are printed in the report header. By default, the command options are not printed.

## source_suspend_on_error

source_suspend_on_error {false | true)

_Default_ : false

**Read-write** root attribute. If set to true, the tool enters the suspend mode if an error occurs
while sourcing the script. You can then interactively correct the error in the script and resume
to run the script.

## source_verbose

source_verbose {true | false}

_Default_ : true

**Read-write** root attribute. If you set this attribute to true, each command in a file is printed
as it is executed along with the file name from which it came and the line number. All
information is printed to standard output. Since each command is evaluated when it executes,
setting this attribute to true can have some impact on the runtime and logfile sizes due to
the amount of extra data being dumped.

## source_verbose_info

source_verbose_info {false | true}

_Default_ : false

**Read-write** root attribute. Controls the information printed to standard output when the
source_verbose attribute is set to true. If you set this attribute to true, the tool writes out
the command along with the file name from which it came, line number, current memory
usage, and CPU time. By default, only the command name will be printed.


```
General
```
September 2017 187 Product Version 17.1

**Related Information**

## source_verbose_proc

source_verbose_proc {false | true}

_Default_ : false

**Read-write** root attribute. Enables printing of the proc bodies in the script files to the
command file. This attribute is only taken into account if the source_verbose root attribute
was set to true. Because some of the procs can be very large, enabling this attribute can
result in a huge command file.

**Related Information**

## startup_license

startup_license _string_

**Read-only** root attribute. Returns the name of the primary license that was used to start the
tool.

**Example**

genus@root:> get_db startup_license
Genus_synthesis

**Note:** This information is also printed in the beginning of the log file:

Checking out license Genus_synthesis

Related attribute: source_verbose_proc on page 187

Affected by this attribute: source_verbose_info on page 186


```
General
```
September 2017 188 Product Version 17.1

## statistics_db_file

statistics_db_file _file_

_Default_ : _current_directory_ / _run_id_ .stats_db

**Read-only** root attribute. Specifies the name of the database file being written out to save
the metrics data.

**Example**

set_db / .statistics_db_file ./output/sample.stats_db

**Related Information**

## statistics_db_runtime

statistics_db_runtime _float_

**Read-only** root attribute. Returns the elapsed runtime used to compute the statistics and
write out the database file. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

Related attributes: statistics_db_runtime on page 188

```
statistics_enable_power_report on page 189
statistics_log_data on page 189
statistics_run_description on page 190
statistics_run_id on page 190
```
Related attributes: statistics_db_file on page 188

```
statistics_enable_power_report on page 189
statistics_log_data on page 189
statistics_run_description on page 190
statistics_run_id on page 190
```

```
General
```
September 2017 189 Product Version 17.1

## statistics_enable_power_report

statistics_enable_power_report {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to include the power metrics in the statistics
information for the design.

**Related Information**

## statistics_log_data

statistics_log_data {false | true}

_Default_ : false

**Read-write** root attribute. Controls tracking and generation of the QoR metrics at each
predefined (elaborate and synthesize) stage. By default, QoR metrics are not tracked or
generated at the predefined stages.

**Related Information**

Related attributes: statistics_db_file on page 188

```
statistics_db_runtime on page 188
statistics_log_data on page 189
statistics_run_description on page 190
statistics_run_id on page 190
```
Related attributes: statistics_db_file on page 188

```
statistics_db_runtime on page 188
statistics_enable_power_report on page 189
statistics_run_description on page 190
statistics_run_id on page 190
```

```
General
```
September 2017 190 Product Version 17.1

## statistics_run_description

statistics_run_description _string_

_Default_ : ""

**Read-only** root attribute. Specifies the description for the run. This information is captured
along with the QoR metrics which makes it easier to compare multiple runs.

**Related Information**

## statistics_run_id

statistics_run_id _string_

_Default_ : _design.date_time_stamp_

**Read-only** root attribute. Specifies the user-defined identification (ID) for the synthesis run.

**Example**

set_db / .statistics_run_id generic_med_map_high

**Related Information**

Related attributes: statistics_db_file on page 188

```
statistics_db_runtime on page 188
statistics_enable_power_report on page 189
statistics_log_data on page 189
statistics_run_id on page 190
```
Related attributes: statistics_db_file on page 188

```
statistics_db_runtime on page 188
statistics_enable_power_report on page 189
statistics_log_data on page 189
statistics_run_description on page 190
```

```
General
```
September 2017 191 Product Version 17.1

## stdout_log

stdout_log _log_file_name_

_Default_ : genus.log

**Read-write** root attribute. Specifies the log file name for the current session. All information
printed to standard out will be recorded in the specified log file. You can specify different log
files multiple times during one session, thereby recording information that begins from a
different part of the flow.

## tcl_partial_cmd_argument_matching

tcl_partial_cmd_argument_matching {quiet | warn | error}

_Default_ : quiet

**Read-write** root attribute. Specifies how to handle conflicts when a partial match of an
attribute name is specified with the get_db command. You can request to report a warning
or error, but by default no message is given.

**Example**

All queries below produce the same result (assuming all of them have unique match, that is,
nothing like pin_ or pina is available in the system.

get_db pins
pin:I0/I pin:I0/Z pin:I1/I1/I
get_db designs .pins
pin:I0/I pin:I0/Z pin:I1/I1/I
get_db designs .pin
pin:I0/I pin:I0/Z pin:I1/I1/I

## tcl_return_display_length_limit

tcl_return_display_length_limit _integer_

_Default_ : 4096

**Read-write** root attribute. Limits the string length of the command results printed by the Tcl
interpreter in Genus.


```
General
```
## September 2017 8 Product Version 17.

## tinfo_include_load

tinfo_include_load {false | true}

_Default_ : false

**Read-write** root attribute.Controls whether to include average system load information in
the output of the time_info command.

## tinfo_tstamp_file

tinfo_tstamp_file _file_

_Default_ : .rs.tstamp

**Read-write** root attribute. Specifies the file path of the time_info .tstamp file that saves
the runtime information reported by the time_info command.

## trigger_post_time_info

trigger_post_time_info _string_

**Read-write** root attribute. Specifies the list of procedures and arguments to execute after
the time_info command has been run.


September 2017 193 Product Version 17.1

# 3

## Flow Attributes

## List

**_flow Attributes_**

■ end_steps on page 196

■ owner on page 196

■ run_count on page 196

■ skip_metric on page 196

■ start_steps on page 196

■ steps on page 197

■ tool on page 197

■ tool_options on page 197

**_flow_step Attributes_**

■ begin_tcl on page 198

■ body_tcl on page 198

■ check_tcl on page 198

■ end_steps on page 199

■ end_tcl on page 199

■ exclude_time_metric on page 199

■ owner on page 199

■ run_count on page 199

■ skip_db on page 200

■ skip_metric on page 200


```
Flow Attributes—List
```
September 2017 194 Product Version 17.1

■ start_steps on page 200

■ status on page 200

**_root attributes_**

■ design_flow_effort on page 201

■ flow_branch on page 201

■ flow_caller_data on page 201

■ flow_cla_enabled_features on page 201

■ flow_cla_inject_tcl on page 201

■ flow_current on page 202

■ flow_database_directory on page 202

■ flow_edit_wildcard_end_steps on page 202

■ flow_edit_wildcard_start_steps on page 202

■ flow_error_errorinfo on page 202

■ flow_error_message on page 203

■ flow_exit_when_done on page 203

■ flow_footer_tcl on page 203

■ flow_header_tcl on page 203

■ flow_hier_path on page 203

■ flow_history on page 203

■ flow_log_directory on page 204

■ flow_mail_on_error on page 205

■ flow_mail_to on page 205

■ flow_metrics_file on page 205

■ flow_metrics_snapshot_uuid on page 206

■ flow_overwrite_database on page 206

■ flow_plugin_names on page 206


```
Flow Attributes—List
```
September 2017 195 Product Version 17.1

■ flow_plugin_steps on page 206

■ flow_report_directory on page 206

■ flow_run_tag on page 207

■ flow_schedule on page 207

■ flow_starting_db on page 207

■ flow_status_file on page 207

■ flow_step_begin_tcl on page 208

■ flow_step_canonical_current on page 208

■ flow_step_check_tcl on page 208\

■ flow_step_current on page 208

■ flow_step_end_tcl on page 208

■ flow_step_last on page 208

■ flow_step_last_msg on page 208

■ flow_step_last_status on page 209

■ flow_step_next on page 209

■ flow_steps on page 209

■ flow_summary_tcl on page 209

■ flow_template_feature_definition on page 209

■ flow_template_type on page 209

■ flow_template_version on page 209

■ flow_user_templates on page 210

■ flow_verbose on page 210

■ flow_working_directory on page 210

■ flows on page 210


```
Flow Attributes—flow Attributes
```
September 2017 196 Product Version 17.1

## flow Attributes

## end_steps

end_steps string

**Read-write** flow attribute. Specifies the steps that should be run at the end of the flow. This
value can also be set by the -end_steps option of the create_flow command.

**Related Information**

## owner

owner _string_

**Read-write** flow attribute. Specifies the owner of this flow.

## run_count

run_count _string_

_Default:_ 0

**Read-write** flow attribute. Specifies the number of times this flow has been run.

## skip_metric

skip_metric {false | true}

_Default:_ false

**Read-write** flow attribute. Skips generating a metric snapshot for the flow. By default, a
snaphot is generated.

## start_steps

start_steps _string_

Related command: create_flow


```
Flow Attributes—flow Attributes
```
September 2017 197 Product Version 17.1

**Read-write** flow attribute. Specifies the steps that should be run in the beginning of the
flow. This value can also be set by the -start_steps option of the create_flow
command.

**Related Information**

## steps

steps _string_

**Read-write** flow attribute. Specifies the steps to run in this flow. This value can also be set
by the create_flow command.

**Related Information**

## tool

tool _string_

**Read-write** flow attribute.Specifies the tool to use for this flow. This value can also be set
by the -tool option of the create_flow command.

**Related Information**

## tool_options

tool_options _string_

**Read-write** flow attribute. Specifies the tool options to use for this flow. This value can also
be set by the -tool_options option of the create_flow command.

**Related Information**

Related command: create_flow

Related command: create_flow

Related command: create_flow

Related command: create_flow


```
Flow Attributes—flow_step Attributes
```
September 2017 198 Product Version 17.1

## flow_step Attributes

## begin_tcl

begin_tcl _string_

**Read-write** flow_step attribute. Specifies a block of Tcl to run at the start of the step. This
value can also be set by the -begin option of the create_flow_step command.

**Related Information**

## body_tcl

body_tcl _string_

**Read-write** flow_step attribute. Specifies the body of the step. This value can also be set
by the create_flow_step command.

**Related Information**

## check_tcl

check_tcl _string_

**Read-write** flow_step attribute. Specifies the procedure to run to check the flow step. This
value can also be set by the -proc option of the check_flow command.

**Related Information**

Related command: create_flow_step

Related command: create_flow_step

Related command: create_flow_step


```
Flow Attributes—flow_step Attributes
```
September 2017 199 Product Version 17.1

## end_steps

end_steps _string_

**Read-write** flow_step attribute. Specifies the steps that should be run at the end of the
flow step. This value can also be set by the -end_steps option of the
create_flow_sterp command.

**Related Information**

## end_tcl

end_tcl _string_

**Read-write** flow_step attribute. Specifies a block of Tcl to run at the end of the step.

## exclude_time_metric

exclude_time_metric {false | true}

_Default:_ false

**Read-write** flow_step attribute. Controls whether to include cpu and wall time in the parent
steps.

## owner

owner _string_

**Read-write** flow_step attribute. Specifies the owner of this flow step.

## run_count

run_count

_Default:_ 0

**Read-write** flow_step attribute. Specifies the number of times this flow step has been run.

Related command: create_flow_step


```
Flow Attributes—flow_step Attributes
```
September 2017 200 Product Version 17.1

## skip_db

skip_db {true | false}

_Default:_ true

**Read-write** flow_step attribute. Controls whether to prevent that a db is saved when the
flow step is complete. By default, prevents that a db is saved once the flow step is completed.

## skip_metric

skip_metric {false | true}

_Default:_ false

**Read-write** flow_step attribute. Skips generating metrics when the step is complete. By
default, every step saves the design and runs metrics when completed.

## start_steps

start_steps _string_

**Read-write** flow_step attribute. Specifies the steps that should be run at the start of the
flow step. This value can also be set by the -start_steps option of the
create_flow_step command.

**Related Information**

## status

status _string_

_Default:_ not_run

**Read-write** flow_step attribute. Specifies the status of the flow step. This value can be set
by the -init_state option of the write_flow command.

**Related Information**

Related command: create_flow_step

Related command: write_flow


```
Flow Attributes—root attributes
```
September 2017 201 Product Version 17.1

## root attributes

## design_flow_effort

design_flow_effort {standard | express | extreme}

_Default:_ standard

**Read-write** root attribute. Specifies the flow effort level.

## flow_branch

flow_branch _string_

**Read-write** root attribute. Specifies the branch run for this hierarchical flow. The value can
be set through the -branch option of the schedule_flow command.

**Related Information**

## flow_caller_data

flow_caller_data _string_

**Read-write** root attribute. Specifies the data used by the caller of the tool to identify the
flow.

## flow_cla_enabled_features

flow_cla_enabled_features _string_

**Read-write** root attribute. Specifies the flow-enabled features passed to the init_flow
command.

## flow_cla_inject_tcl

flow_cla_inject_tcl _string_

**Read-write** root attribute. Specifies the flow-injection TCL passedto the init_flow
command.

Related command: schedule_flow


```
Flow Attributes—root attributes
```
## September 2017 9 Product Version 17.

## flow_current

flow_current _string_

**Read-write** root attribute. Specifies the name of the flow to be run by default. The value can
be set through the -flow option of the run_flow command

**Related Information**

## flow_database_directory

flow_database_directory _string_

_Default:_ dbs

**Read-write** root attribute. Specifies the directory where the store the results databases.

## flow_edit_wildcard_end_steps

flow_edit_wildcard_end_steps _string_

**Read-write** root attribute. Enables to run the objects added by the edit_flow command
after all steps.

## flow_edit_wildcard_start_steps

flow_edit_wildcard_start_steps _string_

**Read-write** root attribute. Enables to run the objects added by the edit_flow command
before all steps.

## flow_error_errorinfo

flow_error_errorinfo _string_

**Read-write** root attribute. Specifies the TCL error stack in the error database.

Related command: run_flow


```
Flow Attributes—root attributes
```
September 2017 203 Product Version 17.1

## flow_error_message

flow_error_message _string_

**Read-write** root attribute. Specifies the TCL error message in the error database.

## flow_exit_when_done

flow_exit_when_done {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to exit the tool after running the final step in
the flow.

## flow_footer_tcl

flow_footer_tcl _string_

**Read-write** root attribute. Specifies a block of Tcl to run when a flow ends.

## flow_header_tcl

flow_header_tcl _string_

**Read-write** root attribute. Specifies a block of Tcl to run when a flow starts.

## flow_hier_path

flow_hier_path _string_

**Read-write** root attribute. Displays the path of the current flow within the flow hierarchy.

## flow_history

flow_history _string_

**Read-write** root attribute. Contains the complete flow run history. This attribute is updated
by the report_flow command.


```
Flow Attributes—root attributes
```
September 2017 204 Product Version 17.1

**Related Information**

## flow_log_directory

flow_log_directory _string_

_Default:_ logs

**Read-write** root attribute. Specifies the directory where the log files are stored.

## flow_log_prefix_generator

flow_log_prefix_generator _string_

_Default:_

set logPrefix $start_step
# Work out the subset of steps we are running
set startPath [split $start_step "."]
set endPath [split $end_step "."]
for {set i 0} {$i < [llength $startPath]} {incr i} {
if {[lindex $startPath $i] ne [lindex $endPath $i]}
{ if {$subflow_start_step && $subflow_end_step} {
set logPrefix [join [lrange $startPath 0 [expr $i - 1]] "."]
} else {
set logPrefix $start_step
if {$i < [llength $endPath]} {
set logPrefix "${logPrefix}-[join [lrange $endPath $i end] "."]"
}
}
break
}
}
# Add the branch name
if {$branch ne {}} {
if {$logPrefix eq {}} {
set logPrefix $branch
} else {
set logPrefix "$branch.$logPrefix"
}
}
# Add the top-level flow to the prefix
if {$logPrefix eq {}} {
set logPrefix [string range $flow 5 end]
} else {
set logPrefix "[string range $flow 5 end].$logPrefix"
}
# Fall back to tool name
if {$logPrefix eq {}} {
set logPrefix $tool
}

Related command: report_flow


```
Flow Attributes—root attributes
```
September 2017 205 Product Version 17.1

# Add the flow log directory
set logPrefix [file join $flow_log_directory $logPrefix]
return $logPrefix

**Read-write** root attribute. Specifies the Tcl script to create log filenames in the flowtool.

## flow_mail_on_error

flow_mail_on_error {false | true}

_Default:_ false

**Read-write** root attribute. Indicates whether to send email to the address specified in the
flow_mail_to attribute when an error is detected.

**Related Information**

## flow_mail_to

flow_mail_to _string_

**Read-write** root attribute. Specifies the email address where to sent results.

**Related Information**

## flow_metrics_file

flow_metrics_file _string_

**Read-write** root attribute. Specifies the file to which the metrics results must be written.

Related command: report_flow

Related attribute: flow_mail_to on page 205

Related command: report_flow

Related attribute: flow_mail_on_error on page 205


```
Flow Attributes—root attributes
```
September 2017 206 Product Version 17.1

## flow_metrics_snapshot_uuid

flow_metrics_snapshot_uuid _string_

**Read-write** root attribute. Specifies the snapshot uuid of the most recent flow step
executed.

**Related Information**

## flow_overwrite_database

flow_overwrite_database _string_

_Default:_ false

**Read-write** root attribute. Controls whether to overwrite exisiting databases when saving.

## flow_plugin_names

flow_plugin_names _string_

_Default:_ Cadence.plugin.place.pre ...

**Read-write** root attribute. Displays the names of all the internal plugin points.

## flow_plugin_steps

flow_plugin_steps _string_

**Read-write** root attribute. Displays the list of plugin steps that have been added through
edit_flow.

## flow_report_directory

flow_report_directory _string_

_Default:_ reports

**Read-write** root attribute. Specifies the directory where to write the reports.

Related command: run_flow


```
Flow Attributes—root attributes
```
September 2017 207 Product Version 17.1

## flow_run_tag

flow_run_tag _string_

**Read-write** root attribute. Specifies the tags for the particular flow run.

## flow_schedule

flow_schedule _string_

**Read-write** root attribute. Specifies the flow (and its details) to be run after the current flow
completes.

**Related Information**

## flow_starting_db

flow_starting_db _string_

**Read-write** root attribute. Specifies with which database to start the flow. The value can be
set by the -db option of the schedule_flow command.

**Related Information**

## flow_status_file

flow_status_file _string_

**Read-write** root attribute. Specifies the file to which to write the status of the flow. This
attribute can be set by the -filename option of the write_flow command.

**Related Information**

Related command: schedule_flow

Related command: schedule_flow

Related command: write_flow


```
Flow Attributes—root attributes
```
September 2017 208 Product Version 17.1

## flow_step_begin_tcl

flow_step_begin_tcl _string_

**Read-write** root attribute. Specifies a block of Tcl to be run at the start of each step.

## flow_step_canonical_current

flow_step_canonical_current _string_

**Read-write** root attribute. Specifies the full path to the flow_step to uniquely identy the
flow_step when several flows are present.

## flow_step_check_tcl

flow_step_check_tcl _string_

**Read-write** root attribute. Specifies the block of Tcl to check the steps.

## flow_step_current

flow_step_current _string_

**Read-write** root attribute. Returns the step that is currently run.

## flow_step_end_tcl

flow_step_end_tcl _string_

**Read-write** root attribute. Specifies a block of Tcl to be run at the end of each step.

## flow_step_last

flow_step_last _string_

**Read-write** root attribute. Returns the last step that was run.

## flow_step_last_msg

flow_step_last_msg _string_

**Read-write** root attribute. Returns the message that was provided for the last step that was
run.


```
Flow Attributes—root attributes
```
## September 2017 10 Product Version 17.

## flow_step_last_status

flow_step_last_status _string_

**Read-write** root attribute. Retruns the status for the last flow step that was run.

## flow_step_next

flow_step_next _string_

**Read-write** root attribute. Returns the next flow step to run in the flow.

## flow_steps

flow_steps _list_of_flow_steps_

**Read-only** root attribute. Returns a list of the flow steps.

## flow_summary_tcl

flow_summary_tcl _string_

**Read-write** root attribute. Specifies the Tcl script to run to create the summary at the end
of the run_flow command.

## flow_template_feature_definition

flow_template_feature_definition _string_

**Read-write** root attribute. Specifies the features list and the status of the current template.

## flow_template_type

flow_template_type _string_

**Read-write** root attribute. Specifies the type of template that is run.

## flow_template_version

flow_template_version _string_

**Read-write** root attribute. Specifies the version of template that is run.


```
Flow Attributes—root attributes
```
September 2017 210 Product Version 17.1

## flow_user_templates

flow_user_templates _string_

**Read-write** root attribute. Contains the flow user template definitions.

## flow_verbose

flow_verbose {true | false}

_Default:_ true

**Read-write** root attribute. Controls printing of the run information in the log file.

## flow_working_directory

flow_working_directory _string_

**Read-write** root attribute. Specifies the directory where the flow is being run.

## flows

flows _list_of_flows_

**Read-only** root attribute. Returns a list of all flow objects.


```
Flow Attributes—root attributes
```
September 2017 211 Product Version 17.1


```
Flow Attributes—root attributes
```
September 2017 212 Product Version 17.1


September 2017 213 Product Version 17.1

# 4

## GUI

```
Important
```
```
Most of the GUI attributes are available in both the new GUI and legacy GUI. A note
was added for attributes that only apply to the legacy GUI.
```
**_root Attributes_**

■ gui_auto_update on page 214

■ gui_enabled on page 214

■ gui_hv_phys_threshold on page 214

■ gui_hv_threshold on page 215

■ gui_sv_threshold on page 215

■ gui_sv_update on page 215

■ gui_visible on page 216


### GUI

September 2017 214 Product Version 17.1

## root Attributes

## gui_auto_update

gui_auto_update {true | false}

_Default:_ true

**Read-write** root attribute. Indicates whether the GUI should be automatically updated.

**Note:** This attribute is only available in the legacy GUI.

## gui_enabled

gui_enabled {false | true}

**Read-only** root attribute. Indicates whether the tool was started in GUI mode.

**Related Information**

## gui_hv_phys_threshold

gui_hv_phys_threshold _integer_

_Default:_ 10

**Read-write** root attribute. Specifies the number of instances that a hierarchical instance
should have to be highlighted in the Physical Viewer when you select the _Highlight Physical_
command. If the number of instances in a hierarchical instance is below the threshold, the
hierarchical instance is not highlighted.

**Note:** This attribute is only available in the legacy GUI.

Set by this command: genus


### GUI

September 2017 215 Product Version 17.1

## gui_hv_threshold

gui_hv_threshold _integer_

_Default:_ 50

**Read-write** root attribute. Sets the threshold for the number of objects that is listed for each
hierarchy level in the hierarchy viewer. If the number of objects for a given hierarchy level
exceeds the threshold, the list is truncated.

**Note:** This attribute is only available in the legacy GUI.

## gui_sv_threshold

gui_sv_threshold _integer_

_Default:_ 2000

**Read-write** root attribute. Sets the threshold for the number of instances that can be
displayed in the current hierarchy level. If the number of instances in the current hierarchy
level exceeds the threshold, the display mode for the Schematic Viewer is set to manual
mode. This implies that the value of the gui_sv_update attribute is set to manual, even if
the attribute was set to auto.

## gui_sv_update

gui_sv_update {auto| manual }

_Default:_ auto

**Read-write** root attribute. Controls the display mode for the Schematic Viewer.

If the attribute is set to auto, you can display the schematic of an instance by double-clicking

■ The left or middle mouse button on the instance in the Hierarchy Viewer

■ The left mouse button on the instance in the Schematic Viewer

If the attribute is set to manual, you can display the schematic of an instance by selecting the
instance in

■ The Hierarchy Viewer and selecting the _Open in – Schematic Viewer (main)_
command from the context menu

■ The main Schematic Viewer and selecting the _Open in – Schematic Viewer (new)_
command from the context menu


### GUI

September 2017 216 Product Version 17.1

**Related Information**

## gui_visible

gui_visible {false | true}

_Default:_ false

**Read-only** root attribute. Indicates whether the GUI is currently visible.

By default, the tool is started in GUI mode (unless you started with the -nogui option).
However, the GUI is only visible by entering the gui_raise or gui_show command.

Before you use the gui_raise or gui_show commands, this attribute will return false.
After you use either of these commands, the attribute returns true.

Affected by this attribute: gui_sv_threshold on page 215


September 2017 217 Product Version 17.1

# 5

## ChipWare

## List

_design Attributes_

■ arch_name on page 220

**_hdl_bind Attributes_**

■ avoid on page 221

■ constraint on page 221

■ param_association on page 221

■ pin_association on page 222

■ priority on page 222

■ unbound_oper_pin on page 222

**_hdl_component Attributes_**

■ avoid on page 223

■ designware_compatibility on page 223

■ location on page 224

■ obsolete on page 224

■ report_as_datapath on page 225

**_hdl_implementation Attributes_**

■ avoid on page 226

■ legal on page 226

■ location on page 226


```
ChipWare—List
```
September 2017 218 Product Version 17.1

■ obsolete on page 227

■ pre_elab_script on page 227

■ preserve_techelts on page 228

■ priority on page 228

■ technology on page 229

**_hdl_inst Attributes_**

■ preferred_impl on page 230

**_hdl_label Attributes_**

■ preferred_comp on page 231

■ preferred_impl on page 231

**_hdl_lib Attributes_**

■ avoid on page 233

**_hdl_parameter Attributes_**

■ formula on page 234

**_hdl_pin Attributes_**

■ bit_width on page 235

■ permutable_group on page 235

■ signed on page 235

**_module Attributes_**

■ arch_name on page 236

■ candidate_impls on page 236

■ selected_impl on page 237

■ speed_grade on page 237

■ sub_arch on page 238


```
ChipWare—List
```
September 2017 219 Product Version 17.1

■ user_speed_grade on page 238

■ user_sub_arch on page 239

**_root Attributes_**

■ cwd_setup_file on page 240


```
ChipWare—design Attributes
```
September 2017 220 Product Version 17.1

## design Attributes

## arch_name

arch_name _string_

**Read-only** design attribute. Returns the name of the Verilog module or the VHDL
architecture from which the design is derived.

**Related Information**

Related command: read_hdl

Related attribute: (module) arch_name on page 236


```
ChipWare—hdl_bind Attributes
```
September 2017 221 Product Version 17.1

## hdl_bind Attributes

## avoid

avoid {false | true}

_Default_ : false

**Read-write** hdl_bind attribute. Determines whether the specified binding should be used
during elaboration.

**Related Information**

## constraint

constraint _constraint_setting_

**Read-write** hdl_bind attribute. Specifies the constraint setting, which is a set of
conditions that must be satisfied to make the specified binding valid during elaboration.

## param_association

param_association _string_

**Read-write** hdl_bind attribute. Specifies the method to compute values for parameters
of the component. The parameter values can be obtained either from

■ Input pins of the synthetic operator that are driven by constant values in the HDL
subprogram

■ Constant values

Related attributes: (hdl_component) avoid on page 223

```
(hdl_implementation) avoid on page 226
(hdl_lib) avoid on page 233
(libcell) avoid on page 289
```

```
ChipWare—hdl_bind Attributes
```
September 2017 222 Product Version 17.1

## pin_association

pin_association _string_

**Read-write** hdl_bind attribute. Specifies how pins of the specified component are to be
mapped. They can be mapped either through:

■ Pins of the synthetic operator

■ Constant values

## priority

priority _integer_

**Read-write** hdl_bind attribute. Specifies an integer representing the priority of the
binding among all the valid bindings of the specified synthetic operator. The highest value
indicates the highest priority.

**Related Information**

## unbound_oper_pin

unbound_oper_pin _unbound_setting_

**Read-write** hdl_bind attribute. Specifies the unbound setting. The unbound setting is a
set of constant values that can be given to the input pins of the synthetic operator. The input
pins cannot already be mapped to signals in an HDL subprogram that specifies the synthetic
operator through the map_to_operator pragma.

Related attributes: (hdl_implementation) priority on page 228


```
ChipWare—hdl_component Attributes
```
September 2017 223 Product Version 17.1

## hdl_component Attributes

## avoid

avoid {false | true}

_Default_ : false

**Read-write** hdl_component attribute. Determines whether a particular ChipWare
component from the specified library should be used during elaboration.

**Related Information**

## designware_compatibility

designware_compatibility {false | true}

**Read-write** hdl_component attribute. Indicates whether the component is compatible with
an existing DesignWare component. When false, the component has no corresponding
DesignWare counterpart. When true, the component is compatible with an existing
DesignWare component. When you use such a component the tool prints message
CDFG-820 to the log file to point out that while the features and functions are compatible they
cannot be guaranteed to be exactly implementation-equivalent. It is your responsibility to
verify if the specific Cadence implementation matches your requirements.

Related attributes: (hdl_bind) avoid on page 221

```
(hdl_implementation) avoid on page 226
(hdl_lib) avoid on page 233
(lib_cell) avoid on page 289
```

```
ChipWare—hdl_component Attributes
```
## September 2017 11 Product Version 17.

## location

location _pathname_

**Read-write** hdl_component attribute. Specifies the physical location of the source file that
contains the VHDL entity declaration for the specified component.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

## obsolete

obsolete {false | true}

_Default_ : false

**Read-write** hdl_component attribute. Indicates whether the specified ChipWare
component will be obsolete. If the attribute returns a value of true, you should replace the
component with a comparable one that will not be obsoleted.

**Related Information**

Related attributes: (hdl_architecture) location on page 1180

```
(hdl_configuration) location on page 1190
(hdl_implementation) location on page 226
(hdl_package) location on page 1197
```
Related attribute: (hdl_implementation) obsolete on page 227


```
ChipWare—hdl_component Attributes
```
September 2017 225 Product Version 17.1

## report_as_datapath

report_as_datapath {false | true}

_Default_ : false

**Read-write** hdl_component attribute. When set to true, the ChipWare component
represented by this hdl_component attribute is considered a datapath component, and it
will be included in the datapath report generated by the report datapath command.

If this attribute is set to false, then this ChipWare component will not be included in the
datapath report.

Regarding ChipWare components, this attribute is set to true by default for datapath
components and set to false by default for other components.


```
ChipWare—hdl_implementation Attributes
```
September 2017 226 Product Version 17.1

## hdl_implementation Attributes

## avoid

avoid {false | true}

_Default_ : false

**Read-write** hdl_implementation attribute. Specifies whether a particular architecture
of a specific ChipWare component should be used during elaboration.

**Related Information**

## legal

legal _formula_

**Read-write** hdl_implementation attribute. Specifies a formula, in Tcl, to determine
the legality of the specified implementation. The criteria is usually based on the bit-width of
input/output signals.

## location

location _pathname_

**Read-write** hdl_implementation attribute. Specifies the physical location of the
source file containing the RTL code of the specified component implementation. If the source
file is Verilog, it specifies the location of the entire synthesis model. If the source file is in
VHDL, it specifies the location of the VHDL architecture.

**Note:** This attribute is supported only in the RTL flow.

Related attributes: (hdl_bind) avoid on page 221

```
(hdl_component) avoid on page 223
(hdl_lib) avoid on page 233
(lib_cell) avoid on page 289
```

```
ChipWare—hdl_implementation Attributes
```
September 2017 227 Product Version 17.1

**Related Information**

## obsolete

obsolete {false | true}

**Read-write** hdl_implementation attribute. Indicates whether the implementation
(architecture) of the specified ChipWare component will be obsoleted. If this attribute returns
a value of true, you should replace the implementation with a comparable one that will not
be obsoleted.

**Related Information**

## pre_elab_script

pre_elab_script { _UNIX_path_ }

**Read-write** hdl_implementation attribute. Specifies the UNIX path that contains the
pre-elaboration script. Each CWD synthesis model can be accompanied by a
"pre-elaboration script". When this synthesis model is to be used to implement something,
this script is sourced after its HDL code is parsed, but before its HDL code is elaborated
(hence the name).

A pre-elaboration script is exercised on an hdl_architecture object.

**Related Information**

Related attributes: (hdl_architecture) location on page 1180

```
(hdl_component) location on page 224
(hdl_configuration) location on page 1190
(hdl_package) location on page 1197
```
Related attribute: (hdl_component) obsolete on page 224

Related attributes: (hdl_inst) preferred_impl on page 230

```
(hdl_label) preferred_impl on page 231
preferred_comp on page 231
```

```
ChipWare—hdl_implementation Attributes
```
September 2017 228 Product Version 17.1

## preserve_techelts

preserve_techelts {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

**Read-write** hdl_implementation attribute. Determines how to optimize the technology
cells that are explicitly instantiated in the synthesis model of the specified ChipWare
implementation.

## priority

priority _integer_

**Read-write** hdl_implementation attribute. Specifies an integer representing the
priority of the implementation among all the valid implementations of the specified
component. The highest value indicates the highest priority.

const_prop_delete_ok Allows deleting the technology cells, and allows constant
propagation through the the technology cells, but does
not allow resizing, renaming or remapping them.

const_prop_size_delete_ok Allows deleting and resizing the technology cells and
allows constant propagation through them, but does not
allow renaming or remapping. them

delete_ok Allows the technology cells to be deleted during
optimization, but does not allow resizing, renaming, or
remapping them.

false Allows changes to all the technology cells in the
synthesis model during optimization.

map_size_ok Allows resizing, unmapping, and remapping of the
technology cells, but not renaming or deleting them.

size_delete_ok Allows resizing or deleting of the technology cells during
optimization, but not renaming or remapping them.

size_ok Allows resizing of the technology cells during
optimization, but not deleting, renaming, or remapping
them.

true Prevents logic changes to the technology cells during
optimization.


```
ChipWare—hdl_implementation Attributes
```
September 2017 229 Product Version 17.1

**Related Information**

## technology

technology _library_name_

**Read-write** hdl_implementation attribute. Specifies the name of a technology library,
if the specified architecture (implementation) is technology-specific. The value should be a
null string if it is technology-neutral.

Related attributes: (hdl_bind) priority on page 222


```
ChipWare—hdl_inst Attributes
```
September 2017 230 Product Version 17.1

## hdl_inst Attributes

## preferred_impl

preferred_impl _implementation_name_ [ _hdl_inst_pathname_ ]

**Read-write** hdl_inst attribute. Specifies a preferred implementation for the specified CWD
component instance. When Genus is choosing an implementation for a particular CWD
component, it applies a rigorous selection process to select the best implementation. This
attribute allows you to explicitly communicate to Genus a preference for a particular
implementation for a particular CWD component.

**Note:** This attribute needs to be set before the elaborate command is issued.

As the name of this attribute indicates, it is a preference. The specified implementation must
pass all of the following criteria to be conclusively honored:

■ Its legal attribute is evaluated to true

■ Its priority attribute is greater than 0

■ Its avoid attribute is false

■ Its technology attribute is either empty or consistent with the current library setting.

If any of these criteria fail for the specified implementation the following actions occur:

■ A warning message is issued to explain the failure

■ The preference is ignored

■ The default implementation selection mechanism is used

**Related Information**

Affects this attribute: wireload on page 1292

Related attributes: user_speed_grade on page 238

```
pre_elab_script on page 227
(hdl_label) preferred_impl on page 231
```

```
ChipWare—hdl_label Attributes
```
September 2017 231 Product Version 17.1

## hdl_label Attributes

## preferred_comp

preferred_comp _component_name_

**Read-write** hdl_label attribute. Used in conjunction with the attribute preferred_impl on
page 231. The preferred_comp attribute specifies a preferred component for the HDL
operator annotated by a label in the RTL code. For example, the following operation in the
RTL code is label L1:

p <= a + b; -- pragma label L1

During elaboration, if the specified component is available, Genus uses it to implement the
HDL operator. Otherwise, the component will be ignored and Genus will choose the best
component.

**Related Information**

## preferred_impl

preferred_impl _implementation_name_

**Read-write** hdl_label attribute. Used in conjunction with the attribute preferred_comp
on page 231. The preferred_impl attribute specifies a preferred implementation for the
HDL operator annotated by a label in the RTL code. For example, the following operation in
the RTL code is label L1:

p <= a + b; -- pragma label L1

During elaboration, if the specified implementation is available, Genus uses it to implement
the HDL operator. Otherwise, the implementation will be ignored and Genus will choose the
best implementation.

Affects this attribute: wireload on page 1292

Related attributes: user_speed_grade on page 238

```
pre_elab_script on page 227
(hdl_label) preferred_impl on page 231
```

```
ChipWare—hdl_label Attributes
```
September 2017 232 Product Version 17.1

**Related Information**

Affects this attribute: wireload on page 1292

Related attributes: user_speed_grade on page 238

```
pre_elab_script on page 227
preferred_comp on page 231
(hdl_inst) preferred_impl on page 230
```

```
ChipWare—hdl_lib Attributes
```
September 2017 233 Product Version 17.1

## hdl_lib Attributes

## avoid

avoid {false | true}

_Default_ : false

**Read-write** hdl_lib attribute. Determines whether ChipWare components from the
specified library should be used during elaboration.

**Related Information**

Related attributes: (hdl_component) avoid on page 223

```
(hdl_implementation) avoid on page 226
(hdl_lib) avoid on page 233
(lib_cell) avoid on page 289
```

```
ChipWare—hdl_parameter Attributes
```
September 2017 234 Product Version 17.1

## hdl_parameter Attributes

## formula

formula _string_

**Read-write** hdl_parameter attribute. Specifies a formula, in Tcl, to compute the value
of a parameter.


```
ChipWare—hdl_pin Attributes
```
September 2017 235 Product Version 17.1

## hdl_pin Attributes

## bit_width

bit_width _formula_

**Read-write** hdl_pin attribute. Specifies a formula, in Tcl, to compute the bit-width of the
specified pin. The values are usually based on the parameters of the component.

## permutable_group

permutable_group _group_name_

**Read-write** hdl_pin attribute. Specifies the name of the permutation group to which this
pin belongs. The value is the null string if no group is specified.

## signed

signed {true | false}

**Read-write** hdl_pin attribute. Determines whether the input or output pin of a synthetic
operator is a signed or unsigned pin. By default, all inputs and outputs of a synthetic operator
have the same signedness as the operator itself. Usually, you do not need to set this attribute.
However, if a particular pin has a different signedness than the operator, you must set this
attribute for that pin.

**Related Information**

Related attributes: (hdl_operator) signed on page 1195


```
ChipWare—module Attributes
```
September 2017 236 Product Version 17.1

## module Attributes

## arch_name

arch_name _string_

**Read-only** module attribute. Returns the name of the Verilog module or the VHDL
architecture from which the module is derived.

**Related Information**

## candidate_impls

candidate_impls {{ _impl_directory_1 bind_name_1_ }
{ _impl_directory_2 bind_name_2_ } ...}

**Read-only** module attribute. Returns all the implementations available for a particular a
module. The returned value is a Tcl list of a Tcl list, where impl_directory represents the
implementation directory and bind_name represents the binding name. Each list item
represents a possible implementation, which is a valid binding to a particular instance.

**Related Information**

Related command: read_hdl

Related attribute: (design) arch_name on page 220

Related attributes: selected_impl on page 237

```
(hdl_inst) preferred_impl on page 230
(hdl_label) preferred_impl on page 231
```

```
ChipWare—module Attributes
```
September 2017 237 Product Version 17.1

## selected_impl

selected_impl { _impl_directory bind_name_ }

**Read-only** module attribute. Returns the implementation of the module at any stage in the
synthesis flow. The returned value is a Tcl list, where _impl_directory_ (implementation
directory) can be the name of the hdl_lib, hdl_component, or hdl_implementation
object. _bind_name_ (binding name) is the name of the hdl_bind object.

**Related Information**

## speed_grade

speed_grade {very_slow | slow | medium| fast | very_fast | timing_driven}

**Read-only** module attribute. Specifies the speed of an internal component, such as a
datapath component. A component can have several implementations with different speeds.
Genus automatically determines which implementation to choose to meet timing and area
requirements.

**Related Information**

Affected by these attributes (hdl_inst) preferred_impl on page 230

```
(hdl_label) preferred_impl on page 231
```
Related attribute: candidate_impls on page 236

Affects this command: syn_generic

Affected by this attribute: user_speed_grade on page 238


```
ChipWare—module Attributes
```
September 2017 238 Product Version 17.1

## sub_arch

sub_arch {no_value | non_booth | booth | radix8 | ao | barrel}

**Read-only** module attribute. Returns the partial product encoding scheme that the tool
used for a particular multiplier component.

**Related Information**

## user_speed_grade

user_speed_grade {very_slow | slow | medium | fast | very_fast}

**Read-write** module attribute. Allows you to choose a fixed implementation of an internal
Genus component, such as a datapath component. A component can have several
implementations with different speeds. Genus automatically determines which
implementation to choose to meet timing and area requirements, but this attribute allows you
to choose a different implementation.

**Note:** Set this attribute only on datapath modules inferred by Genus.

**Related Information**

Affects this command: syn_generic

Affected by this attribute: user_sub_arch on page 239

Affects these commands: syn_generic

```
syn_map
```
Affects this attribute: speed_grade on page 237


```
ChipWare—module Attributes
```
September 2017 239 Product Version 17.1

## user_sub_arch

user_sub_arch {no_value | non_booth | booth | radix8 | ao | barrel}

**Read-write** module attribute. Controls the partial product encoding scheme that you want
the tool to use for a multiplier, which affects the number of partial products generated.

**Related Information**

Affects this command: syn_generic

Affects this attribute: sub_arch on page 238


```
ChipWare—root Attributes
```
## September 2017 12 Product Version 17.

## root Attributes

## cwd_setup_file

cwd_setup_file _string_

**Read-write** root attribute. Specifies the setup file that contains the commands for the
ChipWare Developer flow.

ChipWare Developer enables you to add user_defined ChipWare components and
user-defined implementations of tool-defined ChipWare components. The commands to set
up the ChipWare Developer flow must be specified in the setup file. Genus automatically
sources this file to set up the necessary infrastructure. This is required to correctly pass the
information to the super-thread servers.


September 2017 241 Product Version 17.1

# 6

## Library.

## List

**_base_cell Attributes_**

■ area on page 258

■ base_class on page 258

■ base_pins on page 258

■ bbox on page 258

■ class on page 259

■ clock_gating_integrated_cell on page 259

■ dont_touch on page 259

■ dont_use on page 260

■ is_always_on on page 261

■ is_black_box on page 261

■ is_buffer on page 261

■ is_combinational on page 262

■ is_fall_edge_triggered on page 262

■ is_flop on page 262

■ is_inferred_macro on page 262

■ is_integrated_clock_gating on page 263

■ is_interface_timing on page 263

■ is_inverter on page 263

■ is_isolation_cell on page 264

■ is_latch on page 264


```
Library—List
```
September 2017 242 Product Version 17.1

■ is_level_shifter on page 264

■ is_macro on page 265

■ is_master_slave_flop on page 265

■ is_master_slave_lssd_flop on page 265

■ is_memory on page 266

■ is_negative_level_sensitive on page 266

■ is_pad on page 266

■ is_physical_defined on page 267

■ is_physical_only on page 267

■ is_pll on page 267

■ is_positive_level_sensitive on page 267

■ is_power_switch on page 268

■ is_retention_cell on page 268

■ is_rise_edge_triggered on page 268

■ is_sequential on page 269

■ is_timing_defined on page 269

■ is_timing_model on page 269

■ is_tristate on page 269

■ left_padding on page 270

■ level_shifter_type on page 270

■ lib_cells on page 270

■ num_base_pins on page 271

■ pg_base_pins on page 271

■ right_padding on page 271

■ symmetry on page 271


```
Library—List
```
September 2017 243 Product Version 17.1

**_base_pin Attributes_**

■ base_cell on page 273

■ direction on page 273

■ is_always_on on page 274

■ is_analog on page 274

■ is_clock_isolation_clock_pin on page 275

■ is_isolated on page 275

■ is_isolation_cell_enable on page 275

■ is_level_shifter_enable on page 276

■ is_power_switch_enable on page 276

■ is_retention_cell_enable on page 276

■ is_unconnected on page 276

■ pg_type on page 277

■ related_ground_pin on page 277

■ related_power_pin on page 277

■ use on page 278

**_level_shifter_group Attributes_**

■ direction on page 279

■ ground_direction on page 279

■ level_shifter_cells on page 280

■ max_ground_input_voltage on page 280

■ max_ground_output_voltage on page 280

■ max_input_voltage on page 281

■ max_output_voltage on page 281

■ min_ground_input_voltage on page 282

■ min_ground_output_voltage on page 282


```
Library—List
```
September 2017 244 Product Version 17.1

■ min_input_voltage on page 282

■ min_output_voltage on page 283

■ valid_location on page 283

**_lib_arc Attributes_**

■ drive_resistance_fall on page 284

■ drive_resistance_rise on page 284

■ enabled on page 284

■ from_lib_pin on page 284

■ is_disabled on page 285

■ lib_cell on page 285

■ liberty_attributes on page 285

■ mode on page 286

■ real_enabled on page 286

■ sdf_conf on page 286

■ sense on page 286

■ to_lib_pin on page 286

■ type on page 287

■ when on page 287

**_lib_cell Attributes_**

■ area on page 288

■ area_multiplier on page 288

■ async_clear_pins on page 288

■ async_preset_pins on page 289

■ avoid on page 289

■ base_cell on page 290


```
Library—List
```
September 2017 245 Product Version 17.1

■ bbox on page 290

■ bit_width on page 290

■ cell_delay_multiplier on page 291

■ cell_min_delay_multiplier on page 291

■ class on page 292

■ clock_gating_integrated_cell on page 292

■ clock_pins on page 292

■ combinational on page 293

■ congestion_avoid on page 293

■ constraint_multiplier on page 293

■ data_pins on page 293

■ dont_touch on page 294

■ dont_use on page 294

■ early_fall_cell_check_derate_factor on page 294

■ early_fall_clk_cell_derate_factor on page 294

■ early_fall_data_cell_derate_factor on page 294

■ early_rise_cell_check_derate_factor on page 295

■ early_rise_clk_cell_derate_factor on page 295

■ early_rise_data_cell_derate_factor on page 295

■ failure_probability on page 295

■ has_non_seq_setup_arc on page 295

■ height on page 296

■ integrated_clock_gating_type on page 296

■ internal_power on page 296

■ is_adder on page 297

■ is_always_on on page 297

■ is_black_box on page 297


```
Library—List
```
September 2017 246 Product Version 17.1

■ is_buffer on page 298

■ is_clock_gating_cell on page 298

■ is_combinational on page 298

■ is_fall_edge_triggered on page 298

■ is_flop on page 299

■ is_inferred_macro on page 299

■ is_integrated_clock_gating on page 299

■ is_interface_timing on page 300

■ is_inverter on page 300

■ is_isolation_cell on page 300

■ is_latch on page 301

■ is_level_shifter on page 301

■ is_macro on page 301

■ is_macro_cell on page 302

■ is_master_slave_flop on page 302

■ is_master_slave_lssd_flop on page 302

■ is_memory on page 303

■ is_negative_level_sensitive on page 303

■ is_pad on page 303

■ is_physical_defined on page 304

■ is_physical_only on page 304

■ is_pll on page 304

■ is_positive_level_sensitive on page 304

■ is_power_switch on page 305

■ is_retention_cell on page 305

■ is_rise_edge_triggered on page 305

■ is_sequential on page 305


```
Library—List
```
September 2017 247 Product Version 17.1

■ is_timing_model on page 306

■ is_tristate on page 306

■ is_usable on page 306

■ latch_enable on page 307

■ latch_enable_pins on page 307

■ late_fall_cell_check_derate_factor on page 307

■ late_fall_clk_cell_derate_factor on page 307

■ late_fall_data_cell_derate_factor on page 307

■ late_rise_cell_check_derate_factor on page 308

■ late_rise_clk_cell_derate_factor on page 308

■ late_rise_data_cell_derate_factor on page 308

■ leakage_power on page 308

■ left_padding on page 309

■ level_shifter_direction on page 309

■ level_shifter_type on page 309

■ level_shifter_valid_location on page 310

■ lib_arcs on page 310

■ lib_pins on page 310

■ liberty_attributes on page 310

■ library on page 311

■ max_ground_input_voltage on page 311

■ max_ground_output_voltage on page 312

■ max_input_voltage on page 312

■ max_output_voltage on page 313

■ min_ground_input_voltage on page 313

■ min_ground_output_voltage on page 314

■ min_input_voltage on page 314


```
Library—List
```
September 2017 248 Product Version 17.1

■ min_output_voltage on page 315

■ non_seq_setup_arc on page 315

■ num_base_pins on page 315

■ pg_lib_pins on page 315

■ phys_area on page 316

■ power_gating_cell on page 316

■ power_gating_cell_type on page 316

■ preserve on page 317

■ right_padding on page 317

■ scan_enable_pins on page 318

■ scan_in on page 318

■ scan_in_pins on page 318

■ scan_out on page 318

■ scan_out_pins on page 319

■ seq_functions on page 319

■ sequential on page 319

■ std_cell_main_rail_pin on page 319

■ symmetry on page 320

■ sync_clear_pins on page 320

■ sync_enable_pins on page 320

■ sync_preset_pins on page 321

■ timing_model_reason on page 321

■ tristate on page 321

■ unusable_reason on page 321

■ width on page 322


```
Library—List
```
September 2017 249 Product Version 17.1

**_lib_cell_set Attributes_**

■ lib_cells on page 323

**_lib_pin Attributes_**

■ alive_during_partial_power_down on page 324

■ alive_during_power_up on page 324

■ all_q_pin_of_d_pin on page 324

■ async_clear_polarity on page 324

■ async_preset_polarity on page 325

■ base_pin on page 325

■ bundle on page 325

■ capacitance on page 326

■ capacitance_max_fall on page 326

■ capacitance_max_rise on page 326

■ capacitance_min_fall on page 326

■ capacitance_min_rise on page 327

■ capacitance_rf on page 327

■ clock_gate_enable_polarity on page 328

■ clock_polarity on page 328

■ direction on page 328

■ drive_resistance on page 329

■ driver_type on page 329

■ fanout_load on page 330

■ from_lib_arcs on page 330

■ function on page 330

■ function_type on page 331

■ higher_drive_pin on page 331


```
Library—List
```
September 2017 250 Product Version 17.1

■ is_always_on on page 331

■ is_analog on page 332

■ is_async on page 332

■ is_clock on page 332

■ is_clock_gate_clock on page 333

■ is_clock_gate_enable on page 333

■ is_clock_gate_obs on page 333

■ is_clock_gate_out on page 333

■ is_clock_gate_reset on page 334

■ is_clock_gate_test on page 334

■ is_clock_isolation_clock_pin on page 334

■ is_data on page 335

■ is_generated_clock on page 335

■ is_ground on page 335

■ is_inverted on page 336

■ is_iq_function on page 336

■ is_iqn_function on page 336

■ is_isolated on page 336

■ is_isolation_cell_enable on page 337

■ is_level_shifter_enable on page 337

■ is_power_switch_enable on page 337

■ is_retention_cell_enable on page 338

■ is_pad on page 338

■ is_power on page 338

■ is_scan_out on page 338

■ is_scan_out_inverted on page 339

■ is_std_cell_main_rail on page 339


```
Library—List
```
September 2017 251 Product Version 17.1

■ is_tristate on page 339

■ is_unconnected on page 339

■ isolation_enable_condition on page 340

■ isolation_enable_phase on page 340

■ latch_enable_polarity on page 340

■ lib_cell on page 341

■ liberty_attributes on page 341

■ lower_drive_pin on page 341

■ max_capacitance on page 342

■ max_fanout on page 342

■ max_transition on page 343

■ min_capacitance on page 343

■ min_fanout on page 343

■ min_transition on page 344

■ non_seq_setup_arc on page 344

■ pg_type on page 344

■ physical_connection on page 345

■ power_gating_class on page 345

■ power_gating_pin_phase on page 346

■ power_gating_polarity on page 346

■ pulse_clock on page 347

■ rail_connection on page 347

■ related_bias_pin on page 347

■ related_ground_pin on page 348

■ related_power_pin on page 348

■ scan_enable_polarity on page 348

■ scan_in_polarity on page 348


```
Library—List
```
September 2017 252 Product Version 17.1

■ signal_level on page 349

■ slew_threshold_percent_fall_high on page 349

■ slew_threshold_percent_fall_low on page 349

■ slew_threshold_percent_rise_high on page 349

■ slew_threshold_percent_rise_low on page 350

■ stack_via_list on page 350

■ stack_via_required on page 350

■ sync_clear_polarity on page 350

■ sync_enable_polarity on page 351

■ sync_preset_polarity on page 351

■ tied_to on page 351

■ to_lib_arcs on page 352

■ tristate on page 352

■ use on page 352

■ user_function on page 353

■ x_offset on page 353

■ y_offset on page 353

**_library Attributes_**

■ cap_scale_in_fF on page 354

■ default_power_rail on page 354

■ default_wireload on page 354

■ files on page 354

■ has_cells_having_power_ground_pins on page 354

■ input_threshold_pct_fall on page 355

■ input_threshold_pct_rise on page 355

■ leakage_power_scale_in_nw on page 355


```
Library—List
```
September 2017 253 Product Version 17.1

■ lib_cells on page 356

■ liberty_attributes on page 356

■ library_type on page 357

■ nominal_process on page 357

■ nominal_temperature on page 357

■ nominal_voltage on page 357

■ operating_conditions on page 357

■ output_threshold_pct_fall on page 358

■ output_threshold_pct_rise on page 358

■ power_rails on page 358

■ slew_derate_from_library on page 359

■ slew_lower_threshold_pct_fall on page 359

■ slew_lower_threshold_pct_rise on page 359

■ slew_upper_threshold_pct_fall on page 360

■ slew_upper_threshold_pct_rise on page 360

■ time_scale_in_ps on page 361

■ usable_comb_cells on page 361

■ usable_seq_cells on page 361

■ usable_timing_models on page 361

■ version on page 361

■ wireload_models on page 362

■ wireload_selections on page 362

**_library_domain Attributes_**

■ active_operating_conditions on page 363

■ default on page 364

■ library on page 364


```
Library—List
```
September 2017 254 Product Version 17.1

■ power_library on page 365

**_operating _condition Attributes_**

■ liberty_attributes on page 366

■ library on page 366

■ process on page 367

■ temperature on page 367

■ tree_type on page 367

■ voltage on page 367

**_pg_base_pin Attributes_**

■ base_cell on page 368

■ pg_type on page 368

■ tied_to on page 368

**_pg_lib_pin Attributes_**

■ all_q_pin_of_d_pin on page 369

■ async_clear_polarity on page 369

■ async_preset_polarity on page 369

■ base_pin on page 370

■ bundle on page 370

■ capacitance on page 370

■ capacitance_max_fall on page 371

■ capacitance_max_rise on page 371

■ capacitance_min_fall on page 371

■ capacitance_min_rise on page 372

■ capacitance_rf on page 372

■ clock_gate_enable_pin on page 372


```
Library—List
```
September 2017 255 Product Version 17.1

■ clock_gate_enable_polarity on page 373

■ clock_polarity on page 373

■ direction on page 373

■ drive_resistance on page 374

■ driver_type on page 374

■ fanout_load on page 375

■ from_lib_arcs on page 375

■ function on page 375

■ function_type on page 375

■ higher_drive_pin on page 376

■ is_always_on on page 376

■ is_async on page 376

■ is_clock on page 377

■ is_clock_gate_clock on page 377

■ is_clock_gate_enable on page 377

■ is_clock_gate_obs on page 378

■ is_clock_gate_out on page 378

■ is_clock_gate_reset on page 378

■ is_clock_gate_test on page 378

■ is_clock_isolation_clock_pin on page 379

■ is_data on page 379

■ is_generated_clock on page 379

■ is_ground on page 380

■ is_inverted on page 380

■ is_iq_function on page 380

■ is_iqn_function on page 381

■ is_isolated on page 381


```
Library—List
```
September 2017 256 Product Version 17.1

■ is_isolation_cell_enable on page 381

■ is_level_shifter_enable on page 382

■ is_pad on page 338

■ is_power on page 382

■ is_scan_out on page 382

■ is_scan_out_inverted on page 383

■ is_std_cell_main_rail on page 383

■ is_tristate on page 383

■ is_unconnected on page 383

■ isolation_enable_condition on page 384

■ isolation_enable_phase on page 384

■ latch_enable_polarity on page 384

■ lib_cell on page 385

■ liberty_attributes on page 385

■ lower_drive_pin on page 385

■ max_capacitance on page 386

■ max_fanout on page 386

■ max_transition on page 387

■ min_capacitance on page 387

■ min_fanout on page 387

■ min_transition on page 388

■ non_seq_setup_arc on page 388

■ permit_power_down on page 389

■ pg_type on page 389

■ physical_connection on page 389

■ power_gating_class on page 390

■ power_gating_pin_phase on page 390


```
Library—List
```
September 2017 257 Product Version 17.1

■ power_gating_polarity on page 391

■ rail_connection on page 392

■ related_bias_pin on page 392

■ scan_enable_polarity on page 392

■ scan_in_polarity on page 392

■ signal_level on page 393

■ stack_via_list on page 393

■ stack_via_required on page 393

■ sync_clear_polarity on page 394

■ sync_enable_polarity on page 394

■ sync_preset_polarity on page 394

■ tied_to on page 395

■ to_lib_arcs on page 395

■ tristate on page 395

■ use on page 396

■ user_function on page 396

■ x_offset on page 396

■ y_offset on page 397

**_seq _function Attributes_**

■ d_function on page 398

■ lib_cell on page 398

**_wireload Attributes_**

■ fanout_cap on page 399

■ liberty_attributes on page 399

■ library on page 400


```
Library—base_cell Attributes
```
September 2017 258 Product Version 17.1

## base_cell Attributes

## area

area _float_

**Read-write** base_cell attribute. Specifies the area of the base_cell in the technology
library. You can only overwrite this area for synthesis when the interconnect_mode design
attribute is set to wireload.

**Related Information**

## base_class

base_class {none | block | core | corener | cover | pad}

**Read-only** base_cell attribute. Returns the base_class of the cell as defined in the LEF
library.

## base_pins

base_pins _list_of_base_pins_

**Read-only** base_cell attribute. Returns the list of base_pin objects.

## bbox

bbox _rect_

**Read-only** base_cell attribute. Returns the coordinates of the physical boundary of the
base_cell.

**Related Information**

Affects these commands: report_area

```
report_gates
```
Related attribute (lib_cell) area on page 288

Related attribute: (lib_cell) bbox on page 290


```
Library—base_cell Attributes
```
September 2017 259 Product Version 17.1

## class

class string

**Read-only** base_cell attribute. Returns the class of the cell as defined in the LEF library.

Possible values are: none, block, block_blackbox, block_ring, block_soft, core,
core_antenna, core_endcap_post, core_endcap_pre, core_feedthru, core_spacer,
core_tie_high, core_tie_low, core_welltap, corner_bottom_left,
corner_bottom_right, corner_top_left, corner_top_right, cover, cover_bump,
pad, pad_area_io, pad_inout, pad_input, pad_output, pad_power, pad_spacer

**Related Information**

## clock_gating_integrated_cell

clock_gating_integrated_cell _string_

**Read-only** base_cell attribute. Describes the functionality of the integrated clock-gating
cell: type of sequential cell, whether the cell is appropriate for positive or negative-edge
triggered registers, whether the test control logic is located before or after the latch or flip-flop,
or does not exist, and whether the cell contains observability logic or not.

**Note:** An empty string indicates that the cell is not an integrated clock-gating cell.

**Related Information**

## dont_touch

dont_touch {false | true}

**Read-write** base_cell attribute. Controls whether instances of this cell should be
preserved during optimization.

Affects these commands: report_area

```
report_gates
```
Related attribute (lib_cell) class on page 292

Related attribute: (lib_cell) clock_gating_integrated_cell on page 292


```
Library—base_cell Attributes
```
September 2017 260 Product Version 17.1

**Related Information**

## dont_use

dont_use {false |true}

**Read-write** base_cell attribute. Controls whether the cell can be used during optimization.

**Related Information**

## integrated_clock_gating_type

integrated_clock_gating_type _string_

**Read-only** base_cell attribute. Describes the functionality of the integrated clock-gating
cell: type of sequential cell, whether the cell is appropriate for positive or negative-edge
triggered registers, whether the test control logic is located before or after the latch or flip-flop,
or does not exist, and whether the cell contains observability logic or not.

**Note:** An empty string indicates that the cell is not an integrated clock-gating cell.

**Related Information**

**Related Information**

Clock Gating Cell Specification in the _Genus Library Guide._
r

Related attribute: (lib_cell) dont_touch on page 294

Related attribute: (lib_cell) dont_use on page 294

Related attribute: (lib_cell) clock_gating_integrated_cell on page 292

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: lp_clock_gating_add_obs_port on page 1672

```
lp_clock_gating_add_reset on page 1673
lp_clock_gating_control_point on page 1677
```

```
Library—base_cell Attributes
```
September 2017 261 Product Version 17.1

## is_always_on

is_always_on {false | true}

_Default_ : false

**Read-write** base_cell attribute. Specifies whether the lib_cell is an always-on cell.

**Related Information**

## is_black_box

is_black_box {true | false}

**Read-only** base_cell attribute. Indicates if the base_cellis a blackbox.

**Related Information**

## is_buffer

is_buffer {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell is a buffer.

**Related Information**

```
lp_clock_gating_style on page 1681
```
Related attribute: (lib_cell) is_always_on on page 297

Related attributes: (inst) is_black_box on page 1271

```
(lib_cell) is_black_box on page 297
```
Related attributes: (inst) is_buffer on page 1271

```
(lib_cell) is_buffer on page 298
```

```
Library—base_cell Attributes
```
September 2017 262 Product Version 17.1

## is_combinational

is_combinational {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a combinational cell.

**Related Information**

## is_fall_edge_triggered

is_fall_edge_triggered

**Read-only** base_cell attribute. Indicates whether the base_cell has a falling clock.

**Related Information**

## is_flop

is_flop {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell is a flip-flop.

**Related Information**

## is_inferred_macro

is_inferred_macro {false| true}

**Read-only** base_cell attribute. Indicates whether the base_cell is inferred as a macro cell.
This applies

■ in case of pad cells

Related attributes: (inst) is_combinational on page 1271

```
(lib_cell) combinational on page 293
```
Related attribute: (lib_cell) is_fall_edge_triggered on page 298

Related attributes: (inst) is_flop on page 1271

```
(lib_cell) is_flop on page 299
```

```
Library—base_cell Attributes
```
September 2017 263 Product Version 17.1

■ in case of timing models (other than cgic cells)

■ in case that output function is not set

■ in case the cell is only a physcial cell

**Related Information**

## is_integrated_clock_gating

is_integrated_clock_gating {false| true}

**Read-only** base_cell attribute. Indicates whether the base_cell is an integrated
clock_gating cell.

**Related Information**

## is_interface_timing

is_interface_timing {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell has the
interface_timing Liberty cell attribute.

**Related Information**

## is_inverter

is_inverter {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell is an inverter.

Related attribute: (lib_cell) is_inferred_macro on page 299

Related attributes: (inst) is_integrated_clock_gating on page 1272

```
(lib_cell) is_integrated_clock_gating on page 299
```
Related attributes: (inst) is_interface_timing on page 1272

```
(lib_cell) is_interface_timing on page 300
```

```
Library—base_cell Attributes
```
September 2017 264 Product Version 17.1

**Related Information**

## is_isolation_cell

is_isolation_cell {false | true}

_Default_ : false

**Read-write** base_cell attribute. Indicates if the base_cell is an isolation cell. Isolation cells
are used in n designs with switchable power domains.

**Related Information**

## is_latch

is_latch {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell is a latch.

**Related Information**

## is_level_shifter

is_level_shifter {false | true}

_Default_ : false

**Read-write** base_cell attribute. Specifies whether the lib_cell is a level-shifter cell. Level
shifters are used in MSV designs.

Related attributes: (inst) is_inverter on page 1272

```
(lib_cell) is_inverter on page 300
```
Related attributes: (inst) is_isolation_cell on page 1273

```
(lib_cell) is_isolation_cell on page 300
is_isolation_cell_enable on page 337
```
Related attributes: (inst) is_latch on page 1273

```
(lib_cell) is_latch on page 301
```

```
Library—base_cell Attributes
```
September 2017 265 Product Version 17.1

**Related Information**

## is_macro

is_macro {false | true}

_Default_ : false

**Read-only** base_cell attribute. Indicates whether this base_cell is a macro cell.

**Related Information**

## is_master_slave_flop

is_master_slave_flop {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a master-slave flip-flop.

**Related Information**

## is_master_slave_lssd_flop

is_master_slave_lssd_flop {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a master-slave LSSD flip-flop.

**Related Information**

Related attribute: (lib_cell) is_level_shifter on page 301

Related attributes: (inst) is_macro on page 1273

```
(lib_cell) is_macro on page 301
```
Related attributes: (lib_cell) is_master_slave_flop on page 302

Related attributes: (inst) is_master_slave_lssd_flop on page 1274

```
(lib_cell) is_master_slave_lssd_flop on page 302
```

```
Library—base_cell Attributes
```
September 2017 266 Product Version 17.1

## is_memory

is_memory {false | true}

**Read-write** base_cell attribute. Specifies that this base_cell is a memory. You should only
set this if the cell has address, data, and enable pins.

**Related Information**

## is_negative_level_sensitive

is_negative_level_sensitive {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell is negative level-sensitive.

**Related Information**

## is_pad

is_pad {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a pad cell.

The attribute value will be set to true if the cell has a corresponding cell in the LEF library
defined as CLASS PAD.

**Related Information**

Related attributes: (inst) is_memory on page 1274

```
(lib_cell) is_master_slave_lssd_flop on page 302
```
Related attribute: (lib_cell) is_negative_level_sensitive on page 303

Related attributes: (inst) is_pad on page 1275

```
(lib_cell) is_pad on page 303
```

```
Library—base_cell Attributes
```
## September 2017 13 Product Version 17.

## is_physical_defined

is_physical_defined {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell is only defined in the LEF
library.

**Related Information**

## is_physical_only

is_physical_only {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell is only defined in the LEF
library.

**Related Information**

## is_pll

is_pll {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell has unknown internal
functionality.

**Related Information**

## is_positive_level_sensitive

is_positive_level_sensitive {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell is positive level-sensitive.

Related attribute: (lib_cell) is_physical_defined on page 304

Related attribute: (lib_cell) is_physical_only on page 304

Related attribute: (lib_cell) is_pll on page 304


```
Library—base_cell Attributes
```
September 2017 268 Product Version 17.1

**Related Information**

## is_power_switch

is_power_switch {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a power swicth cell.

**Related Information**

## is_retention_cell

is_retention_cell {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a retention cell

**Related Information**

## is_rise_edge_triggered

is_rise_edge_triggered {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell has a rising clock.

**Related Information**

Related attribute: (lib_cell) is_positive_level_sensitive on page 304

Related attribute: (lib_cell) is_power_switch on page 305

Related attribute: (lib_cell) is_retention_cell on page 305

Related attribute: (lib_cell) is_rise_edge_triggered on page 305


```
Library—base_cell Attributes
```
September 2017 269 Product Version 17.1

## is_sequential

is_sequential {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a sequential cell

**Related Information**

## is_timing_defined

is_timing_defined {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell has timing information.

## is_timing_model

is_timing_model {false | true}

**Read-only** base_cell attribute. Indicates if the internal functionality of the base_cell is
unknown.

**Related Information**

## is_tristate

is_tristate {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell has at least one tristate output.

**Related Information**

Related attributes: (inst) is_sequential on page 1276

```
(lib_cell) sequential on page 319
```
Related attributes: (lib_cell) is_timing_model on page 306

```
timing_model_reason on page 321
```
Related attributes: (inst) is_tristate on page 1277

```
(lib_cell) is_tristate on page 306
```

```
Library—base_cell Attributes
```
September 2017 270 Product Version 17.1

## left_padding

left_padding _integer_

**Read-only** base_cell attribute. Returns the left padding of the base_cell.

**Related Information**

## level_shifter_type

level_shifter_type {LH | HL | HL_LH}

**Read-only** base_cell attribute. Returns the value of the Liberty level_shifter_type
attribute or the supported voltage conversion by the level shifter cell. Valid values for a level
shifter are:

■ LH—Low to High

■ HL—High to Low

■ HL_LH—High to Low and Low to High.

**Note:** The attribute value can be null if this library cell is not a level shifter, or if the level
shifter does not have the level_shifter_type base_cell attribute in the Liberty library. In
the latter case, the default type for the level shifter is HL_LH.

**Related Information**

## lib_cells

lib_cells _list_of_lib_cells_

**Read-only** base_cell attribute. Returns the list of lib_cells that have this base_cell.

**Related Information**

Related attribute: (lib_cell) left_padding on page 309

Related attribute: (lib_cell) level_shifter_type on page 309

Related attributes: (library) lib_cells on page 356


```
Library—base_cell Attributes
```
September 2017 271 Product Version 17.1

## num_base_pins

num_base_pins _integer_

**Read-only** base_cell attribute. Returns the number of logical pins that the base_cell has.

**Related Information**

## pg_base_pins

pg_base_pins _list_of_pg_pins_

**Read-only** base_cell attribute. Returns the list of pg_pins that the base_cell has.

**Related Information**

## right_padding

right_padding _integer_

**Read-only** base_cell attribute. Returns the right padding of the base_cell.

**Related Information**

## symmetry

symmetry _string_

**Read-only** base_cell attribute. Returns the symmetry info of the base_cell. Valid values
are r, x, y, xy, and rxy, where

r—Indicates thst the cell is symmetrical in 90 degree counterclockwise rotation

x—Indicates thst the cell is symmetrical about the x-axis

y—Indicates thst the cell is symmetrical about the y-axis

Related attribute: (lib_cell) num_base_pins on page 315

Related attribute: (lib_cell) pg_lib_pins on page 315

Related attribute: (lib_cell) right_padding on page 317


```
Library—base_cell Attributes
```
September 2017 272 Product Version 17.1

**Related Information**

Related attribute: (lib_cell) symmetry on page 320


```
Library—base_pin Attributes
```
September 2017 273 Product Version 17.1

## base_pin Attributes

## base_cell

base_cell _object_

**Read-only** base_pin attribute. Returns the base_cell that this base_pin belongs to.

**Related Information**

## direction

direction {internal | in | out | inout}

**Read-only** base_pin attribute. Returns the direction of the base_pin.

**Related Information**

Related attributes: (lib_cell) base_cell on page 290

```
(pg_base_pin) base_cell on page 368
```
Related attributes: (hpin) direction on page 1234

```
(hpin_bus) direction on page 1253
(hport) direction on page 1258
(hport_bus) direction on page 1264
(lib_pin) direction on page 328
(pg_lib_pin) direction on page 373
(pg_pin) direction on page 1301
(pin) direction on page 1316
(port) direction on page 1344
(port_bus) direction on page 1359
```

```
Library—base_pin Attributes
```
September 2017 274 Product Version 17.1

## is_always_on

is_always_on {false | true}

_Default_ : false

**Read-write** base_pin attribute. Indicates if this base_pin is an always-on pin on an always-
on cell.

**Related Information**

## is_analog

is_analog {false| true}

_Default_ : false

**Read-write** base_pin attribute. Identifies an analog signal pin as analog so it can be
recognized by the tools.

**Related Information**

## is_async

is_async {false| true}

**Read-only** pg_lib_pin attribute. Indicates whether this pin is an asynchronous pin.

**Related Information**

Related attributes: (lib_pin) is_always_on on page 331

```
(pg_lib_pin) is_always_on on page 376
```
Related attribute: (lib_pin) is_analog on page 332

Related attribute: (lib_pin) is_async on page 332


```
Library—base_pin Attributes
```
September 2017 275 Product Version 17.1

## is_clock_isolation_clock_pin

is_clock_isolation_clock_pin {false |t rue}

**Read-only** base_pin attribute. Indicates if this pin is the clock pin of a clock isolation cell.

**Related Information**

## is_isolated

is_isolated {false| true}

**Read-only** base_pin attribute. Indicates if this pin is internally isolated and does not require
the insertion of an external isolation cell.

**Related Information**

## is_isolation_cell_enable

is_isolation_cell_enable {false | true}

_Default_ : false

**Read-write** base_pin attribute. Indicates if this pin is the enable pin of an isolation cell.

**Related Information**

Related attributes: (lib_pin) is_clock_isolation_clock_pin on page 334

```
(pg_lib_pin) is_clock_isolation_clock_pin on page 379
```
Related attributes: (lib_pin) is_isolated on page 336

```
(pg_lib_pin) is_isolated on page 381
```
Related attributes: is_isolation_cell on page 300

```
(lib_pin) is_isolation_cell_enable on page 337
(pg_lib_pin) is_isolation_cell_enable on page 381
```

```
Library—base_pin Attributes
```
September 2017 276 Product Version 17.1

## is_level_shifter_enable

is_level_shifter_enable {false | true}

_Default_ : false

**Read-write** base_pin attribute.Indicates if this pin is the enable pin of a level shifter cell.

**Related Information**

## is_power_switch_enable

is_power_switch_enable {false | true}

_Default_ : false

**Read-write** base_pin attribute. Indicates if this pin is the enable pin of an isolation cell.

**Related Information**

## is_retention_cell_enable

is_retention_cell_enable {false | true}

**Read-only** base_pin attribute. Indicates if this pin is the retention pin of a lib cell.

**Related Information**

## is_unconnected

is_unconnected {false| true}

**Read-only** lib_pin attribute. Indicates whether the lib pin is connected.

Related attributes: (lib_pin) is_level_shifter_enable on page 337

```
(pg_lib_pin) is_level_shifter_enable on page 382
```
Related attribute: (lib_pin) is_power_switch_enable on page 337

Related attributes: (lib_pin) is_level_shifter_enable on page 337


```
Library—base_pin Attributes
```
September 2017 277 Product Version 17.1

**Related Information**

## pg_type

pg_type _string_

**Read-write** base_pin attribute. Specifies the pg_type info of the pin. This corresponds to
the value of the pg_type Liberty pin attribute.

**Related Information**

## related_ground_pin

related_ground_pin ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** base_pin attribute. Associates a predefined ground pin with the specified
base_pin.

**Related Information**

## related_power_pin

related_power_pin ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** base_pin attribute. Associates a predefined power pin with the specified
base_pin.

**Related Information**

Related attributes: (lib_pin) is_unconnected on page 339

```
(pg_lib_pin) is_unconnected on page 383
```
Related attributes: (lib_pin) pg_type on page 344

```
(pg_base_pin) pg_type on page 368
(pg_lib_pin) pg_type on page 389
```
Related attribute: (lib_pin) related_ground_pin on page 348

Related attribute: (lib_pin) related_power_pin on page 348


```
Library—base_pin Attributes
```
September 2017 278 Product Version 17.1

## tied_to

tied_to _string_

**Read-only** base_pin attribute. Returns the value to which the power or ground pin is tied.

**Related Information**

## use

use {signal | analog | clock | ground | power}

**Read-only** base_pin attribute. Returns the use of the base_pin. If the cell was read from a
library in Liberty format, the use will be signal. If a LEF library is read later, the value of this
attribute might change if the pin’s use was defined through the USE statement in the LEF
library.

**Related Information**

Related attribute: (lib_pin) tied_to on page 351

```
(pg_base_pin) tied_to on page 368
(pg_lib_pin) tied_to on page 395
```
Related attributes: lef_library on page 617

```
library on page 464
(lib_pin) use on page 352
(pg_lib_pin) use on page 396
```

```
Library—level_shifter_group Attributes
```
## September 2017 14 Product Version 17.

## level_shifter_group Attributes

## direction

direction {up | down | bidir}

**Read-only** level_shifter_group attribute. Specifies the direction in which this group of
level shifters can shift the voltage.

■ up indicates that the level shifters connect from a lower voltage domain to a higher
voltage domain.

■ down indicates that the level shifters connect from a higher voltage domain to a lower
voltage domain.

■ bidir indicates that the direction of the level shifters can be up or down.

**Related Information**

## ground_direction

ground_direction {up | down | bidir}

**Read-only** level_shifter_group attribute. Specifies the direction in which this group of
ground level shifters can shift the ground voltage.

■ up indicates that the level shifters connect from a lower voltage domain to a higher
voltage domain.

■ down indicates that the level shifters connect from a higher voltage domain to a lower
voltage domain.

■ bidir indicates that the direction of the level shifters can be up or down.

**Related Information**

Affected by this command: read_power_intent

Affected by this command: read_power_intent


```
Library—level_shifter_group Attributes
```
September 2017 280 Product Version 17.1

## level_shifter_cells

level_shifter_cells _string_

**Read-only** level_shifter_group attribute. Returns the list of library cells in this group
that can be used as level shifters between the voltages specified in the
min_input_voltage (and max_input_voltage) and the min_output_voltage (and
max_output_voltage) attributes.

**Related Information**

## max_ground_input_voltage

max_ground_input_voltage _float_

**Read-only** level_shifter_group attribute. Returns the maximum voltage for the input
(source) ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

## max_ground_output_voltage

max_ground_output_voltage _float_

**Read-only** level_shifter_group attribute. Returns the maximum voltage for the output
(destination) ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

Affected by this command: read_power_intent

Affected by this attribute: (library_domain) library on page 364

Affected by this command: read_power_intent

Related attributes: (lib_cell) max_ground_input_voltage on page 311

```
(level_shifter_group) min_ground_input_voltage on
page 282
(lib_cell) min_ground_input_voltage on page 313
```

```
Library—level_shifter_group Attributes
```
September 2017 281 Product Version 17.1

**Related Information**

## max_input_voltage

max_input_voltage _float_

**Read-only** level_shifter_group attribute. Specifies the upper bound of the voltage
range (in volt) that can be handled by the level shifter for the source domain.

**Related Information**

## max_output_voltage

max_output_voltage _float_

**Read-only** level_shifter_group attribute. Specifies the upper bound of the voltage
range (in volt) that can be handled by the level shifter for the destination domain.

**Related Information**

Affected by this command: read_power_intent

Related attributes: (lib_cell) max_ground_output_voltage on page 312

```
(level_shifter_group) min_ground_output_voltage on
page 282
(lib_cell) min_ground_output_voltage on page 314
```
Affected by this command: read_power_intent

Affected by this attribute: (library_domain) library on page 364

Related attribute: (lib_cell) max_input_voltage on page 312

Affected by this command: read_power_intent

Affected by this attribute: (library_domain) library on page 364

Related attribute: (lib_cell) max_output_voltage on page 313


```
Library—level_shifter_group Attributes
```
September 2017 282 Product Version 17.1

## min_ground_input_voltage

min_ground_input_voltage _float_

**Read-only** level_shifter_group attribute. Returns the minimum voltage for the input
(source) ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

## min_ground_output_voltage

min_ground_output_voltage _float_

**Read-only** level_shifter_group attribute.Returns the minimum voltage for the output
(destination) ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

## min_input_voltage

min_input_voltage _float_

**Read-only** level_shifter_group attribute. Specifies the lower bound of the voltage
range (in volt) that can be handled by the level shifter for the source domain.

Affected by this command: read_power_intent

Related attributes: (lib_cell) min_ground_input_voltage on page 313

```
(level_shifter_group) max_ground_input_voltage on page 280
(lib_cell) max_ground_input_voltage on page 311
```
Affected by this command: read_power_intent

Related attributes: (lib_cell) min_ground_output_voltage on page 314

```
(level_shifter_group) max_ground_output_voltage on page 280
(lib_cell) max_ground_output_voltage on page 312
```

```
Library—level_shifter_group Attributes
```
September 2017 283 Product Version 17.1

**Related Information**

## min_output_voltage

min_output_voltage _float_

**Read-only** level_shifter_group attribute. Specifies the lower bound of the voltage
range (in volt) that can be handled by the level shifter for the destination domain.

**Related Information**

## valid_location

valid_location {from|to|on|off|either|any}

**Read-only** level_shifter_group attribute. Specifies where the level shifters must be
placed.

**Related Information**

define_level_shifter_cell in the Common Power Format Language Reference

Affected by this command: read_power_intent

Affected by this attribute: (library_domain) library on page 364

Related attribute: (lib_cell) min_input_voltage on page 314

Affected by this command: read_power_intent

Affected by this attribute: (library_domain) library on page 364

Related attribute: (lib_cell) min_output_voltage on page 315

Affected by this command: read_power_intent

Related attribute: (lib_cell) level_shifter_valid_location on page 310


```
Library—lib_arc Attributes
```
September 2017 284 Product Version 17.1

## lib_arc Attributes

## drive_resistance_fall

drive_resistance_fall _float_

**Read-only** lib_arc attribute. Returns the driving resistance of the cell for falling
transistions.

## drive_resistance_rise

drive_resistance_rise _float_

**Read-only** lib_arc attribute. Returns the driving resistance of the cell for rising
transistions.

## enabled

enabled {true | false}

_Default_ : true

**Read-write** lib_arc attribute. Generally, all timing arcs (lib_arcs) defined in the library are
valid. Using this attribute you can disable one or more timing arcs of a particular cell in the
design, or re-enable a previously disabled arc.

**Related Information**

## from_lib_pin

from_lib_pin { _lib_pin_ | _pg_lib_pin_ }

**Read-only** lib_arc attribute. Specifies the lib_pin from where this timing path originated.

Affected by this attribute: real_enabled on page 286


```
Library—lib_arc Attributes
```
September 2017 285 Product Version 17.1

## is_disabled

is_disabled {true | false}

_Default_ : true

**Read-write** lib_arc attribute. Specifies whether this library timing arc is disabled by the
user.

**Related Information**

## lib_cell

lib_cell _lib_cell_

**Read-only** lib_arc attribute. Returns the lib_cell that this library timing arc is associated
with.

**Related Information**

## liberty_attributes

liberty_attributes _string_

**Read-only** lib_arc attribute. Returns a list of Liberty attributes and values that were
specified for this timing arc in the library.

**Related Information**

Affected by this attribute: real_enabled on page 286

Related attributes: (lib_pin) lib_cell on page 341

```
(pg_lib_pin) lib_cell on page 385
(seq_function) lib_cell on page 398
```
Related attributes: (library) liberty_attributes on page 356

```
(lib_cell) liberty_attributes on page 310
(lib_pin) liberty_attributes on page 341
(operating_condition) liberty_attributes on page 366
```

```
Library—lib_arc Attributes
```
September 2017 286 Product Version 17.1

## mode

mode _string_

**Read-only** lib_arc attribute. Returns the mode to which this timing arc applies.

## real_enabled

real_enabled {true | false}

**Read-only** lib_arc attribute. Represents the enabling of the timing arc internally.

Even when the enabled attribute indicates that the timing arc is enabled, the tool can
consider it otherwise.

**Related Information**

## sdf_conf

sdf_cond {no_value | _string_ }

**Read-only** lib_arc attribute. Returns the SDF condition specified for the timing arc.

## sense

sense {postive_unate | negative_unate}

**Read-only** lib_arc attribute. Returns the sense of the timing arc.

## to_lib_pin

to_lib_pin { _lib_pin_ | _pg_lib_pin_ }

**Read-only** lib_arc attribute. Specifies the lib_pin to where this timing arc is destined.

```
(pg_lib_pin) liberty_attributes on page 385
(wireload) liberty_attributes on page 399
```
Affects this attribute: enabled on page 284


```
Library—lib_arc Attributes
```
September 2017 287 Product Version 17.1

## type

type { borrow_arc | clear_arc | clock_edge_arc | combo_arc | hold_arc
| nonseq_hold_arc | nonseq_setup_arc | preset_arc | recovery_arc | removal_arc
| setup_arc | tristate_disable_arc | tristate_enable_arc }

**Read-only** lib_arc attribute. Represents the timing arc type.

## when

when _string_

**Read-only** lib_arc attribute. Specifies the condition that a timing arc depends on to
activate a path.


```
Library—lib_cell Attributes
```
September 2017 288 Product Version 17.1

## lib_cell Attributes

## area

area _float_

**Read-write** lib_cell attribute. Specifies the area of the cell in the technology library. You
can only overwrite this area for synthesis when the interconnect_mode design attribute is
set to wireload.

**Related Information**

## area_multiplier

area_multiplier _float_

_Default_ : 1.0

**Read-write** lib_cell attribute. Specifies the area scaling factor to use for this cell.
Increasing the multiplier can prevent the use of this cell during synthesis, while specifying a
number smaller than the default, can favor the use of the cell. This attribute is applied to the
cell area in both the Liberty and LEF cell libraries that are read.

**Related Information**

## async_clear_pins

async_clear_pins { _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the full path to the library pin(s) that corresponds to
the asynchronous clear pin of this library cell.

Affects these commands: report_area

```
report_gates
```
Related attribute (base_cell) area on page 258

Affects these commands: report_area

```
report_gates
syn_map
```

```
Library—lib_cell Attributes
```
September 2017 289 Product Version 17.1

The attribute can return a collection of library pins in case of a multibit lib_cell with multiple
asynchronous clear pins.

**Note:** An empty string indicates that this library cell is either not a sequential cell, or that the
sequential cell has no asynchronous clear pin.

## async_preset_pins

async_preset_pins { _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the full path to the library pin that corresponds to
the asynchronous preset pin of this library cell.

The attribute can return a collection of library pins in case of a multibit lib_cell with multiple
asynchronous preset pins.

**Note:** An empty string indicates that this library cell is either not a sequential cell, or that the
sequential cell has no asynchronous preset pin.

## avoid

avoid {false | true}

_Default_ : false

**Read-write** lib_cell attribute. When set to true, prevents a library cell from being used
by the technology mapper. If certain library cells are not desired, setting the avoid attribute
on them will cause them not to be selected during mapping.

**Note:** This attribute is automatically set to true when you set the preserve attribute on this
lib_cell to true.Similarly, if you set the avoid attribute to false, the preserve attribute will
implicitly be set to false. This action can override the dont_touch value specified in the
Liberty file for the lib_cell.

**Related Information**

Affects this command: syn_map

Affected by this attribute: is_usable on page 306

Related attributes: (lib_cell) preserve on page 317

```
(hdl_bind) avoid on page 221
(hdl_component) avoid on page 223
```

```
Library—lib_cell Attributes
```
September 2017 290 Product Version 17.1

## base_cell

base_cell _base_cell_

**Read-only** lib_cell attribute. Returns the base_cell for this lib_cell.

**Related Information**

## bbox

bbox _rect_

**Read-only** lib_cell attribute. Returns the coordinates of the physical boundary of the
lib_cell.

**Related Information**

## bit_width

bit_width _integer_

**Read-only** lib_cell attribute. Specifies the width of the cell in terms of number of unit
components.

**Related Information**

```
(hdl_implementation) avoid on page 226
(hdl_lib) avoid on page 233
```
Related attributes: (base_pin) base_cell on page 273

```
(pg_base_pin) base_cell on page 368
```
Related attribute (base_cell) bbox on page 258

Related attributes: multibit_cells_from_different_busses on page 1048

```
use_multibit_cells on page 1084
use_multibit_combo_cells on page 1085
use_multibit_seq_and_tristate_cells on page 1085
```

```
Library—lib_cell Attributes
```
## September 2017 15 Product Version 17.

## cell_delay_multiplier

cell_delay_multiplier _float_

_Default_ : 1.0

**Read-write** lib_cell attribute. Specifies the scaling factor for all the delay arcs of this
lib_cell.

This attribute can also be set by the following SDC command:

set_timing_derate -late -data -cell_delay _lib_cell_name_

**Related Information**

## cell_min_delay_multiplier

cell_min_delay_multiplier _float_

_Default_ : 1.0

**Read-write** lib_cell attribute. Scales the minimum delay of the lib_cell by the specified
value. This scaled delay is used to compute the input delay to the from_pin during data-to-
data checking.

This attribute can also be set by the following SDC command:

set_timing_derate -early -data -cell_delay _lib_cell_

**Related Information**

Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```
Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```
Related attribute: (inst) disabled_arcs on page 743


```
Library—lib_cell Attributes
```
September 2017 292 Product Version 17.1

## class

class string

**Read-only** lib_cell attribute. Returns the class of the lib_cell.

**Related Information**

## clock_gating_integrated_cell

clock_gating_integrated_cell _string_

**Read-only** lib_cell attribute. Describes the functionality of the integrated clock-gating
cell: type of sequential cell, whether the cell is appropriate for positive or negative-edge
triggered registers, whether the test control logic is located before or after the latch or flip-flop,
or does not exist, and whether the cell contains observability logic or not.

**Note:** An empty string indicates that the cell is not an integrated clock-gating cell.

**Related Information**

## clock_pins

clock_pins { _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the path to the library pins that correspond to the
clock pins of this library cell.

For timing models, it returns the path to the pin which has the clock-constraints.

**Note:** An empty string indicates that this library cell is not a flip-flop cell.

Affects these commands: report_area

```
report_gates
```
Related attribute (base_cell) class on page 259

Affects this command: syn_generic

Related attributes: lp_clock_gating_add_obs_port on page 1672

```
lp_clock_gating_add_reset on page 1673
lp_clock_gating_control_point on page 1677
lp_clock_gating_style on page 1681
```

```
Library—lib_cell Attributes
```
September 2017 293 Product Version 17.1

## combinational

combinational {false | true}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a combinational cell.

## congestion_avoid

congestion_avoid {false | true}

_Default_ : false

**Read-write** lib_cell attribute. Indicates whether this lib_cell should be avoided in
congested regions and replaced with other available lib_cells in the library.

**Related Information**

## constraint_multiplier

constraint_multiplier _float_

_Default_ : 1.0

**Read-write** lib_cell attribute. Specifies the scaling factor for all the constraint arcs (setup,
removal, recovery) of this lib_cell.

**Related Information**

## data_pins

data_pins { _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the data pins that are used in the next_state
statement of the sequential cell.

Affects this command: syn_opt -physical -incr

Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```

```
Library—lib_cell Attributes
```
September 2017 294 Product Version 17.1

## dont_touch

dont_touch {false | true}

**Read-write** lib_cell attribute. Controls whether instances of this cell should be preserved
during optimization.

**Related Information**

## dont_use

dont_use {false |true}

**Read-write** lib_cell attribute. Controls whether the cell can be used during optimization.

**Related Information**

## early_fall_cell_check_derate_factor

early_fall_cell_check_derate_factor _float_

**Read-write** lib_cell attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -early -fall -cell_check options.

## early_fall_clk_cell_derate_factor

early_fall_clk_cell_derate_factor _float_

**Read-write** lib_cell attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate with the -early -fall -clock options.

## early_fall_data_cell_derate_factor

early_fall_data_cell_derate_factor _float_

**Read-write** lib_cell attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -early -fall -data options.

Related attribute (base_cell) dont_touch on page 259

Related attribute (base_cell) dont_use on page 260


```
Library—lib_cell Attributes
```
September 2017 295 Product Version 17.1

## early_rise_cell_check_derate_factor

early_rise_cell_check_derate_factor _float_

**Read-write** lib_cell attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -early -rise -cell_check options.

## early_rise_clk_cell_derate_factor

early_rise_clk_cell_derate_factor _float_

**Read-write** lib_cell attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate with the -early -rise -clock options.

## early_rise_data_cell_derate_factor

early_rise_data_cell_derate_factor _float_

**Read-write** lib_cell attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -early -rise -data options

## failure_probability

failure_probability _float_

_Default_ : 0.0

**Read-write** lib_cell attribute. Specifies the probability that one instance of the cell will fail.
The probability is specified as a floating point number (with double precision) between 0.0 and
1.0.

**Related Information**

## has_non_seq_setup_arc

has_non_seq_setup_arc {false | true}

**Read-only** lib_cell attribute. Indicates whether the cell has non-sequential setup arcs.

Set by this command: read_dfm


```
Library—lib_cell Attributes
```
September 2017 296 Product Version 17.1

## height

height _float_

**Read-only** lib_cell attribute. Returns the height, in microns, of the object based on the
information from the physical library.

**Related Information**

## integrated_clock_gating_type

integrated_clock_gating_type _string_

**Read-only** lib_cell attribute. Describes the functionality of the integrated clock-gating
cell: type of sequential cell, whether the cell is appropriate for positive or negative-edge
triggered registers, whether the test control logic is located before or after the latch or flip-flop,
or does not exist, and whether the cell contains observability logic or not.

**Note:** An empty string indicates that the cell is not an integrated clock-gating cell.

**Related Information**

## internal_power

internal_power {no_value | _float_ }

_Default_ : no_value

**Read-write** lib_cell attribute. Specifies the internal power of the cell. The unit of the
power value is determined by the value of the lp_power_unit attribute.

Related attribute: (lib_cell) width on page 322

Affects this command: syn_generic

Related attributes: (base_cell) integrated_clock_gating_type on page 260

```
lp_clock_gating_add_obs_port on page 1672
lp_clock_gating_add_reset on page 1673
lp_clock_gating_control_point on page 1677
lp_clock_gating_style on page 1681
```

```
Library—lib_cell Attributes
```
September 2017 297 Product Version 17.1

By default, the internal cell power is derived from the power tables in the library. When you
overwrite the internal cell power, the tool issues a warning message.

**Related Information**

## is_adder

is_adder {true |false}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a 1-bit half adder or full adder.

## is_always_on

is_always_on {false | true}

_Default_ : false

**Read-write** lib_cell attribute. Specifies whether the lib_cell is an always-on cell.

**Related Information**

## is_black_box

is_black_box {false | true}

**Read-only** lib_cell attribute. Indicates if the base_cellis a blackbox.

**Related Information**

Affects these commands: report_gates

```
report_power
syn_generic
syn_map
syn_opt
```
Related attribute: (base_cell) is_always_on on page 261

Related attribute: (base_cell) is_black_box on page 261

```
(inst) is_black_box on page 1271
```

```
Library—lib_cell Attributes
```
September 2017 298 Product Version 17.1

## is_buffer

is_buffer {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a buffer.

**Related Information**

## is_clock_gating_cell

is_clock_gating_cell {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a clock-gating cell. This is only
used for simple combinational clock-gating elements such as an AND and OR gates.

**Note:** Genus cannot use these cells for clock-gating mapping based on this attribute. For
more information, refer to Using a Simple Combinational Gate in the _Genus Library Guide._

## is_clock_isolation_cell

is_clock_isolation_cell {false | true}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a clock isolation cell.

## is_combinational

is_combinational {false | true}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a combinational cell.

**Related Information**

## is_fall_edge_triggered

is_fall_edge_triggered

**Read-only** lib_cell attribute. Indicates whether the base_cell has a falling clock.

Related attribute: (base_cell) is_buffer on page 261

```
(inst) is_buffer on page 1271
```
Related attribute: (base_cell) is_combinational on page 262


```
Library—lib_cell Attributes
```
September 2017 299 Product Version 17.1

**Related Information**

## is_flop

is_flop {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a flip-flop.

**Related Information**

## is_inferred_macro

is_inferred_macro {false| true}

**Read-only** lib_cell attribute. Indicates whether the lib_cell is inferred as a macro cell.
This applies

■ in case of pad cells

■ in case of timing models (other than cgic cells)

■ in case that output function is not set

■ in case the cell is only a physcial cell

**Related Information**

## is_integrated_clock_gating

is_integrated_clock_gating {false| true}

**Read-only** lib_cell attribute. Indicates whether the lib_cell is an integrated clock_gating
cell.

Related attribute: (base_cell) is_fall_edge_triggered on page 262

Related attributes: (base_cell) is_flop on page 262

Related attribute: (inst) is_flop on page 1271

Related attribute: (base_cell) is_inferred_macro on page 262


```
Library—lib_cell Attributes
```
September 2017 300 Product Version 17.1

**Related Information**

## is_interface_timing

is_interface_timing {false | true}

**Read-only** lib_cell attribute. Indicates whether the lib_cell has the interface_timing
Liberty cell attribute.

**Related Information**

## is_inverter

is_inverter {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell is an inverter.

**Related Information**

## is_isolation_cell

is_isolation_cell {false | true}

_Default_ : false

**Read-write** lib_cell attribute. Indicates if the lib_cell is an isolation cell. Isolation cells are
used in n designs with switchable power domains.

Related attributes: (base_cell) is_integrated_clock_gating on page 263

```
(inst) is_integrated_clock_gating on page 1272
```
Related attributes: (base_cell) is_interface_timing on page 263

```
(inst) is_interface_timing on page 1272
```
Related attributes: (base_cell) is_inverter on page 263

```
(inst) is_inverter on page 1272
```

```
Library—lib_cell Attributes
```
## September 2017 16 Product Version 17.

**Related Information**

## is_latch

is_latch {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a latch.

**Related Information**

## is_level_shifter

is_level_shifter {false | true}

_Default_ : false

**Read-write** lib_cell attribute. Specifies whether the lib_cell is a level-shifter cell. Level
shifters are used in MSV designs.

**Related Information**

## is_macro

is_macro {false | true}

_Default_ : false

**Read-only** lib_cell attribute. Indicates whether this lib_cell is a macro cell.

Related attributes: (base_cell) is_isolation_cell on page 264

```
(inst) is_isolation_cell on page 1273
is_isolation_cell_enable on page 337
```
Related attributes: (base_cell) is_latch on page 264

```
(inst) is_latch on page 1273
```
Related attribute: (base_cell) is_latch on page 264


```
Library—lib_cell Attributes
```
September 2017 302 Product Version 17.1

**Related Information**

## is_macro_cell

is_macro_cell {false | true}

_Default_ : false

**Read-write** lib_cell attribute. Specifies whether this lib_cell is a macro cell.

## is_master_slave_flop

is_master_slave_flop {false | true}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a master-slave flip-flop.

**Related Information**

## is_master_slave_lssd_flop

is_master_slave_lssd_flop {false | true}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a master-slave LSSD flip-flop.

**Related Information**

Related attributes: (base_cell) is_macro on page 265

```
(inst) is_macro on page 1273
```
Related attributes: (base_cell) is_master_slave_flop on page 265

```
(inst) is_memory on page 1274
```
Related attributes: (base_cell) is_master_slave_lssd_flop on page 265

```
(inst) is_master_slave_lssd_flop on page 1274
```

```
Library—lib_cell Attributes
```
September 2017 303 Product Version 17.1

## is_memory

is_memory {false | true}

**Read-write** lib_cell attribute. Specifies that this lib_cell is a memory. You should only set
this if the cell has address, data, and enable pins.

**Related Information**

## is_negative_level_sensitive

is_negative_level_sensitive {false | true}

**Read-only** lib_cell attribute. Indicates whether the lib_cell is negative level-sensitive.

**Related Information**

## is_pad

is_pad {false | true}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a pad cell.

The attribute value will be set to true if the cell has a corresponding cell in the LEF library
defined as CLASS PAD.

**Related Information**

Related attributes: (base_cell) is_memory on page 266

```
(inst) is_memory on page 1274
```
Related attribute: (base_cell) is_negative_level_sensitive on page 266

Related attributes: (base_cell) is_pad on page 266

```
(inst) is_pad on page 1275
```

```
Library—lib_cell Attributes
```
September 2017 304 Product Version 17.1

## is_physical_defined

is_physical_defined {false | true}

**Read-only** lib_cell attribute. Indicates whether the lib_cell is only defined in the LEF
library.

**Related Information**

## is_physical_only

is_physical_only {false | true}

**Read-only** lib_cell attribute. Indicates whether the lib_cell is only defined in the LEF
library.

**Related Information**

## is_pll

is_pll {false | true}

**Read-only** lib_cell attribute. Indicates if the lib_cellhas unknown internal functionality

**Related Information**

## is_positive_level_sensitive

is_positive_level_sensitive {false | true}

**Read-only** lib_cell attribute.Indicates whether the base_cell is positive level-sensitive.

**Related Information**

Related attribute: (base_cell) is_physical_defined on page 267

Related attribute: (base_cell) is_physical_only on page 267

Related attribute: (base_cell) is_pll on page 267

Related attribute: (base_cell) is_positive_level_sensitive on page 267


```
Library—lib_cell Attributes
```
September 2017 305 Product Version 17.1

## is_power_switch

is_power_switch {false | true}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a power swicth cell.

**Related Information**

## is_retention_cell

is_retention_cell {false | true}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a retention cell

**Related Information**

## is_rise_edge_triggered

is_rise_edge_triggered {false | true}

**Read-only** lib_cell attribute. Indicates whether the base_cell has a rising clock.

**Related Information**

## is_sequential

is_sequential {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a sequential cell.

**Related Information**

Related attribute: (base_cell) is_power_switch on page 268

Related attribute: (base_cell) is_retention_cell on page 268

Related attribute: (base_cell) is_rise_edge_triggered on page 268

Related attributes: (base_cell) is_sequential on page 269

```
(inst) is_sequential on page 1276
```

```
Library—lib_cell Attributes
```
September 2017 306 Product Version 17.1

## is_timing_model

is_timing_model {true | false}

**Read-only** lib_cell attribute. Indicates if the internal functionality of the lib_cell is
unknown.

**Related Information**

## is_tristate

is_tristate {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell has at least one tristate output.

**Related Information**

## is_usable

is_usable {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell can be used during mapping or
incremental optimization.

If the tool cannot infer the lib_cell, or the lib_cell cannot be used during mapping or
incremental optimization, this attribute will be set to false.

Even when the avoid attribute can indicate that a lib_cell can be used for mapping or
optimization, the tool can consider the lib_cell not to be usable, for example because the
function or timing is too complex.

**Related Information**

Related attributes: (base_cell) is_timing_model on page 269

```
(inst) timing_model on page 1282
timing_model_reason on page 321
```
Related attributes: (base_cell) is_tristate on page 269

```
(inst) is_tristate on page 1277
```
Affects this attribute: avoid on page 289


```
Library—lib_cell Attributes
```
September 2017 307 Product Version 17.1

## latch_enable

latch_enable { _lib_pin_ | _pg_lib_pin_ }

**Read-only** lib_cell attribute. Returns the path to the library pin that corresponds to the
latch enable pin of this library cell.

**Note:** An empty string indicates that this library cell is not a latch cell.

## latch_enable_pins

latch_enable_pins { _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the path to the library pin(s) that correspond to the
latch enable pin(s) of this library cell.

**Note:** An empty string indicates that this library cell is not a latch cell.

## late_fall_cell_check_derate_factor

late_fall_cell_check_derate_factor _float_

**Read-write** lib_cell attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -late -fall -cell_check options.

## late_fall_clk_cell_derate_factor

late_fall_clk_cell_derate_factor _float_

**Read-write** lib_cell attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate with the -late -fall -clock options.

## late_fall_data_cell_derate_factor

late_fall_data_cell_derate_factor _float_

**Read-write** lib_cell attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -late -fall -data options.


```
Library—lib_cell Attributes
```
September 2017 308 Product Version 17.1

## late_rise_cell_check_derate_factor

late_rise_cell_check_derate_factor _float_

**Read-write** lib_cell attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -late -rise -cell_check options.

## late_rise_clk_cell_derate_factor

late_rise_clk_cell_derate_factor _float_

**Read-write** lib_cell attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate with the -late -rise -clock options.

## late_rise_data_cell_derate_factor

late_rise_data_cell_derate_factor _float_

**Read-write** lib_cell attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -late -rise -data options.

## leakage_power

leakage_power {no_value | _float_ }

_Default_ : no_value

**Read-write** lib_cell attribute. Specifies the leakage power of the lib_cell. The unit of the
power value is determined by the value of the leakage_power_scale_in_nw attribute.

**Example**

If the value of leakage_power_scale_in_nW is 0.01 and the value of
cell_leakage_power is 1000, the leakage power of this cell is 10 nW.

**Related Information**

Affects these commands: report_gates

```
report_power
syn_generic
syn_map
```

```
Library—lib_cell Attributes
```
September 2017 309 Product Version 17.1

## left_padding

left_padding _float_

**Read-only** lib_cell attribute. Returns the left padding of the lib_cell.

**Related Information**

## level_shifter_direction

level_shifter_direction {up|down|bidir}

**Read-only** lib_cell attribute. Specifies whether the level shifter can be used between a
lower and higher voltage, or between a higher and lower voltage, or both.

## level_shifter_type

level_shifter_type {LH | HL | HL_LH}

**Read-only** lib_cell attribute. Returns the supported voltage conversion by the level
shifter cell. Valid values for a level shifter are:

■ LH—Low to High

■ HL—High to Low

■ HL_LH—High to Low and Low to High.

**Note:** The attribute value can be null if this library cell is not a level shifter, or if the level
shifter does not have the level_shifter_type lib_cell attribute in the Liberty library. In
the latter case, the default type for the level shifter is HL_LH.

**Related Information**

```
syn_opt
```
Related attribute: (base_cell) left_padding on page 270

Related attribute: (base_cell) level_shifter_type on page 270


```
Library—lib_cell Attributes
```
September 2017 310 Product Version 17.1

## level_shifter_valid_location

level_shifter_valid_location {from|to|on|off|either|any}

**Read-write** lib_cell attribute. Specifies where the level shifters can be placed.

**Related Information**

define_level_shifter_cell in the Common Power Format Language Reference

## lib_arcs

lib_arcs _list_of_lib_arcs_

**Read-only** lib_cell attribute. Returns the list of lib_arcs associated with the lib_cell.

## lib_pins

lib_pins _list_of_lib_pins_

**Read-only** lib_cell attribute. Returns the list of lib_pins associated with the lib_cell.

## liberty_attributes

liberty_attributes _string_

**Read-only** lib_cell attribute. Returns a list of Liberty attributes and values that were
specified for this cell in the library.

**Related Information**

Affected by this command: read_power_intent

Related attributes: (library) liberty_attributes on page 356

```
(lib_arc) liberty_attributes on page 285
(lib_pin) liberty_attributes on page 341
(operating_condition) liberty_attributes on page 366
(pg_lib_pin) liberty_attributes on page 385
(wireload) liberty_attributes on page 399
```

```
Library—lib_cell Attributes
```
## September 2017 17 Product Version 17.

## library

library _library_object_

**Read-only** lib_cell attribute. Returns the name of the library that this lib_cell belongs to.

**Related Information**

## max_ground_input_voltage

max_ground_input_voltage _float_

_Default_ : 0.0

**Read-write** lib_cell attribute. Specifies the maximum voltage for the input (source)
ground supply voltage that can be handled by this level shifter cell.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

Related attributes: (library_domain) library on page 364

```
(operating_condition) library on page 366
(wireload) library on page 400
(wireload_selection) library on page 401
```
Affected by this command: read_power_intent

Related attributes: (level_shifter_group) max_ground_input_voltage on
page 280
(level_shifter_group) min_ground_input_voltage on
page 282
(lib_cell) min_ground_input_voltage on page 313


```
Library—lib_cell Attributes
```
September 2017 312 Product Version 17.1

## max_ground_output_voltage

max_ground_output_voltage _float_

_Default_ : 0.0

**Read-write** lib_cell attribute. Specifies the maximum voltage for the output (destination)
ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

## max_input_voltage

max_input_voltage _float_

_Default_ : 0.0

**Read-write** lib_cell attribute. Specifies the upper bound of the voltage range (in volt) that
can be handled by the level shifter for the source domain.

**Related Information**

Affected by this command: read_power_intent

Related attribute: (level_shifter_group) max_ground_output_voltage on
page 280
(level_shifter_group) min_ground_output_voltage on
page 282
(lib_cell) min_ground_output_voltage on page 314

Affected by this command: read_power_intent

Affected by this attribute: (library_domain) library on page 364

Related attribute: (level_shifter_group) max_input_voltage on page 281


```
Library—lib_cell Attributes
```
September 2017 313 Product Version 17.1

## max_output_voltage

max_output_voltage _float_

_Default_ : 0.0

**Read-write** lib_cell attribute. Specifies the upper bound of the voltage range (in volt) that
can be handled by the level shifter for the destination domain.

**Related Information**

## min_ground_input_voltage

min_ground_input_voltage _float_

_Default_ : 0.0

**Read-write** lib_cell attribute. Specifies the minimum voltage for the input (source)
ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

Affected by this command: read_power_intent

Affected by this attribute: (library_domain) library on page 364

Related attribute: (level_shifter_group) max_output_voltage on page 281

Affected by this command: read_power_intent

Related attributes: (level_shifter_group) min_ground_input_voltage on
page 282
(level_shifter_group) max_ground_input_voltage on
page 280
(lib_cell) max_ground_input_voltage on page 311


```
Library—lib_cell Attributes
```
September 2017 314 Product Version 17.1

## min_ground_output_voltage

min_ground_output_voltage _float_

_Default_ : 0.0

**Read-write** lib_cell attribute. Specifies the minimum voltage for the output (destination)
ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

## min_input_voltage

min_input_voltage _float_

_Default_ : 0.0

**Read-write** lib_cell attribute. Specifies the lower bound of the voltage range (in volt) that
can be handled by the level shifter for the source domain.

**Related Information**

Affected by this command: read_power_intent

Related attributes: (level_shifter_group) min_ground_output_voltage on
page 282
(level_shifter_group) max_ground_output_voltage on
page 280
(lib_cell) max_ground_output_voltage on page 312

Affected by this command: read_power_intent

Affected by this attribute: (library_domain) library on page 364

Related attribute: (level_shifter_group) min_input_voltage on page 282


```
Library—lib_cell Attributes
```
September 2017 315 Product Version 17.1

## min_output_voltage

min_output_voltage _float_

_Default_ : 0.0

**Read-write** lib_cell attribute. Specifies the lower bound of the voltage range (in volt) that
can be handled by the level shifter for the destination domain.

**Related Information**

## non_seq_setup_arc

non_seq_setup_arc {false | true}

**Read-only** lib_cell attribute. Specifies whether the lib_cell has an enabled
non_seq_setup timing arc.

**Related Information**

## num_base_pins

num_base_pins _integer_

**Read-only** lib_cell attribute. Returns the number of logical pins that the lib_cell has.

## pg_lib_pins

pg_lib_pins _list_of_pg_lib_pins_

**Read-only** lib_cell attribute. Returns the list of power and ground lib_pins associated
with the lib_cell.

Affected by this command: read_power_intent

Affected by this attribute: (library_domain) library on page 364

Related attribute: (level_shifter_group) min_output_voltage on page 283

Related attributes: (lib_pin) non_seq_setup_arc on page 344

```
(pg_lib_pin) non_seq_setup_arc on page 388
```

```
Library—lib_cell Attributes
```
September 2017 316 Product Version 17.1

## phys_area

phys_area _float_

**Read-only** lib_cell attribute. Returns the physical area of the cell as defined in the LEF
file. This is the area of the bounding box minus the area of any overlap obstructions. The area
is expressed in square microns.

## power_gating_cell

power_gating_cell {false | true}

_Default_ : false

**Read-write** lib_cell attribute. Indicates if the cell is configured to support state-retention
power gating (SRPG).

**Related Information**

## power_gating_cell_type

power_gating_cell_type _string_

**Read-write** lib_cell attribute. Identifies the type of a state-retention cell. By default, the
type corresponds to the value of the power_gating_cell Liberty cell attribute.

**Related Information**

Related attributes: power_gating_cell_type on page 316

```
power_gating_class on page 345
power_gating_pin_phase on page 346
```
Related attributes: power_gating_cell on page 316

```
power_gating_class on page 345
power_gating_pin_phase on page 346
```

```
Library—lib_cell Attributes
```
September 2017 317 Product Version 17.1

## preserve

preserve {false | true}

_Default_ : false

**Read-write** lib_cell attribute. Preserves instances of this cell from optimization.

By default, Genus performs optimizations that can result in logic changes to any object in the
design. You can prevent any logic changes on instances of this cell while still allowing
mapping optimizations in the surrounding logic.

**Note:** Setting this attribute to true, causes the tool to automatically set the avoid attribute
on this lib_cell to true, which prevents the tool from using the cell during mapping or
optimization.If the lib_cell was already instantiated in the design before the preserve lib_cell
attribute was set to true, the instances would remain in the design.

**Related Information**

## right_padding

right_padding _float_

**Read-only** lib_cell attribute. Returns the right padding of the lib_cell.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects this attribute: avoid on page 289

Related attributes: (design) preserve on page 878

```
(hinst) preserve on page 898
(hnet) preserve on page 904
(hpin) preserve on page 913
(inst) preserve on page 929
(module) preserve on page 948
(pg_pin) preserve on page 955
(pin) preserve on page 959
```

```
Library—lib_cell Attributes
```
September 2017 318 Product Version 17.1

**Related Information**

## scan_enable_pins

scan_enable_pins ( _libpins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the path(s) to the library pin(s) that correspond(s)
to the scan enable pin(s) of this library cell.

**Note:** An empty string indicates that this library cell is not a scan flip-flop.

## scan_in

scan_in _string_

**Read-only** lib_cell attribute. Returns the path to the library pin that corresponds to the
scan data input pin of this library cell.

**Note:** An empty string indicates that this library cell is not a scan flip-flop.

## scan_in_pins

scan_in_pins ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the list of lib_pins that are scan data input pins.

**Note:** An empty string indicates that this library cell is not a scan flip-flop.

## scan_out

scan_out _string_

**Read-only** lib_cell attribute. Returns the path to the library pin that corresponds to the
scan data output pin of this library cell.

**Note:** An empty string indicates that this library cell is not a scan flip-flop.

Related attribute: (base_cell) right_padding on page 271


```
Library—lib_cell Attributes
```
September 2017 319 Product Version 17.1

## scan_out_pins

scan_out_pins ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the list of lib_pins that are scan data output pins.

**Note:** An empty string indicates that this library cell is not a scan flip-flop.

## seq_functions

seq_functions _object_list_

**Read-only** lib_cell attribute. Returns the list of sequential functions associated with this
lib_cell.

## sequential

sequential {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell is a sequential logic circuit.

**Related Information**

## std_cell_main_rail_pin

std_cell_main_rail_pin {lib_pin | pg_lib_pin}

**Read-only** lib_cell attribute. Returns the power pin which is the main rail in the cell.

**Related Information**

Related attribute: (inst) is_sequential on page 1276

Related attribute: (inst) std_cell_main_rail_pin on page 1281


```
Library—lib_cell Attributes
```
September 2017 320 Product Version 17.1

## symmetry

symmetry _string_

**Read-only** lib_cell attribute. Returns the symmetry info of the lib_cell. Valid values are
r, x, y, xy, and rxy, where

r—Indicates thst the cell is symmetrical in 90 degree counterclockwise rotation

x—Indicates thst the cell is symmetrical about the x-axis

y—Indicates thst the cell is symmetrical about the y-axis

**Related Information**

## sync_clear_pins

sync_clear_pins ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the path to the library pin(s) that correspond to the
synchronous clear pin(s) of this library cell.

**Note:** An empty string indicates that this library cell either is not a flip-flop cell, or has no
synchronous clear pin.

**Related Information**

## sync_enable_pins

sync_enable_pins ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the path to the library pin(s) that corresponds to the
synchronous enable pin(s) of this library cell.

**Note:** An empty string indicates that this library cell either is not a flip-flop cell, or has no
synchronous enable pin.

Related attribute: (base_cell) symmetry on page 271

Related attribute: use_nextstate_type_only_to_assign_sync_ctrls on page 1086


```
Library—lib_cell Attributes
```
September 2017 321 Product Version 17.1

## sync_preset_pins

sync_preset_pins ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_cell attribute. Returns the path to the library pin(s) that corresponds to the
synchronous preset pin(s) of this library cell.

**Note:** An empty string indicates that this library cell either is not a flip-flop cell, or has no
synchronous preset pin.

## timing_model_reason

timing_model_reason _string_

**Read-only** lib_cell attribute. Returns the reason why the library cell is considered a
timing model.

## tristate

tristate {true | false}

**Read-only** lib_cell attribute. Indicates if the lib_cell has at least one tristate output.

**Related Information**

## unusable_reason

unusable_reason _string_

**Read-only** lib_cell attribute. Returns the reason why the library cell is considered
unusable.

**Related Information**

Related attributes: (inst) tristate on page 1283

```
(lib_pin) tristate on page 352
(pg_lib_pin) tristate on page 395
```
Related attribute: is_usable on page 306


```
Library—lib_cell Attributes
```
September 2017 322 Product Version 17.1

## width

width _float_

**Read-only** lib_cell attribute. Returns the width, in microns, of the cell based on the
information from the physical library.

**Related Information**

Related attribute (lib_cell) width on page 322


```
Library—lib_cell_set Attributes
```
September 2017 323 Product Version 17.1

## lib_cell_set Attributes

## lib_cells

lib_cells _list_of_lib_cells_

**Read-only** lib_cell_set attribute. Returns the lib_cells that belong to this lib set.


```
Library—lib_pin Attributes
```
## September 2017 18 Product Version 17.

## lib_pin Attributes

## alive_during_partial_power_down

alive_during_partial_power_down {false | true}

_Default_ : false

**Read-write** lib_pin attribute. Indicates whether the pin is alive during partial power down.

## alive_during_power_up

alive_during_power_up {false | true}

_Default_ : false

**Read-write** lib_pin attribute. Indicates whether the pin is alive during power up.

## all_q_pin_of_d_pin

all_q_pin_of_d_pin ( _lib_pin_ | _pg_lib_pin_ }

**Read-only** lib_pin attribute. Returns the output pin(s) that corresponds to the data pin of
the sequential cell. Use this for sequential cells with multiple data pins and output pins.

**Related Information**

## async_clear_polarity

async_clear_polarity {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the asynchronous clear pin of a
sequential cell.

**Note:** The value none indicates that the pin is not an asynchronous clear pin.

**Related Information**

Related attribute: (pg_lib_pin) all_q_pin_of_d_pin on page 369

Related attribute: (pg_lib_pin) async_clear_polarity on page 369


```
Library—lib_pin Attributes
```
September 2017 325 Product Version 17.1

## async_preset_polarity

async_preset_polarity {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the asynchronous preset pin of
a sequential cell.

**Note:** The value none indicates that this pin is not an asynchronous preset pin.

**Related Information**

## base_pin

base_pin _base_pin_

**Read-only** lib_pin attribute. Returns the reference base pin of this library pin.

**Related Information**

## bundle

bundle _string_list_

**Read-only** lib_pin attribute. Returns for every pin that is part of a bundle, a string of the
following format:

bundle _bundle_name_ : _bundle_member bundle_member_ ...

For multi-bit cells, all pins that have similar timing or functionality are grouped in a bundle. The
attribute value for all bundle members will be the same.

**Note:** This attribute has no value for single-bit cells.

**Related Information**

Related attribute: (pg_lib_pin) async_preset_polarity on page 369

Related attribute: (pg_lib_pin) base_pin on page 370

Related attribute: (pg_lib_pin) bundle on page 370


```
Library—lib_pin Attributes
```
September 2017 326 Product Version 17.1

## capacitance

capacitance _string_

**Read-only** lib_pin attribute. Returns the value of the capacitance attribute from the
Liberty library at the pin, cell, or library level depending on the precedence rules.

**Related Information**

## capacitance_max_fall

capacitance_max_fall _max_cap_

**Read-only** lib_pin attribute. Returns the maximum fall capacitance of the lib_pin.

**Related Information**

## capacitance_max_rise

capacitance_max_rise _max_cap_

**Read-only** lib_pin attribute. Returns the maximum rise capacitance of the lib_pin.

**Related Information**

## capacitance_min_fall

capacitance_min_fall _min_cap_

**Read-only** lib_pin attribute. Returns the minimum fall capacitance of the lib_pin.

Related attribute: (pg_lib_pin) capacitance on page 370

Related attributes: (lib_pin) capacitance_max_rise on page 326

```
(pg_lib_pin) capacitance_max_fall on page 371
(pg_lib_pin) capacitance_max_rise on page 371
```
Related attributes: (lib_pin) capacitance_max_fall on page 326

```
(pg_lib_pin) capacitance_max_fall on page 371
(pg_lib_pin) capacitance_max_rise on page 371
```

```
Library—lib_pin Attributes
```
September 2017 327 Product Version 17.1

**Related Information**

## capacitance_min_rise

capacitance_min_rise _min_cap_

**Read-only** lib_pin attribute. Returns the minimum rise capacitance of the lib_pin.

**Related Information**

## capacitance_rf

capacitance_rf _string_

**Read-write** lib_pin attribute. Specifies the rise and fall capacitive load of the pin in
femtofarads.

**Related Information**

## clock_gate_enable_pin

clock_gate_enable_pin {true | false}

**Read-only** lib_pin attribute. Indicates if this pin is an enable pin on a clock-gating cell.

Related attributes: (lib_pin) capacitance_min_rise on page 327

```
(pg_lib_pin) capacitance_min_fall on page 371
(pg_lib_pin) capacitance_min_rise on page 372
```
Related attributes: (lib_pin) capacitance_min_fall on page 326

```
(pg_lib_pin) capacitance_min_fall on page 371
(pg_lib_pin) capacitance_min_rise on page 372
```
Affects these commands: syn_generic

```
syn_map
syn_opt
(pg_lib_pin) capacitance_rf on page 372
```

```
Library—lib_pin Attributes
```
September 2017 328 Product Version 17.1

**Related Information**

## clock_gate_enable_polarity

clock_gate_enable_polarity {high | low}

**Read-only** lib_pin attribute. Returns the active phase of the enable pin of a clock-gating
cell.

**Related Information**

## clock_polarity

clock_polarity {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the clock pin of a sequential cell

**Note:** The value none indicates that this pin is not a clock pin of a sequential cell.

**Related Information**

## direction

direction {internal | in | out | inout}

**Read-only** lib_pin attribute. Returns the direction of the pin.

**Related Information**

Affects this command: syn_generic

Related attribute: (pg_lib_pin) clock_gate_enable_pin on page 372

Related attribute: (pg_lib_pin) clock_gate_enable_polarity on page 373

Related attribute: (pg_lib_pin) clock_polarity on page 373

Related attributes: (base_pin) direction on page 273

```
(hpin) direction on page 1234
(hpin_bus) direction on page 1253
```

```
Library—lib_pin Attributes
```
September 2017 329 Product Version 17.1

## drive_resistance

drive_resistance _int_

**Read-only** lib_pin attribute. Returns the approximate drive resistance of the pin in Ohm.

**Related Information**

## driver_type

driver_type {bus_hold | open_drain | open_source | pull_up | pull_down
| resistive | resistive_0 | resistive_1}

**Read-only** lib_pin attribute. Returns the driver type of the output or inout pin.

If the pin is an inout pin, the attribute can have a driver type for the input and output. In this
case the following applies:

■ if pull_up or pull_down is returned with open_drain, the pull_up or pull_down
value will be applied to the input, while the open_drain will be applied to the output

■ if the value returned is bus_hold, it will be applied to the input and output

■ if the value returned is not bus_hold, it will be applied to the output.

For output pins only one of the possible values can be returned.

**Note:** This attribute has no value for input pins.

```
(hport) direction on page 1258
(hport_bus) direction on page 1264
(pg_lib_pin) direction on page 373
(pg_pin) direction on page 1301
(pin) direction on page 1316
(port) direction on page 1344
(port_bus) direction on page 1359
```
Related attribute: (pg_lib_pin) drive_resistance on page 374


```
Library—lib_pin Attributes
```
September 2017 330 Product Version 17.1

**Related Information**

## fanout_load

fanout_load _float_

**Read-only** lib_pin attribute. Specifies the internal fanout of the input pin. Resolution is
1/1000. Typical units are standard loads or pin count.

**Related Information**

## from_lib_arcs

from_lib_arcs _string_

**Read-only** lib_pin attribute. Returns a list of outgoing timing arcs.

**Related Information**

## function

function _string_

**Read-only** lib_pin attribute. Specifies the value (Boolean expression) of an output pin as
a function of the cell’s input or inout pins.

**Related Information**

Related command: report_dft_violations

Related attribute: (pg_lib_pin) driver_type on page 374

Related attribute: (pg_lib_pin) fanout_load on page 375

Related attribute: (pg_lib_pin) from_lib_arcs on page 375

Related attribute: (pg_lib_pin) function on page 375


```
Library—lib_pin Attributes
```
September 2017 331 Product Version 17.1

## function_type

function_type {none | async_clear | async_preset | clear | clock
| clock_gate_enable | data_enable | ground | latch_enable | power
| preset | scan_out | scan_in | scan_enable | tristate_enable}

**Read-only** lib_pin attribute. Returns the function of the pin.

**Example**

genus@root:> get_db lib_pin:my_lib/slow/DFFSRX1/RN .function_type
async_clear

**Related Information**

## higher_drive_pin

higher_drive_pin ( _lib_pin_ | _pg_lib_pin_ }

**Read-only** lib_pin attribute. Returns the path to the library pin of a cell that has the same
functionality, but has a higher drive strength. If your library contains several cells with the
same functionality, this attribute points to the pin with the next higher drive strength. The
attribute value on the pin with the highest drive strength is an empty string.

**Related Information**

## is_always_on

is_always_on {false | true}

_Default_ : false

**Read-write** lib_pin attribute. Indicates if this pin is an always-on pin on an always-on cell.

Related attribute: (pg_lib_pin) function_type on page 375

Related attribute: (pg_lib_pin) higher_drive_pin on page 376

```
(pg_lib_pin) lower_drive_pin on page 385
(lib_pin) lower_drive_pin on page 341
```

```
Library—lib_pin Attributes
```
September 2017 332 Product Version 17.1

**Related Information**

## is_analog

is_analog {false| true}

**Read-write** lib_pin attribute. Identifies an analog signal pin as analog so it can be
recognized by the tools.

**Related Information**

## is_async

is_async {false| true}

**Read-only** lib_pin attribute. Indicates whether this pin is an asynchronous pin.

**Related Information**

## is_clock

is_clock {false| true}

**Read-only** lib_pin attribute. Indicates whether this pin is a clock pin.

**Related Information**

Related attributes: (base_pin) is_always_on on page 274

```
(pg_lib_pin) is_always_on on page 376
```
Related attributes: (base_pin) is_analog on page 274

Related attribute: (pg_lib_pin) is_async on page 376

Related attribute: (pg_lib_pin) is_clock on page 377


```
Library—lib_pin Attributes
```
September 2017 333 Product Version 17.1

## is_clock_gate_clock

is_clock_gate_clock {false | true}

**Read-only** lib_pin attribute. Indicates if this pin is a clock pin on a clock-gating cell.

**Related Information**

## is_clock_gate_enable

is_clock_gate_enable {false | true}

**Read-only** lib_pin attribute. Indicates if this pin is an enable pin on a clock-gating cell.

**Related Information**

## is_clock_gate_obs

is_clock_gate_obs {false | true}

**Read-only** lib_pin attribute. Indicates if this pin is an observable pin on a clock-gating cell.

**Related Information**

## is_clock_gate_out

is_clock_gate_out {false | true}}

**Read-only** lib_pin attribute. Indicates if this pin is an output pin on a clock-gating cell.

Affects this command: syn_generic

Related attribute: (pg_lib_pin) is_clock_gate_clock on page 377

Affects this command: syn_generic

Related attribute: (pg_lib_pin) is_clock_gate_enable on page 377

Affects this command: syn_generic

Related attribute: (pg_lib_pin) is_clock_gate_obs on page 378


```
Library—lib_pin Attributes
```
September 2017 334 Product Version 17.1

**Related Information**

## is_clock_gate_reset

is_clock_gate_reset {false | true}

**Read-only** lib_pin attribute. Indicates if this pin is an asynchronous reset pin on a clock-
gating cell.

**Related Information**

## is_clock_gate_test

is_clock_gate_test {false | true}

**Read-only** lib_pin attribute. Indicates if this pin is a test pin on a clock-gating cell.

**Related Information**

## is_clock_isolation_clock_pin

is_clock_isolation_clock_pin {false |t rue}

**Read-only** lib_pin attribute. Indicates if this pin is the clock pin of a clock isolation cell.

**Related Information**

Affects this command: syn_generic

Related attribute: (pg_lib_pin) is_clock_gate_out on page 378

Affects this command: syn_generic

Related attribute: (pg_lib_pin) is_clock_gate_reset on page 378

Affects this command: syn_generic

Related attribute: (pg_lib_pin) is_clock_gate_test on page 378

Related attributes: (base_pin) is_clock_isolation_clock_pin on page 275

```
(pg_lib_pin) is_clock_isolation_clock_pin on page 379
```

```
Library—lib_pin Attributes
```
## September 2017 19 Product Version 17.

## is_data

is_data {false | true}

**Read-only** lib_pin attribute. Indicates if this pin is a data pin.

**Related Information**

## is_generated_clock

is_generated_clock _string_

**Read-only** lib_pin attribute. Returns the Liberty attributes and corresponding values that
were specified in the generated_clock group for the lib_cell to which this pin belongs.

The following Liberty attributes _can_ be specified in a generated_clock group:

■ clock_pin

■ master_pin

■ divided_by

■ multipled_by

■ invert

■ duty_cycle

■ edges

■ shifts

**Related Information**

## is_ground

is_ground {false | true}

**Read-only** lib_pin attribute. Indicates if the pin is a ground pin.

Related attribute: (pg_lib_pin) is_data on page 379

Related attribute: (pg_lib_pin) is_generated_clock on page 379


```
Library—lib_pin Attributes
```
September 2017 336 Product Version 17.1

**Related Information**

## is_inverted

is_inverted {false | true}

**Read-only** lib_pin attribute. Indicates if this pin is an inverted lib pin.

**Related Information**

## is_iq_function

is_iq_function {true | false}

**Read-only** lib_pin attribute. Indicates if this pin is an IQ (noninverting output) pin.

**Related Information**

## is_iqn_function

is_iqn_function {true | false}

**Read-only** lib_pin attribute. Indicates if this pin is an IQN (inverting output) pin.

**Related Information**

## is_isolated

is_isolated {false| true}

**Read-only** lib_pin attribute. Indicates if this pin is internally isolated and does not require
the insertion of an external isolation cell.

Related attribute: (pg_lib_pin) is_ground on page 380

Related attribute: (pg_lib_pin) is_inverted on page 380

Related attribute: (pg_lib_pin) is_iq_function on page 380

Related attribute: (pg_lib_pin) is_iqn_function on page 381


```
Library—lib_pin Attributes
```
September 2017 337 Product Version 17.1

**Related Information**

## is_isolation_cell_enable

is_isolation_cell_enable {false | true}

_Default_ : false

**Read-write** lib_pin attribute. Indicates if this pin is the enable pin of an isolation cell.

**Related Information**

## is_level_shifter_enable

is_level_shifter_enable {false | true}

_Default_ : false

**Read-write** lib_pin attribute. Indicates if this pin is the enable pin of a level shifter cell.

**Related Information**

## is_power_switch_enable

is_power_switch_enable {false | true}

_Default_ : false

**Read-write** lib_pin attribute. Indicates if this pin is the enable pin of a power switch cell.

Related attribute: (pg_lib_pin) is_isolated on page 381

Related attributes: is_isolation_cell on page 300

```
(base_pin) is_isolation_cell_enable on page 275
(pg_lib_pin) is_isolation_cell_enable on page 381
```
Related attributes: (base_pin) is_level_shifter_enable on page 276

```
(pg_lib_pin) is_level_shifter_enable on page 382
```

```
Library—lib_pin Attributes
```
September 2017 338 Product Version 17.1

**Related Information**

## is_retention_cell_enable

is_retention_cell_enable {false | true}

**Read-only** lib_pin attribute. Indicates if this pin is the retention pin of a lib cell.

**Related Information**

## is_pad

is_pad {false | true}

**Read-only** lib_pin attribute. Indicates if the lib_pin is a pad pin.

**Related Information**

## is_power

is_power {false | true}

**Read-only** lib_pin attribute. Indicates if the pin is a power pin.

**Related Information**

## is_scan_out

is_scan_out {false| true}

**Read-only** lib_pin attribute. Indicates whether the pin is a scan data output pin.

Related attribute: (base_pin) is_power_switch_enable on page 276

Related attribute: (base_pin) is_retention_cell_enable on page 276

Related attribute: (pg_lib_pin) is_pad on page 382

Related attribute: (pg_lib_pin) is_power on page 382


```
Library—lib_pin Attributes
```
September 2017 339 Product Version 17.1

**Related Information**

## is_scan_out_inverted

is_scan_out_inverted {false| true}

**Read-only** lib_pin attribute. Indicates whether the pin is a scan data output pin.

**Related Information**

## is_std_cell_main_rail

is_std_cell_main_rail {false | true}

**Read-only** libpin attribute. Indicates whether this pin is a primrary power pin on the main
rail in the cell.

**Related Information**

## is_tristate

is_tristate {true | false}

**Read-only** lib_pin attribute. Indicates whether the pin is a tristate output.

**Related Information**

## is_unconnected

is_unconnected {false| true}

**Read-only** lib_pin attribute. Indicates whether the pin is connected.

Related attribute: (pg_lib_pin) is_scan_out on page 382

Related attribute: (pg_lib_pin) is_scan_out_inverted on page 383

Related attribute: (pg_lib_pin) is_std_cell_main_rail on page 383

Related attribute: (pg_lib_pin) is_tristate on page 383


```
Library—lib_pin Attributes
```
September 2017 340 Product Version 17.1

**Related Information**

## isolation_enable_condition

isolation_enable_condition _string_

**Read-only** lib_pin attribute. Returns the condition of isolation for an internally isolated pin.
The ocndition is specified as a Boolean expression in terms of input and inout pins.

**Related Information**

## isolation_enable_phase

isolation_enable_phase {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the isolation enable pin of an
isolation cell.

**Note:** The value none indicates that this pin is not an isolation enable pin.

**Related Information**

## latch_enable_polarity

latch_enable_polarity {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the latch enable pin of a
sequential cell.

**Note:** The value none indicates that this pin is not a latch input enable.

**Related Information**

Related attributes: (base_pin) is_unconnected on page 276

```
(pg_lib_pin) is_unconnected on page 383
```
Related attribute: (pg_lib_pin) isolation_enable_condition on page 384

Related attribute: (pg_lib_pin) isolation_enable_phase on page 384

Related attribute: (pg_lib_pin) latch_enable_polarity on page 384


```
Library—lib_pin Attributes
```
September 2017 341 Product Version 17.1

## lib_cell

lib_cell _lib_cell_

**Read-only** lib_pin attribute. Returns the lib_cell that this pin belongs to.

**Related Information**

## liberty_attributes

liberty_attributes _string_

**Read-only** lib_pin attribute. Returns a list of Liberty attributes and values that were
specified for this pin in the library.

**Related Information**

## lower_drive_pin

lower_drive_pin ( _lib_pin_ | _pg_lib_pin_ }

**Read-only** lib_pin attribute. Returns the path to the library pin of a cell that has the same
functionality, but has a lower drive strength. If your library contains several cells with the same
functionality, this attribute points to the pin with the next lower drive strength. The attribute
value on the pin with the lowest drive strength is an empty string.

Related attributes: (lib_arc) lib_cell on page 285

```
(pg_lib_pin) lib_cell on page 385
(seq_function) lib_cell on page 398
```
Related attributes: (library) liberty_attributes on page 356

```
(lib_arc) liberty_attributes on page 285
(lib_cell) liberty_attributes on page 310
(operating_condition) liberty_attributes on page 366
(pg_lib_pin) liberty_attributes on page 385
(wireload) liberty_attributes on page 399
```

```
Library—lib_pin Attributes
```
September 2017 342 Product Version 17.1

**Related Information**

## max_capacitance

max_capacitance _float_

**Read-write** lib_pin attribute. Specifies the maximum capacitance in femtofarads that an
output pin can drive.

**Note:** This attribute has no value for input pins.

**Related Information**

## max_fanout

max_fanout _float_

**Read-write** lib_pin attribute. Specifies the maximum fanout that an output pin of the
library cell can drive.

**Note:** This attribute has no value for input pins.

**Related Information**

Related attributes: (lib_pin) higher_drive_pin on page 331

```
(pg_lib_pin) higher_drive_pin on page 376
(pg_lib_pin) lower_drive_pin on page 385
```
Affected by this attribute: ignore_library_drc on page 873

Related attributes: (design) max_capacitance on page 875

```
(pg_lib_pin) max_capacitance on page 386
(port) max_capacitance on page 963
```
Affected by this attribute: ignore_library_drc on page 873

Related attributes: (design) max_fanout on page 876

```
(pg_lib_pin) max_fanout on page 386
(port) max_fanout on page 964
```

```
Library—lib_pin Attributes
```
September 2017 343 Product Version 17.1

## max_transition

max_transition _float_

**Read-write** lib_pin attribute. Specifies the maximum acceptable transition time on the pin.
This attribute applies to input and output pins.

**Related Information**

## min_capacitance

min_capacitance _float_

**Read-write** lib_pin attribute. Specifies the minimum capacitance in femtofarads that an
output pin can drive.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Note:** This attribute has no value for input pins.

**Related Information**

## min_fanout

min_fanout _float_

**Read-write** lib_pin attribute. Specifies the minimum fanout that an output pin of the library
cell can drive.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

Affected by this attribute: ignore_library_drc on page 873

Related attributes: (design) max_transition on page 877

```
(pg_lib_pin) max_transition on page 387
(port) max_transition on page 965
```
Related attribute: (pg_lib_pin) min_capacitance on page 387


```
Library—lib_pin Attributes
```
September 2017 344 Product Version 17.1

**Note:** This attribute has no value for input pins.

**Related Information**

## min_transition

min_transition _float_

**Read-write** lib_pin attribute. Specifies the minimum acceptable transition time on the
library pin. This attribute applies to input and output pins.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Related Information**

## non_seq_setup_arc

non_seq_setup_arc {false | true}

**Read-only** lib_pin attribute. Specifies whether the pin has an enabled non_seq_setup
timing arc.

**Related Information**

## pg_type

pg_type _string_

**Read-write** lib_pin attribute. Specifies the pg_type info of the pin. This corresponds to the
value of the pg_type Liberty pin attribute.

Related attribute: (pg_lib_pin) min_fanout on page 387

Related attribute: (pg_lib_pin) min_transition on page 388

Related attributes: (lib_cell) non_seq_setup_arc on page 315

```
(pg_lib_pin) non_seq_setup_arc on page 388
```

```
Library—lib_pin Attributes
```
September 2017 345 Product Version 17.1

**Related Information**

## physical_connection

physical_connection _string_

**Read-only** lib_pin attribute. Returns the physical_connection info of the power or ground
pin. This corresponds to the value of the physical_connection Liberty pin attribute.

**Related Information**

## power_gating_class

power_gating_class _string_

**Read-write** lib_pin attribute. Specifies the class of the power gating pin of a state-
retention cell. The value is of the form power_pin_x, where x can take an integer value from
1 through 5.

**Note:** The value corresponds to the first part of the power_gating_pin pin Liberty attribute
value.

**Related Information**

Related attributes: (base_pin) pg_type on page 277

```
(pg_base_pin) pg_type on page 368
(pg_lib_pin) pg_type on page 389
```
Related attribute: (pg_lib_pin) physical_connection on page 389

Related attributes: power_gating_cell on page 316

Related attributes: power_gating_cell_type on page 316

```
(lib_pin) power_gating_pin_phase on page 346
(pg_lib_pin) power_gating_class on page 390
(pg_lib_pin) power_gating_pin_phase on page 390
```

```
Library—lib_pin Attributes
```
September 2017 346 Product Version 17.1

## power_gating_pin_phase

power_gating_pin_phase {none | active_low | active_high}

_Default_ : none

**Read-write** lib_pin attribute. Specifies the active phase of the pin of a state-retention cell.

■ active_low indicates that an active low signal (0) applied to this pin puts the gate in
sleep mode.

■ active_high indicates that an active high signal (1) applied to this pin puts the gate
into sleep mode.

The value of this attribute is the opposite of the value of the power_gating_pin pin Liberty
attribute.

**Note:** The value none indicates that the pin is not a power gating pin.

**Related Information**

## power_gating_polarity

power_gating_polarity {none | active_low | active_high}

_Default_ : none

**Read-write** lib_pin attribute. Specifies the active phase of the pin of a state-retention cell.

■ active_low indicates that an active low signal (0) applied to this pin puts the gate in
sleep mode.

■ active_high indicates that an active high signal (1) applied to this pin puts the gate
into sleep mode.

The value of this attribute is the opposite of the value of the power_gating_pin pin Liberty
attribute.

Related attributes: power_gating_cell on page 316

```
power_gating_cell_type on page 316
(lib_pin) power_gating_class on page 345
(pg_lib_pin) power_gating_class on page 390
(pg_lib_pin) power_gating_pin_phase on page 390
```

```
Library—lib_pin Attributes
```
## September 2017 20 Product Version 17.

**Note:** The value none indicates that the pin is not a power gating pin.

**Related Information**

## pulse_clock

pulse_clock _string_

**Read-only** lib_pin attribute. Returns the attribute value of the Liberty pulse_clock pin
attribute.

**Related Information**

## rail_connection

rail_connection _string_

**Read-only** lib_pin attribute. Returns the rail connection of the pin.

**Related Information**

## related_bias_pin

related_bias_pin ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_pin attribute. Defines all bias pins associated with a signal pin.

**Related Information**

Related attributes: (pg_lib_pin) power_gating_polarity on page 391

```
power_gating_cell on page 316
power_gating_cell_type on page 316
power_gating_class on page 345
```
Related attribute: (pg_lib_pin) pulse_clock on page 391

Related attribute: (pg_lib_pin) rail_connection on page 392

Related attribute: (pg_lib_pin) related_bias_pin on page 392


```
Library—lib_pin Attributes
```
September 2017 348 Product Version 17.1

## related_ground_pin

related_ground_pin ( _lib_pin_ | _pg_lib_pin_ }

**Read-only** lib_pin attribute. Associates a predefined ground pin with the specified library
pin.

**Related Information**

## related_power_pin

related_power_pin ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** lib_pin attribute. Associates a predefined power pin with the specified library
pin.

**Related Information**

## scan_enable_polarity

scan_enable_polarity {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the scan enable pin of a scan flip-
flop.

**Note:** The value none indicates that the pin is not a scan enable pin.

**Related Information**

## scan_in_polarity

scan_in_polarity {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the scan data input pin of a scan
flip-flop.

Related attributes: (base_pin) related_ground_pin on page 277

Related attributes: (base_pin) related_power_pin on page 277

Related attribute: (pg_lib_pin) scan_enable_polarity on page 392


```
Library—lib_pin Attributes
```
September 2017 349 Product Version 17.1

The value none indicates that the pin is not a scan data input pin.

**Related Information**

## signal_level

signal_level _string_

**Read-only** lib_pin attribute. Returns the name of the power supply that the pin is
connected to. This information is defined in the .lib file through the input_signal_level
(output_signal_level) attribute for an input (output) pin.

**Related Information**

## slew_threshold_percent_fall_high

slew_threshold_percent_fall_high _float_

**Read-only** lib_pin attribute. Returns the value of the higher threshold point used for
modeling the delay of a falling transition at the pin.

## slew_threshold_percent_fall_low

slew_threshold_percent_fall_low _float_

**Read-only** lib_pin attribute. Returns the value of the lower threshold point used for
modeling the delay of a falling transition at the pin.

## slew_threshold_percent_rise_high

slew_threshold_percent_rise_high _float_

**Read-only** lib_pin attribute. Returns the value of the higher threshold point used for
modeling the delay of a rising transition at the pin.

Related attribute: (pg_lib_pin) scan_in_polarity on page 392

Related attribute: (pg_lib_pin) signal_level on page 393


```
Library—lib_pin Attributes
```
September 2017 350 Product Version 17.1

## slew_threshold_percent_rise_low

slew_threshold_percent_rise_low _float_

**Read-only** lib_pin attribute. Returns the value of the lower threshold point used for
modeling the delay of a rising transition at the pin.

## stack_via_list

stack_via_list _string_

**Read-write** lib_pin attribute. Specifies a list of stacked vias (via pillar) to be used for this
pin. Set this attribtue before spatial or physical optimization.

**Related Information**

## stack_via_required

stack_via_required {false |true}

_Default_ : false

**Read-write** lib_pin attribute. Specifies whether a list of stacked vias (via pillar) must be
used for all its pins in the design. A list of stacked vias (via pillar) must be defined for this
library pin through the stack_vias_list attribute.

**Related Information**

## sync_clear_polarity

sync_clear_polarity {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the synchronous clear pin of a
sequential cell.

**Note:** The value none indicates that the pin is not a synchronous clear pin.

Related attribute: (pg_lib_pin) stack_via_list on page 393

Related attribute: (pg_lib_pin) stack_via_required on page 393


```
Library—lib_pin Attributes
```
September 2017 351 Product Version 17.1

**Related Information**

## sync_enable_polarity

sync_enable_polarity {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the synchronous enable pin of a
sequential cell.

The value none indicates that the pin is not a synchronous enable pin.

**Related Information**

## sync_preset_polarity

sync_preset_polarity {active_high | active_low | none}

**Read-only** lib_pin attribute. Returns the active phase of the synchronous preset pin of a
sequential cell.

**Note:** The value none indicates that this pin is not an synchronous preset pin.

**Related Information**

## tied_to

tied_to _string_

**Read-only** lib_pin attribute. Returns the value to which the power or ground libpin is tied.

**Related Information**

Related attribute: (pg_lib_pin) sync_clear_polarity on page 394

Related attribute: (pg_lib_pin) sync_enable_polarity on page 394

Related attribute: (pg_lib_pin) sync_preset_polarity on page 394

Related attribute: (base_pin) tied_to on page 278

```
(pg_base_pin) tied_to on page 368
(pg_lib_pin) tied_to on page 395
```

```
Library—lib_pin Attributes
```
September 2017 352 Product Version 17.1

## to_lib_arcs

to_lib_arcs _string_

**Read-only** lib_pin attribute. Returns a list of incoming timing arcs.

**Related Information**

## tristate

tristate {true | false}

**Read-only** lib_pin attribute. Indicates if this pin is a tristate output.

**Related Information**

## use

use {signal | analog | clock | ground | power}

**Read-only** lib_pin attribute. Returns the use of the pin. If the cell was read from a library
in Liberty format, the use will be signal. If a LEF library is read later, the value of this
attribute might change if the pin’s use was defined through the USE statement in the LEF
library.

**Related Information**

Related attribute: (pg_lib_pin) to_lib_arcs on page 395

Related attributes: (inst) tristate on page 1283

```
(lib_cell) tristate on page 321
(pg_lib_pin) tristate on page 395
```
Related attributes: lef_library on page 617

```
library on page 464
(base_pin) use on page 278
(pg_lib_pin) use on page 396
```

```
Library—lib_pin Attributes
```
September 2017 353 Product Version 17.1

## user_function

user_function _string_

**Read-write** lib_pin attribute. Specifies the user-defined function for the cell on the output
pin.

**Related Information**

## x_offset

x_offset _float_

**Read-only** lib_pin attribute. Specifies the x-offset (in microns) of the pin in the
corresponding LEF cell.

**Related Information**

## y_offset

y_offset _float_

**Read-only** lib_pin attribute. Specifies the y-offset (in microns) of the pin in the
corresponding LEF cell.

**Related Information**

Related attribute: (pg_lib_pin) user_function on page 396

Related attribute: (pg_lib_pin) x_offset on page 396

Related attribute: (pg_lib_pin) y_offset on page 397


```
Library—library Attributes
```
September 2017 354 Product Version 17.1

## library Attributes

## cap_scale_in_fF

cap_scale_in_fF _float_

**Read-only** library attribute. Returns the scaling factor used to compute any capacitance
value in the library. All capacitance values in Genus are expressed in femtofarads. Resolution
is 1/10.

## default_opcond

default_opcond _string_

**Read-only** library attribute. Returns the default operating conditions of the library.

## default_power_rail

default_power_rail _string_

**Read-only** library attribute. Returns the attribute value of the Liberty
default_power_rail attribute.

## default_wireload

default_wireload _string_

**Read-write** library attribute. Specifies the default wire-load model for a library. This model
can be specified in the library, but you can override it.

## files

files _string_

**Read-only** library attribute. Returns the full pathname of the specified library.

## has_cells_having_power_ground_pins

has_cells_having_power_ground_pins {false | true}

**Read-only** library attribute. Indicates whether the library has cells with power and ground
pins.


```
Library—library Attributes
```
September 2017 355 Product Version 17.1

## input_threshold_pct_fall

input_threshold_pct_fall _float_

**Read-only** library attribute. Returns the default value of the threshold point on an input
pin signal falling from 1 to 0. If this attribute is not specified in the library, the value defaults to
50.0.

**Related Information**

## input_threshold_pct_rise

input_threshold_pct_rise _float_

**Read-only** library attribute. Returns the default value of the threshold point on an input
pin signal rising from 0 to 1. If this attribute is not specified in the library, the value defaults to
50.0.

**Related Information**

## leakage_power_scale_in_nw

leakage_power_scale_in_nW _float_

**Read-only** library attribute. Returns the scaling factor used to compute the cell leakage
power in the library. This attribute is determined by the value of the leakage_power_unit
attribute defined in the Liberty library.

If the leakage_power_unit in the Liberty library is 10 pW, then this value is 0.01.

Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```
Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```

```
Library—library Attributes
```
September 2017 356 Product Version 17.1

**Related Information**

## lib_cells

lib_cells _list_of_cells_

**Read-only** library attribute. Returns the list of library cells available in this library. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

## liberty_attributes

liberty_attributes _string_

**Read-only** library attribute. Returns a list of Liberty attributes and values that were
specified at the library level.

**Related Information**

Affects these commands: report_gates

```
report_power
```
Affects this attribute: leakage_power on page 308

Related attributes: (base_cell) lib_cells on page 270

Related attributes: (lib_arc) liberty_attributes on page 285

```
(lib_cell) liberty_attributes on page 310
(lib_pin) liberty_attributes on page 341
(operating_condition) liberty_attributes on page 366
(pg_lib_pin) liberty_attributes on page 385
(wireload) liberty_attributes on page 399
```

```
Library—library Attributes
```
September 2017 357 Product Version 17.1

## library_type

library_type _string_

**Read-only** library attribute. Indicates whether the library is a target library, a link library,
or both.

**Related Information**

## nominal_process

nominal_process _float_

**Read-only** library attribute. Returns the nominal process multiplier.

## nominal_temperature

nominal_temperature _float_

**Read-only** library attribute. Returns the nominal temperature value.

**nominal_voltage**

nominal_voltage _float_

**Read-only** library attribute. Returns the nominal voltage of the library.

**operating_conditions**

operating_conditions _list_of_operating_conditions_

**Read-only** library attribute. Returns a list of operating conditions in the library.

```
Related attributes: (library_domain) link_library on page 747
(library_domain) target_library on page 748
```

```
Library—library Attributes
```
September 2017 358 Product Version 17.1

**output_threshold_pct_fall**

output_threshold_pct_fall _float_

**Read-only** library attribute. Returns the default value of the threshold point on an output
pin signal falling from 1 to 0. If this attribute is not specified in the library, the value defaults to
50.0.

**Related Information**

**output_threshold_pct_rise**

output_threshold_pct_rise _float_

**Read-only** library attribute. Returns the default value of the threshold point on an output
pin signal rising from 0 to 1. If this attribute is not specified in the library, the value defaults to
50.0.

**Related Information**

**power_rails**

power_rails _Tcl_list_

**Read-only** library attribute. Returns a Tcl list of Tcl lists. Each Tcl list contains the power
supply name and the corresponding voltage. The number of Tcl lists corresponds to the
number of power_rail attributes in the power_supply group in the .lib file.

**Related Information**

Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```
Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```
Affects these commands: report_gates


```
Library—library Attributes
```
September 2017 359 Product Version 17.1

**slew_derate_from_library**

slew_derate_from_library _float_

**Read-only** library attribute. Returns how the transition times need to be derated to match
the transition times between the characterization trip points. If this attribute is not specified in
the library, the value defaults to 1.0.

**Related Information**

**slew_lower_threshold_pct_fall**

slew_lower_threshold_pct_fall _float_

**Read-only** library attribute. Returns the default value of the lower threshold point used for
modeling the delay of a pin falling from 1 to 0. If this attribute is not specified in the library, the
value defaults to 20.0.

**Related Information**

**slew_lower_threshold_pct_rise**

slew_lower_threshold_pct_rise _float_

**Read-only** library attribute. Returns the default value of the lower threshold point used for
modeling the delay of a pin rising from 0 to 1. If this attribute is not specified in the library, the
value defaults to 20.0.

```
report_power
```
Affects this attribute: leakage_power on page 308

Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```
Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```

```
Library—library Attributes
```
September 2017 360 Product Version 17.1

**Related Information**

**slew_upper_threshold_pct_fall**

slew_upper_threshold_pct_fall _float_

**Read-only** library attribute. Returns the default value of the upper threshold point used
for modeling the delay of a pin falling from 1 to 0. If this attribute is not specified in the library,
the value defaults to 80.0.

**Related Information**

**slew_upper_threshold_pct_rise**

slew_upper_threshold_pct_rise _float_

**Read-only** library attribute. Returns the default value of the upper threshold point used
for modeling the delay of a pin rising from 0 to 1. If this attribute is not specified in the library,
the value defaults to 80.0.

**Related Information**

Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```
Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```
Affects these commands: report_cell_delay_calculation

```
report_slew_calculation
report_timing
```

```
Library—library Attributes
```
September 2017 361 Product Version 17.1

**time_scale_in_ps**

time_scale_in_ps _integer_

**Read-only** library attribute. Returns the scaling factor used to compute any timing value
in the library. All timing values in Genus are expressed in picoseconds.

**Related Information**

**usable_comb_cells**

usable_comb_cells _integer_

**Read-only** library attribute. Returns the number of usable combinational cells in the
library.

**usable_seq_cells**

usable_seq_cells _integer_

**Read-only** library attribute. Returns the number of usable sequential cells in the library.

**usable_timing_models**

usable_timing_models _integer_

**Read-only** library attribute. Returns the number of library cells of which Genus can
understand the timing behavior, but not the combinational or sequential logic function. Genus
will never map to these cells, but if you instantiate these cells, Genus can analyze their timing
correctly. A RAM is the most common example.

**version**

version _string_

**Read-only** library attribute. Returns the version string for the library. The library creator
supplies this string, therefore there is no convention for the version of a library.

Affects this attribute: library on page 464


```
Library—library Attributes
```
September 2017 362 Product Version 17.1

**wireload_models**

wireload_models _list_of_wireload_models_

**Read-only** library attribute. Returns a list of wireload models in the library. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**wireload_selections**

wireload_selections _list_of_wireload_selections_

**Read-only** library attribute. Returns a list of wireload selection tables in the library. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.


```
Library—library_domain Attributes
```
September 2017 363 Product Version 17.1

**library_domain Attributes**

**active_operating_conditions**

active_operating_conditions _string_

**Read-only** library_domain attribute. Returns the complete path to the operating
conditions that were set with the operating_conditions attribute and forces the tool to
load the operating conditions if they were not loaded yet or if they became invalid. Any
problems found while loading are reported.

If the operating conditions cannot be loaded, then the attribute returns an empty string. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

Affects these commands: report_timing

```
syn_generic
syn_map
syn_opt
```
Affected by these attributes: (library_domain) library on page 364

```
(library_domain) operating_conditions on page 747
```
Relate attribute: (root) active_operating_conditions on page 1362


```
Library—library_domain Attributes
```
September 2017 364 Product Version 17.1

**default**

default {false | true}

_Default_ : false

**Read-write** library_domain attribute. Indicates whether the library domain is the default
library domain. By default, the first library domain for which you specify the libraries, becomes
the default library domain. Set this attribute to true for the desired domain. The tool
automatically changes the value of the previous default library domain to false..

**Related Information**

**library**

library **{{** _lib_ [ _lib_ ]... **}** [ **{** _lib_ [ _lib_ ]... **}** ]... **}**

**Read-write** library_domain attribute. Sets the target library for technology mapping for
the specified library domain.

You must specify this attribute on the appropriate library domain when using a multi voltage
design.

You can specify a single library or a Tcl list of library lists. Each library list is also a Tcl list.
Each library must be found in the library search path (specified through the
lib_search_path attribute). The first library in each list is considered the master library to
which the content of the other libraries in that list is appended.

The library attribute also supports libraries that have been compressed with GNU Zip (.gz
extension).

**Note:** The information in the appended libraries overwrites the corresponding information in
the master library. However, Genus fails on loading the libraries if the delay models in the
appended libraries differ from the delay models in the master library.

**Related Information**

Related attributes: (mode) default on page 750

Affected by this command: create_library_domain

Related attribute: (root) library on page 464


```
Library—library_domain Attributes
```
September 2017 365 Product Version 17.1

**power_library**

power_library _domain_

**Read-write** library_domain attribute. Specifies the name of the library domain with which
the libraries to be used for power analysis are associated.


```
Library—operating _condition Attributes
```
September 2017 366 Product Version 17.1

**operating _condition Attributes**

**liberty_attributes**

liberty_attributes _string_

**Read-only** operating_condition attribute. Returns a list of Liberty attributes and values
that were specified for the operating condition in the library.

**Related Information**

**library**

library _library_object_

**Read-only** operating_condition attribute. Returns the name of the library that this
operating condition is associated with.

**Related Information**

Related attributes: (library) liberty_attributes on page 356

```
(lib_arc) liberty_attributes on page 285
(lib_cell) liberty_attributes on page 310
(lib_pin) liberty_attributes on page 341
(pg_lib_pin) liberty_attributes on page 385
(wireload) liberty_attributes on page 399
```
Related attributes: (lib_cell) library on page 311

```
(library_domain) library on page 364
(wireload) library on page 400
(wireload_selection) library on page 401
```

```
Library—operating _condition Attributes
```
September 2017 367 Product Version 17.1

**process**

process _float_

**Read-write** operating_condition attribute. Specifies the process value.

This attribute is useful when tracking down timing discrepancies between different tools. A
common source of timing discrepancies is caused by differences in the technology library
files.

**temperature**

temperature _string_

**Read-write** operating_condition attribute. Specifies the operating temperature.

This attribute is useful when tracking down timing discrepancies between different tools. A
common source of timing discrepancies is caused by differences in the technology library
files.

**tree_type**

tree_type {balanced_tree | best_case_tree | worst_case_tree}

**Read-write** operating_condition attribute. Specifies the wire delay estimation method.

This attribute is useful when tracking down timing discrepancies between different tools. A
common source of timing discrepancies is caused by differences in the technology library
files.

**voltage**

voltage _float_

**Read-write** operating_condition attribute. Specifies the operating voltage.

This attribute is useful when tracking down timing discrepancies between different tools. A
common source of timing discrepancies is caused by differences in the technology library
files.

If the voltage is missing, Genus defaults to the nominal voltage. If the nominal voltage value
is missing, Genus deafults to 1.0V.


```
Library—pg_base_pin Attributes
```
September 2017 368 Product Version 17.1

**pg_base_pin Attributes**

**base_cell**

base_cell _object_

**Read-only** pg_base_pin attribute. Returns the base_cell that this pg_base_pin belongs to.

**Related Information**

**pg_type**

pg_type _string_

**Read-write** pg_base_pin attribute. Specifies the pg_type info of the pin. This corresponds
to the value of the pg_type Liberty pin attribute.

**Related Information**

**tied_to**

tied_to _string_

**Read-only** pg_base_pin attribute. Returns the value to which the power or ground base
pin is tied.

**Related Information**

Related attributes: (base_pin) base_cell on page 273

```
(lib_cell) base_cell on page 290
```
Related attributes: (base_pin) pg_type on page 277

```
(lib_pin) pg_type on page 344
(pg_lib_pin) pg_type on page 389
```
Related attribute: (base_pin) tied_to on page 278

```
(lib_pin) tied_to on page 351
(pg_lib_pin) tied_to on page 395
```

```
Library—pg_lib_pin Attributes
```
September 2017 369 Product Version 17.1

**pg_lib_pin Attributes**

**all_q_pin_of_d_pin**

all_q_pin_of_d_pin pg_ _lib_pin_

**Read-only** pg_lib_pin attribute. Returns the output pin(s) that corresponds to the data pin
of the sequential cell. Use this for sequential cells with multiple data pins and output pins.

**Related Information**

**async_clear_polarity**

async_clear_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the asynchronous clear pin
of a sequential cell.

**Note:** The value none indicates that the pin is not an asynchronous clear pin.

**Related Information**

**async_preset_polarity**

async_preset_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the asynchronous preset pin
of a sequential cell.

**Note:** The value none indicates that this pin is not an asynchronous preset pin.

Related attribute: (lib_pin) all_q_pin_of_d_pin on page 324

Related attribute: (lib_pin) async_clear_polarity on page 324


```
Library—pg_lib_pin Attributes
```
September 2017 370 Product Version 17.1

**Related Information**

**base_pin**

base_pin _base_pin_

**Read-only** pg_lib_pin attribute. Returns the reference base pin of this library pin.

**Related Information**

**bundle**

bundle _string_list_

**Read-only** pg_lib_pin attribute. Returns for every pin that is part of a bundle, a string of
the following format:

bundle _bundle_name_ : _bundle_member bundle_member_ ...

For multi-bit cells, all pins that have similar timing or functionality are grouped in a bundle. The
attribute value for all bundle members will be the same.

**Note:** This attribute has no value for single-bit cells.

**Related Information**

**capacitance**

capacitance _string_

**Read-write** pg_lib_pin attribute. Returns the value of the capacitance attribute from the
Liberty library at the pin, cell, or library level depending on the precedence rules.

**Related Information**

Related attribute: (lib_pin) async_preset_polarity on page 325

Related attribute: (lib_pin) base_pin on page 325

Related attribute: (lib_pin) bundle on page 325

Related attribute: (lib_pin) capacitance on page 326


```
Library—pg_lib_pin Attributes
```
September 2017 371 Product Version 17.1

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** pg_lib_pin attribute. Returns the maximum fall capacitance of the pg_lib_pin.

**Related Information**

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** pg_lib_pin attribute. Returns the maximum rise capacitance of the pg_lib_pin.

**Related Information**

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** pg_lib_pin attribute. Returns the maximum fall capacitance of the pg_lib_pin.

**Related Information**

Related attributes: (lib_pin) capacitance_max_fall on page 326

```
(lib_pin) capacitance_max_rise on page 326
(pg_lib_pin) capacitance_max_rise on page 371
```
Related attributes: (lib_pin) capacitance_max_rise on page 326

```
(lib_pin) capacitance_max_fall on page 326
(pg_lib_pin) capacitance_max_fall on page 371
```
Related attributes: (lib_pin) capacitance_min_fall on page 326

```
(lib_pin) capacitance_min_rise on page 327
```
```
(pg_lib_pin) capacitance_min_rise on page 372
```

```
Library—pg_lib_pin Attributes
```
September 2017 372 Product Version 17.1

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** pg_lib_pin attribute. Returns the maximum rise capacitance of the pg_lib_pin.

**Related Information**

**capacitance_rf**

capacitance_rf _string_

**Read-write** libpin attribute. Specifies the rise and fall capacitive load of the pin in
femtofarads.

**Related Information**

**clock_gate_enable_pin**

clock_gate_enable_pin {true | false}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an enable pin on a clock-gating cell.

**Related Information**

Related attributes: (lib_pin) capacitance_min_fall on page 326

```
(lib_pin) capacitance_min_rise on page 327
(pg_lib_pin) capacitance_min_fall on page 371
```
Affects these commands: syn_generic

```
syn_map
syn_opt
(lib_pin) capacitance_rf on page 327
```
Affects this command: syn_generic

Related attribute: (lib_pin) clock_gate_enable_pin on page 327


```
Library—pg_lib_pin Attributes
```
September 2017 373 Product Version 17.1

**clock_gate_enable_polarity**

clock_gate_enable_polarity {high | low}

**Read-only** pg_lib_pin attribute. Returns the active phase of the enable pin of a clock-
gating cell.

**Related Information**

**clock_polarity**

clock_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the clock pin of a sequential
cell

**Note:** The value none indicates that this pin is not a clock pin of a sequential cell.

**Related Information**

**direction**

direction {internal | in | out | inout}

**Read-only** pg_lib_pin attribute. Returns the direction of the library pin.

**Related Information**

Related attributes: (lib_pin) clock_gate_enable_polarity on page 328

Related attribute: (lib_pin) clock_polarity on page 328

Related attributes: (base_pin) direction on page 273

```
(hpin) direction on page 1234
(hpin_bus) direction on page 1253
(hport) direction on page 1258
(hport_bus) direction on page 1264
(lib_pin) direction on page 328
(pg_pin) direction on page 1301
```

```
Library—pg_lib_pin Attributes
```
September 2017 374 Product Version 17.1

**drive_resistance**

drive_resistance _int_

**Read-only** pg_lib_pin attribute. Returns the approximate drive resistance of the pin in
Ohm.

**Related Information**

**driver_type**

driver_type {bus_hold | open_drain | open_source | pull_up | pull_down
| resistive | resistive_0 | resistive_1}

**Read-only** pg_lib_pin attribute. Returns the driver type of the output or inout pin.

If the pin is an inout pin, the attribute can have a driver type for the input and output. In this
case the following applies:

■ if pull_up or pull_down is returned with open_drain, the pull_up or pull_down
value will be applied to the input, while the open_drain will be applied to the output

■ if the value returned is bus_hold, it will be applied to the input and output

■ if the value returned is not bus_hold, it will be applied to the output.

For output pins only one of the possible values can be returned.

**Note:** This attribute has no value for input pins.

**Related Information**

```
(pin) direction on page 1316
(port) direction on page 1344
(port_bus) direction on page 1359
```
Related attributes: (lib_pin) drive_resistance on page 329

Related attribute: (lib_pin) driver_type on page 329


```
Library—pg_lib_pin Attributes
```
September 2017 375 Product Version 17.1

**fanout_load**

fanout_load _float_

**Read-only** pg_lib_pin attribute. Specifies the internal fanout of the input pin. Resolution
is 1/1000. Typical units are standard loads or pin count.

**Related Information**

**from_lib_arcs**

from_lib_arcs _string_

**Read-only** pg_lib_pin attribute. Returns a list of outgoing timing arcs.

**Related Information**

**function**

function _string_

**Read-only** pg_lib_pin attribute. Specifies the value (Boolean expression) of an output pin
as a function of the cell’s input or inout pins.

**Related Information**

**function_type**

function_type {none | async_clear | async_preset | clear | clock
| clock_gate_enable | data_enable | ground | power | preset
| scan_out | scan_in | scan_enable | scan_enable}

**Read-only** pg_lib_pin attribute. Returns the function of the pin.

Related attribute: (lib_pin) fanout_load on page 330

Related attribute: (lib_pin) from_lib_arcs on page 330

Related attribute: (lib_pin) function on page 330


```
Library—pg_lib_pin Attributes
```
September 2017 376 Product Version 17.1

**Related Information**

**higher_drive_pin**

higher_drive_pin ( _lib_pin_ | _pg_lib_pin_ }

**Read-only** pg_lib_pin attribute. Returns the path to the library pin of a cell that has the
same functionality, but has a higher drive strength. If your library contains several cells with
the same functionality, this attribute points to the pin with the next higher drive strength. The
attribute value on the pin with the highest drive strength is an empty string.

**Related Information**

**is_always_on**

is_always_on {false | true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Indicates if this pin is an always-on pin on an always-on
cell.

**Related Information**

**is_async**

is_async {false| true}

**Read-only** pg_lib_pin attribute. Indicates whether this pin is an asynchronous pin.

Related attribute: (lib_pin) function_type on page 331

Related attribute: (pg_lib_pin) higher_drive_pin on page 376

```
(pg_lib_pin) lower_drive_pin on page 385
(lib_pin) lower_drive_pin on page 341
```
Related attributes: (base_pin) is_always_on on page 274

```
(lib_pin) is_always_on on page 331
```

```
Library—pg_lib_pin Attributes
```
September 2017 377 Product Version 17.1

**Related Information**

**is_clock**

is_clock {false| true}

**Read-write** pg_lib_pin attribute. Indicates whether this pin is a clock pin.

**Related Information**

**is_clock_gate_clock**

is_clock_gate_clock {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is a clock pin on a clock-gating cell.

**Related Information**

**is_clock_gate_enable**

is_clock_gate_enable {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an enable pin on a clock-gating cell.

**Related Information**

Related attribute: (lib_pin) is_async on page 332

Related attribute: (lib_pin) is_clock on page 332

Affects this command: syn_generic

Related attribute: (lib_pin) is_clock_gate_clock on page 333

Affects this command: syn_generic

Related attribute: (lib_pin) is_clock_gate_enable on page 333


```
Library—pg_lib_pin Attributes
```
September 2017 378 Product Version 17.1

**is_clock_gate_obs**

is_clock_gate_obs {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an observable pin on a clock-gating
cell.

**Related Information**

**is_clock_gate_out**

is_clock_gate_out {false | true}}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an output pin on a clock-gating cell.

**Related Information**

**is_clock_gate_reset**

is_clock_gate_reset {false | true

**Read-only** pg_lib_pin attribute. Indicates if this pin is an asynchronous reset pin on a
clock-gating cell.

**Related Information**

**is_clock_gate_test**

is_clock_gate_test {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is a test pin on a clock-gating cell.

Affects this command: syn_generic

Related attribute: (lib_pin) is_clock_gate_obs on page 333

Affects this command: syn_generic

Related attribute: (lib_pin) is_clock_gate_out on page 333

Affects this command: syn_generic

Related attribute: (lib_pin) is_clock_gate_reset on page 334


```
Library—pg_lib_pin Attributes
```
September 2017 379 Product Version 17.1

**Related Information**

**is_clock_isolation_clock_pin**

is_clock_isolation_clock_pin {false |t rue}

**Read-only** pg_lib_pin attribute. Indicates if this pin is the clock pin of a clock isolation cell.

**Related Information**

**is_data**

is_data {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is a data pin.

**Related Information**

**is_generated_clock**

is_generated_clock _string_

**Read-only** pg_lib_pin attribute. Returns the Liberty attributes and corresponding values
that were specified in the generated_clock group for the lib_cell to which this pin belongs.

The following Liberty attributes _can_ be specified in a generated_clock group:

■ clock_pin

■ master_pin

■ divided_by

■ multipled_by

Affects this command: syn_generic

Related attribute: (lib_pin) is_clock_gate_test on page 334

Related attributes: (base_pin) is_clock_isolation_clock_pin on page 275

```
(lib_pin) is_clock_isolation_clock_pin on page 334
```
Related attribute: (lib_pin) is_data on page 335


```
Library—pg_lib_pin Attributes
```
September 2017 380 Product Version 17.1

■ invert

■ duty_cycle

■ edges

■ shifts

**Related Information**

**is_ground**

is_ground {false | true}

**Read-only** pg_lib_pin attribute. Indicates if the library pin is a ground pin.

**Related Information**

**is_inverted**

is_inverted {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an inverted lib pin.

**Related Information**

**is_iq_function**

is_iq_function {true | false}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an IQ (noninverting output) pin.

**Related Information**

Related attribute: (lib_pin) is_generated_clock on page 335

Related attribute: (lib_pin) is_ground on page 335

Related attribute: (lib_pin) is_inverted on page 336

Related attribute: (lib_pin) is_iq_function on page 336


```
Library—pg_lib_pin Attributes
```
September 2017 381 Product Version 17.1

**is_iqn_function**

is_iqn_function {true | false}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an IQN (inverting output) pin.

**Related Information**

**is_isolated**

is_isolated {false| true}

**Read-only** pg_lib_pin attribute. Indicates that this library pin is internally isolated and
does not require the insertion of an external isolation cell.

**Related Information**

**is_isolation_cell_enable**

is_isolation_cell_enable {false | true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Indicates if this pin is the enable pin of an isolation cell.

**Related Information**

Related attribute: (lib_pin) is_iqn_function on page 336

Related attribute: (lib_pin) is_isolated on page 336

Related attributes: is_isolation_cell on page 300

```
(base_pin) is_isolation_cell_enable on page 275
(lib_pin) is_isolation_cell_enable on page 337
```

```
Library—pg_lib_pin Attributes
```
September 2017 382 Product Version 17.1

**is_level_shifter_enable**

is_level_shifter_enable {false | true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Indicates if this pin is the enable pin of a level shifter cell.

**Related Information**

**is_pad**

is_pad {false | true}

**Read-only** pg_lib_pin attribute. Indicates if the pg_lib_pin is a pad pin.

**Related Information**

**is_power**

is_power {false | true}

**Read-only** pg_lib_pin attribute. Indicates if the library pin is a power pin.

**Related Information**

**is_scan_out**

is_scan_out {false| true}

**Read-only** pg_lib_pin attribute. Indicates whether the pin is a scan data output pin.

Related attributes: (base_pin) is_level_shifter_enable on page 276

```
(lib_pin) is_level_shifter_enable on page 337
```
Related attribute: (lib_pin) is_pad on page 338

Related attribute: (lib_pin) is_power on page 338


```
Library—pg_lib_pin Attributes
```
September 2017 383 Product Version 17.1

**Related Information**

**is_scan_out_inverted**

is_scan_out_inverted {false| true}

**Read-only** pg_lib_pin attribute. Indicates whether the pin is a scan data output pin.

**Related Information**

**is_std_cell_main_rail**

is_std_cell_main_rail {false | true}

**Read-only** pg_lib_pin attribute. Indicates whether this pin is a primrary power pin on the
main rail in the cell.

**Related Information**

**is_tristate**

is_tristate {true | false}

**Read-only** pg_lib_pin attribute. Indicates whetherif the pin is a tristate output.

**Related Information**

**is_unconnected**

is_unconnected {false| true}

**Read-only** pg_lib_pin attribute. Indicates whether library pin is connected.

Related attribute: (lib_pin) is_scan_out on page 338

Related attribute: (lib_pin) is_scan_out_inverted on page 339

Related attribute: (libpin) is_std_cell_main_rail on page 339

Related attribute: (libpin) is_tristate on page 339


```
Library—pg_lib_pin Attributes
```
September 2017 384 Product Version 17.1

**Related Information**

**isolation_enable_condition**

isolation_enable_condition _string_

**Read-only** pg_lib_pin attribute. Specifies the condition of isolation for an internally
isolated library pin. The ocndition is specified as a Boolean expression in terms of input and
inout pins.

**Related Information**

**isolation_enable_phase**

isolation_enable_phase {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the isolation enable pin of an
isolation cell.

**Note:** The value none indicates that this pin is not an isolation enable pin.

**Related Information**

**latch_enable_polarity**

latch_enable_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the latch enable pin of a
sequential cell.

**Note:** The value none indicates that this pin is not a latch input enable.

Related attributes: (base_pin) is_unconnected on page 276

```
(lib_pin) is_unconnected on page 339
```
Related attribute: (lib_pin) isolation_enable_condition on page 340

Related attribute: (lib_pin) isolation_enable_phase on page 340


```
Library—pg_lib_pin Attributes
```
September 2017 385 Product Version 17.1

**Related Information**

**lib_cell**

lib_cell _lib_cell_

**Read-only** pg_lib_pin attribute. Returns the lib_cell that this library pin belongs to.

**Related Information**

**liberty_attributes**

liberty_attributes _string_

**Read-only** pg_lib_pin attribute. Returns a list of Liberty attributes and values that were
specified for this pin in the library.

**Related Information**

**lower_drive_pin**

lower_drive_pin ( _lib_pin_ | _pg_lib_pin_ }

**Read-only** pg_lib_pin attribute. Returns the path to the library pin of a cell that has the
same functionality, but has a lower drive strength. If your library contains several cells with the

Related attribute: (lib_pin) latch_enable_polarity on page 340

Related attributes: (lib_arc) lib_cell on page 285

```
(lib_pin) lib_cell on page 341
(seq_function) lib_cell on page 398
```
Related attributes: (library) liberty_attributes on page 356

```
(lib_arc) liberty_attributes on page 285
(lib_cell) liberty_attributes on page 310
(lib_pin) liberty_attributes on page 341
(operating_condition) liberty_attributes on page 366
(wireload) liberty_attributes on page 399
```

```
Library—pg_lib_pin Attributes
```
September 2017 386 Product Version 17.1

same functionality, this attribute points to the pin with the next lower drive strength. The
attribute value on the pin with the lowest drive strength is an empty string.

**Related Information**

**max_capacitance**

max_capacitance _float_

**Read-write** pg_lib_pin attribute. Specifies the maximum capacitance in femtofarads that
an output pin can drive.

**Note:** This attribute has no value for input pins.

**Related Information**

**max_fanout**

max_fanout _float_

**Read-write** pg_lib_pin attribute. Specifies the maximum fanout that an output pin of the
library cell can drive.

**Note:** This attribute has no value for input pins.

**Related Information**

Related attribute: (pg_lib_pin) higher_drive_pin on page 376

```
(lib_pin) higher_drive_pin on page 331
(lib_pin) lower_drive_pin on page 341
```
Affected by this attribute: ignore_library_drc on page 873

Related attributes: (design) max_capacitance on page 875

```
(lib_pin) max_capacitance on page 342
(port) max_capacitance on page 963
```
Affected by this attribute: ignore_library_drc on page 873

Related attributes: (design) max_fanout on page 876


```
Library—pg_lib_pin Attributes
```
September 2017 387 Product Version 17.1

**max_transition**

max_transition _float_

**Read-write** pg_lib_pin attribute. Specifies the maximum acceptable transition time on the
library pin.. This attribute applies to input and output pins.

**Related Information**

**min_capacitance**

min_capacitance _float_

**Read-write** pg_lib_pin attribute. Specifies the minimum capacitance in femtofarads that
an output pin can drive.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Note:** This attribute has no value for input pins.

**Related Information**

**min_fanout**

min_fanout _float_

**Read-write** pg_lib_pin attribute. Specifies the minimum fanout that an output pin of the
library cell can drive.

Related attributes: (lib_pin) max_fanout on page 342

```
(port) max_fanout on page 964
```
Affected by this attribute: ignore_library_drc on page 873

Related attributes: (design) max_transition on page 877

Related attributes: (lib_pin) max_transition on page 343

```
(port) max_transition on page 965
```
Related attribute: (lib_pin) min_capacitance on page 343


```
Library—pg_lib_pin Attributes
```
September 2017 388 Product Version 17.1

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Note:** This attribute has no value for input pins.

**Related Information**

**min_transition**

min_transition _float_

**Read-write** pg_lib_pin attribute. Specifies the minimum acceptable transition time on the
library pin. This attribute applies to input and output pins.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Related Information**

**non_seq_setup_arc**

non_seq_setup_arc {false | true}

**Read-only** pg_lib_pin attribute.Specifies whether the pin has an enabled
non_seq_setup timing arc.

**Related Information**

Related attribute: (lib_pin) min_fanout on page 343

Related attribute: (lib_pin) min_transition on page 344

Related attributes: (lib_cell) non_seq_setup_arc on page 315

```
(lib_pin) non_seq_setup_arc on page 344
```

```
Library—pg_lib_pin Attributes
```
September 2017 389 Product Version 17.1

**permit_power_down**

permit_power_down {false | true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Specifies whether the power pin can bepowered down
while in the isolation mode.. This corresponds to the value of the permit_power_down
Liberty pin attribute.

**pg_type**

pg_type _string_

**Read-write** pg_lib_pin attribute. Specifies the pg_type info of the pin. This corresponds
to the value of the pg_type Liberty pin attribute.

**Related Information**

**physical_connection**

physical_connection _string_

**Read-only** pg_lib_pin attribute. Returns the physical_connection info of the power or
ground pin. This corresponds to the value of the physical_connection Liberty pin
attribute.

**Related Information**

Related attributes: (base_pin) pg_type on page 277

```
(lib_pin) pg_type on page 344
(pg_base_pin) pg_type on page 368
```
Related attribute: (lib_pin) physical_connection on page 345


```
Library—pg_lib_pin Attributes
```
September 2017 390 Product Version 17.1

**power_gating_class**

power_gating_class _string_

**Read-write** pg_lib_pin attribute. Specifies the class of the power gating pin of a state-
retention cell. The value is of the form power_pin_x, where x can take an integer value from
1 through 5.

**Note:** The value corresponds to the first part of the power_gating_pin pin Liberty attribute
value.

**Related Information**

**power_gating_pin_phase**

power_gating_pin_phase {none | active_low | active_high}

_Default_ : none

**Read-write** pg_lib_pin attribute. Specifies the active phase of the pin of a state-retention
cell.

■ active_low indicates that an active low signal (0) applied to this pin puts the gate in
sleep mode.

■ active_high indicates that an active high signal (1) applied to this pin puts the gate
into sleep mode.

The value of this attribute is the opposite of the value of the power_gating_pin pin Liberty
attribute.

**Note:** The value none indicates that the pin is not a power gating pin.

**Related Information**

Related attributes: power_gating_cell on page 316

Related attributes: power_gating_cell_type on page 316

```
(lib_pin) power_gating_class on page 345
(lib_pin) power_gating_pin_phase on page 346
(pg_lib_pin) power_gating_pin_phase on page 346
```
Related attributes: power_gating_cell on page 316


```
Library—pg_lib_pin Attributes
```
September 2017 391 Product Version 17.1

**power_gating_polarity**

power_gating_polarity {none | active_low | active_high}

_Default_ : none

**Read-write** pg_lib_pin attribute. Specifies the active phase of the pin of a state-retention
cell.

■ active_low indicates that an active low signal (0) applied to this pin puts the gate in
sleep mode.

■ active_high indicates that an active high signal (1) applied to this pin puts the gate
into sleep mode.

The value of this attribute is the opposite of the value of the power_gating_pin pin Liberty
attribute.

**Note:** The value none indicates that the pin is not a power gating pin.

**Related Information**

**pulse_clock**

pulse_clock _string_

**Read-only** pg_lib_pin attribute. Returns the attribute value of the Liberty pulse_clock
pin attribute.

**Related Information**

```
power_gating_cell_type on page 316
(pg_lib_pin) power_gating_class on page 345
(lib_pin) power_gating_class on page 345
(lib_pin) power_gating_pin_phase on page 346
```
Related attributes: (lib_pin) power_gating_polarity on page 346

Related attributes: (lib_pin) pulse_clock on page 347


```
Library—pg_lib_pin Attributes
```
September 2017 392 Product Version 17.1

**rail_connection**

rail_connection _string_

**Read-write** pg_lib_pin attribute. Returns the rail connection of the pin.

**Related Information**

**related_bias_pin**

related_bias_pin ( _lib_pins_ | _pg_lib_pins_ }

**Read-only** pg_lib_pin attribute. Defines all bias pins associated with this power or ground
pin.f

**Related Information**

**scan_enable_polarity**

scan_enable_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the scan enable pin of a scan
flip-flop.

**Note:** The value none indicates that the pin is not a scan enable pin.

**Related Information**

**scan_in_polarity**

scan_in_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the scan data input pin of a
scan flip-flop.

The value none indicates that the pin is not a scan data input pin.

Related attributes: (lib_pin) rail_connection on page 347

Related attribute: (lib_pin) related_bias_pin on page 347

Related attribute: (lib_pin) scan_enable_polarity on page 348


```
Library—pg_lib_pin Attributes
```
September 2017 393 Product Version 17.1

**Related Information**

**signal_level**

signal_level _string_

**Read-only** pg_lib_pin attribute. Returns the name of the power supply that the pin is
connected to. This information is defined in the .lib file through the input_signal_level
(output_signal_level) attribute for an input (output) pin.

**Related Information**

**stack_via_list**

stack_via_list _string_

**Read-write** pg_lib_pin attribute. Specifies a list of stacked vias (via pillar) to be used for
this pin. Set this attribtue before spatial or physical optimization.

**Related Information**

**stack_via_required**

stack_via_required {false |true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Specifies whether a list of stacked vias (via pillar) must
used for all its pins in the design. A list of stacked vias (via pillar) must be defined for this
library pin through the stack_vias_list attribute.

**Related Information**

Related attribute: (lib_pin) scan_in_polarity on page 348

Related attribute: (lib_pin) signal_level on page 349

Related attribute: (lib_pin) stack_via_list on page 350

Related attribute: (lib_pin) stack_via_required on page 350


```
Library—pg_lib_pin Attributes
```
September 2017 394 Product Version 17.1

**sync_clear_polarity**

sync_clear_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the synchronous clear pin of
a sequential cell.

**Note:** The value none indicates that the pin is not a synchronous clear pin.

**Related Information**

**sync_enable_polarity**

sync_enable_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the synchronous enable pin
of a sequential cell.

The value none indicates that the pin is not a synchronous enable pin.

**Related Information**

**sync_preset_polarity**

sync_preset_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the synchronous preset pin
of a sequential cell.

**Note:** The value none indicates that this pin is not an synchronous preset pin.

**Related Information**

Related attribute: (lib_pin) sync_clear_polarity on page 350

Related attribute: (lib_pin) sync_enable_polarity on page 351

Related attribute: (lib_pin) sync_preset_polarity on page 351


```
Library—pg_lib_pin Attributes
```
September 2017 395 Product Version 17.1

**tied_to**

tied_to _string_

**Read-only** pg_lib_pin attribute. Returns the value to which the power or ground libpin is
tied.

**Related Information**

**to_lib_arcs**

to_lib_arcs _string_

**Read-only** pg_lib_pin attribute. Returns a list of outgoing timing arcs.

**Related Information**

**tristate**

tristate {true | false}

**Read-only** pg_lib_pin attribute. Indicates if this library pin is a tristate output.

**Related Information**

Related attribute: (base_pin) tied_to on page 278

```
(lib_pin) tied_to on page 351
(pg_base_pin) tied_to on page 368
```
Related attribute: (lib_pin) to_lib_arcs on page 352

Related attributes: (inst) tristate on page 1283

```
(lib_cell) tristate on page 321
(lib_pin) tristate on page 352
```

```
Library—pg_lib_pin Attributes
```
September 2017 396 Product Version 17.1

**use**

use {signal | analog | clock | ground | power}

**Read-only** pg_lib_pin attribute. Returns the use of the pin. If the cell was read from a
library in Liberty format, the use will be signal. If a LEF library is read later, the value of this
attribute might change if the pin’s use was defined through the USE statement in the LEF
library.

**Related Information**

**user_function**

user_function _string_

**Read-write** pg_lib_pin attribute. Specifies the user-defined function for the cell on the
output pin.

**Related Information**

**x_offset**

x_offset _float_

**Read-only** pg_lib_pin attribute. Specifies the x-offset (in microns) of the corresponding
LEF cell.

**Related Information**

Related attributes: lef_library on page 617

```
library on page 464
(base_pin) use on page 278
(lib_pin) use on page 352
```
Related attribute: (lib_pin) user_function on page 353

Related attribute: (lib_pin) x_offset on page 353


```
Library—pg_lib_pin Attributes
```
September 2017 397 Product Version 17.1

**y_offset**

y_offset _float_

**Read-only** pg_lib_pin attribute. Specifies the y-offset (in microns) of the corresponding
LEF cell.

**Related Information**

Related attribute: (lib_pin) y_offset on page 353


```
Library—seq _function Attributes
```
September 2017 398 Product Version 17.1

**seq _function Attributes**

**d_function**

d_function _string_

**Read-only** seq_function attribute. Returns the function of the sequential cell.

**lib_cell**

lib_cell _lib_cell_

**Read-only** seq_function attribute. Returns the lib_cell that this sequential function is
associated with.

**Related Information**

Related attributes: (lib_arc) lib_cell on page 285

```
(lib_pin) lib_cell on page 341
(pg_lib_pin) lib_cell on page 385
```

```
Library—wireload Attributes
```
September 2017 399 Product Version 17.1

**wireload Attributes**

**fanout_cap**

fanout_cap _string_

**Read-write** wireload attribute. Sets the capacitance per fanout for the wire-load model.

**Related Information**

**liberty_attributes**

liberty_attributes _string_

**Read-only** wireload attribute. Returns a list of Liberty attributes and values that were
specified for the wireload_model in the library.

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
report_area
report_design_rules
report_gates
report_summary
report_timing
```
Related attributes: (library) liberty_attributes on page 356

```
(lib_arc) liberty_attributes on page 285
(lib_cell) liberty_attributes on page 310
(lib_pin) liberty_attributes on page 341
```
```
(operating_condition) liberty_attributes on page 366
(pg_lib_pin) liberty_attributes on page 385
```

```
Library—wireload Attributes
```
September 2017 400 Product Version 17.1

**library**

library _library_object_

**Read-only** wireload attribute. Returns the name of the library that this wire-load model
belongs to.

**Related Information**

Related attributes: (lib_cell) library on page 311

```
(library_domain) library on page 364
(operating_condition) library on page 366
(wireload_selection) library on page 401
```

```
Library—wireload_selection Attributes
```
September 2017 401 Product Version 17.1

**wireload_selection Attributes**

**library**

library _library_object_

**Read-only** wireload attribute. Returns the name of the library that this wireload selection
table belongs to.

**Related Information**

Related attributes: (lib_cell) library on page 311

```
(library_domain) library on page 364
(operating_condition) library on page 366
(wireload) library on page 400
```

```
Library—wireload_selection Attributes
```
September 2017 402 Product Version 17.1


September 2017 403 Product Version 17.1

# 7

## Input and Output

**List**
**_design Attributes_**

■ arch_filename on page 410

■ embedded_script on page 410

■ entity_filename on page 411

■ hdl_config_name on page 411

■ hdl_cw_list on page 411

■ hdl_filelist on page 412

■ hdl_user_name on page 413

■ hdl_v2001 on page 413

■ verification_directory on page 414

■ wcdc_synchronizer_type on page 414

**_hdl_component Attributes_**

■ sim_model on page 415

**_hdl_parameter Attribute_**

■ current_value on page 417

**_hinst Attributes_**

■ hdl_v2001 on page 418

■ write_vlog_port_association_style on page 419


```
Input and Output—List
```
September 2017 404 Product Version 17.1

**_hpin Attributes_**

■ hdl_v2001 on page 420

**_hport Attributes_**

■ hdl_v2001 on page 421

**_inst Attributes_**

■ hdl_v2001 on page 422

■ write_vlog_port_association_style on page 422

**_module Attributes_**

■ arch_filename on page 424

■ embedded_script on page 424

■ entity_filename on page 425

■ hdl_config_name on page 425

■ hdl_cw_list on page 425

■ hdl_filelist on page 426

■ hdl_user_name on page 427

■ hdl_v2001 on page 427

■ write_vlog_empty_module_for_subdesign on page 428

■ write_vlog_skip_subdesign on page 429

**_pg_pin Attributes_**

■ hdl_v2001 on page 431

**_pin Attributes_**

■ hdl_v2001 on page 432


```
Input and Output—List
```
September 2017 405 Product Version 17.1

**_port Attributes_**

■ hdl_v2001 on page 433

**_root Attributes_**

■ bit_blasted_port_style on page 434

■ bus_naming_style on page 434

■ ccd_executable on page 435

■ clp_enable_1801_hierarchical_bbox on page 435

■ clp_ignore_ls_high_to_low on page 435

■ clp_treat_errors_as_warnings on page 435

■ derive_bussed_pins on page 436

■ dft_atpg_executable on page 436

■ dft_license_scheme on page 436

■ error_on_lib_lef_pin_inconsistency on page 436

■ ets_executable on page 437

■ frc_treat_modules_as_leaf_insts on page 437

■ free_global_vars_set_by_read_sdc on page 438

■ group_generate_portname_from_netname on page 438

■ group_instance_suffix on page 439

■ hdl_allow_inout_const_port_connect on page 439

■ hdl_allow_instance_name_conflict on page 439

■ hdl_create_label_for_unlabeled_generate on page 441

■ hdl_error_on_read_vdp_option on page 441

■ hdl_flatten_complex_port on page 441

■ hdl_ignore_pragma_names on page 442

■ hdl_keep_first_module_definition on page 442

■ hdl_language on page 443


```
Input and Output—List
```
September 2017 406 Product Version 17.1

■ hdl_max_loop_limit on page 443

■ hdl_max_memory_address_range on page 444

■ hdl_max_recursion_limit on page 444

■ hdl_overwrite_command_line_macros on page 445

■ hdl_primitive_input_multibit on page 445

■ hdl_rename_cdn_flop_pins on page 446

■ hdl_report_case_info on page 447

■ hdl_resolve_parameterized_instance_with_structural_module on page 447

■ hdl_track_filename_row_col on page 449

■ hdl_use_current_dir_before_hdl_search_path on page 450

■ hdl_use_port_default_value on page 450

■ hdl_verilog_defines on page 451

■ hdl_vhdl_assign_width_mismatch on page 451

■ hdl_vhdl_case on page 452

■ hdl_vhdl_environment on page 452

■ hdl_vhdl_lrm_compliance on page 453

■ hdl_vhdl_preferred_architecture on page 454

■ hdl_vhdl_range_opto on page 454

■ hdl_vhdl_read_version on page 455

■ init_blackbox_for_undefined on page 455

■ init_hdl_search_path on page 456

■ input_assert_one_cold_pragma on page 457

■ input_assert_one_hot_pragma on page 457

■ input_asynchro_reset_blk_pragma on page 458

■ input_asynchro_reset_pragma on page 458

■ input_case_cover_pragma on page 459

■ input_case_decode_pragma on page 459


```
Input and Output—List
```
September 2017 407 Product Version 17.1

■ input_map_to_mux_pragma on page 460

■ input_pragma_keyword on page 460

■ input_synchro_enable_blk_pragma on page 461

■ input_synchro_enable_pragma on page 461

■ input_synchro_reset_blk_pragma on page 461

■ input_synchro_reset_pragma on page 462

■ inst_prefix on page 462

■ lec_executable on page 463

■ lef_add_logical_pins on page 463

■ lef_add_power_and_ground_pins on page 463

■ library on page 464

■ script_begin on page 464

■ script_end on page 465

■ support_appending_libs on page 465

■ support_multi_seq_elements on page 465

■ synthesis_off_command on page 466

■ synthesis_on_command on page 466

■ ungroup_separator on page 467

■ uniquify_naming_style on page 467

■ use_power_ground_pin_from_lef on page 468

■ verification_directory_naming_style on page 468

■ wccd_threshold_percentage on page 469

■ wcdc_clock_dom_comb_propagation on page 469

■ wclp_lib_statetable on page 469

■ wlec_add_noblack_box_retime_subdesign on page 470

■ wlec_analyze_abort on page 470

■ wlec_analyze_setup on page 471


```
Input and Output—List
```
September 2017 408 Product Version 17.1

■ wlec_auto_analyze on page 472

■ wlec_compare_threads on page 473

■ wlec_composite_compare on page 473

■ wlec_cut_point on page 474

■ wlec_dft_constraint_file on page 474

■ wlec_hier_comp_threshold on page 474

■ wlec_lib_statetable on page 475

■ wlec_low_power_analysis on page 475

■ wlec_parallel_threads on page 475

■ wlec_set_cdn_synth_root on page 476

■ wlec_uniquify on page 476

■ wlec_use_lec_model on page 477

■ write_sv_port_wrapper on page 478

■ write_verification_files on page 479

■ write_vlog_bit_blast_bus_connections on page 480

■ write_vlog_bit_blast_constants on page 481

■ write_vlog_bit_blast_mapped_ports on page 481

■ write_vlog_bit_blast_tech_cell on page 482

■ write_vlog_convert_onebit_vector_to_scalar on page 483

■ write_vlog_declare_wires on page 484

■ write_vlog_empty_module_for_black_box on page 485

■ write_vlog_empty_module_for_logic_abstract on page 486

■ write_vlog_generic_gate_define on page 488

■ write_vlog_line_wrap_limit on page 489

■ write_vlog_no_negative_index on page 490

■ write_vlog_preserve_net_name on page 491

■ write_vlog_skip_ilm_modules on page 492


```
Input and Output—List
```
September 2017 409 Product Version 17.1

■ write_vlog_top_module_first on page 492

■ write_vlog_unconnected_port_style on page 494

■ write_vlog_wor_wand on page 496


```
Input and Output—design Attributes
```
September 2017 410 Product Version 17.1

**design Attributes**

**arch_filename**

arch_filename _string_

**Read-write** design attribute. Returns the name and physical location of the source file that
contains the specified architecture (in VHDL) or module (in Verilog).

**Note:** This attribute is only supported in the RTL flow.

**Related Information**

**embedded_script**

embedded_script _string_

**Read-write** design attribute. Stores the embedded SDC command script in the RTL code
describing the module or entity of this design or module.

Using the run_embedded_script command applies the stored script onto the design or
module.

You can use a synthesis script to modify the contents of the embedded_script attribute
before executing it.

The embedded script can have any SDC command that is supported by the read_sdc
command.

**Related Information**

Related attributes: (module) arch_filename on page 424

```
(design) entity_filename on page 411
(module) entity_filename on page 425
```
Related attributes: (module) embedded_script on page 424


```
Input and Output—design Attributes
```
September 2017 411 Product Version 17.1

**entity_filename**

entity_filename _string_

**Read-write** design attribute. Returns the name and physical location of the source file that
contains the specified VHDL entity. Since Verilog does not have the concept of VHDL entities,
this attribute will return the file that contains the Verilog module. For Verilog modules, the
entity_filename and arch_filename attributes behave identically.

**Note:** This attribute is only supported in the RTL flow.

**Related Information**

**hdl_config_name**

hdl_config_name _string_

**Read-write** design attribute. Specifies the name of the configuration used to build this
design.

**Related Information**

**hdl_cw_list**

hdl_cw_list **{{** _language library component_ **}** ... **}**

**Read-write** design attribute. Returns a Tcl list of Tcl lists. There can be as many Tcl lists
as there are types of Chipware components in the top module. Each Tcl list contains three
elements:

■ The _language_ of the module in which the ChipWare component is instantiated

■ The name of the ChipWare _library_ that contains the ChipWare component

■ The name of the ChipWare _component_

**Note:** Each ChipWare component used in the design appears just once in the hdl_cw_list
attribute, no matter how many times it is instantiated.

Related attributes: (module) entity_filename on page 425

```
(design) arch_filename on page 410
(module) arch_filename on page 424
```
Related attributes: (module) hdl_config_name on page 425


```
Input and Output—design Attributes
```
September 2017 412 Product Version 17.1

**Related Information**

**hdl_filelist**

hdl_filelist **{** _hdl_library language_standard_ **{** _define_value_ ... **} {** _hdl_file_ ... **}
{** _search_path_ **}}** ...

**Read-write** design attribute. Stores the information required by the read_hdl command
to elaborate the design. The information is stored as a list of values that can be used as
options for the read_hdl command.

■ _hdl_library_ is the value for the -library option.

■ _language_standard_ corresponds to one of the following: -v1995, -v2001,
-vhdl1987, -vhdl1193, -vhdl2008, or -sv.

```
For vhdl, the value of the hdl_vhdl_read_version attribute is appended to -vhdl.
```
■ _define_value_ is the value for the -define option (default: SYNTHESIS)

■ _hdl_file_ corresponds to the list of files required to elaborate the design.

■ _search_path_ is the directory of the location of the HDL files. An empty value signifies
the current directory.

Since the attribute contains only those files that have been used during elaboration, you can
use this attribute to prune unnecessary read_hdl commands from your scripts.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

Affected by this command: elaborate

Related attribute: (module) hdl_cw_list on page 425

Affects these commands: elaborate

Affected by this attribute: hdl_vhdl_read_version on page 455

Related attributes: (module) hdl_filelist on page 426

```
(design) hdl_all_filelist on page 1146
```

```
Input and Output—design Attributes
```
September 2017 413 Product Version 17.1

**hdl_user_name**

hdl_user_name _string_

**Read-write** design attribute. Represents the name of the Verilog module or the VHDL entity
from which the given design was derived. The design’s name may differ from the
hdl_user_name value and from the addition of suffixes for the module name uniquification.

For example, a parameterized module named adder with wA and wB parameters may result
in a design whose name is adder_wA5_wB3. However, the hdl_user_name attribute for
this design would still be adder.

**Related Information**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** design attribute. Sets the specified Verilog 2001 attributes on this design.

**Related Information**

Related attributes: (module) hdl_user_name on page 427

Set by this command: read_netlist

Related attributes: (hinst) hdl_v2001 on page 418

```
(hpin) hdl_v2001 on page 420
(hport) hdl_v2001 on page 421
(inst) hdl_v2001 on page 422
(module) hdl_v2001 on page 427
(pg_pin) hdl_v2001 on page 431
(pin) hdl_v2001 on page 432
(port) hdl_v2001 on page 433
```

```
Input and Output—design Attributes
```
September 2017 414 Product Version 17.1

**verification_directory**

verification_directory _string_

**Read-write** design attribute. Specifies the directory to which the verification files are
written. The directory will be created if it did not already exist.

If no directory name is specified, the default directory name will be based on the
verification_directory_name_style attribute value.

**Related Information**

**wcdc_synchronizer_type**

wcdc_synchronizer_type {dff | mux | module}...

_Default_ : {dff mux}

**Read-write** design attribute. Specifies the type of synchronizer circuit used in the design.
You can specify multiple values.

Affected by this attribute: verification_directory_naming_style on page 468


```
Input and Output—hdl_component Attributes
```
September 2017 415 Product Version 17.1

**hdl_component Attributes**

**sim_model**

sim_model **{{** _hdl_format list_of_unix_paths_ **}** ... **}**

**Read-write** hdl_component attribute. Specifies the UNIX location of the simulation model
for the specified ChipWare component. This attribute takes a Tcl list of Tcl lists: each sub-list
represents a simulation model of the ChipWare component and a pair of strings in the
following format:

{ _hdl_format list_of_unix_paths_ }

The possible values for _hdl_format_ are:

■ v1995 (for Verilog-1995 simulation models)

■ v2001 (for Verilog-2001 simulation models)

■ sv (for SystemVerilog simulation models)

■ vhdl1987 (for VHDL-1987 simulation models)

■ vhdl1993 (for VHDL-1993 simulation models)

The _list_of_paths_ is a UNIX path pointing to the simulation model. If it is a relative path,
the hdl_search_path attribute can help identify its actual location.

**Examples**

If the simulation model is not hierarchical, the sim_model attribute values can look like the
following example:

{ { v1995 $path/CW_complete.v } \
{ v2001 $path/CW_complete.v } \
{ vhdl1987 $path/CW_complete.vhdl } \
{ vhdl1993 $path/CW_complete.vhdl } }

If the simulation model is hierarchical, the sim_model attribute values can look like the
following example:

{ { v1995 { $path/CW_top.v $path/CW_leaf.v } } \
{ v2001 { $path/CW_top.v $path/CW_leaf.v } } \
{ vhdl1987 { $path/CW_top.vhdl $path/CW_leaf.vhdl } } \
{ vhdl1993 { $path/CW_top.vhdl $path/CW_leaf.vhdl } } }


```
Input and Output—hdl_component Attributes
```
September 2017 416 Product Version 17.1

**Related Information**

Affects this command: elaborate


```
Input and Output—hdl_parameter Attribute
```
September 2017 417 Product Version 17.1

**hdl_parameter Attribute**

**current_value**

current_value _integer_

**Read-write** hdl_parameter attribute. Specifies the value currently assigned to this
parameter.

You can use this attribute in pre-elaboration scripts that are attached to
hdl_implementation objects via the pre_elab_script attribute.

**Related Information**

Related command: create component_parameter


```
Input and Output—hinst Attributes
```
September 2017 418 Product Version 17.1

**hinst Attributes**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** hinst attribute. Sets the specified Verilog 2001 attributes on this hierarchical
instance.

**Example**

The following command removes the Verilog 2001 attributes from the design:

genus@root:> get_db hinst:test/u0 .hdl_v2001
{top_inst_name="u0"}

**Related Information**

Set by this command: read_netlist

Related attributes: (design) hdl_v2001 on page 413

```
(hpin) hdl_v2001 on page 420
(hport) hdl_v2001 on page 421
(inst) hdl_v2001 on page 422
(module) hdl_v2001 on page 427
(pg_pin) hdl_v2001 on page 431
(pin) hdl_v2001 on page 432
(port) hdl_v2001 on page 433
```

```
Input and Output—hinst Attributes
```
September 2017 419 Product Version 17.1

**write_vlog_port_association_style**

write_vlog_port_association_style {default | positional | named}

_Default_ : default

**Read-write** hinst attribute. Determines the style for writing port connections of an instance.
The style can be default, which specifies that the instance is written out the same as the
original design input, positional, which specifies that the instance is written out as a positional
instance, or named, which specifies that the instance is written out as a named instance.

**Note:** This attribute is supported only for hierarchical and blackbox instances.

**Related Information**

Affects this command: write_hdl

Related Attribute: (inst) write_vlog_port_association_style on page 419


```
Input and Output—hpin Attributes
```
September 2017 420 Product Version 17.1

**hpin Attributes**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** hpin attribute. Sets the specified Verilog 2001 attributes on this hierarchical pin.

**Related Information**

Set by this command: read_netlist

Related attributes: (design) hdl_v2001 on page 413

```
(hinst) hdl_v2001 on page 418
(hport) hdl_v2001 on page 421
(inst) hdl_v2001 on page 422
(module) hdl_v2001 on page 427
(pg_pin) hdl_v2001 on page 431
(pin) hdl_v2001 on page 432
(port) hdl_v2001 on page 433
```

```
Input and Output—hport Attributes
```
September 2017 421 Product Version 17.1

**hport Attributes**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** hport attribute. Sets the specified Verilog 2001 attributes on this hierarchical
port.

**Related Information**

Set by this command: read_netlist

Related attributes: (design) hdl_v2001 on page 413

```
(hinst) hdl_v2001 on page 418
(hpin) hdl_v2001 on page 420
(inst) hdl_v2001 on page 422
(module) hdl_v2001 on page 427
(pg_pin) hdl_v2001 on page 431
(pin) hdl_v2001 on page 432
(port) hdl_v2001 on page 433
```

```
Input and Output—inst Attributes
```
September 2017 422 Product Version 17.1

**inst Attributes**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** inst attribute. Sets the specified Verilog 2001 attributes on this instance.

**Example**

The following command retrieves the Verilog 2001 attributes set on instance test/u6.

genus@root:> get_db inst:test/u6 .hdl_v2001
{prcode}

**Related Information**

**write_vlog_port_association_style**

write_vlog_port_association_style {default | positional | named}

_Default_ : default

**Read-write** inst attribute. Determines the style for writing port connections of an instance.
The style can be default, which specifies that the instance is written out the same as the
original design input, positional, which specifies that the instance is written out as a positional
instance, or named, which specifies that the instance is written out as a named instance.

**Note:** This attribute is supported only for hierarchical and blackbox instances.

Set by this command: read_netlist

Related attributes: (design) hdl_v2001 on page 413

```
(hinst) hdl_v2001 on page 418
(hpin) hdl_v2001 on page 420
(hport) hdl_v2001 on page 421
(module) hdl_v2001 on page 427
(pg_pin) hdl_v2001 on page 431
(pin) hdl_v2001 on page 432
(port) hdl_v2001 on page 433
```

```
Input and Output—inst Attributes
```
September 2017 423 Product Version 17.1

**Related Information**

Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—module Attributes
```
September 2017 424 Product Version 17.1

**module Attributes**

**arch_filename**

arch_filename _string_

**Read-write** module attribute. Returns the name and physical location of the source file that
contains the specified architecture (in VHDL) or module (in Verilog).

**Note:** This attribute is only supported in the RTL flow.

**Related Information**

**embedded_script**

embedded_script _string_

**Read-write** module attribute. Stores the embedded SDC command script in the RTL code
describing the module or entity of this design or module.

Using the run_embedded_script command applies the stored script onto the design or
module.

You can use a synthesis script to modify the contents of the embedded_script attribute
before executing it.

The embedded script can have any SDC command that is supported by the read_sdc
command.

**Related Information**

Related attributes: (design) arch_filename on page 410

```
(design) entity_filename on page 411
(module) entity_filename on page 425
```
Related attributes: (design) embedded_script on page 410


```
Input and Output—module Attributes
```
September 2017 425 Product Version 17.1

**entity_filename**

entity_filename _string_

**Read-write** module attribute. Returns the name and physical location of the source file that
contains the specified VHDL entity. Since Verilog does not have the concept of VHDL entities,
this attribute will return the file that contains the Verilog module. For Verilog modules, the
entity_filename and arch_filename attributes behave identically.

**Note:** This attribute is only supported in the RTL flow.

**Related Information**

**hdl_config_name**

hdl_config_name _string_

**Read-write** module attribute. Specifies the name of the configuration used to build this
design.

**Related Information**

**hdl_cw_list**

hdl_cw_list **{{** _language library component_ **}** ... **}**

**Read-write** module attribute. Returns a Tcl list of Tcl lists. There can be as many Tcl lists
as there are types of Chipware components in the module. Each Tcl list contains three
elements:

■ The _language_ of the module in which the ChipWare component is instantiated

■ The name of the ChipWare _library_ that contains the ChipWare component

■ The name of the ChipWare _component_

**Note:** Each ChipWare component used in the module appears just once in the
hdl_cw_list attribute, no matter how many times it is instantiated.

Related attributes: (design) entity_filename on page 411

```
(design) arch_filename on page 410
(module) arch_filename on page 424
```
Related attributes: (design) hdl_config_name on page 411


```
Input and Output—module Attributes
```
September 2017 426 Product Version 17.1

**Related Information**

**hdl_filelist**

hdl_filelist **{** _hdl_library language_standard_ **{** _define_value_ ... **} {** _hdl_file_ ... **}
{** _search_path_ **}}** ...

**Read-write** module attribute. Stores the information required by the read_hdl command
to elaborate the module. The information is stored as a list of values that can be used as
options for the read_hdl command.

■ _hdl_library_ is the value for the -library option.

■ _language_standard_ corresponds to one of the following: -v1995, -v2001,
-vhdl1987, -vhdl1193, -vhdl2008, or -sv.

```
For vhdl, the value of the hdl_vhdl_read_version attribute is appended to -vhdl.
```
■ _define_value_ is the value for the -define option (default: SYNTHESIS)

■ _hdl_file_ corresponds to the list of files required to elaborate the design.

■ _search_path_ is the directory of the location of the HDL files. An empty value signifies
the current directory.

Since the attribute contains only those files that have been used during elaboration, you can
use this attribute to prune unnecessary read_hdl commands from your scripts.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

Affected by this command: elaborate

Related attribute: (design) hdl_cw_list on page 411

Affects these commands: elaborate

Related attributes: (design) hdl_filelist on page 412

```
(module) hdl_all_filelist on page 1286
```

```
Input and Output—module Attributes
```
September 2017 427 Product Version 17.1

**hdl_user_name**

hdl_user_name _string_

**Read-write** module attribute. Represents the name of the Verilog module or the VHDL entity
from which the given module was derived. The design’s name may differ from the
hdl_user_name value and from the addition of suffixes for the module name uniquification.

For example, a parameterized module named adder with wA and wB parameters may result
in a design whose name is adder_wA5_wB3. However, the hdl_user_name attribute value
for this design would still be adder.

**Related Information**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** module attribute. Sets the specified Verilog 2001 attributes on this module.

**Related Information**

Related attributes: (design) hdl_user_name on page 413

Set by this command: read_netlist

Related attributes: (design) hdl_v2001 on page 413

```
(hinst) hdl_v2001 on page 418
(hpin) hdl_v2001 on page 420
(hport) hdl_v2001 on page 421
(inst) hdl_v2001 on page 422
(pg_pin) hdl_v2001 on page 431
(pin) hdl_v2001 on page 432
(port) hdl_v2001 on page 433
```

```
Input and Output—module Attributes
```
September 2017 428 Product Version 17.1

**write_vlog_empty_module_for_subdesign**

write_vlog_empty_module_for_subdesign {false | true}

_Default_ : false

**Read-only** module attribute. Controls how a module is written out in a Verilog netlist. If set
to true, the module is written as an empty module.

**Example**

Consider the following design :

module sub(in, out);
input in;
output out;
assign out = in;
endmodule

module WRTV(in, out);
input in;
output [4:0]out;
sub s0(in, out[4]);
endmodule

■ Set the write_vlog_empty_module_for_subdesign to true to write out the sub
module as an empty module:
module sub(in, out);
input in;
output out;
endmodule
module WRTV(in, out);
input in;
output [4:0]out;
sub s0(in, out[4]);
endmodule

■ Using the default setting for write_vlog_empty_module_for_subdesign, will
result in the following netlist:
module sub(in, out);
input in;
output out;
wire in;
wire out;
assign out = in;
endmodule
module WRTV(in, out);
input in;
output [4:0]out;
sub s0(in, out[4]);
endmodule


```
Input and Output—module Attributes
```
September 2017 429 Product Version 17.1

**Related Information**

**write_vlog_skip_subdesign**

write_vlog_skip_subdesign {false|true}

_Default_ : false

**Read-write** module attribute. Prevents that the subdesign is written out as a Verilog module
in the netlist.

**Example**

Consider the following example RTL:

module sub(a, b);
input [3:0] a;
output [3:0] b;
inv1 g0(.A (a[0]), .Y (b[0]));
inv1 g1(.A (a[1]), .Y (b[1]));
inv1 g2(.A (a[2]), .Y (b[2]));
inv1 g3(.A (a[3]), .Y (b[3]));
endmodule
module test(a, b);
input [3:0] a;
output [3:0] b;
sub sub1(.a ({2'b10,a[1:0]}), .b ({b[3:2],1'b0, b[1]}));
sub sub2(.a (a), .b ({b[3], b[2:0]}));
sub sub3(.a ({a[3:2],2'b10}), .b (b));
sub1 sub13(.a ({2'b10,a[3:2],3'b101,a[1]}), .b (b));
endmodule

If you set the write_vlog_skip_subdesign attribute to true on the sub module, the
following netlist will be generated.

module test(a, b);
input [3:0] a;
output [3:0] b;
wire [3:0] a;
wire [3:0] b;
wire n_6, n_14, n_15, n_16, n_17, n_18;
assign n_14 = 1'b1;
assign n_15 = 1'b0;
assign n_16 = 1'b1;
assign n_17 = 1'b0;
assign n_18 = 1'b1;
assign n_6 = 1'b0;
sub sub1(.a ({2'b10, a[1:0]}), .b ({b[3:2], n_6, b[1]}));
sub sub2(.a (a), .b (b));
sub sub3(.a ({a[3:2], 2'b10}), .b (b));

Affects this command: write_hdl


```
Input and Output—module Attributes
```
September 2017 430 Product Version 17.1

sub1 sub13(.a ({n_18, n_17, a[3:2], n_16, n_15, n_14, a[1]}), .b (b));
endmodule

**Related Information**

Affects these commands: write_hdl


```
Input and Output—pg_pin Attributes
```
September 2017 431 Product Version 17.1

**pg_pin Attributes**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** pg_pin attribute. Sets the specified Verilog 2001 attributes on this instance
pgpin. The instance can be a primitive, gate, blackbox, logic abstract, or hierarchical instance.

**Related Information**

Set by this command: read_netlist

Related attributes: (design) hdl_v2001 on page 413

```
(hinst) hdl_v2001 on page 418
(hpin) hdl_v2001 on page 420
(hport) hdl_v2001 on page 421
(inst) hdl_v2001 on page 422
(module) hdl_v2001 on page 427
(pin) hdl_v2001 on page 432
(port) hdl_v2001 on page 433
```

```
Input and Output—pin Attributes
```
September 2017 432 Product Version 17.1

**pin Attributes**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** pin attribute. Sets the specified Verilog 2001 attributes on this instance pin. The
instance can be a primitive, gate, blackbox, logic abstract, or hierarchical instance.

**Related Information**

Set by this command: read_netlist

Related attributes: (design) hdl_v2001 on page 413

```
(hinst) hdl_v2001 on page 418
(hpin) hdl_v2001 on page 420
(hport) hdl_v2001 on page 421
(inst) hdl_v2001 on page 422
(module) hdl_v2001 on page 427
(pg_pin) hdl_v2001 on page 431
(port) hdl_v2001 on page 433
```

```
Input and Output—port Attributes
```
September 2017 433 Product Version 17.1

**port Attributes**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** port attribute. Sets the specified Verilog 2001 attributes on this port.

**Related Information**

Set by this command: read_netlist

Related attributes: (design) hdl_v2001 on page 413

```
(hinst) hdl_v2001 on page 418
(hpin) hdl_v2001 on page 420
(hport) hdl_v2001 on page 421
(inst) hdl_v2001 on page 422
(module) hdl_v2001 on page 427
(pg_pin) hdl_v2001 on page 431
(pin) hdl_v2001 on page 432
```

```
Input and Output—root Attributes
```
September 2017 434 Product Version 17.1

**root Attributes**

**bit_blasted_port_style**

bit_blasted_port_style _string_

_Default:_ %s_%d

**Read-write** root attribute. Specifies the naming style to be used if mapped ports are bit
blasted. The attribute value needs to contain elements %s and %d, in that order.

The following rules apply:

■ An port name always starts with the base name (represented by %s)

■ The suffix is appended to the base name to form the port name, according to the format
specified in the attribute value.

■ %d represents the bit information

**Example**

genus@root:> set_db bit_blasted_port_style %s\[%d\]
%s[%d]

**Related Information**

**bus_naming_style**

bus_naming_style _string_

_Default_ : %s[%d]

**Read-write** root attribute. Specifies the naming convention for bussed ports and nets in the
design. The new naming convention will only be available within Genus. When the netlist is
written out, the naming convention will revert to the default %s[%d] format.

Affects these commands: bitblast_all_ports

```
write_hdl
```

```
Input and Output—root Attributes
```
September 2017 435 Product Version 17.1

**Related Information**

**ccd_executable**

ccd_executable _path_

**Read-write** root attribute. Specifies the Conformal ® Constraint Designer (CCD) executable
that should be used for the generate_constraints and validate_constraints
commands.

**clp_enable_1801_hierarchical_bbox**

clp_enable_1801_hierarchical_bbox {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether to enable the 1801 hierarchical blackboxed
block flow in Conformal Low Power (CLP).

**clp_ignore_ls_high_to_low**

clp_ignore_ls_high_to_low {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether Conformal Low Power (CLP) should check
for high to low voltage level shifting.

**clp_treat_errors_as_warnings**

clp_treat_errors_as_warnings _string_

**Read-write** root attribute. Forces Conformal Low Power (CLP) to treat the specified error
message IDs as warnings.

Affects these commands: syn_generic

```
syn_map
```

```
Input and Output—root Attributes
```
September 2017 436 Product Version 17.1

**derive_bussed_pins**

derive_bussed_pins {false | true}

_Default_ : false

**Read-write** root attribute. Merges all indexed pins into a bus.

**Example**

If the derive_bussed_pins is set to true, the following pins will be merged into a three
bit bus named A:

A[0]
A[1]
A[2]

**dft_atpg_executable**

dft_atpg_executable _path_

**Read-write** root attribute. Specifies the path to the Modus or Encounter Test executable to
be called from Genus.

**dft_license_scheme**

dft_license_scheme {Modus | Encounter_Test}

_Default_ : Modus

**Read-write** root attribute. Selects which license to use with DFT in Genus. By default, a
Modus license will be used to launch the Modus executable from Genus. To use an Encounter
Test license, ste the attibute to Encounter_Test.

**error_on_lib_lef_pin_inconsistency**

error_on_lib_lef_pin_inconsistency {false | true}

_Default_ : false

**Read-write** root attribute. If enabled, the tool will issue an error message if a library pin of
a logical cell is not found in the corresponding physical cell.

**Note:** You must set this attribute before reading the libraries.


```
Input and Output—root Attributes
```
September 2017 437 Product Version 17.1

**Related Information**

**ets_executable**

ets_executable _path_

_Default_ : default_search_order

**Read-write** root attribute. Specifies the Encounter ® Timing System executable that should
be used for the report_signoff_timing command. If this attribute is not set, it examines
the PATH environment variable. If not executable is found, the command issues an error
message.

**Related Information**

**frc_treat_modules_as_leaf_insts**

frc_treat_modules_as_leaf_insts _string_

_Default_ : {}

**Read-write** root attribute. Specifies a list of modules that should be treated as leaf level
instances. All the instances within those modules get the same file, row, and column
information as the module, assuming it was a leaf level instance.

**Related Information**

Affects this attribute: library on page 464

Affects these commands: report_signoff_timing

Affects these commands: elaborate

```
read_hdl
read_netlist
```
Related attribute hdl_track_filename_row_col on page 449


```
Input and Output—root Attributes
```
September 2017 438 Product Version 17.1

**free_global_vars_set_by_read_sdc**

free_global_vars_set_by_read_sdc {false | true}

_Default_ : false

**Read-write** root attribute. Controls the unsetting of global variables set by the read_sdc
command. Set this attribute to true before read_sdc to unset any of those global variables
when the read_sdc command finishes.

**Note:** Having large TCL variables can cause potential issues during super-threading.

**Example**

Assume the SDC file has

set X [get_cells –hier]
set_false_path –from $X

Setting this attribute to true before read_sdc, unsets the global variable X at the end of read_sdc.

**gen_module_prefix**

gen_module_prefix _string_

**Read-write** root attribute. Specifies the prefix to be used for internally generated module
names (arithmetic, logic, register-file modules, and so on).

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**group_generate_portname_from_netname**

group_generate_portname_from_netname {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether the port names of a grouped module should
be generated based on the names of the nets connected to these ports.

By default, the port name might be generated arbitrarily. Usually the port name of a new group
is generated based on the names of the instance and pin to which the port is connected.

Affects this command: read_hdl


```
Input and Output—root Attributes
```
September 2017 439 Product Version 17.1

**Related information**

**group_instance_suffix**

group_instance_suffix _string_

_Default_ : i

**Read-write** root attribute. Controls the suffix added to the instance name of a new group
hierarchy.

**Example**

The following command prevents a suffix to be added.

set_db / .group_instance_suffix ""

**Related information**

**hdl_allow_inout_const_port_connect**

hdl_allow_inout_const_port_connect {false | true}

_Default_ : false

**Read-write** root attribute. When set to false, issues an error message if an output or inout
pin of an instantiated submodule is connected to a constant value.

**Note:** This attribute is supported only in the RTL flow.

**hdl_allow_instance_name_conflict**

hdl_allow_instance_name_conflict {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the input Verilog file can have a variable (reg
or wire) and an instance with the same name. By default, this results in an error. Set this
attribute to true to allow this situation.

Affects this command: group

Affects this command: group


```
Input and Output—root Attributes
```
September 2017 440 Product Version 17.1

**Related Information**

**hdl_convert_onebit_vector_to_scalar**

hdl_convert_onebit_vector_to_scalar {false| true}

_Default:_ false

**Read-write** root attribute. Specifies whether to convert one-bit vectors present in RTL to
scalars when elaborating the design.

**Example**

Consider the following RTL code:

module x(X, A1, A2);
input [0:0] A1 ;
input [0:0] A2 ;
output X;
and U$1(X, A1, A2);
endmodule

■ If you use the default value (false), the netlist after elaboration will look like:

```
module x(X, A1, A2);
input [0:0] A1, A2;
output X;
wire [0:0] A1, A2;
wire X;
and U$1 (X, A1, A2);
endmodule
```
■ If you set this attribute to true, the netlist after elaboration will look like:

```
module x(X, A1, A2);
input A1, A2;
output X;
wire A1, A2;
wire X;
and U$1 (X, A1, A2);
endmodule
```
**Related Information**

Affects these commands: read_hdl

```
read_netlist
```
Affects this command: elaborate


```
Input and Output—root Attributes
```
September 2017 441 Product Version 17.1

**hdl_create_label_for_unlabeled_generate**

hdl_create_label_for_unlabeled_generate {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether to create a label for an unnamed block. The
created label will be of the form genblk _x._

**Related Information**

**hdl_error_on_read_vdp_option**

hdl_error_on_read_vdp_option {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether the tool should give an error message when
you specify the read_hdl command with the -vdp option.

**Related Information**

**hdl_flatten_complex_port**

hdl_flatten_complex_port {false | true}

_Default:_ false

**Read-write** root attribute. Controls how complex ports in the RTL are represented in the
generated netlist.

A port is considered complex, when it is not declared as a simple vector of bits, nor as a single
bit scalar signal. For example, a port declared using a structure typedef is a complex port.

When you set this attribute to true, elaboration creates a single lumped (packed) vector port
for any complex port. The bits in the single vector port (created with true setting) are set in
the order in which fields/dimensions are ordered in the definition of the complex port. By
default, elaboration generates (and names) multiple bit-vector ports, which correspond to
various disjoint fields/pieces of the complex port.

Affects this command: elaborate

Affects this command: read_hdl


```
Input and Output—root Attributes
```
September 2017 442 Product Version 17.1

**Limitation:** This attribute has no impact on any complex port that is defined using interface
modport. The tool would continue to generate (and name) multiple ports for such a complex
port.

**Related Information**

**hdl_ignore_pragma_names**

hdl_ignore_pragma_names _string_

_Default_ : coverage

**Read-write** root attribute. Specifies a Tcl list of one or more pragma names that must be
ignored when reading in Verilog or VHDL.

**Related Information**

**hdl_keep_first_module_definition**

hdl_keep_first_module_definition {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the first seen or last seen definition for a given
module name is used. When encountering multiple definitions for the same module name,
Genus keeps by default the last seen definition while ignoring other definitions for the same
module name. To force Genus to retain the first seen (instead of the last seen) definition for
a given module name, set the hdl_keep_first_module_definition attribute to true.

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Affects this command: read_hdl

Affects these commands: read_hdl


```
Input and Output—root Attributes
```
September 2017 443 Product Version 17.1

**hdl_language**

hdl_language {v2001 | v1995 | vhdl | sv}

_Default_ : v2001

**Read-write** root attribute. Specifies the default hdl language mode assumed when you run
the read_hdl command without specifying the language mode.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_max_loop_limit**

hdl_max_loop_limit _integer_

_Default:_ 1024

**Read-write** root attribute. Determines the maximum number of iterations for unfolding a
loop construct of any type. Genus stops and produces an error message when it needs to
unroll a loop that has more iterations than the specified threshold.

This is a safety measure to avoid infinite unrolling, as well as to avoid loops with an
unexpectedly large number of iterations, which can cause errors in the RTL code. Usually the
overflow detection mechanism catches overflow conditions that cause infinite unrolling.

For example, unrolling the following loop causes an infinite loop and is therefore disallowed
by the overflow detection mechanism:

reg [3:0] i;
for (i=0; i<16; i=i+1)
...

Being 4-bit wide, the loop index goes back to 0 after reaching 15.

The overflow detection mechanism also catches infinite unrolling that is _not_ caused by
overflow conditions. For example:

parameter incr = 0;
reg [4:0] i;
for (i=0; i<16; i=i+incr)
...

**Note:** This attribute is supported only in the RTL flow.

Affects these commands: elaborate

```
read_hdl
```

```
Input and Output—root Attributes
```
September 2017 444 Product Version 17.1

**Related Information**

**hdl_max_memory_address_range**

hdl_max_memory_address_range _integer_

_Default:_ 16384

**Read-write** root attribute. Specifies the maximum range of indexed memory access (read
or write) that can be elaborated and synthesized.

**Related Information**

**hdl_max_recursion_limit**

hdl_max_recursion_limit _integer_

_Default:_ 1024

**Read-write** root attribute. Sets the maximum number of elaborations for recursive
instantiations to prevent possible infinite recursions.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Affects these commands: elaborate

```
read_hdl
```
Affects these commands: elaborate

```
read_hdl
```

```
Input and Output—root Attributes
```
September 2017 445 Product Version 17.1

**hdl_overwrite_command_line_macros**

hdl_overwrite_command_line_macros {true|false}

_Default_ : true

**Read-write** root attribute. Enables overwriting the values of macros passed with the
read_hdl -define command with the values specified in the RTL files. If you set this
attribute to false, the command line values are retained throughout unless a particular
macro is undefined in some file. You need to set this attribute before you read the RTL files.

**Example**

Consider the following RTL file:

// test1.v
‘define MACRO1 4
module test1 (out1);
output[7:0] out1;
ssign out1 = ‘MACRO1;
endmodule // test1

Consider the following script:

read_hdl -define MACRO1=5 test1.v

■ When you use the default setting (true), the value used for MACRO1 will be 4. That is,
the value in the RTL file (4) overwrites the value of the command line (5).

■ When you set the hdl_overwrite_command_line_macros attribute to false, the
value of the command line will be used, and the value of MACRO1 will be 5.

**Related Information**

**hdl_primitive_input_multibit**

hdl_primitive_input_multibit {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether a Verilog primitive gate instantiated in RTL can
have a multibit output pin connected to the primitive. For example, gates like NOT, bufif0,
bufif1, notif0, notif1, and tran expect a single bit output. However, sometimes multibit
outputs are connected in the RTL to these primitives.

Affects this command: read_hdl


```
Input and Output—root Attributes
```
September 2017 446 Product Version 17.1

Set this attribute to true to allow the LSB bit of a multibit output to be connected to the input
of these primitives. By default, RTL with multibit signals connected to the input would not be
allowed.

**Related Information**

**hdl_rename_cdn_flop_pins**

hdl_rename_cdn_flop_pins _list_ _ _of_pin_mappings_

**Read-write** root attribute. Renames the specified pins of inferred CDN_flop components.
Specify a list of pin mappings, where each mapping renames the given pin.

After elaboration and prior to mapping, Genus uses CDN_flop components to represent the
flip-flops. The default CDN_flop pin names are:

When different CDN_flop pin names are required (for example, an SDC constraints file may
use different pin names), use this attribute to rename the CDN_flop pins.

Affects these commands: elaborate

```
read_hdl
```
```
Pin Name Pin Function
```
```
aclr asynchronous clear
apre asynchronous preset
clk clock
d data input
q output
sena synchronous data enable
srd synchronous set/reset data
srl synchronous set/reset load
```

```
Input and Output—root Attributes
```
September 2017 447 Product Version 17.1

**Related Information**

**hdl_report_case_info**

hdl_report_case_info {false | true}

_Default_ : false

**Read-write** root attribute. When set to true, reports information about how the
elaborate command infers full_case and parallel_case for every “multi-way decision
statement” (like a case statement). The reporting is module-by-module, with one report for
each module. Since full_case and parallel_case pragmas are not yet supported in Genus for
VHDL case statements; no information is printed for VHDL modules (entities/architectures).

The reports can help users understand whether both:

■ Genus honored the full_case or parallel_case pragma

■ Genus automatically inferred a full or parallel case

**hdl_resolve_parameterized_instance_with_structural_module**

hdl_resolve_parameterized_instance_with_structural_module {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether module linking uses the parameterized module
name. During elaboration, Genus tries to identify a child module for every instantiation
statement in the RTL code.

By default, Genus does not look for a parameterized module name to resolve the
instantiation, but instead looks for a module with the exact same name as given in the
instantiation statement.

If you set this attribute to true, Genus looks for the parameterized module names during
module linking.

■ If the instantiation statement provides the parameter name(s), the child module name is
parameterized using the _%s%d style as illustrated in the first example.

■ If the instantiation statement does not provide a parameter name, the child module name
is parameterized using the _%d style as illustrated in the second example.

Affects these commands: elaborate

```
read_hdl
```

```
Input and Output—root Attributes
```
September 2017 448 Product Version 17.1

■ Child modules with a parameter in their body are not considered during linking as
illustrated in the third example.

At the module linking step during elaboration, the hdl_parameter_naming_style
attribute setting does not affect how the instantiated module name is parameterized.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

■ The following RTL code of the top-level module has an instantiation statement that
contains the parameter name p and references the parameter value 16.
module top (y, a, b);
parameter w = 16;
input [w-1:0] a, b;
output [w-1:0] y;
**btm #(.p(w)) u1 (y, a, b);**
endmodule
If the attribute is set to false, Genus links this instance to a Verilog module (or a VHDL
entity) whose name is btm. If set to true, Genus links the instance to a module or entity
whose name is btm_p16. The parameterized module name includes both the parameter
name p and the parameter value 16.

```
The linked child module might be similar to:
module btm_p16 (z, c, d);
input [15:0] c, d;
output [15:0] z;
...
endmodule
```
■ The following RTL code of the top-level module has an instantiation statement that
references a parameter value (16) but has no parameter name.
module top (y, a, b);
parameter w = 16;
input [w-1:0] a, b;
output [w-1:0] y;
**btm #(w) u1 (y, a, b);**
endmodule
If the attribute is set to false, Genus links this instance of instantiation to a Verilog
module (or a VHDL entity) whose name is btm. If set to true, Genus links the instance
to a module or entity whose name is btm_16. This parameterized module name does
not include the parameter name, because the tool cannot derive that from the
instantiation statement. The linked child module might be similar to:
module **btm_16** (z, c, d);
input [15:0] c, d;
output [15:0] z;
...
endmodule


```
Input and Output—root Attributes
```
September 2017 449 Product Version 17.1

■ The following RTL code of the top-level module has an instantiation statement that
references a parameter value (16) and has no parameter name. Even when the attribute
is set to true, Genus will not link instance uo to module btm_16 because module
btm_16 has a parameter statement.
module top (...);
btm #(16) u0 (...);
....
endmodule
module btm_16 (...);
parameter p = 32;
...
endmodule

**Related Information**

**Related Information**

**hdl_track_filename_row_col**

hdl_track_filename_row_col {false | true}

_Default:_ false

**Read-write** root attribute. Enables or disables file, row, and column information tracking.
When set to false, all the file, row, and column information is deleted. Set this attribute to
true to enable file, row, column information before using the elaborate command.

This attribute enables Genus to keep track of filenames, line numbers, and column numbers
for all instances before optimization, and use this information in selected reports and
messages.

Enabling this attribute can have an impact on the runtime.

**Note:** This attribute is supported in the RTL flow and the structural flow.

Affects these commands: elaborate

```
read_hdl
```
Affects these commands: elaborate

```
read_hdl
```

```
Input and Output—root Attributes
```
September 2017 450 Product Version 17.1

**Related Information**

**hdl_use_current_dir_before_hdl_search_path**

hdl_use_current_dir_before_hdl_search_path {false | true}

_Default:_ false

**Read-write** root attribute. Controls the order of the directories from where the include files
must be read. By default, the tool uses the directories specified with the hdl_search_path
attribute to search for include files. When this attribute is set to true, the tool uses the
directory of the source file (containing the include file) before the hdl search path.

**Related Information**

**hdl_use_port_default_value**

hdl_use_port_default_value {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, Genus honors default initial values of input
ports in a VHDL component declaration or entity declaration.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Affects these commands: elaborate

```
read_hdl
read_netlist
```
Related attribute: frc_treat_modules_as_leaf_insts on page 437

Affects these commands: elaborate

```
read_hdl
read_netlist
```
Affects these commands: elaborate

```
read_hdl
```

```
Input and Output—root Attributes
```
September 2017 451 Product Version 17.1

**hdl_verilog_defines**

hdl_verilog_defines _macro_definition_list_

_Default:_ SYNTHESIS

**Read-write** root attribute. Specifies a list of global macro definitions that must be applied
to each subsequent read_hdl (except with -vhdl) and read_netlist command. This
includes calls to read_hdl made during a call to elaborate -libpath.

Each macro definition has the form id or id=expr.

**Related Information**

**hdl_vhdl_assign_width_mismatch**

hdl_vhdl_assign_width_mismatch {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to allow an assignment in VHDL when the
left-hand side (lhs) and right-hand side (rhs) have the same array type but mismatching width.
When set to true, the rhs gets truncated or extended to the width of the lhs. By default,
VHDL does not allow such assignments.

**Example**

Consider the following RTL. Ports Mult_A and Z have the same array type but have
incompatible bit widths.

library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity mmnumeric1 is
generic (wmA : integer := 2;
wZ : integer := 5);
port ( Mult_A : in signed (wmA-1 downto 0);
Z : out signed (wZ-1 downto 0) );
end;
architecture rtl of mmnumeric1 is
begin
Z <= Mult_A;
end;

Affects these commands: elaborate -libpath

```
read_hdl
read_netlist
```

```
Input and Output—root Attributes
```
September 2017 452 Product Version 17.1

With the default setting of hdl_vhdl_assign_width_mismatch (false), Genus issues
error message CDFG-283 during elaboration.

When you set hdl_vhdl_assign_width_mismatch to true,the RTL will successfully
elaborate, but Genus issues warning message CDFG-239.

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide_

**hdl_vhdl_case**

hdl_vhdl_case {original | lower | upper}

_Default:_ original

**Read-write** root attribute. Stores VHDL identifiers and operators in lowercase, uppercase,
or the case given in the source file.

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide_

**hdl_vhdl_environment**

hdl_vhdl_environment {common | synergy}

_Default:_ common

**Read-write** root attribute. Specifies the selection of the predefined arithmetic libraries.

Affects these commands: elaborate

```
read_hdl
```
Affects these commands: elaborate

```
read_hdl
```

```
Input and Output—root Attributes
```
September 2017 453 Product Version 17.1

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide_

**hdl_vhdl_lrm_compliance**

hdl_vhdl_lrm_compliance {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, the read_hdl command enforces a strict
interpretation of the VHDL LRM. This variable lets you verify that your VHDL code is
compliant with the LRM, such that it is likely to work on other VHDL tools.

When set to false the following features are allowed:

■ Treats a concatenation as a locally static expression, which allows constructs such as
the following:
case expr is
when "001" & ’1’ => ...

■ Initializes an interface object with a function call.

■ Lets you use name _X_ in the definition of a different _X_ :

```
constant c : integer := 3;
function f (c : integer := c) is ...
```
■ In VHDL-1987, treats a function call with globally static arguments as a globally static
expression. For instance:
function f(x : integer) return integer;
...
generic (y : integer := f(3));

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide_

Affects these commands: elaborate

```
read_hdl
```
Affects these commands: elaborate

```
read_hdl
```

```
Input and Output—root Attributes
```
September 2017 454 Product Version 17.1

**hdl_vhdl_preferred_architecture**

hdl_vhdl_preferred_architecture _string_

**Read-write** root attribute. Sets the name of preferred architecture to use with an entity
when there are multiple architectures.

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide_

**hdl_vhdl_range_opto**

hdl_vhdl_range_opto {false | true}

_Default:_ false

**Read-write** root attribute. Controls the optimization of the widths of arithmetic operators
(+, *, -) that have ranged integer arguments in VHDL.

**Example**

Consider the following RTL:

entity rngopt is port(
in1 : in integer range 0 to 12;
in2 : in integer range 0 to 3;
output : out integer);
end;

architecture rtl of rngopt is
begin
output <= in1 + in2;
end;

■ When you set hdl_vhdl_range_opto to true, Genus infers an unsigned adder with
an output width of 4 bits during elaboration, because the result will be in the range of 0
to 15 (12+3).

■ When you use the default setting (false) Genus infers an unsigned adder with an
output width of 5 bits during elaboration.

Affects these commands: elaborate

```
read_hdl
```

```
Input and Output—root Attributes
```
September 2017 455 Product Version 17.1

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide_

**hdl_vhdl_read_version**

hdl_vhdl_read_version {1993 | 1987 | 2008}

_Default:_ 1993

**Read-write** root attribute. Specifies the VHDL version to be used when reading VHDL
designs. If you change the hdl_vhdl_read_version read version at any time, Genus
automatically re-maps the IEEE and STD VHDL libraries to the correct directory in the
software release. In this way the correct versions of standard packages in these libraries are
picked up.

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide_

**init_blackbox_for_undefined**

init_blackbox_for_undefined {true | false}

_Default_ : true

**Read-write** root attribute. Controls how a logic abstract that is inferred from an empty
module, an entity without an architecture, or an entity whose architecture is empty, is
interpreted.

If set to true, the logic abstract becomes an unresolved reference in the design. Genus tries
to find a library cell with a name corresponding to that of the logic abstract. If it finds such a
cell, the logic abstract is represented as an instance of that library cell. Otherwise, the logic
abstract becomes an unresolved reference.

Affects this command: elaborate

Affects these commands: elaborate

```
read_hdl
```

```
Input and Output—root Attributes
```
September 2017 456 Product Version 17.1

```
Caution
```
```
If set to false , the logic abstract remains as a module in the design
hierarchy. In this case, an empty module is created which is not
considered unresolved. This is an unrealistic situation. The tool would
treat the output ports of the module as undriven and would assign them
values based on the setting of the hdl_undriven_output_port_value
attribute. This can potentially create false non-eq points during
verification with Lec. Therefore, this setting should be avoided.
```
**Note:** This attribute is supported in the RTL and structural flows.

**Related Information**

Modeling Logic Abstracts in _Genus HDL Modeling Guide_.

**init_hdl_search_path**

init_hdl_search_path _string_

_Default_ : {. }

**Read-write** root attribute. Specifies a list of UNIX directories that Genus should search for files
associated with the read_hdl command. The behavior is similar to the search path in UNIX.

In Verilog, this attribute directs the search of Verilog files specified with the read_hdl
command and `include files specified in Verilog code.

In VHDL, this attribute directs the search of VHDL files specified with the read_hdl command.

**Note:** The “~” is supported.

This attribute is supported in the RTL flow and the structural flow.

**Related Information**

Affects these commands: elaborate

```
read_hdl
read_netlist
```
Affected by this attribute: hdl_resolve_instance_with_libcell on page 1019

Affects these commands: elaborate


```
Input and Output—root Attributes
```
September 2017 457 Product Version 17.1

**input_assert_one_cold_pragma**

input_assert_one_cold_pragma _string_

_Default_ : assert_one_cold one_cold

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
one_cold pragma when reading in Verilog or VHDL

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**input_assert_one_hot_pragma**

input_assert_one_hot_pragma _string_

_Default_ : assert_one_hot one_hot

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
one_hot pragma when reading in Verilog or VHDL.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

```
read_hdl
read_netlist
```
Affects this command: read_hdl

Affects this command: read_hdl


```
Input and Output—root Attributes
```
September 2017 458 Product Version 17.1

**input_asynchro_reset_blk_pragma**

input_asynchro_reset_blk_pragma _string_

_Default_ : async_set_reset_local asynchro_reset_blk

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
asynchro_reset_blk pragma when reading in Verilog or VHDL. Specifies the equivalent
used in input pragmas for the Genus asynchro_reset_blk pragma.

//cadence asynchro_reset_blk <namedBlock> [{rst1 rst2}]

Any if conditions in the specified block containing rst1 and rst2 are considered as
asynchronous reset condition inside the asynchronous if-then-else decoding code.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**input_asynchro_reset_pragma**

input_asynchro_reset_pragma _string_

_Default_ : async_set_reset asynchro_reset

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
asynchro_reset pragma when reading in Verilog or VHDL.Specifies the equivalent used
in input pragmas for the Genus asynchro_reset pragma.

//cadence asynchro_reset [{rst1 rst2}]

Any if conditions containing rst1 and rst2 are considered as asynchronous reset
conditions inside the asynchronous if-then-else decoding code.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

Affects this command: read_hdl

Affects this command: read_hdl


```
Input and Output—root Attributes
```
September 2017 459 Product Version 17.1

**input_case_cover_pragma**

input_case_cover_pragma _string_

_Default_ : full_case

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
full_case pragma when reading in Verilog or VHDL.

Specifies the equivalent used in input pragmas for the Genus case_logic cover pragma.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**input_case_decode_pragma**

input_case_decode_pragma _string_

_Default_ : parallel_case

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
parallel_case pragma when reading in Verilog or VHDL.

Specifies the equivalent used in input pragmas for the Genus case_logic no_priority
pragma.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

Affects this command: read_hdl

Affects this command: read_hdl


```
Input and Output—root Attributes
```
September 2017 460 Product Version 17.1

**input_map_to_mux_pragma**

input_map_to_mux_pragma _string_

_Default_ : map_to_mux infer_mux

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
map_to_mux pragma when reading in Verilog or VHDL.

Specifies the equivalent used in input pragmas for the Genus map_to_mux pragma.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**input_pragma_keyword**

input_pragma_keyword _string_

_Default_ : cadence synopsys ambit pragma synthesis

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as
the keyword indicating a pragma when reading in Verilog or VHDL.

A pragma is a comment whose first word is a pragma keyword specified in this attribute.

You cannot remove the cadence keyword from the list.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

Affects this command: read_hdl

Related attribute map_to_mux on page 922

Affects these commands: read_hdl

```
read_netlist
```

```
Input and Output—root Attributes
```
September 2017 461 Product Version 17.1

**input_synchro_enable_blk_pragma**

input_synchro_enable_blk_pragma _string_

_Default_ : synchro_enable_blk

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
synchro_enable_blk pragma when reading in Verilog or VHDL.

Specifies the synchro_reset_blk pragma name in input pragmas.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**input_synchro_enable_pragma**

input_synchro_enable_pragma _string_

_Default_ : synchro_enable

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
synchro_enable pragma when reading in Verilog or VHDL.

Specifies the synchro enable command in input pragmas.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**input_synchro_reset_blk_pragma**

input_synchro_reset_blk_pragma _string_

_Default_ : sync_set_reset_local synchro_reset_blk

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
synchro_reset_blk pragma when reading in Verilog or VHDL.

Affects this command: read_hdl

Affects this command: read_hdl

```
read_netlist
```

```
Input and Output—root Attributes
```
September 2017 462 Product Version 17.1

Specifies the equivalent used in input pragmas for the Genus sync_set_reset_local
pragma.

//cadence sync_set_reset_local ,namedBlock "comma-separated_list_of_signals"

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**input_synchro_reset_pragma**

input_synchro_reset_pragma _string_

_Default_ : sync_set_reset synchro_rest

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
synchro_reset_blk pragma when reading in Verilog or VHDL.

Specifies the equivalent used in input pragmas for the Genus synchro_reset pragma.

//cadence sync_set_reset [{rst1 rst2}]

Any if conditions containing rst1 and rst2 are considered as synchronous reset
conditions inside the synchronous if-then-else decoding code.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**inst_prefix**

inst_prefix _string_

_Default_ : g

**Read-write** root attribute. Specifies the prefix to be used together with an integer to
generate new instance names. For example, g4044.

Affects this command: read_hdl

Affects this command: read_hdl


```
Input and Output—root Attributes
```
September 2017 463 Product Version 17.1

Each gate is named by constructing a string from the instance prefix and an integer that
allows Genus to construct unique instance names. This attribute lets you change the naming
scheme for gates.

**Related Information**

**lec_executable**

lec_executable _path_

**Read-write** root attribute. Specifies the Conformal ® Low Power (CLP) executable that
should be used for the check_power_structure and check_cpf commands.

**lef_add_logical_pins**

lef_add_logical_pins {true|false}

_Default_ : true

**Read-write** root attribute. Controls the addition of LEF logical pins (pins other than
ANALOG, GROUND or POWER) that are not part of the lib_cell definition in the Liberty file. By
default these pins are added to the lib_cell definition.

**lef_add_power_and_ground_pins**

lef_add_power_and_ground_pins {true|false}

_Default_ : true

**Read-write** root attribute. Controls the addition of LEF POWER and GROUND pins that are
not part of the lib_cell definition in the Liberty file. By default these pins are added to the
lib_cell definition.

Affects these commands: elaborate

```
syn_generic
syn_map
syn_opt
```

```
Input and Output—root Attributes
```
September 2017 464 Product Version 17.1

**library**

library **{{** _lib_ [ _lib_ ]... **}** [ **{** _lib_ [ _lib_ ]... **}** ]... **}**

**Read-write** root attribute. Sets the target library for technology mapping.

You must specify this attribute on root if you have a single voltage design.

You can specify a single library or a Tcl list of library lists. Each library list is also a Tcl list.
Each library must be found in the library search path (specified through the
lib_search_path attribute). The first library in each list is considered the master library to
which the content of the other libraries in that list is appended.

The library attribute also supports libraries that have been compressed with GNU Zip (.gz
extension).

**Note:** The information in the appended libraries overwrites the corresponding information in
the master library. However, Genus fails on loading the libraries if the delay models in the
appended libraries differ from the delay models in the master library.

**Related Information**

**script_begin**

script_begin _string_

_Default:_ dc_script_begin dc_tcl_script_begin script_begin

**Read-write** root attribute. Specifies the keyword in the RTL netlist that indicates the
beginning of a script included in the netlist.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Supported Pragmas in _Genus HDL Modeling Guide_

Affected by this attribute: init_lib_search_path on page 174

Related attribute: support_appending_libs on page 465

Affects this command: read_hdl

Affects this attribute: hdl_auto_exec_sdc_scripts on page 992

Related attribute: script_end on page 465


```
Input and Output—root Attributes
```
September 2017 465 Product Version 17.1

**script_end**

script_end _string_

_Default:_ dc_script_end dc_tcl_script_end script_end

**Read-write** root attribute. Specifies the keyword in the RTL netlist that indicates the end of
a script included in the netlist.

**Related Information**

Supported Pragmas in _Genus HDL Modeling Guide_

**support_appending_libs**

support_appending_libs {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether you can append two or more libraries that are
defined in different .lib files and that have the same library name and the same PVT conditions
but contain different lib_cells.

**Related Information**

**support_multi_seq_elements**

support_multi_seq_elements {true | false}

_Default_ : true

**Read-write** root attribute. Controls the conversion of a state retention cell with multiple
sequential elements (for example, multiple ff or latch groups) into a single ff or latch
function.

Affects this command: read_hdl

Affects this attribute: hdl_auto_exec_sdc_scripts on page 992

Related attribute: script_end on page 465

Affects this attribute: library on page 464


```
Input and Output—root Attributes
```
September 2017 466 Product Version 17.1

Any outgoing timing arcs on the power gating pin of the state-retention cell are enabled by
default.

**Note:** You must set this attribute before you read the libraries.

**Related Information**

**synthesis_off_command**

synthesis_off_command _string_

_Default_ : translate_off synthesis_off

**Read-write** root attribute. Specifies the pragma that is used to indicate the beginning of
non-synthesizable constructs in the RTL source code or in the generated generic netlist.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**synthesis_on_command**

synthesis_on_command _string_

_Default_ : translate_on synthesis_on

**Read-write** root attribute. Specifies the pragma that is used to indicate the end of non
synthesizeable constructs in the RTL source code or in the generated generic netlist.

**Note:** This attribute is supported in the RTL flow and the structural flow.

Affects this attribute: library on page 464

Affects these commands: read_hdl

```
read_netlist
```
Related attributes: synthesis_on_command on page 466

```
input_pragma_keyword on page 460
```

```
Input and Output—root Attributes
```
September 2017 467 Product Version 17.1

**Related Information**

Overview of Synthesis Pragmas in _Genus HDL Modeling Guide_

**ungroup_separator**

ungroup_separator _string_

_Default_ : _

**Read-write** root attribute. Specifies the string used to separate the hierarchical names of
instances that are ungrouped (flattened) after elaboration.

**Example**

The following example uses the slash ("/") to separate ungrouped instances:

set_db / .ungroup_separator /

**uniquify_naming_style**

uniquify_naming_style _string_

_Default_ : %s_%d

**Read-write** root attribute. Specifies the naming style of uniquified modules. This attribute
must be set before issuing the elaborate command, otherwise the attribute value will not
be honored.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

Affects these commands: read_hdl

```
read_netlist
```
Related attributes: synthesis_off_command on page 466

```
input_pragma_keyword on page 460
```
Related commands: uniquify

```
read_netlist
```

```
Input and Output—root Attributes
```
September 2017 468 Product Version 17.1

**use_power_ground_pin_from_lef**

use_power_ground_pin_from_lef {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether to ignore the inconsistency in the use
definition of power and ground pins between .lib and LEF libraries. By default, the definition
from LEF is used when an inconsistency is detected.

**Note:** When this attribute is enabled, you must read in the LEF libraries before reading the
design information.

**verification_directory_naming_style**

verification_directory_naming_style _string_

_Default:_ fv/%s

**Read-write** root attribute. Specifies the format to use to name the directory to which the
verification files are written when the write_verification_files attribute is set to
true.

The attribute value can contain an arbitrary string, zero or one %s representing the design
name, and zero or one %d representing the number of the session.

■ If the value contains neither a %s or a %d, each elaboration run writes the files in the same
directory, overwriting the existing ones.

■ If the value contains a %d, each elaboration run creates a new directory.

■ If the value contains a %s but no %d, a new directory is created only if elaboration is given
a different top design.

By default, the verification directory will be overwritten each time you run a new Genus
session.

The following files will be written to this directory:

■ dp_info.v—file with datapath information

■ g1.v.gz—post-mapped intermediate netlist

■ rtl_to_g1.do—do file for comparison between RTL and post-mapped intermediate
netlist

**Note:** If you want to change the attribute setting, do so before you elaborate the design.


```
Input and Output—root Attributes
```
September 2017 469 Product Version 17.1

**Related Information**

**wccd_threshold_percentage**

wccd_threshold_percentage _float_

_Default_ : 0.8

**Read-write** root attribute. Specifies the threshold percentage in the dofiles for the false
path generation flow and the directed false path generation flow. This value instructs the
Conformal ® Constraint Designer tool to consider only those paths with logic length that is
greater than the maximum logic length of all paths in the design multiplied by the specified
value. You can specify a real number between 0 and 1 for the threshold percentage.

**wcdc_clock_dom_comb_propagation**

wcdc_clock_dom_comb_propagation {logic_nophase | exact_phase | either_phase | wire
| logic_phase}

_Default_ : logic_nophase

**Read-write** root attribute. Controls clock domain propagation through combinational
elements in the Conformal® Extended Checks software.

**wclp_lib_statetable**

wclp_lib_statetable {true | false}

_Default_ : true

**Read-write** root attribute. Affects the read library -liberty command in the
generated dofile. If set to true, that command is equipped with a -statetable option. If
set to false, that command will not have -statetable.

Affects these commands: elaborate

```
syn_generic
syn_map
syn_opt
```

```
Input and Output—root Attributes
```
September 2017 470 Product Version 17.1

**Related Information**

**wlec_add_noblack_box_retime_subdesign**

wlec_add_noblack_box_retime_subdesign {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether to add the Conformal LEC command that
excludes the specified retimed modules from the hierarchical dofile script generation. Specify
this attribute before writing out the intermediate netlist.

The default value is the recommended value for retiming verification.

**Related Information**

**wlec_analyze_abort**

wlec_analyze_abort {false | true}

_Default_ : false

**Read-write** root attribute. Adds the Conformal LEC command that analyzes the abort
points to the dofile. The command works on the abort points in the design and tries to resolve
them by adding partition points, increasing the compare effort, and more. Specify this
attribute before writing out the intermediate netlist.

If the attribute is set to true in a hierarchical compare, the following commands are added in
the dofile:

write hier_compare dofile <dofile name> -noexact_pin_match -constraint -usage
-replace -run_hier -prepend_string
"remodel -seq_constant -repeat"
run hier_compare <dofile name> -analyze_abort

Affects these commands check_cpf

```
check_power_structure
write_do_clp
```
Affects this command: write_do_lec


```
Input and Output—root Attributes
```
September 2017 471 Product Version 17.1

If the attribute is set to true in a _flat_ compare, the following commands are added in the
dofile:

set system mode lec
remodel -seq_constant -repeat
map key points
report mapped points
report unmapped points -summary
report unmapped points -extra -unreachable -notmapped
add compared points -all
compare
usage
// if seeing abort, please try ’analyze abort -compare’
report compare data

**Related Information**

**wlec_analyze_setup**

wlec_analyze_setup {false | true}

_Default:_ false

**Read-write** root attribute. Adds the Conformal LEC command analyze setup
-verbose to the dofile. The command analyzes setup related issues and tries to correct any
key point mapping related issues before starting the comparison. Specify this attribute before
writing out the intermediate netlist.

If the attribute is set to true in a _hierarchical_ compare, the following commands will be
added in the dofile:

write hier_compare dofile <dofile name> -noexact_pin_match -constraint \
-usage -replace -run_hier -prepend_string
"remodel -seq_constant -repeat;analyze setup -verbose; map key points"

If the attribute is set to true in a _flat_ compare, the following commands are added:

set system mode lec
remodel -seq_constant -repeat
analyze setup -verbose
map key points

**Related Information**

Affects this command: write_do_lec

Affected by this attribute: wlec_auto_analyze on page 472

Affects this command: write_do_lec

Affected by this attribute: wlec_auto_analyze on page 472


```
Input and Output—root Attributes
```
September 2017 472 Product Version 17.1

**wlec_auto_analyze**

wlec_auto_analyze {true | false}

_Default:_ true

**Read-write** root attribute. Adds the Conformal LEC command set analyze option
-auto to the dofile. This command handles both setup related issues as well as abort points
(if any). This attribute is a superset of the wlec_analyze_abort and
wlec_analyze_setup attributes. Hence, if you keep this attribute at its default value of
true, you do not need to specify neither wlec_analyze_setup nor
wlec_analyze_abort.

By default the _hierarchical_ compare will have the following commands in the dofile:

set flatten model -seq_constant -seq_constant_x_to 0
set flatten model -nodff_to_dlat_zero -nodff_to_dlat_feedback
set analyze option -auto
write hier_compare dofile <dofile name> -noexact_pin_match -constraint -usage \
-replace -run_hier -prepend_string "remodel -seq_constant -repeat"
run hier_compare <dofile name>

By default, the _flat_ compare will have the following commands in the dofile:

set flatten model -seq_constant -seq_constant_x_to 0
set flatten model -nodff_to_dlat_zero -nodff_to_dlat_feedback
set analyze option -auto
set system mode lec
remodel -seq_constant -repeat

If all of the wlec_auto_analyze, wlec_analyze_setup, and wlec_analyze_abort
attributes are set to true, the wlec_auto_analyze will take precedence.

**Related Information**

Affects this command: write_do_lec

Affects these attributes: wlec_analyze_abort on page 470

```
wlec_analyze_setup on page 471
```

```
Input and Output—root Attributes
```
September 2017 473 Product Version 17.1

**wlec_compare_threads**

wlec_compare_threads _integer_

_Default:_ 0

**Read-write** root attribute. Adds the Conformal LEC command set compare options
with the -threads option to the dofile. The attribute value specifies the number of compare
threads.

**Related Information**

**wlec_composite_compare**

wlec_composite_compare {true | false}

_Default:_ true

**Read-write** root attribute. Specifies that the generated .do file includes two compare
operations: rtl-to-fv_map and fv_map-to-revised.The 'fv_map' netlist is automatically written
in the verification directory during mapping (syn_map). When disabled, the generated .do file
contains only one compare operation: golden-to-revised.

**Note:** Only applicable when you execute the write_do_lec command after the syn_map
command with the -golden_design defaulting to the RTL.

**Related Information**

Affects this command: write_do_lec

Affects this command: write_do_lec

Related attributes verification_directory on page 414

```
verification_directory_naming_style on page 468
```

```
Input and Output—root Attributes
```
September 2017 474 Product Version 17.1

**wlec_cut_point**

wlec_cut_point {none| golden | revised | both}

_Default:_ none

**Read-write** root attribute. Controls whether the write_do_lec command should locate
all instances of cdn_loop_breaker gates in the current design and identify the hierarchical
pins driving these cdn_loop_breaker gates.

If the attribute value is not an empty string, the write_do_lec command adds the following
LEC command to the dofile for each of the identified hierarchical pins:

ADD CUt Point _path_to_cut_point_ -pin -{golden|revised|both}

**Related Information**

**wlec_dft_constraint_file**

wlec_dft_constraint_file _file_

**Read-write** root attribute. Specifies a TCL script to be sourced from the generated .do
dofile. This provides a method to apply additional DFT constraints during formal verification
when a third-party DFT tool is used. This file must exist when verification is performed.

**Related Information**

**wlec_hier_comp_threshold**

wlec_hier_comp_threshold _integer_

_Default:_ 50

**Read-write** root attribute. Specifies the minimum number of instances required in a module
to perform a hierarchical comparison on that module with the Conformal® Equivalence
Checking tool.

Affects this command: write_do_lec

Affects this command: write_do_lec


```
Input and Output—root Attributes
```
September 2017 475 Product Version 17.1

**Related Information**

**wlec_lib_statetable**

wlec_lib_statetable {true | false}

_Default:_ true

**Read-write** root attribute. Affects the read library -liberty command in the
generated dofile. If set to true, that command is equipped with a -statetable option. If
set to false, that command will not have -statetable.

**Related Information**

**wlec_low_power_analysis**

wlec_low_power_analysis {false | true}

_Default:_ false

**Read-write** root attribute. When enabled, adds the Conformal Low Power commands to
compare the power domains between the golden and revised designs.

**Related Information**

**wlec_parallel_threads**

wlec_parallel_threads _integer_

_Default:_ 4

**Read-write** root attribute. Adds the Conformal LEC command set parallel option
with the -threads option to the dofile. The attribute value specifies the number of parallel
threads.

**Note:** This attribute takes precedence over the wlec_compare_threads attribute.

Affects this command: write_do_lec

Affects this command: write_do_lec

Affects this command: write_do_lec


```
Input and Output—root Attributes
```
September 2017 476 Product Version 17.1

**Related Information**

**wlec_set_cdn_synth_root**

wlec_set_cdn_synth_root {false | true}

_Default:_ false

**Read-write** root attribute. This attribute only applies if the design contains ChipWare or
third party libraries. By default, the CDN_SYNTH_ROOT environment variable will not be set in
the generated dofile. This allows you the flexibility to manually set CDN_SYNTH_ROOT.

If this attribute is set to true, the CDN_SYNTH_ROOT is set to the directory in which Genus is
installed. This ensures that the ChipWare/third party library components are picked from the
same Genus session that was used during synthesis.

**Related Information**

**wlec_uniquify**

wlec_uniquify {true | false}

_Default:_ true

**Read-write** root attribute. Controls uniquification of all modules in the design. If this
attribute is set to true, the write_do_lec command adds the following LEC command to
the generated dofile:

uniquify -all -nolib

This attribute is only effective if the generated dofile performs a hierarchical Conformal
comparison.

**Note:** If the RTL has instantiated ChipWare components, the uniquify command will be
generated in the dofile regardless of the value of the wlec_uniquify attribute. This is to
prevent these modules from getting skipped during hierarchical compare.

Affects this command: write_do_lec

Affects this command: write_do_lec


```
Input and Output—root Attributes
```
September 2017 477 Product Version 17.1

**Related Information**

**wlec_use_lec_model**

wlec_use_lec_model {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether all ChipWare simulation models should be
included.

If this attribute is set to false, the simulation for all ChipWare components will be loaded.

If set to true, the simulation model for all ChipWare components will be loaded except the
following two:

CW_mult

DW02_mult

The generated dofile uses the Conformal built-in models instead. For these two components,
the write_do_lec command

■ Assumes the existence of LEC built-in models if

```
set_db wlec_use_lec_model true
```
■ Adds the Genus provided models into the dofile if

```
set_db wlec_use_lec_model false
```
This attribute is effective only if the golden design is the RTL code that was loaded into Genus.

**Related Information**

Affects this command: write_do_lec

Affects this command: write_do_lec


```
Input and Output—root Attributes
```
September 2017 478 Product Version 17.1

**write_sv_port_wrapper**

write_sv_port_wrapper {false | true}

_Default:_ false

**Read-write** root attribute. Determines if the write_hdl command should write out a
wrapper to connect the original I/O interfaces to the port names in the Verilog it writes out.

**Note:** This attribute applies only to RTL using System Verilog interfaces. By default, the I/O
ports in the Verilog netlist written by the write_hdl command do not match the test bench
because interfaces were used.

**Example**

Consider the following RTL:

interface ffbus (input logic c, d, output logic q);
endinterface: ffbus
module ff (ffbus a);
always @(posedge a.c) a.q <= a.d;
endmodule

Set the write_sv_port_wrapper attribute to true as shown in the following script:

set_db / .library tutorial.lib
set_db / .write_sv_port_wrapper true
read_hdl -sv 1.v
elab
write_hdl

The write_hdl command writes out the following netlist:

module ff(.a({a_q, a_d, a_c}));
input a_c, a_d;
output a_q;
wire a_c, a_d;
wire a_q;
CDN_flop a_q_reg(.clk (a_c), .d (a_d), .sena (1’b1), .aclr (1’b0),
.apre (1’b0), .srl (1’b0), .srd (1’b0), .q (a_q));
endmodule
`ifdef SYNTHESIS
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
input clk, d, sena, aclr, apre, srl, srd;
output q;
wire clk, d, sena, aclr, apre, srl, srd;
wire q;
reg qi;
assign #1 q = qi;


```
Input and Output—root Attributes
```
September 2017 479 Product Version 17.1

always
@(posedge clk or posedge apre or posedge aclr)
if (aclr)
qi = 0;
else if (apre)
qi = 1;
else if (srl)
qi = srd;
else begin
if (sena)
qi = d;
end
initial
qi = 1’b0;
endmodule
`endif

**Related Information**

**write_verification_files**

write_verification_files {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether to write intermediate files to the verification
directory, specified by the verification_directory_naming_style attribute.

**Related Information**

Affects this command: write_hdl

Affects these commands: elaborate

```
syn_generic
syn_map
syn_opt
```

```
Input and Output—root Attributes
```
September 2017 480 Product Version 17.1

**write_vlog_bit_blast_bus_connections**

write_vlog_bit_blast_bus_connections {false | true}

_Default:_ false

**Read-write** root attribute. Determines if the write_hdl command will write out the busses
connected to the instance pins as individual bits (in a bit-blasted style).

**Examples**

If the default value of false is maintained, the bus connection style for instance pins is the
merged style. In the following example, a and b are each four bit busses:

sub sub(.a ({a[3], 1’b0, a[1:0]}), .b (b));

If the attribute is set to true, the instance pins will be bit-blasted:

sub sub(.a ({a[3],1’b0,a[1],a[0]}), .b ({b[3],b[2],b[1],b[0]}));

**Related Information**

Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_constants on page 481

```
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 481 Product Version 17.1

**write_vlog_bit_blast_constants**

write_vlog_bit_blast_constants {false | true}

_Default_ : false

**Read-write** root attribute. Determines if the write_hdl command will write out constants
as individual bits (in a bit-blasted style).

**Related Information**

**write_vlog_bit_blast_mapped_ports**

write_vlog_bit_blast_mapped_ports {false | true}

_Default_ : false

**Read-write** root attribute. Indicates if mapped ports are separated into bits (bit blasted).

Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 482 Product Version 17.1

**Related Information**

**write_vlog_bit_blast_tech_cell**

write_vlog_bit_blast_tech_cell {false | true}

_Default_ : false

**Read-write** root attribute. Determines if the write_hdl command will write out ports of
technology cells that are explicitly instantiated in the netlist as individual bits (in a bit-blasted
style).

**Related Information**

Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```
Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
```

```
Input and Output—root Attributes
```
September 2017 483 Product Version 17.1

**write_vlog_convert_onebit_vector_to_scalar**

write_vlog_convert_onebit_vector_to_scalar {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to write out one bit vectors present in RTL as
scalars in the generated netlist.

**Example**

Consider the following RTL code:

module x(X, A1, A2);
input [0:0] A1 ;
input [0:0] A2 ;
output X ;
and U$1(X, A1, A2);
endmodule

■ If you use the default value, the netlist written out will be similar to:

```
module x(X, A1, A2);
input [0:0] A1, A2;
wire [0:0] A1, A2;
wire X;
and U$1 (X, A1, A2);
endmodule
```
```
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 484 Product Version 17.1

■ If you set this attribute to true, the generated netlist will be similar to:

```
module x(X, A1, A2);
input A1, A2;
output X;
wire A1, A2;
wire X;
and U$1 (X, A1, A2);
endmodule
```
**Related Information**

**write_vlog_declare_wires**

write_vlog_declare_wires {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether to generate a netlist with or without implicit
wires. When set to false, Genus suppresses the declarations of implicit wires.

Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 485 Product Version 17.1

**Related Information**

**write_vlog_empty_module_for_black_box**

write_vlog_empty_module_for_black_box {false | true}

_Default_ : false

**Read-write** root attribute: Controls whether an empty module will be written out for an
unresolved black box. If set to true, the unresolved black box is written as an empty module.
If set to false, the unresolved black box model remains unresolved in the netlist.

Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 486 Product Version 17.1

**Related Information**

Modeling Logic Abstracts in _Genus HDL Modeling Guide_.

**write_vlog_empty_module_for_logic_abstract**

write_vlog_empty_module_for_logic_abstract {true | false}

_Default_ : true

**Read-write** root attribute: Controls how an unresolved logic abstract model is written out in
a Verilog netlist. If set to true, the unresolved logic abstract model is written as an empty
module. If set to false, the unresolved logic abstract model remains unresolved in the netlist.

**Example**

■ For the following example RTL:

```
// filename: test.vhd
```
Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 487 Product Version 17.1

```
library ieee;
use ieee.std_logic_1164.all;
entity my_top is
generic (w : integer := 4);
port (a, b, c : in std_logic_vector (w-1 downto 0);
y : out std_logic_vector (w-1 downto 0) );
end my_top;
architecture rtl of my_top is
signal t : std_logic_vector (w-1 downto 0);
component my_sub
generic (w : integer := 4);
port (p, q : in std_logic_vector (w-1 downto 0);
x : out std_logic_vector (w-1 downto 0) );
end component;
begin
u1: my_sub generic map (w => w)
port map (p => a, q => b, x => t);
y <= t or c;
end rtl;
If you set the write_vlog_empty_module_for_logic_abstract attribute to
true:
set_db / .library tutorial.lib
read_hdl -vhdl test.vhd
elaborate
set_db / .write_vlog_empty_module_for_logic_abstract true
write_hdl
Then the write_hdl command writes out the following netlist:
module my_sub_w4 (p, q, x); // an empty module
input [3:0] p, q;
output [3:0] x;
endmodule
module my_top (a, b, c, y);
input [3:0] a, b, c;
output [3:0] y;
wire t0, t1, t2, t3;
my_sub_w4 u1 (.p(a), .q(b), .x({t3, t2, t1, t0}));
or g1 (y[0], t0, c[0]);
or g2 (y[1], t1, c[1]);
or g3 (y[2], t2, c[2]);
or g4 (y[3], t3, c[3]);
endmodule
If you set the write_vlog_empty_module_for_logic_abstract attribute to
false, then the write_hdl command writes out the following netlist:
module my_top (a, b, c, y);
input [3:0] a, b, c;
output [3:0] y;
wire t0, t1, t2, t3;
my_sub_w4 u1 (.p(a), .q(b), .x({t3, t2, t1, t0}));
or g1 (y[0], t0, c[0]);
or g2 (y[1], t1, c[1]);
or g3 (y[2], t2, c[2]);
or g4 (y[3], t3, c[3]);
endmodule
```

```
Input and Output—root Attributes
```
September 2017 488 Product Version 17.1

**Related Information**

Modeling Logic Abstracts in _Genus HDL Modeling Guide_

**write_vlog_generic_gate_define**

write_vlog_generic_gate_define _string_

_Default_ : RC_CDN_GENERIC_GATE

**Read-write** root attribute. Specifies the Verilog macro name that is written in the output
Verilog netlist to enclose module descriptions of Genus built-in generic gates within ’ifdef
and ’endif Verilog compiler directives.

A netlist written after elaborate can have the following module description:

`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
....
`endif

Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_black_box on page 485
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 489 Product Version 17.1

You must include module descriptions of generic gates in the output netlist to simulate the
design, but the module descriptions are not needed to read in the netlist in Genus.

**Related Information**

**write_vlog_line_wrap_limit**

write_vlog_line_wrap_limit _integer_

_Default_ : 72

**Read-write** root attribute. Specifies the number of printable characters on a single line in
the written netlist.

**Note:** This attribute is not supported for writing out encrypted modules.

Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 490 Product Version 17.1

**Related Information**

**write_vlog_no_negative_index**

write_vlog_no_negative_index {false | true}

_Default_ : false

**Read-write** root attribute. When set to true, Genus converts negative ranges to the
standard (normalized) range and keeps the direction unchanged as follows:

input a[-4:0] --> input a[0:4]
input b[0:-4] --> input b[4:0]

**Note:** This attribute also applies to internal bus wires.

**Related Information**

Affects these commands: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```
Affects these commands: write_hdl


```
Input and Output—root Attributes
```
September 2017 491 Product Version 17.1

**write_vlog_preserve_net_name**

write_vlog_preserve_net_name {true | false}

_Default_ : false

**Read-write** root attribute. When set to true, Genus preserves the wire names present in
the input design. This will result in an increase in the number of assign statements in the
output netlist.

**Note:** This attribute is supported in both RTL and Structural flows.

**Related Information**

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```
Affects this command: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
```

```
Input and Output—root Attributes
```
September 2017 492 Product Version 17.1

**write_vlog_skip_ilm_modules**

write_vlog_skip_ilm_modules {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to skip writing out Verilog for ILM modules.

**write_vlog_top_module_first**

write_vlog_top_module_first {false | true}

_Default_ : false

**Read-write** root attribute. Indicates if the top module is written first in the Verilog output.

**Example**

■ For the following example RTL:

```
module top(in, out);
input in;
output out;
sub a1(.in(in), .out(out));
endmodule
module sub(in, out);
input in;
```
```
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 493 Product Version 17.1

```
output out;
assign out = in;
endmodule
If you set the write_vlog_top_module_first attribute to true, the write_hdl
command writes out the netlist with the top module first. The default behavior is shown
below:
module sub(in, out);
input in;
output out;
assign out = in;
endmodule
module top(in, out);
input in;
output out;
sub a1(.in(in), .out(out));
endmodule
```
**Related Information**

Affects these commands: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_unconnected_port_style on page 494
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 494 Product Version 17.1

**write_vlog_unconnected_port_style**

write_vlog_unconnected_port_style {full | none | partial}

_Default_ : full

**Read-write** root attribute. Selects the Verilog style for unconnected _instance_ pins. By
default, the write_hdl command writes out dummy wires for unconnected instance pins.

**Note:** This attribute does **not** apply to Verilog gate _primitives_.

**Examples**

■ Consider the following RTL example:

```
module test1 (A1,A2,Y1,Y2);
input A1,A2;
output Y1,Y2;
DELAY1 DL (.A(A2));
endmodule
Genus generates the following Verilog netlists depending upon the value of the
write_vlog_unconnected_port_style attribute:
```
```
❑ write_vlog_unconnected_port_style full
module test1(A1, A2, Y1, Y2);
input A1, A2;
output Y1, Y2;
wire A1, A2;
wire Y1, Y2;
wire UNCONNECTED;
DELAY1 DL(.A (A2), .Z (UNCONNECTED));
endmodule
❑ write_vlog_unconnected_port_style partial
module test1(A1, A2, Y1, Y2);
input A1, A2;
output Y1, Y2;
wire A1, A2;
wire Y1, Y2;
DELAY1 DL(.A (A2), .Z ());
endmodule
❑ write_vlog_unconnected_port_style none
module test1(A1, A2, Y1, Y2);
input A1, A2;
output Y1, Y2;
wire A1, A2;
wire Y1, Y2;
DELAY1 DL(.A (A2));
endmodule
```

```
Input and Output—root Attributes
```
September 2017 495 Product Version 17.1

■ Consider the following basic gate:

```
module test(in1,ou1);
input in1;
output out1;
not n1(w,in1);
endmodule
Genus generates the following Verilog netlist, independent of the setting of the attribute:
module test(in1,ou1);
input in1;
output out1;
not n1(w,in1);
endmodule
```
**Related Information**

Affects these commands: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_wor_wand on page 496
```

```
Input and Output—root Attributes
```
September 2017 496 Product Version 17.1

**write_vlog_wor_wand**

write_vlog_wor_wand {true | false}

_Default_ : true

**Read-write** root attribute. When set to false, a wor (wand) wire is declared as a wire
rather than a wor (wand).

**Examples**

By default, Genus does not synthesize wor/wand logic, even if it is present in the HDL read
into Genus. However, if a signal is originally declared as a wor signal, then the write_hdl
command writes it out in the synthesized netlist.

■ The following command prevents signals from being declared as wor/wand in the Genus
generated netlist:
genus@root:> set_db write_vlog_wor_wand false
For example, for the following RTL:
module leaf (y, a, b);
parameter w = 4;
input [w-1:0] a, b;
output [w-1:0] y;
assign y = a & b;
endmodule
module top (y, data_0, data_1, sel_0, sel_1);
parameter w = 4;
input [w-1:0] data_0, data_1, sel_0, sel_1;
output [w-1:0] y;
wor [w-1:0] y;
leaf #(w) u0 (y, data_0, sel_0);
leaf #(w) u1 (y, data_1, sel_1);
endmodule
Genus generates the following Verilog netlists depending upon the value of the
write_vlog_wor_wand attribute:

```
❑ write_vlog_wor_wand true (default)
module leaf_w4(y, a, b);
....
endmodule
module top(y, data_0, data_1, sel_0, sel_1);
input [3:0] data_0, data_1, sel_0, sel_1;
output [3:0] y;
wire [3:0] data_0, data_1, sel_0, sel_1, y;
wor n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8; // <== wor
leaf_w4 u0({n_7, n_5, n_3, n_1}, data_0, sel_0);
leaf_w4 u1({n_8, n_6, n_4, n_2}, data_1, sel_1);
or g1 (y[0], n_1, n_2);
or g2 (y[1], n_3, n_4);
or g3 (y[2], n_5, n_6);
```

```
Input and Output—root Attributes
```
September 2017 497 Product Version 17.1

```
or g4 (y[3], n_7, n_8);
endmodule
❑ write_vlog_wor_wand false
module leaf_w4(y, a, b);
....
endmodule
module top(y, data_0, data_1, sel_0, sel_1);
input [3:0] data_0, data_1, sel_0, sel_1;
output [3:0] y;
wire [3:0] data_0, data_1, sel_0, sel_1, y;
wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8; // <== wire
leaf_w4 u0({n_7, n_5, n_3, n_1}, data_0, sel_0);
leaf_w4 u1({n_8, n_6, n_4, n_2}, data_1, sel_1);
or g1 (y[0], n_1, n_2);
or g2 (y[1], n_3, n_4);
or g3 (y[2], n_5, n_6);
or g4 (y[3], n_7, n_8);
endmodule
```
**Related Information**

Affects these commands: write_hdl

Related Attributes: write_vlog_bit_blast_bus_connections on page 480

```
write_vlog_bit_blast_constants on page 481
write_vlog_bit_blast_mapped_ports on page 481
write_vlog_bit_blast_tech_cell on page 482
write_vlog_convert_onebit_vector_to_scalar on page 483
write_vlog_declare_wires on page 484
write_vlog_empty_module_for_black_box on page 485
write_vlog_empty_module_for_logic_abstract on page 486
write_vlog_generic_gate_define on page 488
write_vlog_line_wrap_limit on page 489
write_vlog_no_negative_index on page 490
write_vlog_port_association_style on page 422
write_vlog_preserve_net_name on page 491
write_vlog_top_module_first on page 492
write_vlog_unconnected_port_style on page 494
```

```
Input and Output—root Attributes
```
September 2017 498 Product Version 17.1


September 2017 499 Product Version 17.1

# 8

## Physical

**List**
**_blockage Attributes_**

■ component on page 518

■ density on page 518

■ design on page 518

■ has_fills on page 518

■ has_slots on page 519

■ is_exceptpgnet on page 519

■ is_exclude_flops on page 519

■ is_partial on page 520

■ is_pushdown on page 520

■ is_soft on page 520

■ layer on page 520

■ location_x on page 521

■ location_y on page 521

■ mask on page 521

■ max_layer on page 522

■ min_layer on page 522

■ polygons on page 522

■ rects on page 523

■ spacing on page 523

■ type on page 523


```
Physical–List
```
September 2017 500 Product Version 17.1

■ user_created on page 524

■ user_name on page 524

■ visible on page 524

■ width on page 524

**_bump Attributes_**

■ base_cell on page 526

■ bbox on page 526

■ center on page 526

■ def_name on page 526

■ location on page 526

■ location on page 526

■ model on page 527

■ net on page 527

■ orient on page 527

■ place_status on page 527

■ port on page 528

■ properties on page 528

■ urx on page 528

■ ury on page 528

■ weight on page 529

**_def_pin Attributes_**

■ direction on page 530

■ layers on page 530

■ location_x on page 531

■ location_y on page 531


```
Physical–List
```
September 2017 501 Product Version 17.1

■ net_expr on page 531

■ net_name on page 531

■ orientation on page 532

■ placement_status on page 532

■ polygons on page 532

■ ports on page 533

■ special on page 534

■ use on page 534

■ vias on page 534

■ visible on page 535

**_design Attributes_**

■ aspect_ratio on page 536

■ avoid_no_row_libcell on page 536

■ bbox on page 536

■ blockages on page 537

■ boundary on page 537

■ bumps on page 537

■ def_component_mask_shift on page 538

■ def_extension on page 538

■ def_file on page 538

■ def_history on page 538

■ def_pins on page 539

■ def_technology on page 539

■ def_version on page 539

■ die_area on page 539

■ fills on page 540


```
Physical–List
```
September 2017 502 Product Version 17.1

■ fplan_height on page 540

■ fplan_width on page 540

■ groups on page 541

■ invs_mmode_default_analysis_view on page 541

■ invs_mmode_default_constraint_mode on page 541

■ invs_mmode_default_delay_corner on page 541

■ invs_mmode_default_library_set on page 541

■ invs_mmode_default_rc_corner on page 542

■ invs_mmode_default_sdc on page 542

■ num_phys_insts on page 542

■ obstruction_routing_layer on page 542

■ pcells on page 543

■ phys_binary_mux_opt on page 543

■ phys_ignore_nets on page 544

■ phys_ignore_special_nets on page 544

■ phys_insts on page 544

■ pnets on page 544

■ preroute_as_obstruction on page 545

■ regions on page 545

■ route_rules on page 545

■ route_types on page 545

■ rows on page 546

■ sdp_files on page 546

■ sdp_groups on page 546

■ sdp_type on page 546

■ slots on page 547

■ specialnets on page 547


```
Physical–List
```
September 2017 503 Product Version 17.1

■ styles on page 547

■ track_count on page 547

■ utilization on page 547

■ utilization_threshold on page 548

**_fill Attributes_**

■ layer on page 549

■ mask on page 549

■ opc on page 549

■ polygons on page 550

■ rects on page 550

■ via on page 550

■ via_mask on page 551

■ via_opc on page 551

■ via_points on page 551

**_gcell Attributes_**

■ horizontal_remaining on page 552

■ instance_count on page 552

■ instances on page 552

■ pin_count on page 553

■ pin_density on page 553

■ pins on page 553

■ rect on page 553

■ utilization on page 554

■ vertical_remaining on page 554


```
Physical–List
```
September 2017 504 Product Version 17.1

**_group Attributes_**

■ def_name on page 555

■ members on page 555

■ properties on page 555

■ region on page 556

■ user_created on page 556

**_hinst Attributes_**

■ bbox on page 557

■ cx on page 557

■ cy on page 557

■ hard_region on page 558

■ height on page 558

■ highlighted on page 558

■ llx on page 559

■ lly on page 559

■ location on page 559

■ location_x on page 559

■ location_y on page 560

■ place_status on page 560

■ skip_in_write_def on page 561

■ urx on page 561

■ ury on page 562

■ width on page 562

**_hpin Attributes_**

■ location on page 563


```
Physical–List
```
September 2017 505 Product Version 17.1

■ location_x on page 563

■ location_y on page 563

■ place_status on page 564

**_inst Attributes_**

■ bbox on page 565

■ group on page 565

■ hard_region on page 565

■ height on page 566

■ highlighted on page 566

■ llx on page 566

■ lly on page 567

■ location on page 567

■ location_x on page 567

■ location_y on page 567

■ place_status on page 568

■ skip_in_write_def on page 568

■ urx on page 569

■ ury on page 569

■ width on page 569

**_layer Attributes_**

■ area on page 570

■ cap_multiplier on page 570

■ cap_table_name on page 570

■ capacitance on page 570

■ color on page 571


```
Physical–List
```
September 2017 506 Product Version 17.1

■ direction on page 571

■ layer_index on page 571

■ mask on page 571

■ min_spacing on page 572

■ offset on page 572

■ offset_x on page 572

■ offset_y on page 572

■ pitch on page 572

■ pitch_x on page 573

■ pitch_y on page 573

■ resistance on page 573

■ type on page 573

■ used on page 574

■ utilization on page 574

■ visible on page 574

■ width on page 574

**_module Attributes_**

■ fplan_height on page 575

■ fplan_width on page 575

■ hard_region on page 575

**_net Attributes_**

■ bbox on page 576

■ physical_cap on page 576

**_pcell Attributes_**

■ def_name on page 577


```
Physical–List
```
September 2017 507 Product Version 17.1

■ height on page 577

■ location_x on page 577

■ location_y on page 577

■ model on page 578

■ orientation on page 578

■ placement_status on page 578

■ properties on page 579

■ urx on page 579

■ ury on page 579

■ weight on page 580

■ width on page 580

**_pdomain Attributes_**

■ boundary on page 581

■ cutouts on page 581

■ mingap on page 581

■ rects on page 582

■ rsext on page 582

**_pg_pin Attributes_**

■ location on page 583

■ location_x on page 583

■ location_y on page 583

■ place_status on page 584

**_pin Attributes_**

■ location on page 585

■ location_x on page 585


```
Physical–List
```
September 2017 508 Product Version 17.1

■ location_y on page 585

■ place_status on page 586

**_pnet Attributes_**

■ capacitance on page 587

■ components on page 587

■ def_name on page 587

■ fixedbump on page 588

■ frequency on page 588

■ original_name on page 588

■ path_count on page 588

■ path_index on page 589

■ path_value on page 589

■ pattern on page 589

■ properties on page 590

■ rc_name on page 590

■ route_rule on page 590

■ shieldnet on page 590

■ source on page 591

■ use on page 591

■ visible on page 592

■ weight on page 592

■ xtalk on page 592

**_port Attributes_**

■ location on page 593

■ location_x on page 593


```
Physical–List
```
September 2017 509 Product Version 17.1

■ location_y on page 593

■ place_status on page 594

**_power_domain Attributes_**

■ disjoint_hinst_box_list on page 595

■ ext_bottom on page 595

■ ext_edges on page 595

■ ext_left on page 596

■ ext_right on page 596

■ ext_top on page 596

■ gap_bottom on page 596

■ gap_edges on page 597

■ gap_left on page 597

■ gap_right on page 597

■ gap_top on page 598

■ group on page 598

■ min_gaps on page 598

■ rects on page 598

■ rs_exts on page 599

**_region Attributes_**

■ def_name on page 600

■ derived_from_power_domain on page 600

■ group on page 600

■ location_x on page 600

■ location_y on page 601

■ properties on page 601


```
Physical–List
```
September 2017 510 Product Version 17.1

■ rects on page 601

■ type on page 602

■ user_created on page 602

**_root Attributes_**

■ cap_table_file on page 603

■ congestion_effort on page 603

■ db_units on page 604

■ def_output_escape_multibit on page 604

■ def_output_version on page 604

■ design_process_node on page 605

■ force_via_resistance on page 605

■ highlighted on page 606

■ init_lef_files on page 606

■ init_lib_phys_consistency_checks on page 606

■ innovus_executable on page 606

■ interconnect_mode on page 607

■ invs_assign_buffer on page 607

■ invs_assign_removal on page 608

■ invs_clk_gate_recloning on page 608

■ invs_enable_useful_skew on page 608

■ invs_gzip_interface_files on page 609

■ invs_launch_servers on page 609

■ invs_leakage_to_dynamic_ratio on page 610

■ invs_opt_leakage on page 610

■ invs_opt_leakage_options on page 611

■ invs_place_opt_design on page 611


```
Physical–List
```
September 2017 511 Product Version 17.1

■ invs_postload_script on page 611

■ invs_power_library_flow on page 612

■ invs_pre_place_opt on page 612

■ invs_preexport_script on page 612

■ invs_preload_script on page 613

■ invs_save_db on page 613

■ invs_scan_def_file on page 613

■ invs_scanreorder_keepport on page 614

■ invs_set_lib_unit on page 614

■ invs_temp_dir on page 614

■ invs_to_genus_colorized_lef_path on page 616

■ invs_to_genus_colorized_lef_path on page 616

■ invs_user_constraint_file on page 616

■ invs_write_scandef_options on page 617

■ invs_write_path_groups on page 616

■ invs_write_scandef_options on page 617

■ lef_library on page 617

■ lef_manufacturing_grid on page 618

■ lef_stop_on_error on page 618

■ lef_units on page 619

■ number_of_routing_layers on page 619

■ phys_annotate_ndr_nets on page 619

■ phys_assume_met_fill on page 620

■ phys_checkout_innovus_license on page 621

■ phys_extra_vias_length_factor on page 621

■ phys_fix_multi_height_cells on page 621

■ phys_flow_effort on page 622


```
Physical–List
```
September 2017 512 Product Version 17.1

■ phys_legalization_enhancement on page 622

■ phys_legalize on page 623

■ phys_mp_constraints on page 623

■ phys_pre_place_iopt on page 624

■ phys_premorph_density on page 624

■ phys_scan_def_file on page 624

■ phys_update_preannotation_script on page 625

■ phys_use_read_script on page 625

■ physical_aware_multibit_mapping on page 625

■ pqos_ignore_msv on page 626

■ pqos_ignore_scan_chains on page 626

■ pqos_placement_effort on page 626

■ qos_report_power on page 627

■ qrc_tech_file on page 627

■ read_def_libcell_mismatch_error on page 627

■ read_qrc_tech_file_rc_corner on page 628

■ report_ndr_min_layer_count on page 628

■ route_rules on page 628

■ scale_of_cap_per_unit_length on page 629

■ scale_of_res_per_unit_length on page 629

■ selected on page 630

■ shrink_factor on page 630

■ use_area_from_lef on page 630

■ write_design_create_boundary_opto_file on page 631

**_route_rule Attributes_**

■ from_lef on page 632


```
Physical–List
```
September 2017 513 Product Version 17.1

■ hardspacing on page 632

■ layers on page 632

■ mincuts on page 633

■ properties on page 633

■ viarules on page 633

■ vias on page 634

**_row Attributes_**

■ height on page 635

■ is_horizontal on page 635

■ location_x on page 635

■ location_y on page 636

■ macro on page 636

■ orientation on page 636

■ user_created on page 637

■ visible on page 637

■ width on page 637

**_sdp_column Attributes_**

■ flip on page 638

■ index on page 638

■ justify_by on page 638

■ orient on page 639

■ sdp_group on page 639

■ sdp_instances on page 639

■ sdp_row on page 639

■ sdp_rows on page 639


```
Physical–List
```
September 2017 514 Product Version 17.1

■ size_same on page 640

■ skip_value on page 640

**_sdp_group Attributes_**

■ design on page 641

■ hier_path on page 641

■ orient on page 641

■ origin on page 641

■ sdp_columns on page 642

■ sdp_rows on page 642

**_sdp_instance Attributes_**

■ flip on page 643

■ index on page 643

■ instance on page 643

■ justify_by on page 644

■ orient on page 644

■ sdp_column on page 644

■ sdp_row on page 644

■ size_fixed on page 645

■ skip_value on page 645

**_sdp_row Attributes_**

■ flip on page 646

■ index on page 646

■ justify_by on page 646

■ orient on page 647

■ sdp_column on page 647


```
Physical–List
```
September 2017 515 Product Version 17.1

■ sdp_columns on page 647

■ sdp_group on page 647

■ sdp_instances on page 647

■ size_same on page 648

■ skip_value on page 648

**_site Attributes_**

■ class on page 649

■ height on page 649

■ symmetry on page 649

■ width on page 649

**_slot Attributes_**

■ layer on page 651

■ polygons on page 651

■ rects on page 651

**_specialnet Attributes_**

■ components on page 653

■ def_name on page 653

■ fixedbump on page 653

■ original_name on page 654

■ path_count on page 654

■ path_index on page 654

■ path_value on page 655

■ pattern on page 655

■ polygons on page 655

■ properties on page 656


```
Physical–List
```
September 2017 516 Product Version 17.1

■ rc_name on page 656

■ rectangles on page 656

■ source on page 656

■ style on page 657

■ type on page 657

■ use on page 658

■ voltage on page 658

■ weight on page 658

**_style Attributes_**

■ index on page 659

■ polygon on page 659

**_track Attributes_**

■ count on page 660

■ is_horizontal on page 660

■ is_used on page 660

■ layer on page 660

■ layer_number on page 661

■ macro on page 661

■ start on page 662

■ step on page 662

**_via Attributes_**

■ bottom_layer on page 663

■ cut_cols on page 663

■ cut_layer on page 663

■ cut_pattern on page 664


```
Physical–List
```
September 2017 517 Product Version 17.1

■ cut_rows on page 664

■ height on page 664

■ lef_name on page 664

■ min_route_layer on page 665

■ polygons on page 665

■ rects on page 665

■ top_layer on page 665

■ viarule_name on page 666

■ width on page 666

■ xbottom_enclosure on page 666

■ xbottom_offset on page 667

■ xcut_size on page 667

■ xcut_spacing on page 667

■ xorigin_offset on page 668

■ xtop_enclosure on page 668

■ xtop_offset on page 668

■ ybottom_enclosure on page 669

■ ybottom_offset on page 669

■ ycut_size on page 669

■ ycut_spacing on page 670

■ yorigin_offset on page 670

■ ytop_enclosure on page 670

■ ytop_offset on page 671


```
Physical–blockage Attributes
```
September 2017 518 Product Version 17.1

**blockage Attributes**

**component**

component _string_

**Read-only** blockage attribute. Returns a component name if the blockage is associated
with a component.

**Related Information**

**density**

density _float_

**Read-only** blockage attribute. Returns the percentage of the blockage area that can be
used for standard cells during initial placement if the blockage was marked partial.

**Related Information**

**design**

design _design_

**Read-only** blockage attribute. Returns the design to which the blockage belongs.

**has_fills**

has_fills {false |true}

_Default:_ false

**Read-write** blockage attribute. Specifies whether the blockage has metal fills.

Set by this command: read_def

Set by this command: read_def

Related attribute: is_partial on page 520


```
Physical–blockage Attributes
```
September 2017 519 Product Version 17.1

**Related Information**

**has_slots**

has_slots {false |true}

**Read-write** blockage attribute. Specifies whether the blockage has slots.

**Related Information**

**is_exceptpgnet**

is_exceptpgnet {false |true}

**Read-only** blockage attribute. Indicates whether the blockage only blocks signal net
routing, and does not block power or ground net routing.

**Related Information**

**is_exclude_flops**

is_exclude_flops {false |true}

_Default:_ false

**Read-only** blockage attribute. Indicates whether the blockage excludes flip-flops.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–blockage Attributes
```
September 2017 520 Product Version 17.1

**is_partial**

is_partial {false |true}

**Read-only** blockage attribute. Indicates whether the blockage can be partially used for
initial placement.

**Related Information**

**is_pushdown**

is_pushdown {false |true}

**Read-write** blockage attribute. Specifies whether the blockage was pushed down into the
block from the top level of the design.

**Related Information**

**is_soft**

is_soft {false |true}

**Read-only** blockage attribute. Indicates whether the blockage area can be used in phases
of the design after initial placement.

**Related Information**

**layer**

layer _string_

**Read-only** blockage attribute. Returns the name of the layer for which the blockage is
defined.

Set by this command: read_def

Related attribute: density on page 518

Set by this command: read_def

Set by this command: read_def


```
Physical–blockage Attributes
```
September 2017 521 Product Version 17.1

**Note:** This attribute applies only to routing blockages.

**Related Information**

**location_x**

location_x _float_

**Read-only** blockage attribute. Returns the physical X-coordinate of the lower left hand
corner of the blockage in microns. The location_x value is derived from the DEF.

**Related Information**

**location_y**

location_y _float_

**Read-only** blockage attribute. Returns the physical Y-coordinate of the lower left hand
corner of the blockage in microns. The location_x value is derived from the DEF.

**Related Information**

**mask**

mask _integer_

**Read-only** blockage attribute. Returns the mask number used for double- or
triple-patterning lithography.

**Related Information**

Set by this command: read_def

Related attribute: location_y on page 521

Related attribute: location_x on page 521

Set by this command: read_def


```
Physical–blockage Attributes
```
September 2017 522 Product Version 17.1

**max_layer**

max_layer _string_

**Read-only** blockage attribute. Defines the top layer of a range of metal layers to which this
blockage applies

**Note:** This attribute applies only to routing halo blockages.

**Related Information**

**min_layer**

min_layer _string_

**Read-only** blockage attribute. Defines the bottom layer of a range of metal layers to which
this blockage applies.

**Note:** This attribute applies only to routing halo blockages.

**Related Information**

**polygons**

polygons _string_

**Read-only** blockage attribute. Returns a Tcl list of coordinates of at least three points if the
blockage has a polygon geometry.

**Example**

genus:/designs/DTMF_CHIP> get_att polygons [find / -blockage 5_routing_Metal6]
{{555.945 290.93} {555.945 323.32} {616.1 323.32}} {{616.1 323.32} {616.1 290.93}
{555.945 290.93}}

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–blockage Attributes
```
September 2017 523 Product Version 17.1

**rects**

rects **{{** _llx lly urx ury_ **}** ... **}**

**Read-only** blockage attribute. Returns a Tcl list with the lower left and upper right
coordinates of each rectangular-shaped box that is part of this blockage.

**Related Information**

**spacing**

spacing _float_

**Read-only** blockage attribute. Returns the minimum spacing allowed between the
blockage and any other routing shape. For a routing blockage either the spacing or the width
is specified.

**Related Information**

**type**

type _string_

**Read-only** blockage attribute. Returns the blockage type. This attribute can have any of
the following values: placement_soft, placement_halo, placement,
placement_halo_soft, placement_partial, routing, routing_halo.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Related attribute: (blockage) width on page 524

Set by this command: read_def


```
Physical–blockage Attributes
```
September 2017 524 Product Version 17.1

**user_created**

user_created {false | true}

**Read-only** blockage attribute. Indicates whether the blockage was created by the user in
Genus. The attribute returns false if the blockage was defined in the DEF file.

**Related Information**

**user_name**

user_name _string_

**Read-only** blockage attribute. Returns the blockage name assigned by the user.

**visible**

visible {false | true}

_Default_ : false

**Read-write** blockage attribute. Indicates whether this blockage is visible in the GUI.

**width**

width _float_

**Read-only** blockage attribute. Returns the effective width that must be used for the
purposes of spacing calculations. For a routing blockage either the spacing or the width is
specified.

**Related Information**

Set by these commands: create_place_blockage

```
create_place_halo
create_route_blockage
create_route_halo
read_def
```
Affected by this command: read_def


```
Physical–blockage Attributes
```
September 2017 525 Product Version 17.1

Related attribute: spacing on page 523


```
Physical–bump Attributes
```
September 2017 526 Product Version 17.1

**bump Attributes**

**base_cell**

base_cell _base_cell_

**Read-only** bump attribute. Returns the base_cell name of the bump.

**bbox**

bbox _rect_

**Read-only** bump attribute. Returns the coordinates of the physical boundary of the bump.

**center**

center _point_

**Read-only** bump attribute. Returns the coordinates of the center of the bump in microns.

**def_name**

def_name _string_

**Read-only** bump attribute. Returns the DEF name of the bump.

**Related Information**

**location**

location _float_

**Read-only** bump attribute. Returns the x and y coordinates of the lower left corner of the
bump.

**Related Information**

Set by this command: read_def

Set by this command: read_def


```
Physical–bump Attributes
```
September 2017 527 Product Version 17.1

**model**

model _string_

**Read-only** bump attribute. Returns the model of which this bump is an instance. The model
refers to a MACRO defined in the LEF library.

**Related Information**

**net**

net _net_name_

**Read-only** bump attribute. Returns the net associated with the bump.

**orient**

orient _string_

**Read-only** bump attribute. Returns the orientation of the bump. Following are the possible
orientations: N, S, E, W, FN, FS, FE, or FW.

**Related Information**

**place_status**

place_status _string_

**Read-only** bump attribute. Returns the placement status of the bump. Posiible values are:

■ cover—bump has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—bump has a location and cannot be moved by automatic tools

■ placed—bump has a location and can be moved by automatic tools

Set by this command: read_def

Set by this command: read_def

Related attribute: (row) orientation on page 636


```
Physical–bump Attributes
```
September 2017 528 Product Version 17.1

■ soft_fixed—bump has a location and cannot be moved during global placement, but can
be moved for legalization.

■ unplaced—bump has no location

**Note:** Bump cells are usually placed with + COVER placement status.

**Related Information**

**port**

port _port_

**Read-only** bump attribute. Returns the port associated with the bum.

**properties**

properties _string_

**Read-only** bump attribute. Returns the properties associated with the bump.

**Related Information**

**urx**

urx _float_

**Read-only** bump attribute. Returns the x-coordinate of the upper right corner of the bump.

**Related Information**

**ury**

ury _float_

**Read-only** bump attribute. Returns the y-coordinate of the upper right corner of the bump.

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–bump Attributes
```
September 2017 529 Product Version 17.1

**Related Information**

**weight**

weight _integer_

**Read-only** bump attribute. Returns the weight assigned to the bump, which determines
whether or not automatic placement attempts to keep the bump near the location specified in
the DEF file. The weight is only meaningful when the bump is placed.

**Related Information**

Set by this command: read_def

Set by this command: read_def


```
Physical–def_pin Attributes
```
September 2017 530 Product Version 17.1

**def_pin Attributes**

**direction**

direction _string_

**Read-only** def_pin attribute. Returns the direction of the physical pin. Following are the
possible values:

■ INPUT—Pin that accepts signals coming into the cell.

■ OUTPUT—Pin that drives signals out of the cell.

■ INOUT—Pin that can accept signals going either in or out of the cell.

■ FEEDTHRU—Pin that goes completely across the cell.

**Related Information**

**layers**

layers **{** _layer minspacing designrulewidth_ **{** _llx lly urx ury_ **}}** ...

**Read-only** def_pin attribute. Returns one or more lists with the layer information of the
physical pin if the pin was placed. Each list contains the layer name, the minimum spacing
allowed between this pin and any other routing shape, the effective layer width, and the lower
left and upper right coordinates for each pin location.

**Note:** In the DEF file, you can only specify the minimum spacing or the effective width. The
attribute, however, lists two numbers after the layer name, one of which will be 0. The
non-zero value corresponds to the information that was specified in the DEF file.

**Note:** This attribute will be empty is the pin has no PORT statements **and** no LAYER statements.

**Related Information**

Set by this command: read_def

Set by this command: read_def


```
Physical–def_pin Attributes
```
September 2017 531 Product Version 17.1

**location_x**

location_x _float_

**Read-only** def_pin attribute. Returns the x-coordinate of the physical pin if the pin was
placed.

**Related Information**

**location_y**

location_y _float_

**Read-only** def_pin attribute. Returns the y-coordinate of the physical pin if the pin was
placed.

**Related Information**

**net_expr**

net_expr " _netExprPropName defaultNetName_ "

**Read-only** def_pin attribute. Returns the net expression associated with the physical pin.

**Related Information**

**net_name**

net_name _string_

**Read-only** def_pin attribute. Returns the internal net name associated with the physical
pin. This net name is defined in the NETS or SPECIALNETS statement.

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–def_pin Attributes
```
September 2017 532 Product Version 17.1

**Related Information**

**orientation**

orientation _string_

**Read-only** def_pin attribute. Returns the orientation of the physical pin if the pin was
placed.

**Related Information**

**placement_status**

placement_status _string_

**Read-only** def_pin attribute. Returns the placement status of physical pin. Possible values
are:

■ COVER—Pin is part of the cover macro and cannot be moved

■ FIXED—Pin cannot be moved by automatic tools, but can be moved by interactive
commands.

■ PLACED—Pin can be moved by automatic tools.

■ UNPLACED—Pin has not been placed.

**Related Information**

**polygons**

polygons **{** _layer minspacing designrulewidth_ **{** _pt pt pt_ **[** _pt_ **] }} ...**

**Read-only** def_pin attribute. Returns one or more lists with polygon information of the
physical pin if the pin was placed. Each list contains the layer name, the minimum spacing
allowed between this pin and any other routing shape, the effective layer width, and a list of

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–def_pin Attributes
```
September 2017 533 Product Version 17.1

coordinates of at least 3 points. A polygon is generated by connecting each successive point,
and then the first and last points.

**Note:** In the DEF file, you can only specify the minimum spacing or the effective width. The
attribute, however, lists two numbers after the layer name, one of which will be 0. The
non-zero value corresponds to the information that was specified in the DEF file.

**Note:** This attribute will be empty is the pin has no PORT statements **and** no POLYGON
statements.

**Related Information**

**ports**

ports **{** _placementStatus location_x location_y orientation_
**{{** _layer minspacing designrulewidth_ **{** _llx lly urx ury_ **}}** ... **}
{{** _layer minspacing designrulewidth_ **{** _pt pt pt_ **[** _pt_ **]}} ...}
{{** _vianame location_x location_y_ **}...} }...**

**Read-only** def_pin attribute. Returns one or more lists if the DEF file contains PORT
statement(s) for the physical pin. Each list contains

■ placement status

■ location of the physical pin

■ orientation

■ a list with layer information (corresponding to the LAYER statements for the PORT)

■ a list with polygon information (corresponding to the POLYGON statements for the
PORT)

■ a list with via information (corresponding to the VIA statements for the PORT)

If the DEF did not contain a LAYER, POLYGON or VIA statement for the PORT, the
corresponding list will be empty.

**Related Information**

Set by this command: read_def

Set by this command: read_def


```
Physical–def_pin Attributes
```
September 2017 534 Product Version 17.1

**special**

special {false | true}

**Read-only** def_pin attribute. Indicates whether the pin is a special pin. In the place and
route tool, a special router routes special wiring to special pins.

**Related Information**

**use**

use _string_

**Read-only** def_pin attribute. Returns the use of the pin. Following are the possible values:

■ ANALOG—Used for analog connectivity

■ CLOCK—Used for clock net connectivity

■ GROUND—Used for connectivity to the chip-level ground distribution network

■ POWER—Used for connectivity to the chip-level power distribution network

■ RESET—Used as a reset pin

■ SCAN—Used as a scan pin

■ SIGNAL—Used for regular net connectivity

■ TIEOFF—Used as a tie-high or tie-low pin

**Related Information**

**vias**

vias **{** _vianame location_x location_y_ **}** ...

**Read-only** def_pin attribute. Returns one or more lists with via information of the physical
pin if the pin was placed. Each list contains the name of a previously defined via (in the DEF
or LEF) and the location of the via.

**Note:** This attribute will be empty is the pin has no PORT statements **and** no VIA statements.

Set by this command: read_def

Set by this command: read_def


```
Physical–def_pin Attributes
```
September 2017 535 Product Version 17.1

**Related Information**

**visible**

visible {true | false}

_Default:_ true

**Read-write** def_pin attribute. Specifies whether this physical pin is visible in the GUI.

Set by this command: read_def

```
(route_rule) vias on page 634
```

```
Physical–design Attributes
```
September 2017 536 Product Version 17.1

**design Attributes**

**aspect_ratio**

aspect_ratio _float_

_Default:_ 1.0

**Read-write** design attribute. Specifies the aspect ratio for the physical layout estimator
(PLE). The ratio is specified as height divided by width.

**avoid_no_row_libcell**

avoid_no_row_libcell {false| true}

_Default:_ false

**Read-write** design attribute. Prevents the use of lib_cells for which no rows have been
defined in the DEF file.

A lib_cell site must match that of a defined row, otherwise the cell is unplaceable.

**Related Information**

**bbox**

bbox _rect_

**Read-only** design attribute. Returns the coordinates of the physical boundary of the
design.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related command: read_def


```
Physical–design Attributes
```
September 2017 537 Product Version 17.1

**Related Information**

**blockages**

blockages _string_

**Read-only** design attribute. Returns information about all blockages specified for the
design in the DEF file. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

**boundary**

boundary _polygon_

**Read-only** design attribute. Returns the coordinates of the physical boundary of the
design.

**Related Information**

**bumps**

bumps _string_

**Read-only** design attribute. Returns information about all bump cells specified for the
design in the DEF file.

Related attributes: (hinst) bbox on page 557'

```
(inst) bbox on page 565
(net) bbox on page 576
```
Set by this command: read_def

Related attributes: blockage Attributes on page 518

Set by this command: read_def


```
Physical–design Attributes
```
September 2017 538 Product Version 17.1

**def_component_mask_shift**

def_component_mask_shift _string_

**Read-only** design attribute. Returns the imported DEF component mask shift
information.The COMPONENTMASKSHIFT statement in the DEF file defines which layers of
a component are allowed to be shifted from the original mask colors in the LEF. This can be
useful to shift all the layers of a specific component in order to align the masks with other
component or router mask settings to increase routing density. This definition allows a
specific component to compactly describe the mask shifting for that component.

**Related Information**

**def_extension**

def_extension _string..._

**Read-only** design attribute. Returns one or more strings each containing the tag and the
extension specified between the BEGINEXT and ENDEXT statements in the imported DEF file.

**Related Information**

**def_file**

def_file _def_filename_

**Read-only** design attribute. Returns the name of the loaded DEF file.

**Related Information**

**def_history**

def_history _string_

**Read-only** design attribute. Returns one or more strings each containing a historical record
(content of a HISTORY statement) specified in the imported DEF file.

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–design Attributes
```
September 2017 539 Product Version 17.1

**Related Information**

**def_pins**

def_pins _list_of_def_pins_

**Read-only** design attribute. Returns a list of the def_pin objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**def_technology**

def_technology _string_

**Read-only** design attribute. Returns the technology name specified in the TECHNOLOGY
statement of the imported DEF file.

**Related Information**

**def_version**

def_version _string_

**Read-only** design attribute. Returns the version of the loaded DEF file.

**Related Information**

**die_area**

die_area _float_

**Read-only** design attribute. Returns the die area, in square microns.

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–design Attributes
```
September 2017 540 Product Version 17.1

**Related Information**

**fills**

fills _list_of_fills_

**Read-only** design attribute. Returns a list of fill objects in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**fplan_height**

fplan_height _float_

**Read-only** design attribute. Returns the height, in microns, of the physical block for a
design.

**Related Information**

**fplan_width**

fplan_width _float_

**Read-only** design attribute. Returns the width, in microns, of the physical block for a
design.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Related attributes: fill Attributes on page 549

Related attributes: fplan_width on page 540

Related attribute: fplan_height on page 540


```
Physical–design Attributes
```
September 2017 541 Product Version 17.1

**groups**

groups _string_

**Read-only** design attribute. Returns information such as the members, the region, and
properties for all groups defined for the design in the DEF file.

**Related Information**

**invs_mmode_default_analysis_view**

invs_mmode_default_analysis_view _string_

**Read-write** design attribute. Specifies the default analysis view to be used in the
multi-mode file passed to Innovus.

**invs_mmode_default_constraint_mode**

invs_mmode_default_constraint_mode _string_

**Read-write** design attribute. Specifies the default constraint mode to be used in the
multi-mode file passed to Innovus.

**invs_mmode_default_delay_corner**

invs_mmode_default_delay_corner _string_

**Read-write** design attribute. Specifies the default delay cornerto be used in the multi-mode
file passed to Innovus.

**invs_mmode_default_library_set**

invs_mmode_default_library_set _string_

**Read-write** design attribute. Specifies the default library set to be used in the multi-mode
file passed to Innovus.

Set by this command: read_def

Related attributes: group Attributes on page 555


```
Physical–design Attributes
```
September 2017 542 Product Version 17.1

**invs_mmode_default_rc_corner**

invs_mmode_default_rc_corner _string_

**Read-write** design attribute. Specifies the default rc corner to be used in the multi-mode
file passed to Innovus.

**invs_mmode_default_sdc**

invs_mmode_default_sdc _string_

**Read-write** design attribute. Specifies the default SDC file to be used in the multi-mode file
passed to Innovus.

**num_phys_insts**

num_phys_insts _integer_

**Read-only** design attribute. Returns the number of physical instance objects in the design.

**obstruction_routing_layer**

obstruction_routing_layer _integer_

_Default_ : 2

**Read-write** design attribute. Specifies the maximum (top) layer index that the tool should
look at to derive (create) placement blockages from existing routing blockages.

**Note:** The layers are defined in the LEF file in process order from bottom to top.

**Related Information**

Related attributes: cap_table_file on page 603

```
lef_library on page 617
```

```
Physical–design Attributes
```
September 2017 543 Product Version 17.1

**pcells**

pcells _string_

**Read-only** design attribute. Returns physical cell (pcell) information. A physical cell is a cell
that is instantiated in the DEF COMPONENTS section but is not instantiated in the netlist. These
cells have neither logical functions or timing arcs. This type of cell is often used to fill gaps in
a power grid. Examples include I/O pad corner cells, I/O power supply pads, filler cells, and
decoupling caps.

The pcell attribute returns the following physical cell data: The cell name (instance name),
macro name (library cell name), placement status (unplaced, placed and moveable or placed
and not movable), origin (placement location), orientation (how the cell is flipped and rotated),
halo, and properties. The halo specifies a placement blockage that is tied to the instance and
will therefore move with the instance. The halo is specified relative to the boundary of the cell
starting from left, bottom, right and top, in that order. The properties come from the DEF
mechanism to track user defined instance properties.

The output is of the form:

{cellname macroname placement_status {origin} orientation {halo} {properties}}

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**phys_binary_mux_opt**

phys_binary_mux_opt {false |true}

_Default_ : false

**Read-write** design attribute. Enables physical-aware structuring binary mux rebalance
optimization for the design.

Related command: read_def


```
Physical–design Attributes
```
September 2017 544 Product Version 17.1

**phys_ignore_nets**

phys_ignore_nets {false | true}

_Default_ : false

**Read-write** design attribute. Controls processing of the NETS section in the DEF file by the
read_def or write_def commands. By default, the NETS section is processed.

**Related Information**

**phys_ignore_special_nets**

phys_ignore_special_nets {false | true}

_Default_ : false

**Read-write** design attribute. Controls processing of the SPECIALNETS section in the DEF
file by the read_def or write_def commands.

**Related Information**

**phys_insts**

phys_insts _list_of_phys_instances_

**Read-only** design attribute. Returns the list of physical instance objects in the design.

**pnets**

pnets _list_of_pnets_

**Read-only** design attribute. Returns the list of pnets in the design.

Affects these commands: read_def

```
write_def
```
Affects these commands: read_def

```
write_def
```

```
Physical–design Attributes
```
September 2017 545 Product Version 17.1

**preroute_as_obstruction**

preroute_as_obstruction _string_

**Read-write** design attribute. Specifies to create placement blockages for the prerouted
nets on the layers identified by the specified layer indexes. You must list all layer indexes
individually, no ranges are allowed.

**Related Information**

**regions**

regions _string_

**Read-only** design attribute. Returns information for all regions defined for the design in the
DEF file. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

**route_rules**

route_rules _list_of_route_rules_

**Read-only** design attribute. Returns the list of all route_rule objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**route_types**

route_types _list_of_route_types_

**Read-only** design attribute. Returns the list of all route_type objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

Related command: read_def

Affects this command: read_def

Related attributes: region Attributes on page 600


```
Physical–design Attributes
```
September 2017 546 Product Version 17.1

**Related Information**

**rows**

rows _list_of_rows_

**Read-only** design attribute. Returns the list of rows in the design.

**Related Information**

**sdp_files**

sdp_files _sdp_files_

**Read-only** design attribute. Returns the SDP relative placement file that has been read in.

**Related Information**

**sdp_groups**

sdp_groups _list_of_sdp_groups_

**Read-only** design attribute. Returns the list of sdp_group objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**sdp_type**

sdp_type {no_value | datapath | ff_column | both }

_Default_ : no_value

**Read-write** design attribute. Specifies the type of the SDP relative placement file read in
for the design to create SDP constraints.

Related command: read_def

Related command: read_def

Set by this command: read_sdp_file


```
Physical–design Attributes
```
September 2017 547 Product Version 17.1

**Related Information**

**slots**

slots _list_of_slots_

**Read-only** design attribute. Returns the list of all slot objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**specialnets**

specialnets _list_of_specialnets_

**Read-only** design attribute. Returns the list of all specialnets in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**styles**

styles _list_of_styles_

**Read-only** design attribute. Returns the list of all style objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**track_count**

track_count string

**Read-only** design attribute. Returns the total track count per layer.

**utilization**

utilization _float_

**Read-only** design attribute. Returns the design utilization. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

Set by this command: read_sdp_file


```
Physical–design Attributes
```
September 2017 548 Product Version 17.1

**utilization_threshold**

utilization_threshold _float_

_Default_ : 0.95

**Read-write** design attribute. Specifies the maximum value that the design can reach for
utilization during synthesis.

The specified value must be in the range of [0.0, 1.0] where a value of 1.0 corresponds
to100% utilization for the design.

**Related Information**

Affects this command: syn_opt -physical


```
Physical–fill Attributes
```
September 2017 549 Product Version 17.1

**fill Attributes**

**layer**

layer _string_

**Read-only** fill attribute. Returns the layer associated with this fill.

**Related Information**

**mask**

mask _integer_

**Read-only** fill attribute. Returns the mask number used for the layer of this fill in case
double- or triple-patterning lithography is used.

**Related Information**

**opc**

opc {false | true}

**Read-only** fill attribute. Indicates whether the fill shape requires OPC correction during
mask generation.

**Related Information**

Set by this command: read_def

Related attributes: rects on page 550

```
polygons on page 550
```
Set by this command: read_def

Set by this command: read_def


```
Physical–fill Attributes
```
September 2017 550 Product Version 17.1

**polygons**

polygons **{{** _pt pt pt_ [ _pt_ ] **}** ... **}**

**Read-only** fill attribute. Returns one or more lists. Each list contains the coordinates of at
least 3 points of a polygon that is part of this fill. The polygon is generated by connecting each
successive point, and then the first and last points.

**Related Information**

**rects**

rects **{{** { _llx lly_ } { _urx ury_ **}** ... **}**

**Read-only** fill attribute. Returns one or more lists. Each list contains the lower left and
upper right coordinates of a rectangular-shaped box that is part of this fill.

**Related Information**

**via**

via _string_

**Read-only** fill attribute. Returns the name of the via associated with this fill.

**Related Information**

Set by this command: read_def

Related attributes: rects on page 550

```
layer on page 549
```
Set by this command: read_def

Related attributes: layer on page 549

```
polygons on page 550
```
Set by this command: read_def


```
Physical–fill Attributes
```
September 2017 551 Product Version 17.1

**via_mask**

via_mask _integer_

**Read-only** fill attribute. Returns the mask number associated with the fill via in case
double or triple patterning lithography is used.

**Related Information**

**via_opc**

via_opc {false | true}

**Read-only** fill attribute. Indicates whether the fill via requires OPC correction during mask
generation.

**Related Information**

**via_points**

via_points **{** _pt pt pt_ [ _pt_ ] **}**

**Read-only** fill attribute. Returns the polygon geometry for the fill via.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–gcell Attributes
```
September 2017 552 Product Version 17.1

**gcell Attributes**

**horizontal_remaining**

horizontal_remaining _integer_

**Read-only** gcell attribute. Returns the number of horizontal tracks that are not required for
horizontal routing.

**Related Information**

**instance_count**

instance_count _integer_

**Read-only** gcell attribute. Lists the number of instances that the gcell contains.

**Related Information**

**instances**

instances _string_

**Read-only** gcell attribute. Lists the names of the instances that the gcell contains.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–gcell Attributes
```
September 2017 553 Product Version 17.1

**pin_count**

pin_count _integer_

**Read-only** gcell attribute. Returns the number of instance pins that can be accessed
within the gcell. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**pin_density**

pin_density _float_

_D_ **Read-only** gcell attribute. Returns the number of pins in the gcell divided by the gcell
area. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**Related Information**

**pins**

pins _pin_list_

**Read-only** gcell attribute. Lists the names of the instance pins that can be accessed within
the gcell. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**rect**

rect **{{** _llx lly_ **} {** _urx ury_ **}}**

**Read-only** gcell attribute. Returns the lower left and upper right coordinates of the gcell.
The coordinates can be floating numbers.

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–gcell Attributes
```
September 2017 554 Product Version 17.1

**Related Information**

**utilization**

utilization _float_

**Read-only** gcell attribute. Returns the actual utilization of the gcell.

**Related Information**

**vertical_remaining**

vertical_remaining _integer_

**Read-only** gcell attribute. Returns the number of vertical tracks that are not required for
vertical routing.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–group Attributes
```
September 2017 555 Product Version 17.1

**group Attributes**

**def_name**

def_name _string_

**Read-only** group attribute. Retuns either the original DEF group name if the group was
defined in the DEF file, or the user-defined name in case the group was created in Genus.

**Related Information**

**members**

members _string_

**Read-only** group attribute. Lists the members associated with the group.

**Related Information**

**properties**

properties _string_

**Read-only** group attribute. Lists the properties (names and values) that are associated with
the group.

**Related Information**

Set by these commands: create_group

```
read_def
```
Set by these commands: create_group

```
read_def
```
Affected by this command: read_def


```
Physical–group Attributes
```
September 2017 556 Product Version 17.1

**region**

region _string_

**Read-write** group attribute. Specifies the name of the region that is associated with the
group.

**Note:** All instances assigned to this group must be placed within the specified region but
other instances not belonging to the group can also be placed within the region.

**Related Information**

**user_created**

user_created {false | true}

**Read-only** group attribute. Indicates whether the group was created by the user in Genus.
The attribute returns false if the group was defined in the DEF file.

**Related Information**

Set by these commands: create_group

```
read_def
```
Set by these commands: create_group

```
read_def
```

```
Physical–hinst Attributes
```
September 2017 557 Product Version 17.1

**hinst Attributes**

**bbox**

bbox _rect_

**Read-only** hinst attribute. Returns the coordinates of the physical boundary of the
hierarchical instance.

**Related Information**

**cx**

cx _float_

**Read-only** hinst attribute. Returns the X-coordinate of the center of the hierarchical
instance in microns.

**Related Information**

**cy**

cy _float_

**Read-only** inst attribute. Returns the Y-coordinate of the center of the hierarchical instance
in microns.

**Related Information**

Related attributes: (design) bbox on page 536

```
(inst) bbox on page 565
(net) bbox on page 576
```
Related attributes: (hinst) cy on page 557

Related attributes: (hinst) cx on page 557


```
Physical–hinst Attributes
```
September 2017 558 Product Version 17.1

**hard_region**

hard_region {false | true}

_Default_ : false

**Read-write** hinst attribute. Specifies hierarchical instances that are recognized as hard
regions in your floorplan during logic synthesis and preserves pins and subports.

**Note:** Some place and route tools operate better if your design has no buffers between
regions at the top level. To accommodate this, specify hard regions before mapping.

**Related Information**

**height**

height _float_

**Read-only** hinst attribute. Returns the height, in microns, of the object based on the
information from the physical library.

**Related Information**

**highlighted**

highlighted {false| true}

**Read-only** hinst attribute. Indicates whether the hierarchical instance has been highlighted
in the GUI.

**Related Information**

Related attributes: (inst) hard_region on page 565

```
(module) hard_region on page 575
```
Related attributes: (hinst) width on page 562

```
(lib_cell) height on page 296
(lib_cell) width on page 322
```
Related attributes: (inst) highlighted on page 566

```
(root ) highlighted on page 606
```

```
Physical–hinst Attributes
```
September 2017 559 Product Version 17.1

**llx**

llx _float_

**Read-only** hinst attribute. Returns the physical X-coordinate of the lower left hand corner
of the hierarchical instance in microns. The llx value is derived from the DEF.

**Related Information**

**lly**

lly _float_

**Read-only** hinst attribute. Returns the physical Y-coordinate of the lower left hand corner
of the hierarchical instance in microns. The lly value is derived from the DEF.

**Related Information**

**location**

location _point_

**Read-only** hinst attribute. Returns the physical coordinates of the lower left hand corner
of the hierarchical instance in microns.

**location_x**

location_x _float_

**Read-only** hinst attribute. Returns the physical X-coordinate of the lower left hand corner
of the hierarchical instance in microns. The location_x value is derived from the DEF.

Related attributes: (hinst) lly on page 559

```
(hinst) urx on page 561
(hinst) ury on page 562
```
Related attributes: (hinst) llx on page 559

```
(hinst) urx on page 561
(hinst) ury on page 562
```

```
Physical–hinst Attributes
```
September 2017 560 Product Version 17.1

**Related Information**

**location_y**

location_y _float_

**Read-only** hinst attribute. Returns the physical Y-coordinate of the lower left hand corner
of the hierarchical instance in microns. The location_y value is derived from the DEF.

**Related Information**

**place_status**

place_status _string_

**Read-only** hinst attribute. Returns the placement status of the hierarchcial instance.
Possible values are:

■ cover—instance has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—instance has a location and cannot be moved by automatic tools

■ placed—instance has a location and can be moved by automatic tools

■ soft_fixed—instance has a location and cannot be moved during global placement, but
can be moved for legalization.

■ unplaced—instance has no location

**Related Information**

Related attribute: (hinst) location_y on page 560

Related attribute: (hinst) location_x on page 559

Set by this command: read_def


```
Physical–hinst Attributes
```
September 2017 561 Product Version 17.1

**skip_in_write_def**

skip_in_write_def {false | true}

_Default:_ false

**Read-write** hinst attribute. Controls whether to skip the content of this instance when
writing out the DEF file.

**Note:** Applies only to hierarchical instances.

You can use this attribute in a hierarchical DEF flow to create a top-level DEF file that does
not contain the content of the hierarchical instances. Content of these hierarchical instances
can be added later.

**Related Information**

**urx**

urx _float_

**Read-only** hinst attribute. Returns the physical X-coordinate of the upper right hand corner
of the hierarchical instance in microns. The urx value is derived from the DEF.

**Related Information**

Affects this command: write_def

Related attributes: (hinst) llx on page 559

```
(hinst) lly on page 559
(hinst) ury on page 562
```

```
Physical–hinst Attributes
```
September 2017 562 Product Version 17.1

**ury**

ury _float_

**Read-only** hinst attribute. Returns the physical Y-coordinate of the upper right hand corner
of the hierarchical instance in microns. The ury value is derived from the DEF.

**Related Information**

**width**

width _float_

**Read-only** hinst attribute. Returns the width, in microns, of the object based on the
information from the physical library.

**Related Information**

Related attributes: (hinst) llx on page 559

```
(hinst) lly on page 559
(hinst) urx on page 561
```
Related attributes: (hinst) height on page 558

```
(lib_cell) height on page 296
(lib_cell) width on page 322
```

```
Physical–hpin Attributes
```
September 2017 563 Product Version 17.1

**hpin Attributes**

**location**

location _point_

**Read-only** hpin attribute. Returns the physical coordinates of the hierarchical pin in
microns.

**Related Information**

**location_x**

location_x _float_

**Read-only** hpin attribute. Returns the physical X-coordinate of the hierarchical pin in
microns. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

**location_y**

location_y _float_

**Read-only** hpin attribute. Returns the physical Y-coordinate of the hierarchical pin in
microns. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

Related attribute: (hpin) location_x on page 563

```
(hpin) location_y on page 563
```
Related attribute: (hpin) location_y on page 563

Related attribute: (hpin) location_x on page 563


```
Physical–hpin Attributes
```
September 2017 564 Product Version 17.1

**place_status**

place_status _string_

**Read-only** hpin attribute. Returns the placement status of the hpin. Possible values are:

■ cover—hpin has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—hpin has a location and cannot be moved by automatic tools

■ placed—hpin has a location and can be moved by automatic tools

■ soft_fixed—hpin has a location and cannot be moved during global placement, but can
be moved for legalization.

■ unplaced—hpin has no location

**Related Information**

Set by this command: read_def


```
Physical–inst Attributes
```
September 2017 565 Product Version 17.1

**inst Attributes**

**bbox**

bbox _rect_

**Read-only** inst attribute. Returns the coordinates of the physical boundary of the instance.

**Related Information**

**group**

group _group_name_

**Read-only** inst attribute. Returns the group that the instance belongs to.

**hard_region**

hard_region {false | true}

_Default_ : false

**Read-write** inst attribute. Specifies hierarchical instances that are recognized as hard
regions in your floorplan during logic synthesis and preserves pins and subports.

**Note:** Some place and route tools operate better if your design has no buffers between
regions at the top level. To accommodate this, specify hard regions before mapping.

**Related Information**

Related attributes: (design) bbox on page 536

```
(hinst) bbox on page 557'
(net) bbox on page 576
```
Related attributes: (hinst) hard_region on page 558

```
(module) hard_region on page 575
```

```
Physical–inst Attributes
```
September 2017 566 Product Version 17.1

**height**

height _float_

**Read-only** inst attribute. Returns the height, in microns, of the object based on the
information from the physical library.

**Related Information**

**highlighted**

highlighted {false| true}

**Read-only** inst attribute. Indicates whether the instance has been highlighted in the GUI.

**Related Information**

**llx**

llx _float_

**Read-only** inst attribute. Returns the physical X-coordinate of the lower left hand corner of
the instance in microns. The llx value is derived from the DEF.

**Related Information**

Related attributes: width on page 569

```
(lib_cell) height on page 296
(lib_cell) width on page 322
```
Related attributes: (hinst) highlighted on page 558

```
(root ) highlighted on page 606
```
Related attributes: lly on page 567

```
urx on page 569
ury on page 569
```

```
Physical–inst Attributes
```
September 2017 567 Product Version 17.1

**lly**

lly _float_

**Read-only** inst attribute. Returns the physical Y-coordinate of the lower left hand corner of
the instance in microns. The lly value is derived from the DEF.

**Related Information**

**location**

location _point_

**Read-only** inst attribute. Returns the physical coordinates of the lower left hand corner of
the hierarchical instance in microns.

**location_x**

location_x _float_

**Read-only** inst attribute. Returns the physical X-coordinate of the lower left hand corner of
the instance in microns. The location_x value is derived from the DEF.

**Related Information**

**location_y**

location_y _float_

**Read-only** inst attribute. Returns the physical Y-coordinate of the lower left hand corner of
the instance in microns. The location_y value is derived from the DEF.

**Related Information**

Related attributes: llx on page 566

```
urx on page 569
ury on page 569
```
Related attribute: location_y on page 567

Related attribute: location_x on page 567


```
Physical–inst Attributes
```
September 2017 568 Product Version 17.1

**place_status**

place_status _string_

**Read-only** inst attribute. Returns the placement status of the instance. Possible values
are:

■ cover—instance has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—instance has a location and cannot be moved by automatic tools

■ placed—instance has a location and can be moved by automatic tools

■ soft_fixed—instance has a location and cannot be moved during global placement, but
can be moved for legalization.

■ unplaced—instance has no location

**Related Information**

**skip_in_write_def**

skip_in_write_def {false | true}

_Default:_ false

**Read-write** inst attribute. Controls whether to skip the content of this instance when writing
out the DEF file.

**Note:** Applies only to hierarchical instances.

You can use this attribute in a hierarchical DEF flow to create a top-level DEF file that does
not contain the content of the hierarchical instances. Content of these hierarchical instances
can be added later.

**Related Information**

Set by this command: read_def

Affects this command: write_def


```
Physical–inst Attributes
```
September 2017 569 Product Version 17.1

**urx**

urx _float_

**Read-only** inst attribute. Returns the physical X-coordinate of the upper right hand corner
of the instance in microns. The urx value is derived from the DEF.

**Related Information**

**ury**

ury _float_

**Read-only** inst attribute. Returns the physical Y-coordinate of the upper right hand corner
of the instance in microns. The ury value is derived from the DEF.

**Related Information**

**width**

width _float_

**Read-only** inst attribute. Returns the width, in microns, of the object based on the
information from the physical library.

**Related Information**

Related attributes: llx on page 566

```
lly on page 567
ury on page 569
```
Related attributes: llx on page 566

```
lly on page 567
urx on page 569
```
Related attributes: height on page 566

```
(lib_cell) height on page 296
(lib_cell) width on page 322
```

```
Physical–layer Attributes
```
September 2017 570 Product Version 17.1

**layer Attributes**

**area**

area _float_

**Read-only** layer attribute. Returns the minimum required area for polygons on this metal
layer.

**cap_multiplier**

cap_multiplier _float_

**Read-only** layer attribute. Returns the multiplier for the interconnect capacitance that
accounts for increases in capacitance caused by nearby wires.

**Related Information**

**cap_table_name**

cap_table_name _string_

**Read-only** layer attribute. Returns the corresponding layer name in the capacitance table
file.

**Related Information**

**capacitance**

capacitance _float_

**Read-only** layer attribute. Returns the capacitance for each square unit, in picofarads per
square micron.

Set by this attribute: lef_library on page 617

Set by this attribute: cap_table_file on page 603


```
Physical–layer Attributes
```
September 2017 571 Product Version 17.1

**Related Information**

**color**

color _string_

**Read-write** layer attribute. Specifies the color of the layer in the GUI.

**direction**

direction {horizontal | vertical}

**Read-only** layer attribute. Returns the preferred routing direction for this layer.

**Note:** The tool ignores the diag45 and diag135 values

**Related Information**

**layer_index**

layer_index _integer_

**Read-only** layer attribute. Returns the index for this layer. The first routing layer in the
process has index 0.

**Note:** The layers are defined in the LEF file in process order from bottom to top.

**Related Information**

**mask**

mask _integer_

Set by this attribute: lef_library on page 617

Related attribute: (lib_pin) capacitance on page 326

Set by this attribute: lef_library on page 617

Set by this attribute: cap_table_file on page 603


```
Physical–layer Attributes
```
September 2017 572 Product Version 17.1

**Read-only** layer attribute. Returns the number ofmasks that will be used for double- or
triple-patterning for this layer.

**min_spacing**

min_spacing _float_

**Read-only** layer attribute. Returns the minimum spacing between tracks on the layer.

**offset**

offset _float_

**Read-only** layer attribute. Returns the offset from the design origin for the preferred
direction routing tracks of the layer.

**offset_x**

offset_x _float_

**Read-only** layer attribute. Returns the x offset from the design origin for the vertical routing
tracks of the layer.

**offset_y**

offset_y _float_

**Read-only** layer attribute. Returns the y offset from the design origin for the horizontal
routing tracks of the layer.

**pitch**

pitch _float_

**Read-only** layer attribute. Returns the required routing pitch (in microns) for the layer. The
pitch for a given routing layer specifies the distance between routing tracks in the preferred
direction for that layer.

**Related Information**

Set by this attribute: lef_library on page 617


```
Physical–layer Attributes
```
September 2017 573 Product Version 17.1

**pitch_x**

pitch_x _float_

**Read-only** layer attribute. Returns the required x routing pitch (in microns) for the layer.
The x pitch specifies the distance between the vertical routing tracks for that layer.

**Related Information**

**pitch_y**

pitch_y _float_

**Read-only** layer attribute. Returns the required y routing pitch (in microns) for the layer.
The y pitch specifies the distance between the horizonatl tracks for that layer.

**Related Information**

**resistance**

resistance _float_

**Read-only** layer attribute. Returns the resistance for a square of wire, in ohms per square.

**Related Information**

**type**

type {cut | implant | masterslice | overlap | routing}

**Read-only** layer attribute. Returns the type of the layer.

**Example**

genus:/designs/rct> get_db [get_db layers METAL2] .type
routing

Set by this attribute: lef_library on page 617

Set by this attribute: lef_library on page 617

Set by this attribute: lef_library on page 617


```
Physical–layer Attributes
```
September 2017 574 Product Version 17.1

**Related Information**

**used**

used {false | true}

**Read-only** layer attribute. Indicates whether this layer is used in PLE calculations.

**utilization**

utilization _float_

**Read-write** layer attribute. Specifies the layer utilization.

Each metal layer has a fixed number of tracks that can be used for routing. This attribute lets
you define the percentage of tracks that the router can use for this layer.

**Related Information**

**visible**

visible {false | true}

_Default_ : false

**Read-write** layer attribute. Indicates whether this layer is visible in the GUI.

**width**

width _float_

**Read-only** layer attribute. Returns the default routing width (in microns) to use for all
regular wiring on the layer.

**Related Information**

Set by this attribute: lef_library on page 617

Set by this attribute: lef_library on page 617

Set by this attribute: lef_library on page 617


```
Physical–module Attributes
```
September 2017 575 Product Version 17.1

**module Attributes**

**fplan_height**

fplan_height _float_

**Read-only** module attribute. Returns the height, in microns, of the physical block for a
module.

**Related Information**

**fplan_width**

fplan_width _float_

**Read-only** module attribute. Returns the width, in microns, of the physical block for a
module.

**Related Information**

**hard_region**

hard_region {false | true}

_Default_ : false

**Read-write** module attribute. Specifies that the module will be treated as a hard region in
the floorplan and preserves pins and subports.

**Note:** Some place and route tools operate better if your design has no buffers between
regions at the top level. To accommodate this, specify hard regions before mapping.

**Related Information**

Related attribute: fplan_width on page 575

Related attribute: fplan_height on page 575

Related attributes: (hinst) hard_region on page 558

```
(inst) hard_region on page 565
```

```
Physical–net Attributes
```
September 2017 576 Product Version 17.1

**net Attributes**

**bbox**

bbox _rect_

**Read-only** net attribute. Returns the boundary box of the net.

**Related Information**

**physical_cap**

physical_cap _float_

**Read-write** net attribute. Specifies the capacitance, in femtofarads, from the parasitic
annotation.

Related attributes: (design) bbox on page 536

```
(hinst) bbox on page 557'
(inst) bbox on page 565
```

```
Physical–pcell Attributes
```
September 2017 577 Product Version 17.1

**pcell Attributes**

**def_name**

def_name _string_

**Read-only** pcell attribute. Returns the DEF name of the pcell.

**Related Information**

**height**

height _float_

**Read-only** pcell attribute. Returns the height of the pcell.

**Related Information**

**location_x**

location_x _float_

**Read-only** pcell attribute. Returns the x-coordinate of the lower left corner of the pcell.

**Related Information**

**location_y**

location_y _float_

**Read-only** pcell attribute. Returns the y-coordinate of the lower left corner of the pcell.

Set by this command: read_def

Set by this command: read_def

Related attribute: (pcell) width on page 580

Set by this command: read_def

Related attribute (pcell) location_y on page 577


```
Physical–pcell Attributes
```
September 2017 578 Product Version 17.1

**Related Information**

**model**

model _string_

**Read-only** pcell attribute. Returns the model of which this pcell is an instance. The model
refers to a MACRO defined in the LEF library.

**Related Information**

**orientation**

orientation _string_

**Read-only** pcell attribute. Returns the orientation of the pcell. Following are the possible
orientations: N, S, E, W, FN, FS, FE, or FW.

**Related Information**

**placement_status**

placement_status _string_

**Read-only** pcell attribute. Returns the placement status of the pcell. Posiible values are:

■ cover—pcell has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—pcell has a location and cannot be moved by automatic tools

■ placed—pcell has a location and can be moved by automatic tools

■ unplaced—pcell has no location

Set by this command: read_def

Related attribute (pcell) location_x on page 577

Set by this command: read_def

Set by this command: read_def

Related attribute: (row) orientation on page 636


```
Physical–pcell Attributes
```
September 2017 579 Product Version 17.1

**Related Information**

**properties**

properties _string_

**Read-only** pcell attribute. Returns the properties associated with the pcell.

**Related Information**

**urx**

urx _float_

**Read-only** pcell attribute. Returns the x-coordinate of the upper right corner of the pcell.

**Related Information**

**ury**

ury _float_

**Example**

genus:/designs/rct/physical> get_att ury [find / -pcell *foo2]
28000.000

**Read-only** pcell attribute. Returns the y-coordinate of the upper right corner of the pcell.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–pcell Attributes
```
September 2017 580 Product Version 17.1

**weight**

weight _integer_

**Read-only** pcell attribute. Returns the weight assigned to the pcell, which determines
whether or not automatic placement attempts to keep the pcell near the location specified in
the DEF file. The weight is only meaningful when the pcell is placed.

**Related Information**

**width**

width _float_

**Read-only** pcell attribute. Returns the width of the pcell.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Related attribute: (pcell) height on page 577


```
Physical–pdomain Attributes
```
September 2017 581 Product Version 17.1

**pdomain Attributes**

**boundary**

boundary _string_

**Read-only** pdomain attribute. Returns the coordinates of the physical boundary of the
power domain.

**Related Information**

**cutouts**

cutouts _string_

**Read-only** pdomain attribute. Returns the list of power domain region cutouts. For example,
if a square region boundary is defined, you can remove a corner by specifying a cutout.

**Related Information**

**mingap**

mingap _string_

**Read-only** pdomain attribute. Returns the top, bottom, left, and right distance, in microns,
that must be reserved from the power domain boundary edges for power routing.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–pdomain Attributes
```
September 2017 582 Product Version 17.1

**rects**

rects **{{** { _llx lly urx ury_ **}** ... **}**

**Read-only** pdomain attribute. Returns a Tcl list of power domain region rectangles after
cutout processing.

**Related Information**

**rsext**

rsext _string_

**Read-only** pdomain attribute. Returns the top, bottom, left, and right boundary for legal
targets to be used by the power planning and routing commands, in conjunction with the
power domain boundary.

**Related Information**

Set by this command: read_def

Set by this command: read_def


```
Physical–pg_pin Attributes
```
September 2017 583 Product Version 17.1

**pg_pin Attributes**

**location**

location _point_

**Read-only** pg_pin attribute. Returns the physical coordinates of the lower left hand corner
of the pg_pin in microns.

**Related Information**

**location_x**

location_x _float_

**Read-only** pg_pin attribute. Returns the physical X coordinate of the pg_pin in microns.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**location_y**

location_y _float_

**Read-only** pg_pin attribute. Returns the physical Y coordinate of the pg_pin in microns.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

Related attributes (pg_pin) location_x on page 583

```
(pg_pin) location_y on page 583
```
Related attribute: location_y on page 583

Related attribute: location_x on page 583


```
Physical–pg_pin Attributes
```
September 2017 584 Product Version 17.1

**place_status**

place_status _string_

**Read-only** pg_pin attribute. Returns the placement status of the pg_pin. Possible values
are:

■ cover—pg_pin has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—pg_pin has a location and cannot be moved by automatic tools

■ placed—pg_pin has a location and can be moved by automatic tools

■ soft_fixed—pg_pin has a location and cannot be moved during global placement, but can
be moved for legalization.

■ unplaced—pg_pin has no location

**Related Information**

Set by this command: read_def


```
Physical–pin Attributes
```
September 2017 585 Product Version 17.1

**pin Attributes**

**location**

location _point_

**Read-only** pin attribute. Returns the physical coordinates of the lower left hand corner of
the pin in microns.

**Related Information**

**location_x**

location_x _float_

**Read-only** pin attribute. Returns the physical X coordinate of the pin in microns. The
location_x value is derived from the DEF. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the vls command
by default.

**Related Information**

**location_y**

location_y _float_

**Read-only** pin attribute. Returns the physical Y coordinate of the pin in microns. The
location_y value is derived from the DEF. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the vls command
by default.

**Related Information**

Related attributes: (pin) location_x on page 585

```
(pin) location_y on page 585
```
Related attribute: location_y on page 585

Related attribute: location_x on page 585


```
Physical–pin Attributes
```
September 2017 586 Product Version 17.1

**place_status**

place_status _string_

**Read-only** pin attribute. Returns the placement status of the pin. Possible values are:

■ cover—pin has a location, is part of the cover macro and cannot be moved by automatic
tools

■ fixed—pin has a location and cannot be moved by automatic tools

■ placed—pin has a location and can be moved by automatic tools

■ soft_fixed—pin has a location and cannot be moved during global placement, but can be
moved for legalization.

■ unplaced—pin has no location

**Related Information**

Set by this command: read_def


```
Physical–pnet Attributes
```
September 2017 587 Product Version 17.1

**pnet Attributes**

**capacitance**

capacitance _float_

**Read-only** pnet attribute. Returns the estimated wire capacitance. This is the value
specified for the ESTCAP keyword in the DEF file.

**Related Information**

**components**

components **{** _componentName pinName_ {0|1} **}...**

**Read-only** pnet attribute. Returns one or more lists. Each list contains the regular
component pin on a net or a subnet, its corresponding component, and an indication whether
the pin is part of a synthesized scan chain.

**Related Information**

**def_name**

def_name _string_

**Read-only** pnet attribute. Returns the name of the DEF net.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–pnet Attributes
```
September 2017 588 Product Version 17.1

**fixedbump**

fixedbump {false | true}

**Read-only** pnet attribute. Indicates whether the bump net in the net can be reassigned to a
different pin.

**Related Information**

**frequency**

frequency _float_

**Read-only** pnet attribute. Returns the frequency of the net in Hertz. The frequency value is
used by the router to choose the correct number of via cuts required for a given net.

**Related Information**

**original_name**

original_name _string_

**Read-only** pnet attribute. Returns the name of the original net that was partitioned and that
includes this net. This name was specified with the ORIGINAL keyword in the DEF file.

**Related Information**

**path_count**

path_count _integer_

**Read-only** pnet attribute. Returns the number of paths for this net.

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–pnet Attributes
```
September 2017 589 Product Version 17.1

**Related Information**

**path_index**

path_index _integer_

_Default_ : 0

**Read-write** pnet attribute. Specifies the index of the path of the net for which you want to
get more information through the path_value attribute.

**Related Information**

**path_value**

path_value _string_

**Read-only** pnet attribute. Returns the information for the path identified through the
path_index attribute.

**Related Information**

**pattern**

pattern _string_

**Read-only** pnet attribute. Returns the routing pattern used for this net. The routing pattern
can be one of the following:

■ BALANCED—Used to minimize skews in timing delays for clock nets.

■ STEINER—Used to minimize net length.

■ TRUNK—Used to minimize delay for global nets.

■ WIREDLOGIC—Used in ECL designs to connect output and mustjoin pins before routing
to the remaining pins.

Set by this command: read_def

Sets this attribute: path_value on page 589

Set by this attribute: path_index on page 589


```
Physical–pnet Attributes
```
September 2017 590 Product Version 17.1

**Related Information**

**properties**

properties **{** _propertyName propertyValue_ **}** ...

**Read-only** pnet attribute. Returns one or more lists. Each list contains a property defined
for this net, that is, a property name followed by its value.

**Related Information**

**rc_name**

rc_name _string_

**Read-only** pnet attribute. Returns the name that Genus gave to this net.

**route_rule**

route_rule _string_

**Read-only** pnet attribute. Returns the LEF-defined route_rule name that is used when
creating the net and wiring.

**Related Information**

**shieldnet**

shieldnet _string_

**Read-only** pnet attribute. Returns the name of a special net that shields this net.

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–pnet Attributes
```
September 2017 591 Product Version 17.1

**Related Information**

**source**

source _string_

**Read-only** pnet attribute. Returns how the net was created.

■ DIST—Net is the result of adding physical components (that is, components that only
connect to power or ground nets), such as filler cells, well-taps, tie-high and tie-low cells,
and decoupling caps.

■ NETLIST—Net is defined in the original netlist. This is the default value, and is not
normally written out in the DEF file.

■ TEST—Net is part of a scan chain.

■ TIMING—Net represents a logical rather than physical change to netlist, and is used
typically as a buffer for a clock-tree, or to improve timing on long nets.

■ USER—Net is user defined.

**Related Information**

**use**

use _string_

**Read-only** pnet attribute. Returns the use of the net.

■ ANALOG—Used as an analog signal net.

■ CLOCK—Used as a clock net.

■ GROUND—Used as a ground net.

■ POWER—Used as a power net.

■ RESET—Used as a reset net.

■ SCAN—Used as a scan net.

■ SIGNAL—Used as a digital signal net.

■ TIEOFF—Used as a tie-high or tie-low net.

Set by this command: read_def

Set by this command: read_def


```
Physical–pnet Attributes
```
September 2017 592 Product Version 17.1

**Related Information**

**visible**

visible {false | true}

**Read-only** pnet attribute. Indicates whether this net is visible in the GUI.

**weight**

weight _integer_

**Read-only** pnet attribute. Returns the weight assigned to the net. Automatic layout tools
attempt to shorten the lengths of nets with high weights. A value of 0 indicates that the net
length for that net can be ignored. The value of 1 specifies that the net should be treated
normally. A larger weight specifies that the tool should try harder to minimize the net length
of that net.

**Related Information**

**xtalk**

xtalk _integer_

**Read-only** pnet attribute. Returns the crosstalk class number for the net. The value ranges
between 0 and 200.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–port Attributes
```
September 2017 593 Product Version 17.1

**port Attributes**

**location**

location _point_

**Read-only** port attribute. Returns the physical coordinates of the lower left hand corner of
the port in microns.

**location_x**

location_x _float_

**Read-only** port attribute. Returns the physical X coordinate of the port in microns. The
location_x value is derived from the DEF.

**Related Information**

**location_y**

location_y _float_

**Read-only** port attribute. Returns the physical Y coordinate of the port in microns. The
location_y value is derived from the DEF.

**Related Information**

Related attribute: location_y on page 593

Related attribute: location_x on page 593


```
Physical–port Attributes
```
September 2017 594 Product Version 17.1

**place_status**

place_status _string_

**Read-only** port attribute. Returns the placement status of the port. Possible values are:

■ cover—port has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—port has a location and cannot be moved by automatic tools

■ placed—port has a location and can be moved by automatic tools

■ soft_fixed—port has a location and cannot be moved during global placement, but can
be moved for legalization.

■ unplaced—port has no location

**Related Information**

Set by this command: read_def


```
Physical–power_domain Attributes
```
September 2017 595 Product Version 17.1

**power_domain Attributes**

**disjoint_hinst_box_list**

disjoint_hinst_box_list _string_

**Read-only** power_domain attribute. Returns a list of hierarchcial instances and disjoint
boxes that define the power domain boundary.

**Related Information**

**ext_bottom**

ext_bottom _coordinate_

**Read-only** power_domain attribute. Returns the bottom edge of the boundary for legal
targets to be used by the power planning and routing commands, in conjunction with the
power domain boundary.

**Related Information**

**ext_edges**

ext_edges _list_of_coordinates_

**Read-only** power_domain attribute. Returns the top, bottom, left, and right edges of the
boundary for legal targets to be used by the power planning and routing commands, in
conjunction with the power domain boundary.

**Related Information**

Set by this command: modify_power_domain_attr

Set by this command: modify_power_domain_attr

Set by this command: modify_power_domain_attr


```
Physical–power_domain Attributes
```
September 2017 596 Product Version 17.1

**ext_left**

ext_left _coordinate_

**Read-only** power_domain attribute. Returns the left edge of the boundary for legal targets
to be used by the power planning and routing commands, in conjunction with the power
domain boundary.

**Related Information**

**ext_right**

ext_right _coordinate_

**Read-only** power_domain attribute. Returns the right edge of the boundary for legal targets
to be used by the power planning and routing commands, in conjunction with the power
domain boundary.

**Related Information**

**ext_top**

ext_top _coordinate_

**Read-only** power_domain attribute. Returns the top edge of the boundary for legal targets
to be used by the power planning and routing commands, in conjunction with the power
domain boundary.

**Related Information**

**gap_bottom**

gap_bottom _coordinate_

**Read-only** power_domain attribute. Returns the distance, in microns, that must be
reserved from the bottom edge of the power domain boundary for power routing.

Set by this command: modify_power_domain_attr

Set by this command: modify_power_domain_attr

Set by this command: modify_power_domain_attr


```
Physical–power_domain Attributes
```
September 2017 597 Product Version 17.1

**Related Information**

**gap_edges**

gap_edges _list_of_coordinates_

**Read-only** power_domain attribute. Returns the top, bottom, left, and right distance, in
microns, that must be reserved from the power domain boundary edges for power routing.

**Related Information**

**gap_left**

gap_left _coordinate_

**Read-only** power_domain attribute. Returns the distance, in microns, that must be
reserved from the left edge of the power domain boundary for power routing.

**Related Information**

**gap_right**

gap_right _coordinate_

**Read-only** power_domain attribute. Returns the distance, in microns, that must be
reserved from the right edge of the power domain boundary for power routing.

**Related Information**

Set by this command: modify_power_domain_attr

Set by this command: modify_power_domain_attr

Set by this command: modify_power_domain_attr

Set by this command: modify_power_domain_attr


```
Physical–power_domain Attributes
```
September 2017 598 Product Version 17.1

**gap_top**

gap_top _coordinate_

**Read-only** power_domain attribute. Returns the distance, in microns, that must be
reserved from the top edge of the power domain boundary for power routing.

**Related Information**

**group**

group _string_

**Read-only** power_domain attribute. Retuns the DEF group associated with this power
domain.

**min_gaps**

min_gaps _string_

**Read-only** power_domain attribute. Returns the top, bottom, left, and right distance, in
microns, that must be reserved from the power domain boundary edges for power routing.

**Example**

**Related Information**

**rects**

rects **{{** { _llx lly urx ury_ **}** ... **}**

**Read-only** power_domain attribute. Returns a Tcl list of boxes that define the power
domain boundary.

**Related Information**

Set by this command: modify_power_domain_attr

Set by this command: modify_power_domain_attr

Set by this command: modify_power_domain_attr


```
Physical–power_domain Attributes
```
September 2017 599 Product Version 17.1

**rs_exts**

rs_exts _string_

**Read-only** power_domain attribute. Returns the top, bottom, left, and right boundary for
legal targets to be used by the power planning and routing commands, in conjunction with the
power domain boundary.

**Related Information**

Set by this command: modify_power_domain_attr


```
Physical–region Attributes
```
September 2017 600 Product Version 17.1

**region Attributes**

**def_name**

def_name _string_

**Read-only** region attribute. Retuns either the original DEF region name if the region was
defined in the DEF file, or the user-defined name in case the region was created in Genus.

**Related Information**

**derived_from_power_domain**

derived_from_power_domain {false | true}

**Read-only** region attribute. Indicates whether this region was created when the power
domain physical boundary was created.

**Related Information**

**group**

group _string_

**Read-only** region attribute. Retuns the group associated with this region.

**location_x**

location_x _float_

**Read-only** region attribute. Returns the physical X-coordinate of the lower left hand corner
of the region in microns. The location_x value is derived from the DEF.

Set by these commands: create_region

```
read_def
```
Set by this command: modify_power_domain_attr


```
Physical–region Attributes
```
September 2017 601 Product Version 17.1

**Related Information**

**location_y**

location_y _float_

**Read-only** region attribute. Returns the physical Y-coordinate of the lower left hand corner
of the region in microns. The location_x value is derived from the DEF.

**Related Information**

**properties**

properties _string_

**Read-only** region attribute. Lists the properties that are associated with the region.

**Related Information**

**rects**

rects **{{** _llx lly_ **} {** _urx ury_ **}}...**

**Read-only** region attribute. Returns one or more lists. Each list contains the lower left and
upper right coordinates of a rectangular area in the region. The coordinates can be floating
numbers.

**Related Information**

Related attribute: location_y on page 601

Related attribute: location_x on page 521

Set by this command: read_def

Set by these commands: create_region

```
read_def
```

```
Physical–region Attributes
```
September 2017 602 Product Version 17.1

**type**

type {derived_fence | fence | guide | region}

**Read-write** region attribute. Specifies the type of the region.

fence indicates that all instances assigned to this region must be exclusively placed inside
the region boundaries. No other instances are allowed inside this region.

derived_fence indicates that this region is a fence derived froma power domain boundary.

guide indicates that all instances assigned to this region should be placed inside this region;
however, it is a preference, not a hard constraint.

region indicates that the region was defined as a plain region in the DEF.

**Related Information**

**user_created**

user_created {false | true}

**Read-only** region attribute. Indicates whether the region was created by the user in Genus.
The attribute returns false if the region was defined in the DEF file.

**Related Information**

Set by these commands: create_region

```
read_def
```
Set by these commands: create_region

```
read_def
```

```
Physical–root Attributes
```
September 2017 603 Product Version 17.1

**root Attributes**

**cap_table_file**

cap_table_file _capacitance_table_file_

**Read-write** root attribute. Specifies the capacitance table file for technology mapping. You
can specify only one file. This file can be encrypted. Genus uses the capacitance table to
derive the capacitance unit per length, resistance unit per length, and area unit per length.

The LEF file can contain the same information but in all cases, Genus will use the latest
specification.

**Note:** You must specify the LEF files before the capacitance table file.

**Related Information**

**congestion_effort**

congestion_effort {off | low | medium | high)

_Default:_ off

**Read-write** root attribute. Specifies the effort that the incremental optimization engine
should use to optimize congestion. By default, congestion is not taken into account.

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: lef_library on page 617

```
scale_of_cap_per_unit_length on page 629
scale_of_res_per_unit_length on page 629
```
Affects this command: syn_opt -physical -incr


```
Physical–root Attributes
```
September 2017 604 Product Version 17.1

**db_units**

db_units _integer_

**Read-only** root attribute. Returns the number of database units used per micron in either
the LEF file or the Open Access (OA) technology file.

**def_output_escape_multibit**

def_output_escape_multibit {true | false}

_Default:_ true

**Read-write** root attribute. Specifies whether to add an escape character (\) before the
brackets in component names and before bit blasted ports and nets.

**Example**

By default, reg_out[1] is written as reg_out\[1\].

**def_output_version**

def_output_version _string_

_Default:_ 5.8

**Read-write** root attribute. Specifies the DEF version to use for DEF export. Supported
versions are 5.3 and up. The default for the attribute is the latest supported version.

**Related Information**

Affects these commands: syn_generic -physical

```
syn_opt -physical
```
Affects these commands: write_def

```
write_design
write_design -innovus
```

```
Physical–root Attributes
```
September 2017 605 Product Version 17.1

**design_process_node**

design_process_node _integer_

_Default:_ no_value

**Read-write** root attribute. Specifies the value for the setDesignMode -process
command of the Innovus^ Implementation System. This command option specifies the
process technology value (in nanometers). Valid values are in the range of 10 to 250.

**Related Information**

**force_via_resistance**

force_via_resistance _float_

_Default_ : no_value

**Read-write** root attribute. When specified, overrides the via resistance value read from the
capacitance table file or the LEF library. Specify the new value in ohm. A warning is given
when the specified value is set too high or too low. For example, you can use this attribute to
account for double via routing.

**Example**

genus@root:/> get_db / .via_resistance
4.0
genus@root:/> set_db / /force_via_resistance 8
Forced via resistance is too large. Single via resistance is ’4.000’.
Setting attribute of root ’/’: ’force_via_resistance’ = 8.0
genus@root:/> set_db / .force_via_resistance 1.5
Forced via resistance is too small. Single via resistance is ’4.000’.
Setting attribute of root ’/’: ’force_via_resistance’ = 1.5
genus@root:/> set_db / .force_via_resistance 2.5
Setting attribute of root ’/’: ’force_via_resistance’ = 2.5
genus@root:/> set_db / .force_via_resistance 5.5
Setting attribute of root ’/’: ’force_via_resistance’ = 5.5

**Related Information**

Affects this command: syn_opt -physical

Related attributes: cap_table_file on page 603

```
lef_library on page 617
row Attributes on page 635
```

```
Physical–root Attributes
```
September 2017 606 Product Version 17.1

**highlighted**

highlighted _string_

**Read-only** root attribute. Returns the list of all highlighted objects in the GUI.

**Related Information**

**init_lef_files**

init_lef_files _string_

**Read-only** root attribute. Returns the list of LEF files that have been read in.

**init_lib_phys_consistency_checks**

init_lib_phys_consistency_checks {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether to perform a consistency check between the
timing and physical library.

**innovus_executable**

innovus_executable _path_

_Default_ : default_search_order

**Read-write** root attribute. Specifies the Innovus executable that should be used for the
syn_opt -physical command. It overrides the default search order, which first examines the
environment variable ENCOUNTER, next the PATH environment variable, then the
CDS_SYNTH_ROOT environment variable. Includes checking to assure that the specified
executable is reachable.

```
Important
```
```
To ensure that Genus uses the proper Innovus executable from the user’s PATH
when using the default setting of the attribute, set the following environment variable
before you start Genus:
setenv genus_USE_PATH 1
```
Related attributes: (hinst) highlighted on page 558

```
(ins ) highlighted on page 566
```

```
Physical–root Attributes
```
September 2017 607 Product Version 17.1

**Related Information**

**interconnect_mode**

interconnect_mode {wireload | ple}

_Default_ : wireload

**Read-write** root attribute. Determines whether Genus should use the wire-load models or
physical layout estimators (PLEs) during synthesis.

When you read in LEF libraries, the interconnect_mode attribute is automatically set to
ple. In this case, Genus will use the physical information from the LEF and capacitance table
file during synthesis instead of the wire-load model from the technology library.

In ple mode the cell area defined in the LEF will be used in place of those in the timing library
(.lib) area. The timing library area will be used if the physical libraries do not contain any
cell definitions.

**invs_assign_buffer**

invs_assign_buffer _string_

**Read-write** root attribute. Specifies the buffer to use for assign removal in the Innovus®
tool. If you set the attribute value to auto, the tool will automatically select the buffer type. If
you set the attribute value to none, the tool will use virtual buffers.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

Affects this command: syn_opt -physical

Related attribute: phys_checkout_innovus_license on page 621

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 608 Product Version 17.1

**invs_assign_removal**

invs_assign_removal {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to perform assign removal in the Innovus
Implementation System.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

**invs_clk_gate_recloning**

invs_clk_gate_recloning {false | true}

RW

root

_Default:_ false

**Read-write** root attribute. Specifies whether to perform clock-gating recloning in the
Innovus Implementation System (that is, use the -clkGateRecloning option of the
Innovus placeDesign command during placement).

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

**invs_enable_useful_skew**

invs_enable_useful_skew {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether to use the useful skew information—dumped
by the Innovus Implementation System in the latency.sdc file—during placement
optimization in Genus.

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 609 Product Version 17.1

**Related Information**

**invs_gzip_interface_files**

invs_gzip_interface_files {true | false}

_Default:_ true

**Read-write** root attribute. Compresses the Innvovus interface files (for example, .def, .v,
.g, and so on.) generated by the syn_opt -physical command in gzip format. These
files will remain compressed when you write them out with write_design -innovus.

**Related Information**

**invs_launch_servers**

invs_launch_servers _string_

**Read-write** root attribute. Specifies a list of servers that can be used to launch an Innovus
batch process. The tool first tries to launch the batch job on the first specified. server. If this
attempt fails, the tool will try to launch on the next server, and so on.

The batch job is used to run placement in the physical flow.

The process uses the same controls as for Genus’s super-threading capability and has the
same license requirements as super-threading.

**Note:** You can use other servers than those specified with the super_thread_servers
attribute.

Affects this command: syn_opt -physical

Affects these commands: syn_opt -physical

```
write_design -innovus
```

```
Physical–root Attributes
```
September 2017 610 Product Version 17.1

**Related Information**

**invs_leakage_to_dynamic_ratio**

invs_leakage_to_dynamic_ratio _string_

_Default:_ 1.0

**Read-write** root attribute. Specifies the value of leakage to dynamic ratio used by Innovus
during power optimization.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

**invs_opt_leakage**

invs_opt_leakage {false| true}

_Default:_ false

**Read-write** root attribute. Controls whether to enable the optLeakagePower command
after the place_opt_design command in the Innovus Implementation System.

**Related Information**

Affects this command: syn_opt -physical

Related attributes: super_thread_batch_command on page 1074

```
super_thread_kill_command on page 1077
super_thread_status_command on page 1079
```
Affects this command: syn_opt -physical

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 611 Product Version 17.1

**invs_opt_leakage_options**

invs_opt_leakage_options _string_

**Read-write** root attribute. Specifies any options to be used with the optLeakagePower
command in the Innovus Implementation System.

**Related Information**

**invs_place_opt_design**

invs_place_opt_design {true| false}

_Default:_ true

**Read-write** root attribute. Enables concurrent placement and optimization in the Innovus
Implementation System.

**invs_postload_script**

invs_postload_script _string_

**Read-write** root attribute. Specifies the script to include in the Innovus setup file after the
setup steps (after the libraries, design, user constraints, and user modes are loaded) and
before placement is started.

The script will be sourced after the genus2invs.invs_setup.tcl file.

**Example**

Following is an example of such a script:

timeDesign -prePlace outDir ./ zwlm

**Related Information**

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 612 Product Version 17.1

**invs_power_library_flow**

invs_power_library_flow {false | true}

**Read-write** root attribute. Specifies whether to pass the power library and power analysis
view to Innovus through the multi-mode file.

The script will be sourced after the genus2invs.invs_setup.tcl file.

**Example**

Following is an example of such a script:

timeDesign -prePlace outDir ./ zwlm

**Related Information**

**invs_pre_place_opt**

invs_pre_place_opt {true | false}

_Default:_ true

**Read-write** root attribute. Specifies whether to perform buffer and inverter pair removal
during placement. This pre-placement optimization occurs when using the syn_opt
-physical command.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

**invs_preexport_script**

invs_preexport_script _string_

**Read-write** root attribute. Specifies the script to be sourced in an Innovus batch file prior
to data export (that is after placement is completed, but before leaving Innovus).

**Note:** When sourcing this script, the tool will check out a license for Innovus and all its
relevant options for the specific flow.

Do not use this attribute in conjunction with the phys_flow_effort root attribute.

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 613 Product Version 17.1

**Related Information**

**invs_preload_script**

invs_preload_script _string_

**Read-write** root attribute. Specifies the script to include in the Innovus setup file prior to the
setup steps (before the libraries and the design are loaded).

**Related Information**

**invs_save_db**

invs_save_db {false| true}

_Default:_ false

**Read-write** root attribute. Enables saving of the Innovus database during the
Genus-physical flow.

**Related Information**

**invs_scan_def_file**

invs_scan_def_file _string_

**Read-write** root attribute. Specifies the scanDEF file to be used in Innovus. If you set this
attribute, Genus does not write out a scanDEF file.

**Related Information**

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 614 Product Version 17.1

**invs_scanreorder_keepport**

invs_scanreorder_keepport {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to include the setScanReorderMode
-keepPort _file_ command in the Innovus setup file.

**Related Information**

**invs_set_lib_unit**

invs_set_lib_unit {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to include the timing and capacitance units in
the Innovus setup file.

**Related Information**

**invs_temp_dir**

invs_temp_dir _string_

**Read-write** root attribute. Specifies the directory in which the Innovus interface files (such
as, .conf, .def, .sdc, netlist, and so on) generated during syn_opt -physical must be
stored.

Files with the genus2invs prefix can be used to transfer data from Genus to the Innovus™
Implementation System tool. Files with the invs2genus prefix can be used to transfer data
from Innovus to Genus.

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 615 Product Version 17.1

The directory also contains setup files to reload the design in Innovus and Genus. The setup
files allow the user to reload the state of the design before and after placement.

genus2invs.genus_setup.tcl —reloads the design in Genus before placement.

genus2invs.invs_setup.tcl—reloads the design in Innovus before placement.

invs2genus.genus_setup.tcl—reloads the design in Genus after placement.

invs2genus.invs_setup.tcl—reloads the design in Innovus after placement.

**Note:** When you do not set this attribute, the directory is deleted after the syn_opt
-physical command completes.

**Related Information**

**invs_timing_driven_place**

invs_timing_driven_place {true | false}

_Default:_ true

**Read-write** root attribute. Specifies whether to activate Innovus timing-driven placement to
generate the silicon virtual prototype when using the syn_opt -physical command.
Timing-driven placement balances the importance of meeting setup timing constraints with
routability, resulting in placement that is better suited for timing closure.

Specify this attribute before you issue the syn_opt -physical command.

**Note:** Using this attribute can cause an increase in run-time.

**Related Information**

Affects this command: syn_opt -physical

Related attribute: invs_gzip_interface_files on page 609

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 616 Product Version 17.1

**invs_to_genus_colorized_lef_path**

invs_to_genus_colorized_lef_path _string_

**Read-write** root attribute. Specifies the directory where the colorized LEF will be written out

**Related Information**

**invs_user_constraint_file**

invs_user_constraint_file _string_

**Read-write** root attribute. Specifies an additional constraint file to be used in an Innovus^
session. Include any commands that you want to execute in an Innovus session in this file.
The file is simply sourced during the Innovus session.

**Related Information**

**invs_user_mode_file**

invs_user_mode_file _string_

**Read-write** root attribute. Specifies an additional mode file to include in Innovus data set.

**Related Information**

**invs_write_path_groups**

invs_write_path_groups {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to write out all path groups defined in Genus
to a file to be read in Innovus. When enabled, the write_design -innovus command
writes out the _design_ .group_path.tcl file, which is then sourced in the
_design_ .invs_setup.tcl file.

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 617 Product Version 17.1

**Related Information**

**invs_write_scandef_options**

invs_write_scandef_options _string_

**Read-write** root attribute. Specifies the options of the write_scandef command used to
write the scanDEF for Innovus.

**Related Information**

**lef_library**

lef_library _lef_library_

**Read-write** root attribute. Specifies the LEF libraries for technology mapping. Specifically,
Genus will use the wire resistance, capacitance, area, and site size information in the LEF
library. The capacitance table file can contain the same information but in all cases, Genus
will use the latest specification. You must specify the LEF libraries before the capacitance
table file for the best synthesis results.

Cells that are found in the timing library but not in the LEF library will be marked as avoid.
That is, the avoid attribute will be set to true. on those cells that are in the .lib file but not
in the LEF file.

When you read in LEF libraries, the cell area defined in the LEF libraries will be used instead
of the cell area specified in the timing library (.lib). The timing library area will be used if the
physical libraries do not contain any cell definitions.

**Note:** Reading in LEF libraries, sets the interconnect_mode root attribute to ple.

Genus supports LEF 5.3 and above.

**Note:** You must import all LEF libraries, not just the technology LEF. You must specify the
technology LEF file first.

**Example**

The following example specifies two LEF libraries, tech.lef and cell.lef:

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 618 Product Version 17.1

genus@root:/> set_db / .lef_library {tech.lef cell.lef}

The following example differs from the above example: it replaces the existing LEF file
because it specifies the files separately with two set_sb commands as opposed to a Tcl list
with one set_db command.

genus@root:/> set_db / .lef_library tech.lef
genus@root:/> set_db / .lef_library cell.lef

**Related Information**

**lef_manufacturing_grid**

lef_manufacturing_grid _float_

**Read-only** root attribute. Returns the MANUFACTURINGGRID value defined in the LEF
library in microns.

**Related Information**

**lef_stop_on_error**

lef_stop_on_error {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether the tool should stop when it encounters an
error in the LEF file. By default, the tool ignores the LEF parse errors.

**Related Information**

Related attributes: avoid on page 289

```
cap_table_file on page 603
interconnect_mode on page 607
scale_of_cap_per_unit_length on page 629
scale_of_res_per_unit_length on page 629
```
Related attribute: lef_library on page 617

Related attribute: lef_library on page 617


```
Physical–root Attributes
```
September 2017 619 Product Version 17.1

**lef_units**

lef_units _integer_

**Read-only** root attribute. Returns the units specified in the LEF file.

**Related Information**

**number_of_routing_layers**

number_of_routing_layers _integer_

_Default_ :no_value

**Read-write** root attribute. Limits the number of routing layers that will be used to calculate
the area, capacitance, and resistance per unit length. The attribute has no default value,
which indicates that all routing layers will be used.

**Related Information**

**phys_annotate_ndr_nets**

phys_annotate_ndr_nets {true | false}

_Default:_ true

**Read-write** root attribute. Annotates SPEF data for non-default routes (NDRs) and for nets
assigned to higher metal layers. Using the SPEF data improves correlation with Innovus and
improves QoS by focusing on the correct timing paths.

Genus Physical does not natively use higher metal layers or NDRs for route estimation. By
using Innovus SPEF, GenusPhysical can accurately model the R/C for these special routes
and ensure good correlation.

Related attribute: lef_library on page 617

Related attributes: cap_table_file on page 603

```
lef_library on page 617
```

```
Physical–root Attributes
```
September 2017 620 Product Version 17.1

**Note:** If you want to enable NDRs for optimization, you need to specify the appropriate
settings in the script passed to Innovus using using the inv_postload_script root
attribute.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

**phys_assume_met_fill**

phys_assume_met_fill _float_

**Read-write** root attribute. Takes into account the metal fill in the design during extraction.

For preroute extraction, when calculating the capacitance of a wire segment on layer N , the
tool assumes layer N-1 and layer N+1 to be filled. You can specify one of the following values:

■ 0 : Assumes no metal fill in layer N.

```
When you do not specify this parameter, the software assumes no metal fill in layer N.
This is equivalent to setting the scalevalue parameter to 0.
```
■ 1 : Assumes full metal fill at minimum spacing distance.

```
Where there is a minimum of signal-to-signal spacing, the cross-coupling capacitance
will be extracted and reported.
```
```
Where there is no wire within the minimum spacing, a capacitance to ground will mimic
minimum-spaced metal fill in that location.
```
■ _x_ : Capacitance value is calculated once with full metal fill and once without metal fill. The
user-specified scale value (decimal value between 0 and 1) determines the interpolation
point between the two calculated values, for example, 0.5

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 621 Product Version 17.1

**phys_checkout_innovus_license**

phys_checkout_innovus_license {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether Innovus can check out the appropriate Innovus
license(s) for the requested features. By default, Genus Physical uses the basic placement
capabilities available in Innovus without using any Innovus license. Set this attribute to true
to force Innovus to check out the appropriate Innovus license(s) needed for the features that
you use in your script. You will get an error if you do not have access to the required licenses.

**Related Information**

**phys_extra_vias_length_factor**

phys_extra_vias_length_factor _integer_

_Default:_ 0

**Read-write** root attribute. Controls the pessimism addded for postroute correleation by
adding higher costs to longer wire segments.

**phys_fix_multi_height_cells**

phys_fix_multi_height_cells {false |true}

_Default:_ false

**Read-write** root attribute. Controls whether to consider the placement of instances of
multiple-height cells (multiple of the standard cell height) fixed during incremental placement.

Multiple-height cells commonly have routing blockages on a particular metal layer in the LEF
library. These metal layers usually have power routes.

**Related Information**

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical [-incr]


```
Physical–root Attributes
```
September 2017 622 Product Version 17.1

**phys_flow_effort**

phys_flow_effort {medium| high | none}

_Default:_ medium

**Read-write** root attribute. Controls the placement and optimization steps in the Genus
Physical flow.

■ High effort provides the best QoR at the cost of runtime.

■ Medium effort offers the best trade-off between the runtime and QoR and turns
legalization off by default.

■ None will result in the best runtime.

**Note:** This flow does not require an Innovus license.

**Related Information**

**phys_legalization_enhancement**

phys_legalization_enhancement {auto | false | true}

_Default_ : auto

**Read-write** root attribute. Enables enhancement in legalization after global placement.
This helps to preserve relative placement of cells on critical paths and improves timing and
wire length. This is useful for timing-critical designs, or designs with double or triple height
cells. This attribute can have the following values:

**Related Information**

Affects this command: syn_opt -physical [incr]

auto Automatically turns on (off) enhancement in legalization after global
placement if (no) double or triple height cells are detected in the
design.

false Turns off the enhancement in legalization after global placement.

true Turns on the enhancement in legalization after global placement.

Affects this command: syn_opt -physical [incr]


```
Physical–root Attributes
```
September 2017 623 Product Version 17.1

**phys_legalize**

phys_legalize {auto | true | false)

_Default_ : auto

**Read-write** root attribute. Controls legalization during physical optimization. This attribute
can have the following values:

**Related Information**

**phys_mp_constraints**

phys_mp_constraints _string_

**Read-write** root attribute. Specifies the name of the Automatic Floorplan Synthesis
constraint file that can be used the Innovus planDesign command to guide the floorplan
estimation.

**Related Information**

auto Automatically turns on legalization during physical optimization if
you have set the phys_flow_effort root attribute to high.

false Turns off the legalization during physical optimization.

true Turns on the legalization during physical optimization.

Affects this command: syn_opt -physical [incr]

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 624 Product Version 17.1

**phys_pre_place_iopt**

phys_pre_place_iopt {auto | true | false}

_Default:_ auto

**Read-write** root attribute. Controls whether to run fast parallel optimization before
placement in the physical flow. This attribute can have the following values:

**Related Information**

**phys_premorph_density**

phys_premorph_density _float_

_Default:_ 0.96

**Read-write** root attribute. Specifies the target maximum density during the placement
spreading step before legalization. Set this to a lower number for designs with large timing
jumps during legalization. The recommended value is between 0.85 and 0.96.

**Related Information**

**phys_scan_def_file**

phys_scan_def_file _string_

**Read-write** root attribute. Specifies the scanDEF file to use in the physical flow.

auto Automatically runs fast parallel optimization before placement
during syn_opt -physical.

false Prevents fast parallel optimization before placement.

true Runs fast parallel optimization before placement.

Affects this command: syn_opt -physical

Affects this command: syn_opt -physical [incr]


```
Physical–root Attributes
```
September 2017 625 Product Version 17.1

**phys_update_preannotation_script**

phys_update_preannotation_script _string_

**Read-write** root attribute. Specifies the script to source in Genus after loading the physical
database from Innovus and before the parasitic annotation step in Genus.

**Related Information**

**phys_use_read_script**

phys_use_read_script {false | true}

_Default:_ false

**Read-write** root attribute. When enabled, uses the phys::read_script command
instead of the source command to read the script file in Genus setup file.

**Note:** The source command errors out when any command in the script file fails. The
phys::read_script command prints an info message when any command in the script
file fails and continue the Genus session.

**physical_aware_multibit_mapping**

physical_aware_multibit_mapping {auto | false | true}

_Default:_ auto

**Read-write** root attribute. Enables placement-based (or physical-aware) multibit merging
when placement information is available. This attribute can have following values:

Affects this command: syn_opt -physical

auto Performs multibit merging when placement information is available,
otherwise logical multibit merging is performed.

false Ignores placement information and does multibit merging based on
logical grouping.

true Only performs multibit merging when placement information is
available. So if no placement information is available, multibit
merging is skipped.


```
Physical–root Attributes
```
September 2017 626 Product Version 17.1

**Related Information**

**pqos_ignore_msv**

pqos_ignore_msv {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to pass library or power domain information to
the Innovus place and route tool.

**Related Information**

**pqos_ignore_scan_chains**

pqos_ignore_scan_chains {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to ignore scan chains during placement
estimation. Set this to true to disable the placement-based reordering in the Innovus
Implementation System.

**Related Information**

**pqos_placement_effort**

pqos_placement_effort {no_value | low | medium | high}

_Default:_ no_value

**Read-write** root attribute. Specifies the effort level to be used for congestion optimization
during placement in Innovus. Sets the value of the -congEffort option of the Innovus
setPlaceMode command.

Affects by these commands syn_generic -physical

```
syn_opt -physical
```
Affects this command: syn_opt -physical

Affects this command: syn_opt -physical


```
Physical–root Attributes
```
September 2017 627 Product Version 17.1

**Related Information**

**qos_report_power**

qos_report_power {auto | false | true}

_Default:_ auto

**Read-write** root attribute. Specifies whether to include leakage and dynamic power in QoS
statistics table.

**qrc_tech_file**

qrc_tech_file _string_

**Read-write** root attribute. Specifies the QRC technology file from where the process and
extraction information must be read.

If you read in both a QRC technology file and a capacitance table file, the QRC technology
file will take precedence.

You must read in the LEF files before you can read in the QRC technology file.

**Note:** For technologies below 28nm, the Encounter® System requires a QRC technology file
instead of a capacitance table file.

**Related Information**

**read_def_libcell_mismatch_error**

read_def_libcell_mismatch_error {true| false}

Affects this command: syn_opt -physical

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attribute: cap_table_file


```
Physical–root Attributes
```
September 2017 628 Product Version 17.1

_Default_ : true

**Read-write** root attribute. Controls whether the read_def command should fail if the
library cell instantiation for an instance in the DEF file does not match the netlist. By default,
an error will be issued when there is a mismatch.

**Related Information**

**read_qrc_tech_file_rc_corner**

read_qrc_tech_file_rc_corner {false | true}

_Default_ : false

**Read-write** root attribute. Specifies to replace the capacitance table file with the technology
file.

**report_ndr_min_layer_count**

report_ndr_min_layer_count {false| true}

_Default_ : false

**Read-write** root attribute. Controls whether the number of non-default routes and nets
assigned to higher metal layers by Innovus is reported in all subsequent QoR and summary
reports.

**Note:** Enabling this attribute affects the runtime of these report command.

**Related Attributes**

**route_rules**

route_rules _string_

**Read-only** root attribute. Returns the list of routing rules.

Affects this command: read_def

Affects these commands report_qor

```
report_summary
```

```
Physical–root Attributes
```
September 2017 629 Product Version 17.1

**scale_of_cap_per_unit_length**

scale_of_cap_per_unit_length _float_

_Default_ : 1.0

**Read-write** root attribute. Specifies the scale for the wire capacitance value. This attribute
is used as multiplier to modify the capacitance values to resolve minor discrepancies between
the default, detail, and sign-off extractors in the Innovus Implementation System.

**Example**

The following example sets the scale factor to 1.2:

genus@root:/> set_db / .scale_of_cap_per_unit_length 1.2
1.2

**Related Attributes**

**scale_of_res_per_unit_length**

scale_of_res_per_unit_length _float_

_Default_ : 1.0

**Read-write** root attribute. Specifies the scale for the wire resistance value. This attribute is
used as multiplier to modify the resistance values to resolve minor discrepancies between the
default, detail, and sign-off extractors in the Innovus.

**Example**

The following example sets the scale factor to 1.2:

genus@root:/> set_db / .scale_of_res_per_unit_length 1.2
S1.2

**Related Information**

Related attribute: scale_of_res_per_unit_length on page 629

Related attribute: scale_of_cap_per_unit_length on page 629


```
Physical–root Attributes
```
September 2017 630 Product Version 17.1

**selected**

selected _string_

**Read-only** root attribute. Returns the list of all selected objects in the GUI.

**shrink_factor**

shrink_factor _float_

_Default:_ 1.0

**Read-write** root attribute. Specifies, as a floating point number less than 1.0, how much to
shrink the LEF geometries for timing purposes. Geometries in a LEF and DEF can be defined
much larger than what will actually be scribed on the silicon. In such cases, a process shrink
factor is used.

The shrink factor affects the layer widths. Since the layer widths are used to pick the
resistance and capacitance values from the captable, this attribute affect the resistance and
capacitance calculation.

**Example**

The following example sets the shrink factor to 65%. Values above 1.0 are not valid.

genus@root:/> set_db / .shrink_factor 0.65
0.65

**Related Information**

**use_area_from_lef**

use_area_from_lef { false | true | 0 | 1 | auto}

_Default:_ false

**Read-write** root attribute. Specifies whether to use the cell area from the LEF libraries. If
you set this attribute to auto, the cell area will be read from the technology area unless the
LEF library is available and it has at least one macro definition. By default, the cell area will
not be read from the LEF library.

**Note:** 0 and false are equivalent, and 1 and true are equivalent.

Affects this command: report_area


```
Physical–root Attributes
```
September 2017 631 Product Version 17.1

**Related Information**

**write_design_create_boundary_opto_file**

write_design_create_boundary_opto_file {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to write out a boundary_opto file with
write_design -innovus.

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects this command: syn_opt -physical [-incr]


```
Physical–route_rule Attributes
```
September 2017 632 Product Version 17.1

**route_rule Attributes**

**from_lef**

from_lef {false | true}

**Read-only** route_rule attribute. Indicates whether the nondefault rule was specified in the
LEF file. If false, the route_rule was specified in the DEF file.

**Related Information**

**hardspacing**

hardspacing {false | true}

**Read-only** route_rule attribute. Specifies whether any spacing values that exceed the
LEF LAYER ROUTING spacing requirements are _hard_ rules instead of _soft_ rules. By default,
routers treat extra spacing requirements as soft rules.

**Related Information**

**layers**

layers **{** layer _layername_ width _minwidth_ diagwidth _diagWidth_ spacing _minspacing_
wireext _wireext_ **} ...**

**Read-only** route_rule attribute. Returns one or more lists. Each list contains the name of
a routing layer and various width and spacing values to be used for this nondefault rule.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–route_rule Attributes
```
September 2017 633 Product Version 17.1

**mincuts**

mincuts **{** layer _cutLayerName numCuts_ **}** ...

**Read-only** route_rule attribute. Returns one or more lists. Each list contains the layer
name, the cutlayer name and the minimum number of cuts required for this non-default rule.

**Related Information**

**properties**

properties **{** _propertyName propertyValue_ **}** ...

**Read-only** route_rule attribute. Returns one or more lists. Each list contains a property
defined for this non-default rule, that is, a property name followed by its value.

**Related Information**

**viarules**

viarules _viarulename ..._

**Read-only** route_rule attribute. Returns the viarule(s) to be used with this nondefault rule
previously defined in a LEF VIARULE GENERATE statement.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–route_rule Attributes
```
September 2017 634 Product Version 17.1

**vias**

vias _vianame..._

**Read-only** route_rule attribute. Returns previously defined LEF or DEF vias to be used
with this nondefault rule.

**Related Information**

Set by this command: read_def

Related attribute: (def_pin) vias on page 534


```
Physical–row Attributes
```
September 2017 635 Product Version 17.1

**row Attributes**

**height**

height _float_

**Read-only** row attribute. Returns the height of the row.

**Related Information**

**is_horizontal**

is_horizontal {true | false }

_Default:_ true

**Read-only** row attribute. Indicates whether the row is horizontal or vertical.

**Related Information**

**location_x**

location_x _float_

**Read-only** row attribute. Returns the x-coordinate of the lower left corner of the row.

**Related Information**

Set by these commands: create_row

```
read_def
```
Related attribute: width on page 637

Set by this command: read_def

Set by these commands: create_row

```
read_def
```
Related attribute: location_y on page 636


```
Physical–row Attributes
```
September 2017 636 Product Version 17.1

**location_y**

location_y _float_

**Read-only** row attribute. Returns the y-coordinate of the lower left corner of the row.

**Related Information**

**macro**

macro _string_

**Read-only** row attribute. Returns the name of the LEF site used for the row.

**Related Information**

**orientation**

orientation _string_

**Read-only** row attribute. Returns the orientation of all sites in the row. Following are the
possible orientations: N, S, E, W, FN, FS, FE, or FW.

**Related Information**

Set by these commands: create_row

```
read_def
```
Related attribute location_x on page 635

Set by these commands: create_row

```
read_def
```
Set by this command: read_def


```
Physical–row Attributes
```
September 2017 637 Product Version 17.1

**user_created**

user_created {false | true}

**Read-only** row attribute. Indicates whether the row was created by the user in Genus. The
attribute returns false if the row was defined in the DEF file.

**Related Information**

**visible**

visible {true | false}

_Default:_ true

**Read-write** row attribute. Indicates whether the row is displayed in the GUI.

**Related Information**

**width**

width _float_

**Read-only** row attribute. Returns the physical width of the row.

**Related Information**

Set by these commands: create_row

```
read_def
```
Set by these commands: create_row

```
read_def
```
Set by these commands: create_row

```
read_def
```
Related attribute: height on page 635


```
Physical–sdp_column Attributes
```
September 2017 638 Product Version 17.1

**sdp_column Attributes**

**flip**

flip {X | Y | XY}

**Read-only** sdp_column attribute. Indicates whether the column is flipped. If no flip value
was specified for the column in the SDP relative placement file, the attribute has no value.

**Related Information**

**index**

index _integer_

_Default:_ 0

**Read-only** sdp_column attribute. Returns the index or position of this column in the row it
belongs to.

**Related Information**

**justify_by**

justify_by {SW | NW | SE | NE | W | E | N | S | MID}

_Default:_ SW

**Read-only** sdp_column attribute. Returns the justifyBY constraint of the column. If no
constraint value was specified for the column in the SDP relative placement file, the value
defaults to SW.

**Related Information**

Set by this command: read_sdp_file

Set by this command: read_sdp_file

Set by this command: read_sdp_file


```
Physical–sdp_column Attributes
```
September 2017 639 Product Version 17.1

**orient**

orient {R0|R90|R180|R270|MX|MY|MY90|MX90}

_Default:_ RO

**Read-only** sdp_column attribute. Returns the orientation of the SDP column. If no
orientation value was specified for the column in the SDP relative placement file, the value
defaults to R0.

**Related Information**

**sdp_group**

sdp_group _string_

**Read-only** sdp_column attribute. Returns the SDP group that this column belongs to.

**sdp_instances**

sdp_instances _list_of_sdp_instances_

**Read-only** sdp_column attribute. Returns the list of SDP instances associated with this
SDP column.

**sdp_row**

sdp_row _string_

**Read-only** sdp_column attribute. Returns the SDP row that this column belongs to.

**sdp_rows**

sdp_rows _list_of_sdp_rows_

**Read-only** sdp_column attribute. Returns the list of SDP rows associated with this SDP
column.

Set by this command: read_sdp_file


```
Physical–sdp_column Attributes
```
September 2017 640 Product Version 17.1

**size_same**

size_same {false | true}

_Default:_ false

**Read-write** sdp_column attribute. Specifies whether all instances in the column have the
same width as the widest instance in the column.

**Related Information**

**skip_value**

skip_value _integer_

**Read-only** sdp_column attribute. Specifies the number of columns to skip. This attribute
can only have a non-zero value for a column called skip_column_ _x_.

**Related Information**

Set by this command: read_sdp_file

Set by this command: read_sdp_file


```
Physical–sdp_group Attributes
```
September 2017 641 Product Version 17.1

**sdp_group Attributes**

**design**

design _design_

**Read-only** sdp_group attribute. Returns the design to which this sdp_group belongs.

**hier_path**

hier_path _string_

**Read-only** sdp_group attribute. Returns the hierarchical path name of the SDP group (or
datapath structure).

**Related Information**

**orient**

orient {R0|R90|R180|R270|MX|MY|MY90|MX90}

_Default:_ RO

**Read-only** sdp_group attribute. Returns the orientation of the SDP group (or datapath
structure). If no orientation value was specified for the SDP group in the SDP relative
placement file, the value defaults to R0.

**Related Information**

**origin**

origin _x y_

**Read-only** sdp_group attribute. Returns the coordinates of the origin of the SDP group (or
datapath structure).

Set by this command: read_sdp_file

Set by this command: read_sdp_file


```
Physical–sdp_group Attributes
```
September 2017 642 Product Version 17.1

**Related Information**

**sdp_columns**

sdp_columns _list_of_sdp_columns_

**Read-only** sdp_group attribute. Returns the list of SDP columns in this SDP group.This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**sdp_rows**

sdp_rows _list_of_sdp_rows_

**Read-only** sdp_group attribute. Returns the list of SDP rows in this SDP group.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

Set by this command: read_sdp_file


```
Physical–sdp_instance Attributes
```
September 2017 643 Product Version 17.1

**sdp_instance Attributes**

**flip**

flip {X | Y | XY}

**Read-only** sdp_instance attribute. Indicates whether the instance is flipped. If no flip
value was specified for the instance in the SDP file, the attribute has no value.

**Related Information**

**index**

index _integer_

_Default:_ 0

**Read-only** sdp_instance attribute. Returns the index or position of the instance in the row
or column to which the instance belongs.

**Related Information**

**instance**

instance _string_

**Read-only** sdp_instance attribute. Returns the full path name of the instance.

**Related Information**

Set by this command: read_sdp_file

Set by this command: read_sdp_file

Set by this command: read_sdp_file


```
Physical–sdp_instance Attributes
```
September 2017 644 Product Version 17.1

**justify_by**

justify_by {SW | NW | SE | NE | W | E | N | S | MID}

_Default:_ SW

**Read-only** sdp_instance attribute. Returns the justifyBY constraint of the instance. If no
constraint value was specified for the instance in the SDP file, the value defaults to SW.

**Related Information**

**orient**

orient {R0|R90|R180|R270|MX|MY|MY90|MX90}

_Default:_ RO

**Read-only** sdp_instance attribute. Returns the orientation of the SDP instance. If no
orientation value was specified for the instance in the SDP file, the value defaults to R0.

**Related Information**

**sdp_column**

sdp_column _sdp_column_

**Read-only** sdp_instance attribute. Returns the SDP column that this SDP instance
belongs to.

**sdp_row**

sdp_row _sdp_row_

**Read-only** sdp_instance attribute. Returns the SDP row that this SDP instance belongs
to.

Set by this command: read_sdp_file

Set by this command: read_sdp_file


```
Physical–sdp_instance Attributes
```
September 2017 645 Product Version 17.1

**size_fixed**

size_fixed {false | true}

_Default:_ false

**Read-write** sdp_instance attribute. Specifies whether the size of the instance can be
modified during incremental optimization. By default, the size can be modified.

**Related Information**

**skip_value**

skip_value _integer_

_Default:_ 0

**Read-only** sdp_instance attribute. Specifies the number of rows or columns to skip
between two instances. This attribute can only have a non-zero value for an instance called
skip_instance_ _x_.

Set by this command: read_sdp_file


```
Physical–sdp_row Attributes
```
September 2017 646 Product Version 17.1

**sdp_row Attributes**

**flip**

flip {X | Y | XY}

**Read-only** sdp_row attribute. Indicates whether the SDP row is flipped. If no flip value was
specified for the row in the SDP file, the attribute has no value.

**Related Information**

**index**

index _integer_

**Read-only** sdp_row attribute. Returns the index or position of this row in the column it
belongs to.

**Related Information**

**justify_by**

justify_by {SW | NW | SE | NE | W | E | N | S | MID}

_Default:_ SW

**Read-only** sdp_row attribute. Returns the justifyBY constraint of the row. If no constraint
value was specified for the row in the SDP file, the value defaults to SW.

**Related Information**

Set by this command: read_sdp_file

Set by this command: read_sdp_file

Set by this command: read_sdp_file


```
Physical–sdp_row Attributes
```
September 2017 647 Product Version 17.1

**orient**

orient {R0|R90|R180|R270|MX|MY|MY90|MX90}

_Default:_ RO

**Read-only** sdp_row attribute. Returns the orientation of the SDP row. If no orientation value
was specified for the row in the SDP file, the value defaults to R0.

**Related Information**

**sdp_column**

sdp_column _sdp_column_

**Read-only** sdp_row attribute. Returns the SDP column that this SDP row belongs to.

**sdp_columns**

sdp_columns _list_of_sdp_columns_

**Read-only** sdp_row attribute. Returns the list of SDP columns associated with this SDP
row. This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**sdp_group**

sdp_group _sdp_group_

**Read-only** sdp_row attribute. Returns the SDP group that this SDP row belongs to.

**sdp_instances**

sdp_instances _list_of_sdp_instances_

**Read-only** sdp_row attribute. Returns the list of SDP instances associated with this SDP
row. This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

Set by this command: read_sdp_file


```
Physical–sdp_row Attributes
```
September 2017 648 Product Version 17.1

**size_same**

size_same {false | true}

_Default:_ false

**Read-write** sdp_row attribute. Specifies whether all instances in the row have the same
width as the widest instance in the row.

**Related Information**

**skip_value**

skip_value _integer_

_Default:_ 0

**Read-only** sdp_row attribute. Specifies the number of rows to skip. This attribute can only
have a non-zero value for a column called skip_row_x.

Set by this command: read_sdp_file


```
Physical–site Attributes
```
September 2017 649 Product Version 17.1

**site Attributes**

**class**

class _string_

**Read-only** site attribute. Returns the site class name.

**Related Information**

**height**

height _float_

_Default:_ 0.000

**Read-only** site attribute. Returns the site height in microns.

**Related Information**

**symmetry**

symmetry {X | Y | R90}

**Read-only** site attribute. Returns the site symmetry.

**Related Information**

**width**

width _float_

**Read-only** site attribute. Returns the site width in microns.

Set by this attribute: lef_library on page 617

Set by this attribute: lef_library on page 617

Set by this attribute: lef_library on page 617


```
Physical–site Attributes
```
September 2017 650 Product Version 17.1

**Related Information**

Set by this attribute: lef_library on page 617


```
Physical–slot Attributes
```
September 2017 651 Product Version 17.1

**slot Attributes**

**layer**

layer _string_

**Read-only** slot attribute. Returns the layer associated with this slot.

**Related Information**

**polygons**

polygons **{{** _pt pt pt_ [ _pt_ ] **}** ... **}**

**Read-only** slot attribute. Returns one or more lists. Each list contains a list of coordinates
of at least three points of a polygon that defines a slot. The polygon is generated by
connecting each successive point, and then the first and last points.

**Related Information**

**rects**

rects **{{** { _llx lly_ **} {** _urx ury_ **}}...**

**Read-only** slot attribute. Returns one or more lists. Each list contains the lower left and
upper right coordinates of a rectangular-shaped slot.

**Related Information**

Set by this command: read_def

Related attributes: rects on page 651

```
polygons on page 651
```
Set by this command: read_def

Related attributes: rects on page 651

```
layer on page 651
```
Set by this command: read_def


```
Physical–slot Attributes
```
September 2017 652 Product Version 17.1

Related attributes: layer on page 651

```
polygons on page 651
```

```
Physical–specialnet Attributes
```
September 2017 653 Product Version 17.1

**specialnet Attributes**

**components**

components **{** _componentName pinName_ {0|1} **}...**

**Read-only** specialnet attribute. Returns one or more lists. Each list contains the special
pin on the net, its corresponding component, and an indication whether the pin is part of a
synthesized scan chain.

**Related Information**

**def_name**

def_name _string_

**Read-only** specialnet attribute. Returns the DEF name of the special net.

**Related Information**

**fixedbump**

fixedbump {false | true}

**Read-only** specialnet attribute. Indicates whether the bump net in the special net can be
reassigned.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–specialnet Attributes
```
September 2017 654 Product Version 17.1

**original_name**

original_name _string_

**Read-only** specialnet attribute. Returns the name of the original net that was partitioned
and that includes this special net.

**Related Information**

**path_count**

path_count _integer_

**Read-only** specialnet attribute. Returns the number of paths for this special net. Paths
contain the routing point data in the special wiring statement of the special net that are not
part of the POLYGON or RECT statements.

**Related Information**

**path_index**

path_index _integer_

_Default:_ 0

**Read-write** specialnet attribute. Specifies the index of the path of the special net for
which you want to get more information through the path_value attribute.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Sets this attribute: path_value on page 655


```
Physical–specialnet Attributes
```
September 2017 655 Product Version 17.1

**path_value**

path_value _string_

**Read-only** specialnet attribute. Returns the information for the path identified though the
path_index attribute.

**Related Information**

**pattern**

pattern _string_

**Read-only** specialnet attribute. Returns the routing pattern used for this special net. The
routing pattern can be one of the following:

■ BALANCED—Used to minimize skews in timing delays for clock nets.

■ STEINER—Used to minimize net length.

■ TRUNK—Used to minimize delay for global nets.

■ WIREDLOGIC—Used in ECL designs to connect output and mustjoin pins before routing
to the remaining pins.

**Related Information**

**polygons**

polygons **{{** _layer_ **{** _pt pt pt_ [ _pt_ ] **}** ... **}**

**Read-only** specialnet attribute. Returns one or more lists. Each list defines a polygon on
the specified layer that is part of the routing of this special net.

**Related Information**

Set by this attribute: path_index on page 654

Set by this command: read_def

Set by this command: read_def


```
Physical–specialnet Attributes
```
September 2017 656 Product Version 17.1

**properties**

properties **{** _propertyName propertyValue_ **}** ...

**Read-only** specialnet attribute. Returns one or more lists. Each list contains a property
defined for this specialnet, that is, a property name followed by its value.

**Related Information**

**rc_name**

rc_name _string_

**Read-only** specialnet attribute. Returns the name that Genus gave to this specialnet.

**rectangles**

rectangles **{** _layer llx lly urx ury_ **}** ...

**Read-only** specialnet attribute. Returns one or more lists. Each list defines a rectangle
on the specified layer that is part of the routing of this special net.

**Related Information**

**source**

source _string_

**Read-only** specialnet attribute. Returns how the net was created. The source can be one
of the following:

■ DIST—Net is the result of adding physical components (that is, components that only
connect to power or ground nets), such as filler cells, well-taps, tie-high and tie-low cells,
and decoupling caps.

■ NETLIST—Net is defined in the original netlist. This is the default value, and is not
normally written out in the DEF file.

■ TEST—Net is part of a scan chain.

Set by this command: read_def

Set by this command: read_def


```
Physical–specialnet Attributes
```
September 2017 657 Product Version 17.1

■ TIMING—Net represents a logical rather than physical change to netlist, and is used
typically as a buffer for a clock-tree, or to improve timing on long nets.

■ USER—Net is user defined.

**Related Information**

**style**

style {no_value | _integer_ }

**Read-only** specialnet attribute. Returns the index of the style that defines the outer
boundary for this special net wire. The no_value value indicates that the special net does
not use a style.

**Related Information**

**type**

type _string_

**Read-only** specialnet attribute. Returns the routing wiring type (cover, fixed, or routed) of
the special net.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–specialnet Attributes
```
September 2017 658 Product Version 17.1

**use**

use _string_

**Read-only** specialnet attribute. Returns the use of the specialnet. Following are the
possible values:

■ ANALOG—Used as an analog signal net.

■ CLOCK—Used as a clock net.

■ GROUND—Used as a ground net.

■ POWER—Used as a power net.

■ RESET—Used as a reset net.

■ SCAN—Used as a scan net.

■ SIGNAL—Used as a digital signal net.

■ TIEOFF—Used as a tie-high or tie-low net.

**Related Information**

**voltage**

voltage _float_

**Read-only** specialnet attribute. Returns the voltage of the specialnet.

**Related Information**

**weight**

weight _integer_

**Read-only** specialnet attribute. Returns the weight assigned to the special net.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–style Attributes
```
September 2017 659 Product Version 17.1

**style Attributes**

**index**

index _integer_

**Read-only** style attribute. Returns the style index value (number following a STYLE
statement).

**Related Information**

**polygon**

polygon **{** x y **} {** x y **}...**

**Read-only** style attribute. Returns a list of coordinates from which the style polygon can
be generated.

**Related Information**

Set by this command: read_def

Set by this command: read_def


```
Physical–track Attributes
```
September 2017 660 Product Version 17.1

**track Attributes**

**count**

count _integer_

**Read-only** track attribute. Returns the number of tracks for the layer identified by the
layer attribute in the routing direction identified by the is_horizontal attribute. This
number corresponds to the value specified for the DO keyword in the TRACKS statement in the
DEF file.

**Related Information**

**is_horizontal**

is_horizontal {false | true}

**Read-only** track attribute. Indicates for which direction the track information applies. The
direction is determined by the X or Y specification following the TRACKS statement.

**Related Information**

**is_used**

is_used {false | true}

**Read-only** track attribute. Indicates whether the track is used during the physical layout
estimation.

**layer**

layer _string_

**Read-only** track attribute. Returns the layer to which the track information applies.

Set by this command: read_def

Set by this command: read_def


```
Physical–track Attributes
```
September 2017 661 Product Version 17.1

**Related Information**

**layer_number**

layer_number _integer_

**Read-only** track attribute. Returns the track layer number.

**Related Information**

**macro**

macro _string_

**Read-only** track attribute. Returns the macro associated with these tracks.

**Related Information**

**mask**

mask _integer_

**Read-only** track attribute. Returns the mask number used for the first routing track.in case
double- or triple-patterning lithography is used.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–track Attributes
```
September 2017 662 Product Version 17.1

**multiple**

multiple {false | true}

**Read-only** track attribute. Indicates whether there are multiple track definitions for the
same layer.

**same_mask**

same_mask {false | true}

**Read-only** track attribute. Indicates whether all routing tracks use the same mask as the
first track in case double- or triple-patterning lithography is used.

**start**

start _float_

**Read-only** track attribute. Returns the X or Y coordinate of the first line. The value will be
an X (Y) coordinate if the is_horizontal attribute is set to false (true).

**Related Information**

**step**

step _float_

**Read-only** track attribute. Returns the spacing between the tracks.

**Related Information**

Set by this command: read_def

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 663 Product Version 17.1

**via Attributes**

**bottom_layer**

bottom_layer _string_

**Read-only** via attribute. Returns the name of the bottom routing layer associated with the
via.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**cut_cols**

cut_cols _integer_

**Read-only** via attribute. Returns the number of cut columns that make up the via array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**cut_layer**

cut_layer _string_

**Read-only** via attribute. Returns the name of the cut layer associated with the via.

**Note:** This attribute has no value for fixed vias.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 664 Product Version 17.1

**cut_pattern**

cut_pattern _string_

**Read-only** via attribute. Returns an ASCII string that represents the cut pattern associated
with the via. A cut pattern is used when some of the cuts are missing from the array of cuts.
When no cut pattern is available, all cuts are assumed to be present.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**cut_rows**

cut_rows _integer_

**Read-only** via attribute. Returns the number of cut rows that make up the via array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**height**

height _float_

**Read-only** via attribute. Returns the height of the via.

**Related Information**

**lef_name**

lef_name _string_

**Read-only** via attribute. Returns the LEF name associated with the via.

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 665 Product Version 17.1

**min_route_layer**

min_route_layer _integer_

**Read-only** via attribute. Returns the index value of the bottom routing layer.

**polygons**

polygons **{{** _layer_ mask **{** _pt pt pt_ [ _pt_ ] **}** ... **}**

**Read-only** via attribute. Returns one or more lists. Each list contains a layer name, which
mask for double- or triple-patterning lithography is to be applied to the defined shape, and a
list of coordinates of at least 3 points. A polygon is generated by connecting each successive
point, and then the first and last points.

**Related Information**

**rects**

rects **{{** _layer mask llx lly urx ury_ **}** ... **}**

**Read-only** via attribute. Returns one or more lists. Each list defines the via geometry for
the specified layer: it contains the layer name, which mask for double- or triple-patterning
lithography is to be applied to the defined shape, and the lower left and upper right
coordinates of the via shape. The coordinates are specified in microns and can be floating
numbers.

**Related Information**

**top_layer**

top_layer _string_

**Read-only** via attribute. Returns the name of the top routing layer associated with the via.

**Note:** This attribute has no value for fixed vias.

Set by this command: read_def

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 666 Product Version 17.1

**Related Information**

**viarule_name**

viarule_name _string_

**Read-only** via attribute. Returns the name of the LEF VIARULE that produced this via.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**width**

width _float_

**Read-only** via attribute. Returns the width of the via.

**Related Information**

**xbottom_enclosure**

xbottom_enclosure _float_

**Read-only** via attribute. Returns the required x enclosure (in micron) for the bottom layer.
This enclosure measures the distance in the horizontal direction from the edge of the cut
array to the edge of the bottom metal layer that encloses the cut array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 667 Product Version 17.1

**xbottom_offset**

xbottom_offset _float_

**Read-only** via attribute. Returns the xoffset of the bottom layer (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xcut_size**

xcut_size _float_

**Read-only** via attribute. Returns the required width of the cut layer rectangle (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xcut_spacing**

xcut_spacing _float_

**Read-only** via attribute. Returns the required spacing between cuts in the horizontal
direction. The spacing is measured from one cut edge to the next cut edge and is specified
in microns.

**Note:** This attribute has no value for fixed vias.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 668 Product Version 17.1

**xorigin_offset**

xorigin_offset _float_

**Read-only** via attribute. Returns the x offset of the origin of the via shapes (in micron). By
default, the 0,0 origin of the via is the center of the cut array and the enclosing metal
rectangles.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xtop_enclosure**

xtop_enclosure _float_

**Read-only** via attribute. Returns the required x enclosure for the top layer (in micron). This
enclosure measures the distance in the horizontal direction from the edge of the cut array to
the edge of the top metal layer that encloses the cut array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xtop_offset**

xtop_offset _float_

**Read-only** via attribute. Returns the x offset of the top layer (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 669 Product Version 17.1

**ybottom_enclosure**

ybottom_enclosure _float_

**Read-only** via attribute. Returns the required y enclosure for the bottom layer (in micron).
This enclosure measures the distance in the vertical direction from the edge of the cut array
to the edge of the bottom metal layer that encloses the cut array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**ybottom_offset**

ybottom_offset _float_

**Read-only** via attribute. Returns the y offset of the bottom layer (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

**ycut_size**

ycut_size _float_

**Read-only** via attribute. Returns the required height of the cut layer rectangle (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 670 Product Version 17.1

**ycut_spacing**

ycut_spacing _float_

**Read-only** via attribute. Returns the required spacing between cuts in the vertical direction.
The spacing is measured from one cut edge to the next cut edge and is specified in microns.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**yorigin_offset**

yorigin_offset _float_

**Read-only** via attribute. Returns they offset of the origin of the via shapes (in micron). By
default, the 0,0 origin of the via is the center of the cut array and the enclosing metal
rectangles.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**ytop_enclosure**

ytop_enclosure _float_

**Read-only** via attribute. Returns the required y enclosure for the top layer (in micron). This
enclosure measures the distance in the vertical direction from the edge of the cut array to the
edge of the top metal layer that encloses the cut array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

Set by this command: read_def

Set by this command: read_def

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 671 Product Version 17.1

**ytop_offset**

ytop_offset _float_

**Read-only** via attribute. Returns the y offset of the top layer (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

Set by this command: read_def


```
Physical–via Attributes
```
September 2017 672 Product Version 17.1


September 2017 673 Product Version 17.1

# 9

## Design for Manufacturing

**List**
**_design Attributes_**

■ yield on page 674

**_root Attributes_**

■ optimize_yield on page 675


```
Design for Manufacturing
```
September 2017 674 Product Version 17.1

**design Attributes**

**yield**

yield _number_

**Read-only** design attribute. Returns the total yield for the design.

**Related Information**

Affected by this command: read_dfm

Affects these commands: report_gates -yield

```
report_yield
```

```
Design for Manufacturing
```
September 2017 675 Product Version 17.1

**root Attributes**

**optimize_yield**

optimize_yield {false | true}

_Default_ : false

**Read-write** root attribute. Sets Genus into yield optimization mode. You must set this
attribute to true to use the design for manufacturing (DFM) flow.

**Related Information**

Affects these commands: report_gates -yield

```
report_yield
```
Affects this attribute: yield on page 674


```
Design for Manufacturing
```
September 2017 676 Product Version 17.1


September 2017 677 Product Version 17.1

# 10

## Constraints

**List**
**_clock Attributes_**

■ comment on page 688

■ hold_uncertainty on page 688

■ ideal_transition_max_fall on page 689

■ ideal_transition_max_rise on page 689

■ ideal_transition_min_fall on page 690

■ ideal_transition_min_rise on page 690

■ inverted_sources on page 690

■ is_combinational_source_path on page 691

■ latch_max_borrow on page 691

■ max_capacitance_clock_path_fall on page 691

■ max_capacitance_clock_path_rise on page 692

■ max_capacitance_data_path_fall on page 692

■ max_capacitance_data_path_rise on page 692

■ max_transition_clock_path_fall on page 692

■ max_transition_clock_path_rise on page 692

■ max_transition_data_path_fall on page 692

■ max_transition_data_path_rise on page 692

■ min_pulse_width on page 693

■ network_latency_fall_max on page 693

■ network_latency_fall_min on page 694


```
Constraints—List
```
September 2017 678 Product Version 17.1

■ network_latency_rise_max on page 695

■ network_latency_rise_min on page 696

■ non_inverted_sources on page 696

■ setup_uncertainty on page 697

■ source_latency_early_fall_max on page 697

■ source_latency_early_fall_min on page 698

■ source_latency_early_rise_max on page 699

■ source_latency_early_rise_min on page 699

■ source_latency_late_fall_max on page 700

■ source_latency_late_fall_min on page 701

■ source_latency_late_rise_max on page 702

■ source_latency_late_rise_min on page 703

**_cost_group Attributes_**

■ weight on page 704

**_design Attributes_**

■ early_fall_cell_check_derate_factor on page 705

■ early_fall_clk_cell_derate_factor on page 705

■ early_fall_clk_net_delta_derate_factor on page 705

■ early_fall_clk_net_derate_factor on page 705

■ early_fall_data_cell_derate_factor on page 706

■ early_fall_data_net_delta_derate_factor on page 706

■ early_fall_data_net_derate_factor on page 706

■ early_rise_cell_check_derate_factor on page 707

■ early_rise_clk_cell_derate_factor on page 707

■ early_rise_clk_net_delta_derate_factor on page 707

■ early_rise_clk_net_derate_factor on page 707


```
Constraints—List
```
September 2017 679 Product Version 17.1

■ early_rise_data_cell_derate_factor on page 708

■ early_rise_data_net_delta_derate_factor on page 708

■ early_rise_data_net_derate_factor on page 708

■ force_wireload on page 709

■ ideal_seq_async_pins on page 710

■ latch_borrow on page 710

■ latch_max_borrow on page 711

■ late_fall_cell_check_derate_factor on page 711

■ late_fall_clk_cell_derate_factor on page 712

■ late_fall_clk_net_delta_derate_factor on page 712

■ late_fall_clk_net_derate_factor on page 712

■ late_fall_data_cell_derate_factor on page 712

■ late_fall_data_net_delta_derate_factor on page 713

■ late_fall_data_net_derate_factor on page 713

■ late_rise_cell_check_derate_factor on page 713

■ late_rise_clk_cell_derate_factor on page 713

■ late_rise_clk_net_delta_derate_factor on page 714

■ late_rise_clk_net_derate_factor on page 714

■ late_rise_data_cell_derate_factor on page 714

■ late_rise_data_net_delta_derate_factor on page 715

■ late_rise_data_net_derate_factor on page 715

■ timing_disable_internal_inout_net_arcs on page 716

**_exception Attributes_**

■ comment on page 717

■ cost_group on page 717

■ max on page 717


```
Constraints—List
```
September 2017 680 Product Version 17.1

■ no_compress on page 718

■ user_priority on page 718

**_external_delay Attributes_**

■ clock_network_latency_included on page 719

■ clock_source_latency_included on page 719

■ delay on page 719

**_hinst Attributes_**

■ early_fall_cell_check_derate_factor on page 720

■ early_fall_clk_cell_derate_factor on page 720

■ early_fall_data_cell_derate_factor on page 720

■ early_rise_cell_check_derate_factor on page 720

■ early_rise_clk_cell_derate_factor on page 720

■ early_rise_data_cell_derate_factor on page 721

■ late_fall_cell_check_derate_factor on page 721

■ late_fall_clk_cell_derate_factor on page 721

■ late_fall_data_cell_derate_factor on page 721

■ late_rise_cell_check_derate_factor on page 721

■ late_rise_clk_cell_derate_factor on page 721

■ late_rise_data_cell_derate_factor on page 722

**_hnet Attributes_**

■ hdl_type on page 723

**_hpin Attributes_**

■ break_timing_paths on page 724

■ hold_uncertainty on page 725


```
Constraints—List
```
September 2017 681 Product Version 17.1

■ ideal_driver on page 725

■ ideal_network on page 726

■ is_ideal_network on page 727

■ min_pulse_width on page 728

■ network_latency_fall_max on page 729

■ network_latency_fall_max on page 729

■ network_latency_fall_min on page 730

■ network_latency_rise_max on page 731

■ network_latency_rise_min on page 732

■ setup_uncertainty on page 733

■ source_latency_early_fall_max on page 734

■ source_latency_early_fall_max on page 734

■ source_latency_early_fall_min on page 735

■ source_latency_early_rise_max on page 736

■ source_latency_early_rise_min on page 737

■ source_latency_late_fall_max on page 738

■ source_latency_late_fall_min on page 739

■ source_latency_late_rise_max on page 740

■ source_latency_late_rise_min on page 741

■ timing_case_logic_value on page 742

**_inst Attributes_**

■ disabled_arcs on page 743

■ early_fall_cell_check_derate_factor on page 743

■ early_fall_clk_cell_derate_factor on page 743

■ early_fall_data_cell_derate_factor on page 744

■ early_rise_cell_check_derate_factor on page 744


```
Constraints—List
```
September 2017 682 Product Version 17.1

■ early_rise_clk_cell_derate_factor on page 744

■ early_rise_data_cell_derate_factor on page 744

■ latch_borrow on page 744

■ latch_max_borrow on page 745

■ late_fall_cell_check_derate_factor on page 745

■ late_fall_clk_cell_derate_factor on page 745

■ late_fall_data_cell_derate_factor on page 745

■ late_rise_cell_check_derate_factor on page 746

■ late_rise_clk_cell_derate_factor on page 746

■ late_rise_data_cell_derate_factor on page 746

**_library_domain Attributes_**

■ aocv_library on page 747

■ link_library on page 747

■ operating_conditions on page 747

■ target_library on page 748

■ wireload_selection on page 749

**_mode Attributes_**

■ default on page 750

**_module Attributes_**

■ force_wireload on page 751

**_pin Attributes_**

■ break_timing_paths on page 752

■ hold_uncertainty on page 753

■ ideal_driver on page 753


```
Constraints—List
```
September 2017 683 Product Version 17.1

■ ideal_driver on page 753

■ ideal_driver on page 753

■ ideal_network on page 754

■ is_ideal_network on page 755

■ latch_max_borrow on page 756

■ min_pulse_width on page 756

■ network_latency_fall_max on page 757

■ network_latency_fall_min on page 758

■ network_latency_rise_max on page 759

■ network_latency_rise_min on page 760

■ setup_uncertainty on page 761

■ source_latency_early_fall_max on page 762

■ source_latency_early_fall_max on page 762

■ source_latency_early_fall_max on page 762

■ source_latency_early_fall_max on page 762

■ source_latency_early_fall_min on page 763

■ source_latency_early_rise_max on page 764

■ source_latency_early_rise_min on page 765

■ source_latency_late_fall_max on page 766

■ source_latency_late_fall_min on page 767

■ source_latency_late_rise_max on page 768

■ source_latency_late_rise_min on page 769

■ timing_case_logic_value on page 770

**_port Attributes_**

■ break_timing_paths on page 771

■ drive_resistance_fall_max on page 772


```
Constraints—List
```
September 2017 684 Product Version 17.1

■ drive_resistance_fall_min on page 772

■ drive_resistance_rise_max on page 772

■ drive_resistance_rise_min on page 772

■ driver_from_pin_fall_max on page 773

■ driver_from_pin_fall_min on page 773

■ driver_from_pin_rise_max on page 773

■ driver_from_pin_rise_min on page 773

■ driver_ignore_drc on page 773

■ driver_ignore_drc_by_mode on page 773

■ driver_input_slew_fall_to_fall_max on page 774

■ driver_input_slew_fall_to_fall_min on page 774

■ driver_input_slew_fall_to_rise_max on page 774

■ driver_input_slew_fall_to_rise_min on page 774

■ driver_input_slew_rise_to_fall_max on page 774

■ driver_input_slew_rise_to_fall_min on page 775

■ driver_input_slew_rise_to_rise_max on page 775

■ driver_input_slew_rise_to_rise_min on page 775

■ driver_pin_fall_max on page 775

■ driver_pin_fall_min on page 776

■ driver_pin_rise_max on page 776

■ driver_pin_rise_min on page 776

■ external_capacitance_max on page 776

■ external_capacitance_min on page 777

■ external_capacitance_min on page 777

■ external_driven_pin_fall on page 777

■ external_driven_pin_rise on page 777

■ external_fanout_load on page 777


```
Constraints—List
```
September 2017 685 Product Version 17.1

■ external_non_tristate_drivers on page 778

■ external_pin_cap on page 778

■ external_resistance on page 778

■ external_wire_cap on page 779

■ external_wire_res on page 779

■ external_wireload_fanout on page 780

■ external_wireload_model on page 780

■ hold_uncertainty on page 781

■ ideal_driver on page 781

■ ideal_network on page 782

■ input_slew_max_fall on page 782

■ input_slew_max_rise on page 783

■ input_slew_min_fall on page 783

■ input_slew_min_rise on page 783

■ is_ideal_network on page 784

■ min_capacitance on page 784

■ min_pulse_width on page 785

■ network_latency_fall_max on page 786

■ network_latency_fall_min on page 787

■ network_latency_rise_max on page 788

■ network_latency_rise_min on page 789

■ setup_uncertainty on page 790

■ source_latency_early_fall_max on page 791

■ source_latency_early_fall_min on page 792

■ source_latency_early_rise_max on page 793

■ source_latency_early_rise_min on page 794

■ source_latency_late_fall_max on page 795


```
Constraints—List
```
September 2017 686 Product Version 17.1

■ source_latency_late_fall_min on page 796

■ source_latency_late_rise_max on page 797

■ source_latency_late_rise_min on page 798

■ timing_case_logic_value on page 799

**_root Attributes_**

■ aae_enabled on page 800

■ aocv_library on page 800

■ case_analysis_multi_driver_propagation on page 800

■ case_analysis_propagation_for_icg on page 801

■ case_analysis_sequential_propagation on page 802

■ convert_rising_falling_arcs_to_combo_arcs on page 802

■ define_clock_with_new_cost_group on page 802

■ detailed_sdc_messages on page 803

■ enable_data_check on page 806

■ ignore_scan_combinational_arcs on page 807

■ lbr_clock_isolation_support on page 807

■ link_library on page 807

■ operating_conditions on page 808

■ phys_socv on page 808

■ scale_factor_group_path_weights on page 808

■ sdc_filter_match_more_slashes on page 809

■ sdc_flat_view_default on page 809

■ sdc_match_more_slashes on page 810

■ show_wns_in_log on page 810

■ support_combo_clock on page 812

■ target_library on page 812


```
Constraints—List
```
September 2017 687 Product Version 17.1

■ tim_ignore_data_check_for_non_endpoint_pins on page 813

■ time_recovery_arcs on page 813

■ timing_analysis_type on page 814

■ timing_disable_non_sequential_checks on page 815

■ timing_library_lookup_drv_per_frequency on page 816

■ timing_no_path_segmentation on page 817

■ timing_report_enable_common_header on page 818

■ timing_report_endpoint_fields on page 818

■ timing_report_fields on page 819

■ timing_report_load_unit on page 819

■ timing_report_path_type on page 820

■ timing_report_time_unit on page 820

■ timing_report_unconstrained on page 821

■ use_multi_clks_latency_uncertainty_optimize on page 821

■ use_multi_clks_latency_uncertainty_report on page 822

■ wireload_mode on page 823

■ wireload_selection on page 824

■ write_sdc_use_libset_name_set_dont_use on page 825


```
Constraints—clock Attributes
```
September 2017 688 Product Version 17.1

**clock Attributes**

**comment**

comment _string_

**Read-write** clock attribute. Specifies the comment tagged to this clock.

**Related Information**

**hold_uncertainty**

hold_uncertainty _delay_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the uncertainty in the arrival times of capturing edges
(in picoseconds) for the clock in early-mode (hold) timing analysis.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Set by one of these commands: create_clock
create_generated_clock
Related attribute: (exception) comment on page 717
```
```
Related attributes: (hpin) hold_uncertainty on page 725
(pin) hold_uncertainty on page 753
(port) hold_uncertainty on page 781
(clock) setup_uncertainty on page 697
```

```
Constraints—clock Attributes
```
September 2017 689 Product Version 17.1

**ideal_transition_max_fall**

ideal_transition_max_fall _float_

_Default_ : 0.0

**Read-write** clock attribute. Specifies the maximum fall slew value in picoseconds. The slew
can affect both the delay through the sequential devices and the setup requirements within
them.

**Related Information**

**ideal_transition_max_rise**

ideal_transition_max_rise _float_

_Default_ : 0.0

**Read-write** clock attribute. Specifies the maximum rise slew value in picoseconds. The
slew can affect both the delay through the sequential devices and the setup requirements
within them.

**Related Information**

```
Related attributes: (hpin) slew on page 1245
(pin) slew on page 1327
```
```
Related attributes: (hpin) slew on page 1245
(pin) slew on page 1327
```

```
Constraints—clock Attributes
```
September 2017 690 Product Version 17.1

**ideal_transition_min_fall**

ideal_transition_min_fall _float_

_Default_ : 0.0

**Read-write** clock attribute. Specifies the minimum fall slew value in picoseconds. Genus
ignores (does not use) the minimum values but they can be passed to downstream tools. The
slew can affect both the delay through the sequential devices and the setup requirements
within them.

**Related Information**

**ideal_transition_min_rise**

ideal_transition_min_rise _float_

_Default_ : 0.0

**Read-write** clock attribute. Specifies the minimum rise slew value in picoseconds. Genus
ignores (does not use) the minimum values but they can be passed to downstream tools. The
slew can affect both the delay through the sequential devices and the setup requirements
within them.

**Related Information**

**inverted_sources**

inverted_sources _string_

**Read-write** clock attribute. Specifies a Tcl list of the ports and pins that are inverted
sources of the clock waveform.

```
Related attributes: (hpin) slew on page 1245
(pin) slew on page 1327
```
```
Related attributes: (hpin) slew on page 1245
(pin) slew on page 1327
```

```
Constraints—clock Attributes
```
September 2017 691 Product Version 17.1

**Related Information**

**is_combinational_source_path**

is_combinational_source_path {false | true}

**Read-write** clock attribute. Indicates whether the generated clock was created with the
-combinational option. This information is only used by the write_sdc command.

**latch_max_borrow**

latch_max_borrow {no_value | _integer_ }

_Default_ : no_value

**Read-write** clock attribute. Specifies the maximum amount of time that can be borrowed,
in picoseconds, from the next clock cycle. The specified value must be an integer greater or
equal to 0 (decimal values are rounded to the nearest integer) or no_value. This attribute is
available on latch cells, clocks, or on a design. If it is set on a latch cell, it replaces the value
set on the design. If the latch_borrow attribute has already been set, then the
latch_max_borrow attribute is ignored.

**Related Information**

**max_capacitance_clock_path_fall**

max_capacitance_clock_path_fall {inf | _float_ }

**Read-write** clock attribute. Returns the fall max_capacitance value on clock paths.

```
Related attribute: non_inverted_sources on page 696
```
```
Affected by these attributes: (design) latch_borrow on page 710
(inst) latch_borrow on page 744
(design) latch_max_borrow on page 711
(inst) latch_max_borrow on page 745
(pin) latch_max_borrow on page 756
```

```
Constraints—clock Attributes
```
September 2017 692 Product Version 17.1

**max_capacitance_clock_path_rise**

max_capacitance_clock_path_rise {inf | _float_ }

**Read-write** clock attribute. Returns the rise max_capacitance value on clock paths.

**max_capacitance_data_path_fall**

max_capacitance_data_path_fall {inf | _float_ }

**Read-write** clock attribute. Returns the fall max_capacitance value on data paths.

**max_capacitance_data_path_rise**

max_capacitance_data_path_rise {inf | _float_ }

**Read-write** clock attribute. Returns the rise max_capacitance value on data paths.

**max_transition_clock_path_fall**

max_transition_clock_path_fall {inf | _float_ }

**Read-write** clock attribute. Returns the fall max_transition value on clock paths.

**max_transition_clock_path_rise**

max_transition_clock_path_rise {inf | _float_ }

**Read-write** clock attribute. Returns the rise max_transition value on clock paths.

**max_transition_data_path_fall**

max_transition_data_path_fall {inf | _float_ }

**Read-write** clock attribute. Returns the fall max_transition value on data paths.

**max_transition_data_path_rise**

max_transition_data_path_rise {inf | _float_ }

**Read-write** clock attribute. Returns the rise max_transition value on data paths.


```
Constraints—clock Attributes
```
September 2017 693 Product Version 17.1

**min_pulse_width**

min_pulse_width { {no_value no_value} | _Tcl_list_ }

**Read-write** clock attribute. Specifies the minimum pulse width constraint on the low and
high signal levels of the clock. You can specify one or two values.

If you specify a single value, then the same constraint applies to the low and high signal
values of the clock. If you specify a Tcl list containing two values, then the first value applies
to the low signal of the clock, while the second value applies to the high signal value of the
clock.

**Related Information**

**network_latency_fall_max**

network_latency_fall_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

```
Related attributes: (hpin) min_pulse_width on page 728
(pin) min_pulse_width on page 756
(port) min_pulse_width on page 785
```

```
Constraints—clock Attributes
```
September 2017 694 Product Version 17.1

**Related Information**

**network_latency_fall_min**

network_latency_fall_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes: (hpin) network_latency_fall_max on page 729
```
```
(pin) network_latency_fall_max on page 757
(port) network_latency_fall_max on page 786
(clock) network_latency_fall_min on page 694
(clock) network_latency_rise_max on page 695
(clock) network_latency_rise_min on page 696
```
```
Related attributes: (hpin) network_latency_fall_min on page 730
(pin) network_latency_fall_min on page 758
(port) network_latency_fall_min on page 787
(clock) network_latency_fall_max on page 693
```

```
Constraints—clock Attributes
```
September 2017 695 Product Version 17.1

**network_latency_rise_max**

network_latency_rise_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
(clock) network_latency_rise_max on page 695
(clock) network_latency_rise_min on page 696
```
```
Related attributes: (hpin) network_latency_rise_max on page 731
(pin) network_latency_rise_max on page 759
(port) network_latency_rise_max on page 788
(clock) network_latency_fall_max on page 693
(clock) network_latency_fall_min on page 694
(clock) network_latency_fall_min on page 694
```

```
Constraints—clock Attributes
```
September 2017 696 Product Version 17.1

**network_latency_rise_min**

network_latency_rise_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

**non_inverted_sources**

non_inverted_sources _Tcl_list_

**Read-write** clock attribute. Specifies a Tcl list of the ports and pins that are sources of the
clock waveform.

```
Related attributes: (hpin) network_latency_rise_min on page 732
(pin) network_latency_rise_min on page 760
(port) network_latency_rise_min on page 789
(clock) network_latency_fall_max on page 693
(clock) network_latency_fall_min on page 694
(clock) network_latency_rise_max on page 695
```

```
Constraints—clock Attributes
```
September 2017 697 Product Version 17.1

**Related Information**

**setup_uncertainty**

setup_uncertainty _delay_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the uncertainty of the ideal clock waveform edges (in
picoseconds) in late-mode (setup) timing analysis.

**Related Information**

**source_latency_early_fall_max**

source_latency_early_fall_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

```
Related attribute: inverted_sources on page 690
```
```
Related attributes: (hpin) setup_uncertainty on page 733
(pin) setup_uncertainty on page 761
(port) setup_uncertainty on page 790
(clock) hold_uncertainty on page 688
```

```
Constraints—clock Attributes
```
September 2017 698 Product Version 17.1

**Related Information**

**source_latency_early_fall_min**

source_latency_early_fall_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis..

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes: (hpin) source_latency_early_fall_max on page 734
```
```
(pin) source_latency_early_fall_max on page 762
(port) source_latency_early_fall_max on page 791
(clock) source_latency_early_fall_min on page 698
(clock) source_latency_early_rise_max on page 699
(clock) source_latency_early_rise_min on page 699
```
```
Related attributes: (hpin) source_latency_early_fall_min on page 735
(pin) source_latency_early_fall_min on page 763
(port) source_latency_early_fall_min on page 792
(clock) source_latency_early_fall_max on page 697
(clock) source_latency_early_rise_max on page 699
(clock) source_latency_early_rise_min on page 699
```

```
Constraints—clock Attributes
```
September 2017 699 Product Version 17.1

**source_latency_early_rise_max**

source_latency_early_rise_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

**source_latency_early_rise_min**

source_latency_early_rise_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis. You can specify a Tcl list of four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

```
Related attributes: (hpin) source_latency_early_rise_max on page 736
(pin) source_latency_early_rise_max on page 764
(port) source_latency_early_rise_max on page 793
(clock) source_latency_early_fall_max on page 697
(clock) source_latency_early_fall_min on page 698
(clock) source_latency_early_rise_min on page 699
```

```
Constraints—clock Attributes
```
September 2017 700 Product Version 17.1

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

**source_latency_late_fall_max**

source_latency_late_fall_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency between the falling
edge of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes: (hpin) source_latency_early_rise_min on page 737
(pin) source_latency_early_rise_min on page 765
(port) source_latency_early_rise_min on page 794
(clock) source_latency_early_fall_max on page 697
(clock) source_latency_early_fall_min on page 698
(clock) source_latency_early_rise_max on page 699
```
```
Related attributes: (hpin) source_latency_late_fall_max on page 738
(pin) source_latency_late_fall_max on page 766
```

```
Constraints—clock Attributes
```
September 2017 701 Product Version 17.1

**source_latency_late_fall_min**

source_latency_late_fall_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency between the fall edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
(port) source_latency_late_fall_max on page 795
(clock) source_latency_late_fall_min on page 701
(clock) source_latency_late_rise_max on page 702
(clock) source_latency_late_rise_min on page 703
```
```
Related attributes: (hpin) source_latency_late_fall_min on page 739
(pin) source_latency_late_fall_min on page 767
(port) source_latency_late_fall_min on page 796
(clock) source_latency_late_fall_max on page 700
```
```
(clock) source_latency_late_rise_max on page 702
(clock) source_latency_late_rise_min on page 703
```

```
Constraints—clock Attributes
```
September 2017 702 Product Version 17.1

**source_latency_late_rise_max**

source_latency_late_rise_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency between the rising
edge of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes: (hpin) source_latency_late_rise_max on page 740
(pin) source_latency_late_rise_max on page 768
(port) source_latency_late_rise_max on page 797
(clock) source_latency_late_fall_max on page 700
(clock) source_latency_late_fall_min on page 701
(clock) source_latency_late_rise_min on page 703
```

```
Constraints—clock Attributes
```
September 2017 703 Product Version 17.1

**source_latency_late_rise_min**

source_latency_late_rise_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency between the rising
edge of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes: (hpin) source_latency_late_rise_min on page 741
(pin) source_latency_late_rise_min on page 769
(port) source_latency_late_rise_min on page 798
(clock) source_latency_late_fall_max on page 700
(clock) source_latency_late_fall_min on page 701
(clock) source_latency_late_rise_max on page 702
```

```
Constraints—cost_group Attributes
```
September 2017 704 Product Version 17.1

**cost_group Attributes**

**weight**

weight _float_

_Default_ : 1.0

**Read-write** cost_group attribute. Specifies the weight value specified using the _-_ weight
option of the define_cost_group command. You can override this value using the set_db
command.

**Related Information**

```
Set by this command: define_cost_group
```

```
Constraints—design Attributes
```
September 2017 705 Product Version 17.1

**design Attributes**

**early_fall_cell_check_derate_factor**

early_fall_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the cell check derating factor specified through the
set_timing_derate command with the -early -fall -cell_check options.

**early_fall_clk_cell_derate_factor**

early_fall_clk_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate command with the -early -fall -clock options.

**early_fall_clk_net_delta_derate_factor**

early_fall_clk_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for the delta portion of the
falling delays on the clock path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**early_fall_clk_net_derate_factor**

early_fall_clk_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for falling static delays on
clock path nets. You can use -index option of the get_db command to return the derate
factor for a specific view.

```
Set by this command: set_timing_derate
```

```
Constraints—design Attributes
```
September 2017 706 Product Version 17.1

**Related Information**

**early_fall_data_cell_derate_factor**

early_fall_data_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early data paths specified
through the set_timing_derate command with the -early -fall -data options.

**early_fall_data_net_delta_derate_factor**

early_fall_data_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for the delta portion of the
falling delays on the data path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**early_fall_data_net_derate_factor**

early_fall_data_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for falling static delays on
data path nets. You can use -index option of the get_db command to return the derate
factor for a specific view.

**Related Information**

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraints—design Attributes
```
September 2017 707 Product Version 17.1

**early_rise_cell_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the cell check derating factor specified through the
set_timing_derate command with the -early -rise -cell_check options.

**early_rise_clk_cell_derate_factor**

early_rise_clk_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate command with the -early -rise -clock options.

**early_rise_clk_net_delta_derate_factor**

early_rise_clk_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for the delta portion of the
rising delays on the clock path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**early_rise_clk_net_derate_factor**

early_rise_clk_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for rising static delays on
clock path nets. You can use -index option of the get_db command to return the derate
factor for a specific view.

**Related Information**

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraints—design Attributes
```
September 2017 708 Product Version 17.1

**early_rise_data_cell_derate_factor**

early_rise_data_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early data paths specified
through the set_timing_derate command with the -early -rise -data options.

**early_rise_data_net_delta_derate_factor**

early_rise_data_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for the delta portion of the
rising delays on the data path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**early_rise_data_net_derate_factor**

early_rise_data_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for rising static delays on
data path nets. You can use -index option of the get_db command to return the derate
factor for a specific view.

**Related Information**

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraints—design Attributes
```
September 2017 709 Product Version 17.1

**force_wireload**

force_wireload {auto_select | _custom_wireload_ | none | inherit}

_Default_ : auto_select

**Read-write** design attribute. Forces Genus to use the specified wire-load model.

**Note:** When you set this attribute on the design it does not affect any modules on which this
attribute was set, unless the value on the module was set to inherit.

**Related Information**

```
auto_select Automatically selects wire-load models according to the
wire-load selection table or default wire-load model in the
technology library.
custom_wireload Forces Genus to use the specified custom wire-load model.
Specify the hierarchical path to the wire-load model to be used.
inherit Causes the same behavior as auto_select.
none Prevents use of any wire-load models.
```
```
Affects these attributes: (module) force_wireload on page 751
(design) wireload on page 1166
Affected by this attribute: wireload_selection on page 824
Related attribute: wireload_mode on page 823
```

```
Constraints—design Attributes
```
September 2017 710 Product Version 17.1

**ideal_seq_async_pins**

ideal_seq_async_pins {true | false}

_Default_ : true

**Read-write** design attribute. Affects those nets that have both asynchronous and
synchronous loads. If this attribute is set to true, Genus will only treat the asynchronous
loads as ideal (0 capacitance) and not the entire net. Only the synchronous loads will be used
to compute the total load capacitance of these nets during timing and optimization. For
example, if there are 20 asynchronous reset loads on a net and each has a load capacitance
of 100 and there is also two D-pin loads and each has a load capacitance of 150, the total
load capacitance of the net is:

2 * 150 = 300

When a net has an inverter or buffer tree that in turn drives the synchronous or asynchronous
loads, then any asynchronous pin of a register is considered to be an asynchronous load. Any
inverter or buffer that drives *only* other asynchronous loads is itself considered to be an
asynchronous load for its driver net. Thus, if a buffer or inverter tree drives asynchronous or
synchronous loads, the asynchronous selection process is propagated backwards through
the chain of buffers or inverter.

**Example**

genus@root:> set_db design:rtor .ideal_seq_async_pins false
Setting attribute of design 'rtor': 'ideal_seq_async_pins' = false
1 false

**latch_borrow**

latch_borrow {no_value | _float_ }

_Default_ : no_value

**Read-write** design attribute. Specifies the time (in ps) borrowed from the next clock cycle.
If set to no_value, the latch borrow values are computed dynamically.

**Example**

The following example sets a latch_borrow value of 300 p.s:

genus@root:> set_db [vfind / -design rtor] .latch_borrow 300
Setting attribute of design 'rtor': 'latch_borrow' = 300.0
1 300.0


```
Constraints—design Attributes
```
September 2017 711 Product Version 17.1

**Related Information**

**latch_max_borrow**

latch_max_borrow {no_value | _integer_ }

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum amount of time that can be borrowed,
in picoseconds, from the next clock cycle. The specified value must be an integer greater or
equal to 0 (decimal values are rounded to the nearest integer) or no_value. This attribute is
available on latch cells, clocks, clock (enable) pin, data pin, or on a design. If the attribute is
set on multiple objects that overlap each other, for example a latch instance and its data pin,
the minimum value will be taken. If the latch_borrow attribute has already been set, then
the latch_max_borrow attribute is ignored.

**Related Information**

**late_fall_cell_check_derate_factor**

late_fall_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the cell check derating factor specified through the
set_timing_derate command with the -late -fall -cell_check options.

```
Affected by this attribute: latch_max_borrow on page 711
```
```
Related attribute: (inst) latch_borrow on page 744
```
```
Affected by these attributes: (design) latch_borrow on page 710
(clock) latch_max_borrow on page 691
(inst) latch_max_borrow on page 745
(pin) latch_max_borrow on page 756
Related attribute: (design) latch_max_borrow on page 711
```

```
Constraints—design Attributes
```
September 2017 712 Product Version 17.1

**late_fall_clk_cell_derate_factor**

late_fall_clk_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate command with the -late -fall -clock options.

**late_fall_clk_net_delta_derate_factor**

late_fall_clk_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for the delta portion of the
falling delays on the clock path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**late_fall_clk_net_derate_factor**

late_fall_clk_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for falling static delays on clock
path nets. You can use -index option of the get_db command to return the derate factor
for a specific view.

**Related Information**

**late_fall_data_cell_derate_factor**

late_fall_data_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early data paths specified
through the set_timing_derate command with the -late -fall -data options.

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraints—design Attributes
```
September 2017 713 Product Version 17.1

**late_fall_data_net_delta_derate_factor**

late_fall_data_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for the delta portion of the
falling delays on the data path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**late_fall_data_net_derate_factor**

late_fall_data_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for falling static delays on data
path nets. You can use -index option of the get_db command to return the derate factor
for a specific view.

**Related Information**

**late_rise_cell_check_derate_factor**

late_rise_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the cell check derating factor specified through the
set_timing_derate command with the -late -rise -cell_check options.

**late_rise_clk_cell_derate_factor**

late_rise_clk_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate command with the -late -rise -clock options.

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraints—design Attributes
```
September 2017 714 Product Version 17.1

**late_rise_clk_net_delta_derate_factor**

late_rise_clk_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for the delta portion of the
rising delays on the clock path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**late_rise_clk_net_derate_factor**

late_rise_clk_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for rising static delays on clock
path nets. You can use -index option of the get_db command to return the derate factor
for a specific view.

**Related Information**

**late_rise_data_cell_derate_factor**

late_rise_data_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early data paths specified
through the set_timing_derate command with the -late -rise -data options.

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraints—design Attributes
```
September 2017 715 Product Version 17.1

**late_rise_data_net_delta_derate_factor**

late_rise_data_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for the delta portion of the
rising delays on the data path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**late_rise_data_net_derate_factor**

late_rise_data_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for rising static delays on data
path nets. You can use -index option of the get_db command to return the derate factor
for a specific view.

**Related Information**

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraints—design Attributes
```
September 2017 716 Product Version 17.1

**timing_disable_internal_inout_net_arcs**

timing_disable_internal_inout_net_arcs {false | true}

_Default_ : false

**Read-write** design attribute. Determines whether to disable the path from internal drivers
of multi-driven nets when the net is connected to a bidirectional I/O port.

If this attribute is set to true, the following applies to multi-driven nets connected to an I/O
port:

■ All timing paths starting from drivers other than the I/O port to loads of the net are
disabled.

■ The only valid paths are from drivers other than the I/O port to the I/O and from the I/O
to the loads.

■ The slew value at the input pin of the loads is propagated from the I/O ports.

■ In case of multiple I/O ports, the worst slew among the I/O ports gets propagated to the
input pin of the loads.


```
Constraints—exception Attributes
```
September 2017 717 Product Version 17.1

**exception Attributes**

**comment**

comment _string_

**Read-write** exception attribute. Specifies the comment tagged to this exception.

**Related Information**

**cost_group**

cost_group _string_

**Read-write** exception attribute. Specifies the cost group to which a path_group
exception belongs.

**Related Information**

**max**

max {true | false}

_Default_ : true

**Read-write** exception attribute. Indicates if the exception was created for a MAX delay
analysis. This attribute is set when you read in SDC constraints.

**Note:** Genus always performs a MAX delay analysis.

```
Set by one of these commands: group_path
set_clock_groups
set_false_path
set_max_delay
set_min_delay
set_multicycle_path
Related attribute: (clock) comment on page 688
```
Set by this command: define_cost_group


```
Constraints—exception Attributes
```
September 2017 718 Product Version 17.1

**no_compress**

no_compress {false | true}

_Default_ : false

**Read-write** exception attribute. Add control over compression of exceptions. By default,
the exceptions are compressed.

**user_priority**

user_priority _integer_

_Default_ : 0

**Read-write** exception attribute. Specifies the user priority associated with a timing
exception.

A timing path can meet the criteria of from-points, through-points, and to-points for a number
of timing exceptions. However, only one exception can be applied to the path. Also, only one
exception of type path_group can be applied to a path.

**Note:** This attribute is a read-only attribute for path_adjust exceptions. It does not make
sense to associate a priority with path_adjust exceptions because multiple path_adjust
exceptions can be applied to a single path.

**Related Information**

```
Related attribute: priority on page 1170
```

```
Constraints—external_delay Attributes
```
September 2017 719 Product Version 17.1

**external_delay Attributes**

**clock_network_latency_included**

clock_network_latency_included {false | true}

_Default_ : false

**Read-write** external_delay attribute. When set to true, the external_delay delay
value (in ps) includes the clock latency values (in ps).

Normally, Genus constrains paths with both the external_delay value (in ps) and the clock
network latency values (in ps). If this attribute is set to true, Genus ignores the clock network
latency values if an external_delay on the path is already adjusting for the clock latency
values.

**clock_source_latency_included**

clock_source_latency_included {false | true}

_Default_ : false

**Read-only** external_delay attribute. When set to true, the external_delay delay
value (in p.s.) includes the clock source latency values (in p.s.).

Normally, Genus constrains paths with both the external_delay value (in p.s.) and the
clock source latency values (in p.s.). If this attribute is set to true, Genus ignores the clock
source latency values if an external_delay on the path is already adjusting for the clock
latency values.

**delay**

delay _integer_list_

**Read-write** external_delay attribute. Specifies the minimum and maximum rise and fall
delay values of the external_delay constraint.

**Note:** Genus does not use the minimum values, but storing the minimum values allows
Genus to write out the SDC constraints correctly.

**Related Information**

Set by these commands: set_input_delay

```
set_output_delay
```

```
Constraints—hinst Attributes
```
September 2017 720 Product Version 17.1

**hinst Attributes**

**early_fall_cell_check_derate_factor**

early_fall_cell_check_derate_factor _float_

**Read-write** hinst attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -early -fall -cell_check options.

**early_fall_clk_cell_derate_factor**

early_fall_clk_cell_derate_factor _float_

**Read-write** hinst attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate with the -early -fall -clock options.

**early_fall_data_cell_derate_factor**

early_fall_data_cell_derate_factor _float_

**Read-write** hinst attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -early -fall -data options.

**early_rise_cell_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** hinst attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -early -rise -cell_check options.

**early_rise_clk_cell_derate_factor**

early_rise_clk_cell_derate_factor _float_

**Read-write** hinst attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate with the -early -rise -clock options.


```
Constraints—hinst Attributes
```
September 2017 721 Product Version 17.1

**early_rise_data_cell_derate_factor**

early_rise_data_cell_derate_factor _float_

**Read-write** hinst attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -early -rise -data options.

**late_fall_cell_check_derate_factor**

late_fall_cell_check_derate_factor _float_

**Read-write** hinst attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -late -fall -cell_check options.

**late_fall_clk_cell_derate_factor**

late_fall_clk_cell_derate_factor _float_

**Read-write** hinst attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate with the -late -fall -clock options.

**late_fall_data_cell_derate_factor**

late_fall_data_cell_derate_factor _float_

**Read-write** hinst attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -late -fall -data options.

**late_rise_cell_check_derate_factor**

late_rise_cell_check_derate_factor _float_

**Read-write** hinst attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -late -rise -cell_check options.

**late_rise_clk_cell_derate_factor**

late_rise_clk_cell_derate_factor _float_

**Read-write** hinst attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate with the -late -rise -clock options.


```
Constraints—hinst Attributes
```
September 2017 722 Product Version 17.1

**late_rise_data_cell_derate_factor**

late_rise_data_cell_derate_factor _float_

**Read-write** hinst attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -late -rise -data options.


```
Constraints—hnet Attributes
```
September 2017 723 Product Version 17.1

**hnet Attributes**

**hdl_type**

hdl_type {wire | wand | wor | supply0 | supply1}

_Default_ : wire

**Read-write** hnet attribute. Specifies the type of the net.


```
Constraints—hpin Attributes
```
September 2017 724 Product Version 17.1

**hpin Attributes**

**break_timing_paths**

break_timing_paths {false | true | clock_gating | propagate_slews | set_data_check
| set_dont_time | set_max_delay}

_Default_ : false

**Read-write** hpin attribute. Controls whether to break the timing path at the specified pin. By
default the timing path is not broken. Some values are set by the tool.

**Related Information**

```
clock_gating Set by the tool when a set_clock_gating_check constraint
is set at the specified pin.
false Prevents that the timing path is broken at the specified pin and
allows the slew values to propagate through the pin.
propagate_slews Allows the timing path to be broken at the specified pin but does
allow slews to propagate through the pin.
set_data_check Set by the tool when a set_data_check constraint is set at
the specified pin.
set_dont_time Set by the tool when a set_dont_time constraint is set at the
specified pin.
set_max_delay Set by the tool when a set_max_delay constraint is set from
or to the specified pin.
true Allows the timing path is broken at the specified pin and does
not allow slews to propgate through the pin.
Note: Can be set by the tool when reading SDC constraints.
```
```
Affects these commands: report_clocks
report_qor
report_timing
write_sdc
Related commands: path_adjust
set_path_specification
```

```
Constraints—hpin Attributes
```
September 2017 725 Product Version 17.1

**hold_uncertainty**

hold_uncertainty { {no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value

**Read-write** hpin attribute. Specifies the uncertainty in the arrival times of capturing edges
(in picoseconds) for the clock in early-mode (hold) timing analysis. Genus ignores (does not
use) this value in optimization and timing analysis, but can pass it to downstream tools.

If you specify a single value, then both the rising and falling edge are set to that single value.
If you specify a Tcl list containing two values, then the two values are interpreted as the rising
and falling edge.

**Related Information**

**ideal_driver**

ideal_driver {false | true}

_Default_ : false

**Read-write** hpin attribute. Indicates if the pin is to be considered an ideal driver.

If the pin is an ideal driver, the timer and optimizer will not attempt to optimize any net driven
by this pin. Therefore, transitions, connect delay, and design rule constraints of this pin are
ignored. This attribute is available on both mapped and unmapped netlists.

**Related Information**

```
Related attributes: (pin) break_timing_paths on page 752
(port) break_timing_paths on page 771
```
```
Related attributes: (clock) hold_uncertainty on page 688
(pin) hold_uncertainty on page 753
(port) hold_uncertainty on page 781
(hpin) setup_uncertainty on page 733
```
```
Affected by this attribute: ideal_seq_async_pins on page 710
```

```
Constraints—hpin Attributes
```
September 2017 726 Product Version 17.1

**ideal_network**

ideal_network {false | true}

_Default_ : false

**Read-write** hpin attribute. Sets the network of the specified driver pin to an ideal network.
The pin must be a driving pin. This attribute propagates through combinational gates, and
hierarchical boundaries, unlike the ideal_driver attribute.

**Propagation Rules**

The propagation of the ideal_network attribute follows these rules:

■ A pin is treated as ideal if it is either

```
❑ A pin specified in the object list of the ideal_network attribute.
```
```
❑ A driver pin and its cell is ideal.
```
```
❑ A load pin attached to an ideal net.
```
■ A net is treated as ideal if all its driving cells are ideal.

■ A combinational cell is treated as ideal if all its input pins are ideal.

```
Note: A hierarchical pin can propagate the ideal_network attribute.
```
Propagation stops at the pins where these conditions are not met. These pins are referred to
as network boundary pins, and they are ideal pins.

**Related Information**

```
Related attributes: (pin) ideal_driver on page 753
(port) ideal_driver on page 781
```
```
Affects this attribute: (hpin)
Related attributes: (pin) ideal_network on page 754
(port) ideal_network on page 782
(hpin) ideal_driver on page 725
(pin) ideal_driver on page 753
(port) ideal_driver on page 781
```

```
Constraints—hpin Attributes
```
September 2017 727 Product Version 17.1

**is_ideal_network**

is_ideal_network {false | true}

_Default_ : false

**Read-write** hpin attribute. Sets the network of the specified driver pin to an ideal network.
The pin must be a driving pin. This attribute propagates through combinational gates, and
hierarchical boundaries, unlike the ideal_driver attribute.

**Propagation Rules**

The propagation of the ideal_network attribute follows these rules:

■ A pin is treated as ideal if it is either

```
❑ A pin specified in the object list of the ideal_network attribute.
```
```
❑ A driver pin and its cell is ideal.
```
```
❑ A load pin attached to an ideal net.
```
■ A net is treated as ideal if all its driving cells are ideal.

■ A combinational cell is treated as ideal if all its input pins are ideal.

```
Note: A hierarchical pin can propagate the ideal_network attribute.
```
Propagation stops at the pins where these conditions are not met. These pins are referred to
as network boundary pins, and they are ideal pins.

**Related Information**

```
Affects this attribute: (hpin)
Related attributes: (pin) is_ideal_network on page 755
(port) is_ideal_network on page 784
(hpin) ideal_driver on page 725
(pin) ideal_driver on page 753
(port) ideal_driver on page 781
```

```
Constraints—hpin Attributes
```
September 2017 728 Product Version 17.1

**min_pulse_width**

min_pulse_width { **{** no_value no_value **}** | _Tcl_list_ }

**Read-write** hpin attribute. Specifies the minimum pulse width that the low and high signal
levels of the clock should have when arriving at this pin. You can specify one or two values.

If you specify a single value, then the same constraint applies to the low and high signal
values of the clock. If you specify a Tcl list containing two values, then the first value applies
to the low signal of the clock, while the second value applies to the high signal value of the
clock.

**Related Information**

```
Related attributes: (clock) min_pulse_width on page 693
(pin) min_pulse_width on page 756
(port) min_pulse_width on page 785
```

```
Constraints—hpin Attributes
```
September 2017 729 Product Version 17.1

**network_latency_fall_max**

network_latency_fall_max _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_fall_max on page 693
(pin) network_latency_fall_max on page 757
(port) network_latency_fall_max on page 786
(hpin) network_latency_fall_min on page 730
(hpin) network_latency_rise_max on page 731
(hpin) network_latency_rise_min on page 732
```

```
Constraints—hpin Attributes
```
September 2017 730 Product Version 17.1

**network_latency_fall_min**

network_latency_fall_min _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_fall_min on page 694
(pin) network_latency_fall_min on page 758
(port) network_latency_fall_min on page 787
(hpin) network_latency_fall_max on page 729
(hpin) network_latency_rise_max on page 731
(hpin) network_latency_rise_min on page 732
```

```
Constraints—hpin Attributes
```
September 2017 731 Product Version 17.1

**network_latency_rise_max**

network_latency_rise_max _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the maximum (launch) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_rise_max on page 695
(pin) network_latency_rise_max on page 759
(port) network_latency_rise_max on page 788
(hpin) network_latency_fall_max on page 729
(hpin) network_latency_fall_min on page 730
(hpin) network_latency_rise_min on page 732
```

```
Constraints—hpin Attributes
```
September 2017 732 Product Version 17.1

**network_latency_rise_min**

network_latency_rise_min _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_rise_min on page 696
(pin) network_latency_rise_min on page 760
(port) network_latency_rise_min on page 789
(hpin) network_latency_fall_max on page 729
(hpin) network_latency_fall_min on page 730
(hpin) network_latency_rise_max on page 731
```

```
Constraints—hpin Attributes
```
September 2017 733 Product Version 17.1

**setup_uncertainty**

setup_uncertainty _delay_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the uncertainty of the ideal clock waveform edges (in
picoseconds) in late-mode (setup) timing analysis.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the uncertainty.

**Related Information**

```
Related attributes: (clock) setup_uncertainty on page 697
(pin) setup_uncertainty on page 761
(port) setup_uncertainty on page 790
(hpin) hold_uncertainty on page 725
```

```
Constraints—hpin Attributes
```
September 2017 734 Product Version 17.1

**source_latency_early_fall_max**

source_latency_early_fall_max _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_fall_max on page 697
(pin) source_latency_early_fall_max on page 762
(port) source_latency_early_fall_max on page 791
(hpin) source_latency_early_fall_min on page 735
(hpin) source_latency_early_rise_max on page 736
(hpin) source_latency_early_rise_min on page 737
```

```
Constraints—hpin Attributes
```
September 2017 735 Product Version 17.1

**source_latency_early_fall_min**

source_latency_early_fall_min _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis..

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_fall_min on page 698
(pin) source_latency_early_fall_min on page 763
(port) source_latency_early_fall_min on page 792
(hpin) source_latency_early_fall_max on page 734
(hpin) source_latency_early_rise_max on page 736
(hpin) source_latency_early_rise_min on page 737
```

```
Constraints—hpin Attributes
```
September 2017 736 Product Version 17.1

**source_latency_early_rise_max**

source_latency_early_rise_max _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the maximum (launch) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_rise_max on page 699
(pin) source_latency_early_rise_max on page 764
(port) source_latency_early_rise_max on page 793
(hpin) source_latency_early_fall_max on page 734
(hpin) source_latency_early_fall_min on page 735
(hpin) source_latency_early_rise_min on page 737
```

```
Constraints—hpin Attributes
```
September 2017 737 Product Version 17.1

**source_latency_early_rise_min**

source_latency_early_rise_min _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis. You can specify a Tcl list of four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_rise_min on page 699
(pin) source_latency_early_rise_min on page 765
(port) source_latency_early_rise_min on page 794
(hpin) source_latency_early_fall_max on page 734
(hpin) source_latency_early_fall_min on page 735
(hpin) source_latency_early_rise_max on page 736
```

```
Constraints—hpin Attributes
```
September 2017 738 Product Version 17.1

**source_latency_late_fall_max**

source_latency_late_fall_max _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the maximum (launch) latency between the falling edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_max on page 700
(pin) source_latency_late_fall_max on page 766
(port) source_latency_late_fall_max on page 795
(hpin) source_latency_early_fall_min on page 735
(hpin) source_latency_late_rise_max on page 740
(hpin) source_latency_late_rise_min on page 741
```

```
Constraints—hpin Attributes
```
September 2017 739 Product Version 17.1

**source_latency_late_fall_min**

source_latency_late_fall_min _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the minimum (capture) latency between the fall edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_min on page 701
(pin) source_latency_late_fall_min on page 767
(port) source_latency_late_fall_min on page 796
(hpin) source_latency_early_fall_max on page 734
(hpin) source_latency_late_rise_max on page 740
(hpin) source_latency_late_rise_min on page 741
```

```
Constraints—hpin Attributes
```
September 2017 740 Product Version 17.1

**source_latency_late_rise_max**

source_latency_late_rise_max _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the maximum (launch) latency between the rising edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_max on page 702
(pin) source_latency_late_rise_max on page 768
(port) source_latency_late_rise_max on page 797
(hpin) source_latency_early_fall_max on page 734
(hpin) source_latency_late_fall_min on page 739
(hpin) source_latency_late_rise_min on page 741
```

```
Constraints—hpin Attributes
```
September 2017 741 Product Version 17.1

**source_latency_late_rise_min**

source_latency_late_rise_min _float_

_Default_ : no_value

**Read-write** hpin attribute. Specifies the minimum (capture) latency between the rising
edge of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_min on page 703
(pin) source_latency_late_rise_min on page 769
(port) source_latency_late_rise_min on page 798
(hpin) source_latency_early_fall_max on page 734
(hpin) source_latency_late_fall_min on page 739
(hpin) source_latency_late_rise_max on page 740
```

```
Constraints—hpin Attributes
```
September 2017 742 Product Version 17.1

**timing_case_logic_value**

timing_case_logic_value {no_value | 0 | 1 | rise | fall}

_Default_ : no_value

**Read-write** hpin attribute. Forces the pin to assume the specified logic value or transistion
value for timing analysis purposes. You can set this attribute on mapped leaf (combinational)
instance pins, hierarchical boundary pins or outputs pins of sequential cells. The timer
automatically sets the logic constants to their appropriate value.

**Related Information**

```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Related attributes: (pin) timing_case_logic_value on page 770
(port) timing_case_logic_value on page 799
```

```
Constraints—inst Attributes
```
September 2017 743 Product Version 17.1

**inst Attributes**

**disabled_arcs**

disabled_arcs _Tcl_list_

**Read-write** inst attribute. Disables or breaks timing arcs (path delay) of library cells for
synthesis and static timing analysis. This attribute affects only the specified instance and not
all references of the library cell in the top level of the design. A disable on the specific arc
requests the static timing analysis engine not to consider the path under consideration for
timing analysis. You can specify a Tcl list of timing arcs.

**Note:** Only arcs of mapped instances can be disabled.

**Related Information**

**early_fall_cell_check_derate_factor**

early_fall_cell_check_derate_factor _float_

**Read-write** inst attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -early -fall -cell_check options.

**early_fall_clk_cell_derate_factor**

early_fall_clk_cell_derate_factor _float_

**Read-write** inst attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate with the -early -fall -clock options.

```
Related command: report_timing
Related attributes: (inst) timing_case_disabled_arcs on page 1281
(inst) timing_case_disabled_arcs_by_mode on
page 1282
```

```
Constraints—inst Attributes
```
September 2017 744 Product Version 17.1

**early_fall_data_cell_derate_factor**

early_fall_data_cell_derate_factor _float_

**Read-write** inst attribute. Returns the derating factor for early data paths specified through
the set_timing_derate with the -early -fall -data options.

**early_rise_cell_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** inst attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -early -rise -cell_check options.

**early_rise_clk_cell_derate_factor**

early_rise_clk_cell_derate_factor _float_

**Read-write** inst attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate with the -early -rise -clock options.

**early_rise_data_cell_derate_factor**

early_rise_data_cell_derate_factor _float_

**Read-write** inst attribute. Returns the derating factor for early data paths specified through
the set_timing_derate with the -early -rise -data options.

**latch_borrow**

latch_borrow {no_value | _float_ }

_Default_ : no_value

**Read-write** inst attribute. Specifies the time (in ps) borrowed from the next clock cycle. The
resolution is 1.

**Note:** A latch_borrow definition is only valid when inferencing a latch or a blackbox.

**Related Information**

```
Affected by this attribute: (inst) latch_max_borrow on page 745
Related attribute: (design) latch_borrow on page 710
```

```
Constraints—inst Attributes
```
September 2017 745 Product Version 17.1

**latch_max_borrow**

latch_max_borrow {no_value | _integer_ }

_Default_ : no_value

**Read-write** inst attribute. Specifies the maximum amount of time that can be borrowed, in
picoseconds, from the next clock cycle. The specified value must be an integer greater or
equal to 0 (decimal values are rounded to the nearest integer) or no_value. This attribute is
available on latch cells, clocks, or on a design. If it is set on a latch cell, it replaces the value
set on the design. If the latch_borrow attribute has already been set, then the
latch_max_borrow attribute is ignored.

**Related Information**

**late_fall_cell_check_derate_factor**

late_fall_cell_check_derate_factor _float_

**Read-write** inst attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -late -fall -cell_check options.

**late_fall_clk_cell_derate_factor**

late_fall_clk_cell_derate_factor _float_

**Read-write** inst attribute. Returns the derating factor for late clock paths specified through
the set_timing_derate with the -late -fall -clock options.

**late_fall_data_cell_derate_factor**

late_fall_data_cell_derate_factor _float_

**Read-write** inst attribute. Returns the derating factor for early data paths specified through
the set_timing_derate with the -late -fall -data options.

```
Affected by these attributes: (design) latch_borrow on page 710
(inst) latch_borrow on page 744
(clock) latch_max_borrow on page 691
(design) latch_max_borrow on page 711
(pin) latch_max_borrow on page 756
```

```
Constraints—inst Attributes
```
September 2017 746 Product Version 17.1

**late_rise_cell_check_derate_factor**

late_rise_cell_check_derate_factor _float_

**Read-write** inst attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -late -rise -cell_check options.

**late_rise_clk_cell_derate_factor**

late_rise_clk_cell_derate_factor _float_

**Read-write** inst attribute. Returns the derating factor for late clock paths specified through
the set_timing_derate with the -late -rise -clock options.

**late_rise_data_cell_derate_factor**

late_rise_data_cell_derate_factor _float_

**Read-write** inst attribute. Returns the derating factor for early data paths specified through
the set_timing_derate with the -late -rise -data options.


```
Constraints—library_domain Attributes
```
September 2017 747 Product Version 17.1

**library_domain Attributes**

**aocv_library**

aocv_library _string_

**Read-write** library_domain attribute. Specifies the list of advanced on-chip variation
(AOCV) libraries.

**Related Information**

**link_library**

link_library _string_

**Read-write** library_domain attribute. Specifies the list of link libraries for this library
domain. Link libraries are technology libraries which Genus uses to resolve cell references.
The link libraries contain the descriptions of cells (macros like RAMS, pads, PLLs, and so on)
in a mapped netlist.

**Related Information**

**operating_conditions**

operating_conditions _string_

**Read-write** library_domain attribute. Specifies the operating conditions to use for timing
for the specified library domain. You must specify the path to an operating_conditions
object in a library of this library domain.The operating_conditions attribute does not
need to have a value if you want to use the default operating conditions.

```
Related attribute: (root) aocv_library on page 800
```
```
Related attributes: (library_domain) target_library on page 748
(root) link_library on page 807
(root) target_library on page 812
```

```
Constraints—library_domain Attributes
```
September 2017 748 Product Version 17.1

**Related Information**

**Example**

The following command sets the operating condition for library domain srpg to 1p08.

set_db library_domains/srpg .operating_condition 1p08

**Related Information**

**target_library**

target_library _string_

**Read-write** library_domain attribute. Specifies the list of target libraries for this library
domain. Target libraries are technology libraries that are used by the synthesis tool during
mapping and optimization. The target libraries contain the cells used to generate the netlist
and definitions for the design’s operating conditions.

**Related Information**

```
Related attribute: (root) operating_conditions on page 808
```
Related attribute: (root) operating_conditions on page 808

```
Related attribute: (library_domain) link_library on page 747
(root) link_library on page 807
(root) target_library on page 812
```

```
Constraints—library_domain Attributes
```
September 2017 749 Product Version 17.1

**wireload_selection**

wireload_selection {default | _table_ | none}

_Default_ : default

**Read-write** library_domain attribute. Indicates whether to use a wire-load selection table
to choose default wire-load models for blocks based on their cell areas.

**Example**

Some libraries contain multiple selection tables (for example, for different numbers of metal
layers), and in such cases you can indicate which wireload_selection table should be
used.

set_db [find /libraries/ -library_domain my_dom] .wireload_selection \
[find /*/my_dom -wireload_selection ALUMINUM]

**Related Information**

default Genus behaves as if the attribute had never been set. The
environment reverts to the default settings.

none No automatic wire-load selection by area will be performed. The
only wire-load models that will be used are the ones that are set
with the force_wireload attribute on individual modules or
the default wireload model specified in the library.

_table_ Indicates the wire-load selection table to use. Specify the
hierarchical path to the wire-load selection table to be used. You
can obtain the path using the vfind command.

Related attributes: force_wireload on page 709

```
wireload_mode on page 823
(root) wireload_selection on page 824
```

```
Constraints—mode Attributes
```
September 2017 750 Product Version 17.1

**mode Attributes**

**default**

default {false | true}

_Default_ : false

**Read-only** mode attribute. Indicates whether the mode is the default mode.

**Related Information**

```
Related attribute: (library_domain) library on page 364
```

```
Constraints—module Attributes
```
September 2017 751 Product Version 17.1

**module Attributes**

**force_wireload**

force_wireload {auto_select | _custom_wireload_ | none | inherit}

_Default_ : auto_select

**Read-write** module attribute. Forces Genus to use the specified wire-load model.

To revert to the default behavior, set the force_wireload attribute to an empty string:

**Related Information**

```
auto_select Automatically selects wire-load models according to the
wire-load selection table or default wire-load model in the
technology library.
```
```
Wire-load models are not used if the wireload_selection
attribute is set to none.
custom_wireload Forces Genus to use the specified custom wire-load model.
Specify the hierarchical path to the wire-load model to be used.
```
```
inherit Uses wire-load model of the module or design that instantiates
this module.
none Prevents use of any wire-load models.
```
```
Affects this attribute: (module) wireload on page 1292
Affected by these attributes: (design) force_wireload on page 709
wireload_selection on page 824
Related attribute: wireload_mode on page 823
```

```
Constraints—pin Attributes
```
September 2017 752 Product Version 17.1

**pin Attributes**

**break_timing_paths**

break_timing_paths {false | true | clock_gating | propagate_slews | set_data_check
| set_dont_time | set_max_delay}

_Default_ : false

**Read-write** pin attribute. Controls whether to break the timing path at the specified pin. By
default the timing path is not broken. Some values are set by the tool.

**Related Information**

```
clock_gating Set by the tool when a set_clock_gating_check constraint
is set at the specified pin.
false Prevents that the timing path is broken at the specified pin and
allows the slew values to propagate through the pin.
propagate_slews Allows the timing path to be broken at the specified pin but does
allow slews to propagate through the pin.
set_data_check Set by the tool when a set_data_check constraint is set at
the specified pin.
set_dont_time Set by the tool when a set_dont_time constraint is set at the
specified pin.
set_max_delay Set by the tool when a set_max_delay constraint is set from
or to the specified pin.
true Allows the timing path is broken at the specified pin and does
not allow slews to propgate through the pin.
Note: Can be set by the tool when reading SDC constraints.
```
```
Affects these commands: report_clocks
report_qor
report_timing
write_sdc
Related commands: path_adjust
set_path_specification
```

```
Constraints—pin Attributes
```
September 2017 753 Product Version 17.1

**hold_uncertainty**

hold_uncertainty _delay_

_Default_ : 0.0

**Read-write** pin attribute. Specifies the uncertainty in the arrival times of capturing edges (in
picoseconds) for the clock in early-mode (hold) timing analysis. Genus ignores (does not use)
this value in optimization and timing analysis, but can pass it to downstream tools.

**Related Information**

**ideal_driver**

ideal_driver {false | true}

_Default_ : false

**Read-write** pin attribute. Indicates if the pin is to be considered an ideal driver.

If the pin is an ideal driver, the timer and optimizer will not attempt to optimize any net driven
by this pin. Therefore, transitions, connect delay, and design rule constraints of this pin are
ignored. This attribute is available on both mapped and unmapped netlists.

**Related Information**

```
Related attributes: (hpin) break_timing_paths on page 724
(port) break_timing_paths on page 771
```
```
Affected by this attribute: (pin) ideal_driver on page 753
Related attributes: (clock) hold_uncertainty on page 688
(hpin) hold_uncertainty on page 725
(port) hold_uncertainty on page 781
(pin) setup_uncertainty on page 761
(pin) source_latency_early_fall_max on page 762
```
```
Affected by this attribute: ideal_seq_async_pins on page 710
Related attributes: (hpin) ideal_driver on page 725
(port) ideal_driver on page 781
```

```
Constraints—pin Attributes
```
September 2017 754 Product Version 17.1

**ideal_network**

ideal_network {false | true}

_Default_ : false

**Read-write** pin attribute. Sets the network of the specified driver pin to an ideal network.
The pin must be a driving pin. This attribute propagates through combinational gates, and
hierarchical boundaries, unlike the ideal_driver attribute.

**Propagation Rules**

The propagation of the ideal_network attribute follows these rules:

■ A pin is treated as ideal if it is either

```
❑ A pin specified in the object list of the ideal_network attribute.
```
```
❑ A driver pin and its cell is ideal.
```
```
❑ A load pin attached to an ideal net.
```
■ A net is treated as ideal if all its driving cells are ideal.

■ A combinational cell is treated as ideal if all its input pins are ideal.

```
Note: A hierarchical pin can propagate the ideal_network attribute.
```
Propagation stops at the pins where these conditions are not met. These pins are referred to
as network boundary pins, and they are ideal pins.

**Related Information**

```
Affects this attribute: (hpin) propagated_ideal_network on page 1243
Related attributes: (pin) ideal_network on page 754
(port) ideal_network on page 782
(hpin) ideal_driver on page 725
(pin) ideal_driver on page 753
(port) ideal_driver on page 781
```

```
Constraints—pin Attributes
```
September 2017 755 Product Version 17.1

**is_ideal_network**

is_ideal_network {false | true}

_Default_ : false

**Read-write** pin attribute. Sets the network of the specified driver pin to an ideal network.
The pin must be a driving pin. This attribute propagates through combinational gates, and
hierarchical boundaries, unlike the ideal_driver attribute.

**Propagation Rules**

The propagation of the is_ideal_network attribute follows these rules:

■ A pin is treated as ideal if it is either

```
❑ A pin specified in the object list of the iideal_network attribute.
```
```
❑ A driver pin and its cell is ideal.
```
```
❑ A load pin attached to an ideal net.
```
■ A net is treated as ideal if all its driving cells are ideal.

■ A combinational cell is treated as ideal if all its input pins are ideal.

```
Note: A hierarchical pin can propagate the ideal_network attribute.
```
Propagation stops at the pins where these conditions are not met. These pins are referred to
as network boundary pins, and they are ideal pins.

**Related Information**

```
Affects this attribute: (hpin) propagated_ideal_network on page 1243
Related attributes: (pin) is_ideal_network on page 755
(port) is_ideal_network on page 784
(hpin) ideal_driver on page 725
(pin) ideal_driver on page 753
(port) ideal_driver on page 781
```

```
Constraints—pin Attributes
```
September 2017 756 Product Version 17.1

**latch_max_borrow**

latch_max_borrow {no_value | _integer_ }

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum amount of time that can be borrowed, in
picoseconds, from the next clock cycle. The specified value must be an integer greater or
equal to 0 (decimal values are rounded to the nearest integer) or no_value. This attribute is
available on latch cells, clocks, clock (enable) pin, data pin, or on a design. If the attribute is
set on multiple objects that overlap each other, for example a latch instance and its data pin,
the minimum value will be taken. If the latch_borrow attribute has already been set, then
the latch_max_borrow attribute is ignored.

**Related Information**

**min_pulse_width**

min_pulse_width { **{** no_value no_value **}** | _Tcl_list_ }

**Read-write** pin attribute. Specifies the minimum pulse width that the low and high signal
levels of the clock should have when arriving at this pin. You can specify one or two values.

If you specify a single value, then the same constraint applies to the low and high signal
values of the clock. If you specify a Tcl list containing two values, then the first value applies
to the low signal of the clock, while the second value applies to the high signal value of the
clock.

**Related Information**

```
Affected by these attributes: (design) latch_borrow on page 710
(inst) latch_borrow on page 744
(clock) latch_max_borrow on page 691
(design) latch_max_borrow on page 711
(inst) latch_max_borrow on page 745
```
```
Related attributes: (clock) min_pulse_width on page 693
(hpin) min_pulse_width on page 728
(port) min_pulse_width on page 785
```

```
Constraints—pin Attributes
```
September 2017 757 Product Version 17.1

**network_latency_fall_max**

network_latency_fall_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency (in picoseconds) between
the fall edge of the ideal waveform and the sequential elements in the circuit for late-mode
(setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_fall_max on page 693
(hpin) network_latency_fall_max on page 729
(port) network_latency_fall_max on page 786
(pin) network_latency_fall_min on page 758
(pin) network_latency_rise_max on page 759
(pin) network_latency_rise_min on page 760
```

```
Constraints—pin Attributes
```
September 2017 758 Product Version 17.1

**network_latency_fall_min**

network_latency_fall_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_fall_min on page 694
(hpin) network_latency_fall_min on page 730
(port) network_latency_fall_min on page 787
(pin) network_latency_fall_max on page 757
(pin) network_latency_rise_max on page 759
(pin) network_latency_rise_min on page 760
```

```
Constraints—pin Attributes
```
September 2017 759 Product Version 17.1

**network_latency_rise_max**

network_latency_rise_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency (in picoseconds) between
the rising edge of the ideal waveform and the sequential elements in the circuit for late-mode
(setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_rise_max on page 695
(hpin) network_latency_rise_max on page 731
(port) network_latency_rise_max on page 788
(pin) network_latency_fall_max on page 757
(pin) network_latency_fall_min on page 758
(pin) network_latency_rise_min on page 760
```

```
Constraints—pin Attributes
```
September 2017 760 Product Version 17.1

**network_latency_rise_min**

network_latency_rise_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_rise_min on page 696
(hpin) network_latency_rise_min on page 732
(port) network_latency_rise_min on page 789
(pin) network_latency_fall_max on page 757
(pin) network_latency_fall_min on page 758
(pin) network_latency_rise_max on page 759
```

```
Constraints—pin Attributes
```
September 2017 761 Product Version 17.1

**setup_uncertainty**

setup_uncertainty _delay_

_Default_ : no_value

**Read-write** pin attribute. Specifies the uncertainty of the ideal clock waveform edges (in
picoseconds) in late-mode (setup) timing analysis.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the uncertainty.

**Related Information**

```
Related attributes: (clock) setup_uncertainty on page 697
(hpin) setup_uncertainty on page 733
(port) setup_uncertainty on page 790
(pin) hold_uncertainty on page 753
```

```
Constraints—pin Attributes
```
September 2017 762 Product Version 17.1

**source_latency_early_fall_max**

source_latency_early_fall_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency (in picoseconds) between
the fall edge of the ideal waveform and the sequential elements in the circuit for early-mode
(hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_fall_max on page 697
(hpin) source_latency_early_fall_max on page 734
(port) source_latency_early_fall_max on page 791
(pin) source_latency_early_fall_min on page 763
(pin) source_latency_early_rise_max on page 764
(pin) source_latency_early_rise_min on page 765
```

```
Constraints—pin Attributes
```
September 2017 763 Product Version 17.1

**source_latency_early_fall_min**

source_latency_early_fall_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis..

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_fall_min on page 698
(hpin) source_latency_early_fall_min on page 735
(port) source_latency_early_fall_min on page 792
(pin) source_latency_early_fall_max on page 762
(pin) source_latency_early_rise_max on page 764
(pin) source_latency_early_rise_min on page 765
```

```
Constraints—pin Attributes
```
September 2017 764 Product Version 17.1

**source_latency_early_rise_max**

source_latency_early_rise_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency (in picoseconds) between
the rise edge of the ideal waveform and the sequential elements in the circuit for early-mode
(hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_rise_max on page 699
(hpin) source_latency_early_rise_max on page 736
(port) source_latency_early_rise_max on page 793
(pin) source_latency_early_fall_max on page 762
(pin) source_latency_early_fall_min on page 763
(pin) source_latency_early_rise_min on page 765
```

```
Constraints—pin Attributes
```
September 2017 765 Product Version 17.1

**source_latency_early_rise_min**

source_latency_early_rise_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis. You can specify a Tcl list of four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_rise_min on page 699
(hpin) source_latency_early_rise_min on page 737
(port) source_latency_early_rise_min on page 794
(pin) source_latency_early_fall_max on page 762
(pin) source_latency_early_fall_min on page 763
(pin) source_latency_early_rise_max on page 764
```

```
Constraints—pin Attributes
```
September 2017 766 Product Version 17.1

**source_latency_late_fall_max**

source_latency_late_fall_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency between the falling edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_max on page 700
(hpin) source_latency_late_fall_max on page 738
(port) source_latency_late_fall_max on page 795
(pin) source_latency_late_fall_min on page 767
(pin) source_latency_late_rise_max on page 768
(pin) source_latency_late_rise_min on page 769
```

```
Constraints—pin Attributes
```
September 2017 767 Product Version 17.1

**source_latency_late_fall_min**

source_latency_late_fall_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency between the fall edge of
the ideal waveform and the sequential elements in the circuit for late-mode (setup checking)
timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_min on page 701
(hpin) source_latency_late_fall_min on page 739
(port) source_latency_late_fall_min on page 796
(pin) source_latency_late_fall_max on page 766
(pin) source_latency_late_rise_max on page 768
(pin) source_latency_late_rise_min on page 769
```

```
Constraints—pin Attributes
```
September 2017 768 Product Version 17.1

**source_latency_late_rise_max**

source_latency_late_rise_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency between the rising edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_max on page 702
(hpin) source_latency_late_rise_max on page 740
(port) source_latency_late_rise_max on page 797
(pin) source_latency_late_fall_max on page 766
(pin) source_latency_late_fall_min on page 767
(pin) source_latency_late_rise_min on page 769
```

```
Constraints—pin Attributes
```
September 2017 769 Product Version 17.1

**source_latency_late_rise_min**

source_latency_late_rise_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency between the rising edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_min on page 703
(hpin) source_latency_late_rise_min on page 741
(port) source_latency_late_rise_min on page 798
(pin) source_latency_late_fall_max on page 766
(pin) source_latency_late_fall_min on page 767
(pin) source_latency_late_rise_max on page 768
```

```
Constraints—pin Attributes
```
September 2017 770 Product Version 17.1

**timing_case_logic_value**

timing_case_logic_value {no_value | 0 | 1 | rise | fall}

_Default_ : no_value

**Read-write** pin attribute. Forces the pin to assume the specified logic value or transistion
value for timing analysis purposes. You can set this attribute on mapped leaf (combinational)
instance pins, hierarchical boundary pins or outputs pins of sequential cells. The timer
automatically sets the logic constants to their appropriate value.

**Related Information**

```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Related attributes: (hpin) timing_case_logic_value on page 742
(port) timing_case_logic_value on page 799
```

```
Constraints—port Attributes
```
September 2017 771 Product Version 17.1

**port Attributes**

**break_timing_paths**

break_timing_paths {false | true | clock_gating | propagate_slews | set_data_check
| set_dont_time | set_max_delay}

_Default_ : false

**Read-write** port attribute. Controls whether to break the timing path at the specified port.
By default the timing path is not broken. Some values are set by the tool.

**Related Information**

```
clock_gating Set by the tool when a set_clock_gating_check constraint
is set at the specified pin.
false Prevents that the timing path is broken at the specified pin and
allows the slew values to propagate through the pin.
propagate_slews Allows the timing path to be broken at the specified pin but does
allow slews to propagate through the pin.
set_data_check Set by the tool when a set_data_check constraint is set at
the specified pin.
set_dont_time Set by the tool when a set_dont_time constraint is set at the
specified pin.
set_max_delay Set by the tool when a set_max_delay constraint is set from
or to the specified pin.
true Allows the timing path is broken at the specified pin and does
not allow slews to propgate through the pin.
Note: Can be set by the tool when reading SDC constraints.
```
```
Affects these commands: report_clocks
report_qor
report_timing
write_sdc
Related commands: path_adjust
set_path_specification
```

```
Constraints—port Attributes
```
September 2017 772 Product Version 17.1

**drive_resistance_fall_max**

drive_resistance_fall_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum driving resistance (in kilo Ohms) on the
port for falling transitions.

**drive_resistance_fall_min**

drive_resistance_fall_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum driving resistance (in kilo Ohms) on the
port for falling transitions.

**drive_resistance_rise_max**

drive_resistance_rise_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum driving resistance (in kilo Ohms) on the
port for rising transitions.

**drive_resistance_rise_min**

drive_resistance_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum driving resistance (in kilo Ohms) on the
port for rising transitions.

```
Related attributes: (hpin) break_timing_paths on page 724
(pin) break_timing_paths on page 752
```

```
Constraints—port Attributes
```
September 2017 773 Product Version 17.1

**driver_from_pin_fall_max**

driver_from_pin_fall_max _libpin_

**Read-write** port attribute. Returns the driving cell input pin specified for maximim falling
delays at the port.

**driver_from_pin_fall_min**

driver_from_pin_fall_min _libpin_

**Read-write** port attribute. Returns the driving cell input pin specified for minimum falling
delays at the port.

**driver_from_pin_rise_max**

driver_from_pin_rise_max _libpin_

**Read-write** port attribute. Returns the driving cell input pin specified for maximim rising
delays at the port.

**driver_from_pin_rise_min**

driver_from_pin_rise_min _libpin_

**Read-write** port attribute. Returns the driving cell input pin specified for minimum rising
delays at the port.

**driver_ignore_drc**

driver_ignore_drc {false | true}

_Default_ : false

**Read-write** port attribute. Controls whether to use design constraints of the external driver.

**driver_ignore_drc_by_mode**

driver_ignore_drc_by_mode { { _mode_1_ {false | true}} { _mode_2_ {false | true}} ...}

**Read-write** port attribute. Specifies for each mode whether to use the design constraints
of the external driver.


```
Constraints—port Attributes
```
September 2017 774 Product Version 17.1

**driver_input_slew_fall_to_fall_max**

driver_input_slew_fall_to_fall_max _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the falling input transition for the from_pin of the driving
cell, which is used for the maximum falling delay and transition calculations at the port.

**driver_input_slew_fall_to_fall_min**

driver_input_slew_fall_to_fall_min _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the falling input transition for the from_pin of the driving
cell, which is used for the minimum falling delay and transition calculations at the port.

**driver_input_slew_fall_to_rise_max**

driver_input_slew_fall_to_rise_max _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the falling input transition for the from_pin of the driving
cell, which is used for the maximum rising delay and transition calculations at the port.

**driver_input_slew_fall_to_rise_min**

driver_input_slew_fall_to_rise_min _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the falling input transition for the from_pin of the driving
cell, which is used for the minimum rising delay and transition calculations at the port.

**driver_input_slew_rise_to_fall_max**

driver_input_slew_rise_to_fall_max _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the rising input transition for the from_pin of the driving
cell, which is used for the maximum falling delay and transition calculations at the port.


```
Constraints—port Attributes
```
September 2017 775 Product Version 17.1

**driver_input_slew_rise_to_fall_min**

driver_input_slew_rise_to_fall_min _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the rising input transition for the from_pin of the driving
cell, which is used for the minimum falling delay and transition calculations at the port.

**driver_input_slew_rise_to_rise_max**

driver_input_slew_rise_to_rise_max _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the rising input transition for the from_pin of the driving
cell, which is used for the maximum rising delay and transition calculations at the port.

**driver_input_slew_rise_to_rise_min**

driver_input_slew_rise_to_rise_min _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the rising input transition for the from_pin of the driving
cell, which is used for the minimum rising delay and transition calculations at the port.

**driver_pin_fall_max**

driver_pin_fall_max _libpin_

**Read-write** port attribute. Specifies a library pin object for the maximum fall timing mode.
The indicated library pin is assumed to be driving the port externally for the purposes of timing
calculation and design rule checking in this timing mode.

**Note:** This attribute applies only to input ports.


```
Constraints—port Attributes
```
September 2017 776 Product Version 17.1

**driver_pin_fall_min**

driver_pin_fall_min _libpin_

**Read-write** port attribute. Specifies a library pin object for the minimum fall timing mode.
The indicated library pin is assumed to be driving the port externally for the purposes of timing
calculation and design rule checking in this timing mode.

**Note:** This attribute applies only to input ports. Genus ignores (does not use) the minimum
values in optimization and timing analysis, but can pass them to downstream tools.

**driver_pin_rise_max**

driver_pin_rise_max _libpin_

**Read-write** port attribute. Specifies a library pin object for the maximum rise timing mode.
The indicated library pin is assumed to be driving the port externally for the purposes of timing
calculation and design rule checking in this timing mode.

**Note:** This attribute applies only to input ports.

**driver_pin_rise_min**

driver_pin_rise_min _libpin_

**Read-write** port attribute. Specifies a library pin object for the minimum rise timing mode.
The indicated library pin is assumed to be driving the port externally for the purposes of timing
calculation and design rule checking in this timing mode.

**Note:** This attribute applies only to input ports. Genus ignores (does not use) the minimum
values in optimization and timing analysis, but can pass them to downstream tools.

**external_capacitance_max**

external_capacitance_max _rise_capacitance fall_capacitance_

**Read-write** port attribute. Specifies the maximum allowed external capacitance (in
femtoFarad) for a rise transition and fall transistion at this port, respectively.


```
Constraints—port Attributes
```
September 2017 777 Product Version 17.1

**external_capacitance_min**

external_capacitance_min _rise_capacitance fall_capacitance_

**Read-write** port attribute. Specifies the minimum allowed external capacitance (in
femtoFarad) for a rise transition and fall transistion at this port, respectively.

**external_driven_pin_fall**

external_driven_pin_fall _string_

**Read-write** port attribute. Specifies the input pin of the external object that is driven in case
of a fall transition. This information is useful for fall slope sensitivity modeling on output ports.
You must specify a library pin object.

**Related information**

**external_driven_pin_rise**

external_driven_pin_rise _string_

**Read-write** port attribute. Specifies the input pin of the external object that is driven in case
of a rise transition. This information is useful for rise slope sensitivity modeling on output
ports. You must specify a library pin object.

**Related information**

**external_fanout_load**

external_fanout_load {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Indicates the fanout load seen by the port outside the design.
This information is used by the maximum and minimum fanout design rules. The resolution is
1/1000.

```
Related attribute: external_driven_pin_rise on page 777
```
```
Related attribute: external_driven_pin_fall on page 777
```

```
Constraints—port Attributes
```
September 2017 778 Product Version 17.1

**Related information**

**external_non_tristate_drivers**

external_non_tristate_drivers _integer_

_Default_ : 0

**Read-write** port attribute. Specifies the number of parallel driving pins.

**external_pin_cap**

external_pin_cap _rise_capacitance fall_capacitance_

_Default_ : no_value no_value

**Read-write** port attribute. Indicates the external capacitive load (in femtofarad) due to pins
that are connected to this port.

**Related information**

**external_resistance**

external_resistance { **{** no_value no_value no_value no_value **}** | _Tcl_list_ }

_Default_ : {no_value no_value no_value no_value}

**Read-write** port attribute. Specifies the resistance of the external driver in kilo ohm for a
minimum rise, minimum fall, maximum rise and maximum fall transition. The resolution is
1/1000.

If you specify different resistance values, you must do so as a Tcl list (within braces).

```
Related attributes: (design) max_fanout on page 876
```
```
(port) max_fanout on page 964
```
```
Related attributes: external_wire_cap on page 779
external_wire_res on page 779
external_wireload_fanout on page 780
external_wireload_model on page 780
```

```
Constraints—port Attributes
```
September 2017 779 Product Version 17.1

**Note:** Genus ignores (does not use) the minimum values in optimization and timing analysis,
but they can be passed to downstream tools.

**Related information**

**external_wire_cap**

external_wire_cap {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the capacitance (in femtofarads) of the external wire
connected to this port. The resolution is 1/10.

**Related information**

**external_wire_res**

external_wire_res {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the resistance of the external wire connected to this
port in kilo ohm. The resolution is 1/1000.

**Related information**

```
Related attribute: Related information on page 780
```
```
Related attributes: external_pin_cap on page 778
external_wire_res on page 779
external_wireload_fanout on page 780
external_wireload_model on page 780
```
```
Related attributes: external_pin_cap on page 778
external_wire_cap on page 779
external_wireload_fanout on page 780
external_wireload_model on page 780
```

```
Constraints—port Attributes
```
September 2017 780 Product Version 17.1

**external_wireload_fanout**

external_wireload_fanout {no_value | _integer_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the number of fanouts for this port outside the design.

**Related information**

**external_wireload_model**

external_wireload_model _string_

**Read-write** port attribute. Specifies the wire-load model to use for this port.

**Related information**

**Related information**

```
Related attributes: external_pin_cap on page 778
external_wire_cap on page 779
external_wire_res on page 779
external_wireload_model on page 780
```
```
Affected by these attributes: (design) force_wireload on page 709
(module) force_wireload on page 751
Related attributes: external_pin_cap on page 778
external_wire_cap on page 779
external_wire_res on page 779
external_wireload_fanout on page 780
```
```
Related attribute: external_resistance on page 778
```

```
Constraints—port Attributes
```
September 2017 781 Product Version 17.1

**hold_uncertainty**

hold_uncertainty _delay_

_Default_ : 0.o

**Read-write** port attribute. Specifies the uncertainty in the arrival times of capturing edges
(in picoseconds) for the clock in early-mode (hold) timing analysis.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

**ideal_driver**

ideal_driver {false | true}

_Default_ : false

**Read-write** port attribute. Indicates if the port is to be considered an ideal driver. If the port
is an ideal driver, the timer and optimizer will not attempt to optimize any net driven by this
pin. Therefore, transitions, connect delay, and design rule constraints for this pin are
ignored.This attribute is available on both mapped and unmapped netlists.

**Note:** This attribute does not propagate to the fanout drivers.

**Related Information**

```
Affected by this attribute: (port) ideal_driver on page 781
Related attributes: (clock) hold_uncertainty on page 688
(hpin) hold_uncertainty on page 725
(pin) hold_uncertainty on page 753
(port) setup_uncertainty on page 790
```
```
Affected by this attribute: ideal_seq_async_pins on page 710
Related attributes: (hpin) ideal_driver on page 725
```
```
(pin) ideal_driver on page 753
```

```
Constraints—port Attributes
```
September 2017 782 Product Version 17.1

**ideal_network**

ideal_network {false | true}

_Default_ : false

**Read-write** port attribute. Sets the network of the specified driver port to an ideal network.
The port must be a driving port. This attribute propagates through combinational gates, and
hierarchical boundaries, unlike the ideal_driver attribute.

If an ideal signal arrives at a multi-input instance, the output of that instance is considered
ideal if all inputs of the instance are ideal.

**Related Information**

**input_slew_max_fall**

input_slew_max_fall _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum falling slew for the input port.

**Related Information**

```
Affects this attribute: (pin) propagated_ideal_network on page 1325
Related attributes: (hpin) ideal_network on page 726
(pin) ideal_driver on page 753
(hpin) ideal_driver on page 725
(pin) ideal_driver on page 753
(port) ideal_driver on page 781
```
```
Set by this command: set_input_transition
```

```
Constraints—port Attributes
```
September 2017 783 Product Version 17.1

**input_slew_max_rise**

input_slew_max_rise _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum rising slew for the input port.

**Related Information**

**input_slew_min_fall**

input_slew_min_fall _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum falling slew for the input port.

**Related Information**

**input_slew_min_rise**

input_slew_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum rising slew for the input port.

**Related Information**

```
Set by this command: set_input_transition
```
```
Set by this command: set_input_transition
```
```
Set by this command: set_input_transition
```

```
Constraints—port Attributes
```
September 2017 784 Product Version 17.1

**is_ideal_network**

is_ideal_network {false | true}

_Default_ : false

**Read-write** port attribute. Sets the network of the specified driver port to an ideal network.
The port must be a driving port. This attribute propagates through combinational gates, and
hierarchical boundaries, unlike the ideal_driver attribute.

If an ideal signal arrives at a multi-input instance, the output of that instance is considered
ideal if all inputs of the instance are ideal.

**Related Information**

**min_capacitance**

min_capacitance _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum capacitance in femtofarads that an output
port can drive.

```
Affects this attribute: (pin) propagated_ideal_network on page 1325
Related attributes: (hpin) is_ideal_network on page 727
(pin) is_ideal_network on page 755
(hpin) ideal_driver on page 725
(pin) ideal_driver on page 753
(port) ideal_driver on page 781
```

```
Constraints—port Attributes
```
September 2017 785 Product Version 17.1

**min_pulse_width**

min_pulse_width { **{** no_value no_value **}** | _Tcl_list_ }

_Default_ : **{** no_value no_value **}**

**Read-write** port attribute. Specifies the minimum pulse width that the low and high signal
levels of the clock should have when arriving at this port. You can specify one or two values.

If you specify a single value, then the same constraint applies to the low and high signal
values of the clock. If you specify a Tcl list containing two values, then the first value applies
to the low signal of the clock, -while the second value applies to the high signal value of the
clock.

**Related Information**

```
Related attributes: (clock) min_pulse_width on page 693
(hpin) min_pulse_width on page 728
(pin) min_pulse_width on page 756
```

```
Constraints—port Attributes
```
September 2017 786 Product Version 17.1

**network_latency_fall_max**

network_latency_fall_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_fall_max on page 693
(hpin) network_latency_fall_max on page 729
(pin) network_latency_fall_max on page 757
(port) network_latency_fall_min on page 787
(port) network_latency_rise_max on page 788
(port) network_latency_rise_min on page 789
```

```
Constraints—port Attributes
```
September 2017 787 Product Version 17.1

**network_latency_fall_min**

network_latency_fall_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_fall_min on page 694
(hpin) network_latency_fall_min on page 730
(pin) network_latency_fall_min on page 758
(port) network_latency_fall_max on page 786
(port) network_latency_rise_max on page 788
(port) network_latency_rise_min on page 789
```

```
Constraints—port Attributes
```
September 2017 788 Product Version 17.1

**network_latency_rise_max**

network_latency_rise_max _float_

_Default_ : no_value

**Read-write** port attribute. pecifies the maximum (launch) latency (in picoseconds) between
the rising edge of the ideal waveform and the sequential elements in the circuit for late-mode
(setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_rise_max on page 695
(hpin) network_latency_rise_max on page 731
(pin) network_latency_rise_max on page 759
(port) network_latency_fall_max on page 786
(port) network_latency_fall_min on page 787
(port) network_latency_rise_min on page 789
```

```
Constraints—port Attributes
```
September 2017 789 Product Version 17.1

**network_latency_rise_min**

network_latency_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_rise_min on page 696
(hpin) network_latency_rise_min on page 732
(pin) network_latency_rise_min on page 760
(port) network_latency_fall_max on page 786
(port) network_latency_fall_min on page 787
(port) network_latency_rise_max on page 788
```

```
Constraints—port Attributes
```
September 2017 790 Product Version 17.1

**setup_uncertainty**

setup_uncertainty _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the uncertainty of the ideal clock waveform edges (in
picoseconds) in late-mode (setup) timing analysis.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the uncertainty.

**Related Information**

```
Related attributes: (clock) setup_uncertainty on page 697
(hpin) setup_uncertainty on page 733
(pin) setup_uncertainty on page 761
(port) hold_uncertainty on page 781
(port) ideal_driver on page 781
```

```
Constraints—port Attributes
```
September 2017 791 Product Version 17.1

**source_latency_early_fall_max**

source_latency_early_fall_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_fall_max on page 697
(hpin) source_latency_early_fall_max on page 734
(pin) source_latency_early_fall_max on page 762
(port) source_latency_early_fall_min on page 792
(port) source_latency_early_rise_max on page 793
(port) source_latency_early_rise_min on page 794
```

```
Constraints—port Attributes
```
September 2017 792 Product Version 17.1

**source_latency_early_fall_min**

source_latency_early_fall_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis..

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_fall_min on page 698
(hpin) source_latency_early_fall_min on page 735
(pin) source_latency_early_fall_min on page 763
(port) source_latency_early_fall_max on page 791
(port) source_latency_early_rise_max on page 793
(port) source_latency_early_rise_min on page 794
```

```
Constraints—port Attributes
```
September 2017 793 Product Version 17.1

**source_latency_early_rise_max**

source_latency_early_rise_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_rise_max on page 699
(hpin) source_latency_early_rise_max on page 736
(pin) source_latency_early_rise_max on page 764
(port) source_latency_early_fall_max on page 791
(port) source_latency_early_fall_min on page 792
(port) source_latency_early_rise_min on page 794
```

```
Constraints—port Attributes
```
September 2017 794 Product Version 17.1

**source_latency_early_rise_min**

source_latency_early_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis. You can specify a Tcl list of four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_rise_min on page 699
(hpin) source_latency_early_rise_min on page 737
(pin) source_latency_early_rise_min on page 765
(port) source_latency_early_fall_max on page 791
(port) source_latency_early_fall_min on page 792
(port) source_latency_early_rise_max on page 793
```

```
Constraints—port Attributes
```
September 2017 795 Product Version 17.1

**source_latency_late_fall_max**

source_latency_late_fall_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency between the falling edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_max on page 700
(hpin) source_latency_late_fall_max on page 738
(pin) source_latency_late_fall_max on page 766
(port) source_latency_late_fall_min on page 796
(port) source_latency_late_rise_max on page 797
(port) source_latency_late_rise_min on page 798
```

```
Constraints—port Attributes
```
September 2017 796 Product Version 17.1

**source_latency_late_fall_min**

source_latency_late_fall_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency between the fall edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_min on page 701
(hpin) source_latency_late_fall_min on page 739
(pin) source_latency_late_fall_min on page 767
(port) source_latency_late_fall_max on page 795
(port) source_latency_late_rise_max on page 797
(port) source_latency_late_rise_min on page 798
```

```
Constraints—port Attributes
```
September 2017 797 Product Version 17.1

**source_latency_late_rise_max**

source_latency_late_rise_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency between the rising edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_max on page 702
(hpin) source_latency_late_rise_max on page 740
(pin) source_latency_late_rise_max on page 768
(port) source_latency_late_fall_max on page 795
(port) source_latency_late_fall_min on page 796
(port) source_latency_late_rise_min on page 798
```

```
Constraints—port Attributes
```
September 2017 798 Product Version 17.1

**source_latency_late_rise_min**

source_latency_late_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency between the rising
edge of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_min on page 703
(hpin) source_latency_late_rise_min on page 741
(pin) source_latency_late_rise_min on page 769
(port) source_latency_late_fall_max on page 795
(port) source_latency_late_fall_min on page 796
(port) source_latency_late_rise_max on page 797
```

```
Constraints—port Attributes
```
September 2017 799 Product Version 17.1

**timing_case_logic_value**

timing_case_logic_value {no_value | 0 | 1 | rise | fall}

_Default_ : no_value

**Read-write** port attribute. Forces the port to assume the specified logic value or transistion
value for timing analysis purposes. You can set this attribute on input ports.

**Related Information**

```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Related attributes: (hpin) timing_case_logic_value on page 742
(pin) timing_case_logic_value on page 770
```

```
Constraints—root Attributes
```
September 2017 800 Product Version 17.1

**root Attributes**

**aae_enabled**

aae_enabled _integer_

_Default:_ 0

**Read-write** root attribute. Enables the accurate delay calculation delay engine.

**aocv_library**

aocv_library _string_

**Read-write** root attribute. Specifies the list of advanced on-chip variation (AOCV) libraries.

**Related Information**

**case_analysis_multi_driver_propagation**

case_analysis_multi_driver_propagation {favor_neither | favor_0 | favor_1 | none}

_Default:_ favor_neither

**Read-write** root attribute. Controls how case analysis values are propagated across nets
that have multiple drivers. There are four possible settings:

■ none: If one or more of the drivers of a multi-driven net are determined to be logic
constants for the purposes of timing case analysis, then the constant value is not
propagated to the loads of the net.

The following three settings will cause Genus to propagate a timing case logic constant value
to the loads of a multi-driven net. The following settings affect how Genus behaves when one
or more drivers has a value of 1 and one or more drivers has a value of 0 (conflicting case
values).

■ favor_0: The conflict is resolved by propagating a case value of 0 to the loads.

■ favor_1: The conflict is resolved by propagating a case value of 1 to the loads.

■ favor_neither: The conflict is resolved by not propagating a case value to the loads.

```
Related attribute: (library_domain) aocv_library on page 747
```

```
Constraints—root Attributes
```
September 2017 801 Product Version 17.1

**Example**

The following example shows how the various settings will affect the computation of a timing
case value at the loads of the net In a case with a net with four drivers:

■ none

```
driver case values load case value
--------------------------------------
x1xx x
11xx x
0xxx x
1x00 x
```
■ favor_0

```
driver case values load case value
--------------------------------------
x1xx 1
11xx 1
0xxx 0
1x00 0<--
```
■ favor_1

```
driver case values load case value
--------------------------------------
x1xx 1
11xx 1
0xxx 0
1x00 1<--
```
■ favor_neither

```
driver case values load case value
--------------------------------------
x1xx 1
11xx 1
0xxx 0
1x00 x<--
```
**case_analysis_propagation_for_icg**

case_analysis_propagation_for_icg {false| always | is_seq_propagation}

_Default_ : false

**Read-write** root attribute. Indicates whether timing case analysis should propagate logic
constants through integrated clock-gating (ICG) cells.

If you set this attribute to always, the logic constants will always be propagated.

If you set this attribute to is_seq_propagation, the logic constants will only be propagated
if the case_analysis_sequential_propagation attribute is set to true.

**Note:** This attribute must be set before you load the library/


```
Constraints—root Attributes
```
September 2017 802 Product Version 17.1

**case_analysis_sequential_propagation**

case_analysis_sequential_propagation {false | true}

_Default_ : false

**Read-write** root attribute. Indicates whether timing case analysis should propagate logic
constants through sequential cells.

**Example**

genus@root:/> set_db / .case_analysis_sequential_propagation false

**convert_rising_falling_arcs_to_combo_arcs**

convert_rising_falling_arcs_to_combo_arcs {false| true}

_Default_ : false

**Read-write** root attribute. Controls whether to convert the rising or falling edge arcs of
non-clocked pins having no valid setup arc to combinational arcs.

If set to false, the tool will treat the non-clocked pin with the clock-edge arcs as a clock pin,
and the cell will be treated as sequential cell.

If set to true, the tool will convert the rising or falling edge arcs of non-clocked pins having
no valid setup arc to combinational arcs, and the lib_cell will be treated as a combinational
cell.

**Related Information**

**define_clock_with_new_cost_group**

define_clock_with_new_cost_group {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether a new cost group can be created for each clock
defined with the define_clock command. Set this attribute to true to create cost groups.

```
Affects this command: report_timing
Affects these attributes: is_clock on page 332
sequential on page 319
```

```
Constraints—root Attributes
```
September 2017 803 Product Version 17.1

**Related Information**

**detailed_sdc_messages**

detailed_sdc_messages {false | true}

_Default_ : false

**Read-write** root attribute. Controls the preciseness of the line numbers reported in the
messages for failing SDC commands when reading in an SDC file.

Set this attribute to true to get an exact pointer to the line number of the failing SDC
command during read_sdc. This is especially useful when the SDC command is embedded
within control structures (if, foreach, while etc) or within a TCL procedure.

By default, the warning and error messages simply point to the line number of the _control_
structure (if,foreach,while) enclosing the SDC command or to the line number of the
procedure call.

**Examples**

For the examples below, the lines in the sample SDC file (test.sdc) below are numbered:

1.set temp 1

2. if {$temp} {
3
4.
5.
6.
7.
8.
9.set_false_path -from [get_cells ffff]
10.
11.
12.
13.}

■ The following messages are given with the default behavior:

Warning : Could not find requested search value. [SDC-208] [get_cells]
: The ’get_cells’ command **on line ’2’** of the SDC file ’test.sdc’ cannot fi

```
Affects these commands: create_clock
```
```
report_timing
A syn_generic
syn_map
syn_opt
```

```
Constraints—root Attributes
```
September 2017 804 Product Version 17.1

nd any cells named ’ffff’.
: Use the ’cd’ and ’ls’ commands to browse the virtual directories to find
the object because the specified name and/or location does not exist.
Error : A required object parameter could not be found. [TUI-61] [parse_options]
: An object of type ’clock|port|instance|pin’ named ’’ could not be found.
: Check to make sure that the object exists and is of the correct type.
The ’what_is’ command can be used to determine the type of an object.

Usage: set_false_path [-rise] [-fall] [-from <clock|port|instance|pin>+]
[-rise_from <clock|port|instance|pin>+]
[-fall_from <clock|port|instance|pin>+]
[-to <clock|port|instance|pin>+] [-rise_to <clock|port|instance|pin>+]
[-fall_to <clock|port|instance|pin>+] ...
...
Error : Could not interpret SDC command. [SDC-202] [read_sdc]
: The ’read_sdc’ command encountered an error while processing this command
on line ’2’ of the SDC file ’test.sdc’: if {$temp} {

set_false_path -from [get_cells ffff]

}.
: The ’read_sdc’ command encountered a problem while trying to evaluate an
SDC command. This SDC command will be added to the Tcl variable
$::dc::sdc_failed_commands.
Statistics for commands executed by read_sdc:
"get_cells" - successful 0 , failed 1 (runtime 0.00)
"set_false_path" - successful 0 , failed 1 (runtime 0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied.[SDC-209]
: The ’read_sdc’ command encountered a problem while processing commands.
: You can examine the failed commands or save them to a file by querying
the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0.0

■ The following messages are given when you set detailed_sdc_messages to true:

-- Message **on line ’9’** of the SDC file ’test.sdc’
-- The command present in the file is : ’get_cells ffff’
-- The command passed to the interpreter is : ’::dc::get_cells ffff’
-- Message type: Error
Warning : Could not find requested search value. [SDC-208] [get_cells]
: The ’get_cells’ command on line ’9’ of the SDC file ’test.sdc’ cannot
find any cells named ’ffff’.
-- End of messages for line ’9’

-- Message **on line ’9’** of the SDC file ’test.sdc’
-- The command present in the file is : ’set_false_path -from [get_cells ffff]’
-- The command passed to the interpreter is : ’::dc::set_false_path -from {}’
-- Message type: Error
Error : A required object parameter could not be found. [TUI-61] [parse_options]
: An object of type ’clock|port|instance|pin’ named ’’ could not be found.

Usage: set_false_path [-rise] [-fall] [-from <clock|port|instance|pin>+]
[-rise_from <clock|port|instance|pin>+]


```
Constraints—root Attributes
```
September 2017 805 Product Version 17.1

[-fall_from <clock|port|instance|pin>+]
[-to <clock|port|instance|pin>+] [-rise_to <clock|port|instance|pin>+]
[-fall_to <clock|port|instance|pin>+] ...
...
-- End of messages for line ’9’

Error : Could not interpret SDC command. [SDC-202] [read_sdc]
: The ’read_sdc’ command encountered an error while processing this comman
d
from line ’2’ to line ’13’ of the SDC file ’test.sdc’
: The command is:
if {$temp} {

set_false_path -from [get_cells ffff]

}
##### M1 - End of error Messages from line ’2’ to line ’13’ of test.sdc

Statistics for commands executed by read_sdc:
"get_cells" - successful 0 , failed 1 (runtime 0.00)
"set_false_path" - successful 0 , failed 1 (runtime 0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-20
9]
: The ’read_sdc’ command encountered a problem while processing commands.
Total runtime 0.0

**Related Information**

**enable_break_timing_paths_by_mode**

enable_break_timing_paths_by_mode {true | false}

_Default_ : true

**Read-write** root attribute. When in multi mode, indicates whether timing paths can be
broken by mode to honour different timing constraints by mode, such as clock gating checks.

```
Tip
```
```
Do not set this attribute to false unless the tool issued a warning message that
instructs you to change the setting.
```
Related command: read_sdc


```
Constraints—root Attributes
```
September 2017 806 Product Version 17.1

**Related Information**

**enable_data_check**

enable_data_check {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, the data-to-data checks (specified through the
set_data_check SDC command or in the library) are enabled.

**Note:** You should set this attribute before reading in the design.

**Related Information**

```
report_qor
```
```
read_sdc
report_timing
write_sdc
```
Related attributes: (pin) break_timing_paths on page 752

```
(pin) timing_case_logic_value on page 770
(port) timing_case_logic_value on page 799
```
```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Affects these attributes: (hpin) min_slew on page 1239
(pin) min_slew on page 1321
(port) net on page 1348
(hpin) min_timing_arcs on page 1240
```
```
(pin) min_timing_arcs on page 1322
timing_disable_non_sequential_checks on page 815
Related attributes: (lib_arc) seq _function Attributes on page 398
```

```
Constraints—root Attributes
```
September 2017 807 Product Version 17.1

**ignore_scan_combinational_arcs**

ignore_scan_combinational_arcs {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether to ignore the combinational arcs from scan
input pins to output pins of scan flip-flops during timing analysis and optimization.

**Example**

genus@root:/> set_db / .ignore_scan_combinational_arcs false

**Related Information**

**lbr_clock_isolation_support**

lbr_clock_isolation_support (true | false}

_Default_ : true

**Read-write** root attribute. Indicates whether to convert nochange arcs to setup or hold arcs.
By default, thee nochange arcs are converted.

**link_library**

link_library _string_

**Read-write** root attribute. Specifies the list of link libraries. Link libraries are technology
libraries which Genus uses to resolve cell references. The link libraries contain the
descriptions of cells (macros like RAMS, pads, PLLs, and so on) in a mapped netlist.

**Related Information**

Affects these commands: report_timing

```
Related attributes: (root) target_library on page 812
(library_domain) link_library on page 747
(library_domain) target_library on page 748
```

```
Constraints—root Attributes
```
September 2017 808 Product Version 17.1

**operating_conditions**

operating_conditions _operating_condition_

**Read-write** root attribute. Specifies the operating conditions to use for timing. You must
specify the path to an operating_conditions object in the library. The
operating_conditions attribute does not need to have a value if you want to use the
default operating conditions.

Specify this attribute before you use the libraries in the design.

**Example**

The following command sets the operating conditions to worst_case.

genus@root:> set_db operating_conditions worst_case

**Related Information**

**phys_socv**

phys_socv {false|true}

_Default_ : false

**Read-write** root attribute. Controls Statistical On-Chip Variation (SOCV) support.

**scale_factor_group_path_weights**

scale_factor_group_path_weights _integer_

_Default_ : 1

**Read-write** root attribute. Scales the weights specified in any group_path -weight
SDC command(s). Set this attribute to a value which will convert all weights to whole numbers
to ensure that all weights are integers and the relative weights across all groups is
maintained. Set the attribute before reading any constraints.

```
Related attribute: (library_domain) operating_conditions on page 747
```

```
Constraints—root Attributes
```
September 2017 809 Product Version 17.1

**Example**

Consider the following line in the SDC file:

group_path -weight 10 -name m -from in

The following command scales the weight of cost group m by 6.

set_db / .scale_factor_group_path_weights 6

As a result the weight of cost group m is now 60.

**Related Information**

**sdc_filter_match_more_slashes**

sdc_filter_match_more_slashes {false| true}

_Default_ : false

**Read-write** root attribute. When enabled, Genus will try to match slashes (/) in the search
pattern of the filter expression for the get_pins, get_nets, and get_cells commands.
Genus will consider the ’/’ as part of the instance name when searching for an instance name
(instead of treating ’/’ as the hierarchy separator). Set this attribute before you read in the SDC
constraints.

**Note:** This attribute is runtime intensive.

**sdc_flat_view_default**

sdc_flat_view_default {false | true}

_Default_ : false

**Read-write** root attribute. When enabled, Genus will change to the flat netlist view to read
in the SDC commands.

**Related Information**

```
Related command: group_path
```
Related command: read_sdc


```
Constraints—root Attributes
```
September 2017 810 Product Version 17.1

**sdc_match_more_slashes**

sdc_match_more_slashes {false| true}

_Default_ : false

**Read-write** root attribute. When enabled, Genus will try to match slashes (/) as part of the
name in the search pattern for the get_pins, get_nets, and get_cells commands.
Genus will consider the ’/’ as part of the instance name when searching for an instance name
(instead of treating ’/’ as the hierarchy separator).. Set this attribute before you read in the
SDC constraints.

**Note:** This attribute is runtime intensive.

**show_wns_in_log**

show_wns_in_log {true | false}

_Default_ : true

**Read-write** root attribute. Controls the display of additional columns for the worst negative
slack (WNS) value and the corresponding cost-group to the global mapping status, global
incremental optimization status, and incremental optimization status in the log file during
synthesis of a design with multiple cost-groups.

**Example**

The following is an extract of the log file for a design with four cost groups.

Global mapping target info
==========================
Cost Group ’cg4’ target slack: -130 ps
Target path end-point (Port: add/out[31])
...
...
Cost Group ’cg1’ target slack: -1340 ps
Target path end-point (Port: add/out[14])

**Global mapping status**
=====================
Group
Total **Worst Worst**
Total Worst **Neg Cost**
Operation Area Slacks **Slack Group** Worst Path
-------------------------------------------------------------------------------
global_map 456 -3163 -1357 cg1 a[1] --> out[14]

Global incremental target info
==============================
Cost Group ’cg4’ target slack: -224 ps
Target path end-point (Port: add/out[31])


```
Constraints—root Attributes
```
September 2017 811 Product Version 17.1

....
....
**Global incremental optimization status**
======================================
Group
Total **Worst Worst**
Total Worst **Neg Cost**
Operation Area Slacks **Slack Group** Worst Path
-------------------------------------------------------------------------------
global_inc 458 -3136 -1350 cg1 a[1] --> out[14]

Incremental optimization status
===============================
Group
Total DRC Total **Worst Worst**
Total Worst Max **Neg Cost**
Operation Area Slacks Trans **Slack Group** Worst Path
-------------------------------------------------------------------------------
init_iopt 458 -3136 0 -1350 cg1 a[1] --> out[14]

**Incremental optimization status**
===============================
Group
Total DRC Total **Worst Worst**
Total Worst Max **Neg Cost**
Operation Area Slacks Trans **Slack Group** Worst Path
-------------------------------------------------------------------------------
init_delay 466 -3034 0 **-1338 cg1** a[1] --> out[12]
init_drc 466 -3034 0 **-1338 cg1** a[1] --> out[12]
init_area 466 -3034 0 **-1338 cg1** a[1] --> out[12]
.....

**Related Information**
.

Affects these commands: syn_generic

```
syn_map
syn_opt
```

```
Constraints—root Attributes
```
September 2017 812 Product Version 17.1

**support_combo_clock**

support_combo_clock {false| true}

_Default_ : false

**Read-write** root attribute. When you set this attribute to true, non-sequential cells that
have a clock attribute set to true on one of the input pins, will be treated as sequential cells.

**Related Information**

**target_library**

target_library _string_

**Read-write** root attribute. Specifies the list of target libraries. Target libraries are
technology libraries that are used by the synthesis tool during mapping and optimization. The
target libraries contain the cells used to generate the netlist and definitions for the design’s
operating conditions.

**Related Information**

Affects these attributes: (lib_cell) is_combinational on page 298

```
(lib_cell) sequential on page 319
(lib_cell) is_usable on page 306
(lib_cell) timing_model on page 330
```
```
Related attribute: (root) link_library on page 807
(library_domain) link_library on page 747
(library_domain) target_library on page 748
```

```
Constraints—root Attributes
```
September 2017 813 Product Version 17.1

**tim_ignore_data_check_for_non_endpoint_pins**

tim_ignore_data_check_for_non_endpoint_pins {true | false
| sdc_set_data_check_only | lib_non_seq_setup_only}

_Default_ : true

**Read-write** root attribute. Controls which data-to-data timing constraints are applied if the
constrained pins ( _to_pin_ ) are _not_ endpoints. You can specify the following values:

**time_recovery_arcs**

time_recovery_arcs {false | true}

_Default_ : false

**Read-write** root attribute. When set to true, all paths to the asynchronous pin of a flip-flop
become constrained to the recovery arc of the flip-flop. This attribute has no affect on those
asynchronous inputs of flip-flops that are not modeled with recovery arcs. This attribute does
not change the ideal setting (the value of causes_ideal_net) of the asynchronous pin’s
net.

**Example**

genus@root:/> set_db / .time_recovery_arcs true

```
false Takes all data-to-data constraints into account, even when
the constrained pin is not an endpoint.
lib_non_seq_setup_only Specifies to only ignore constraints on instances whose
library cells have timing arcs of type
non_seq_setup_rising or
non_seq_setup_falling.
sdc_set_data_check_only Specifies to only ignore constraints specified with the
set_data_check SDC command.
true Ignores all data-to-data constraints into account.
```
```
This requirement avoids breaking timing paths at the
to_pin.
```

```
Constraints—root Attributes
```
September 2017 814 Product Version 17.1

**Related Information**

**timing_analysis_type**

timing_analysis_type {best_case_worst_case | ocv | single}

_Default_ : single or best_case_worst_case

**Read-write** root attribute. Specifies the timing analysis type to single, best case worst case,
or on-chip variation.

If you do not set this attribute and you read in one library, the tool uses single by default. In
this case the tool scales the delay values based on one operating condition.

If you do not set this attribute and you read in two libraries, the tool uses
best_case_worst_case by default. In this case, the tool checks the design for two extreme
operating conditions. The software uses the maximum delays for all paths during setup
checks and minimum delays for all paths during hold checks.

If you set this attribute to ocv, the tool calculates the delay for one path based on the
maximum operating condition while calculating the delay for another path based on the
minimum operating condition for setup or hold checks.

**Note:** Currently, Genus only supports the best_case_worst_case value.

```
Affects these commands: report_timing
```
```
syn_generic
syn_map
syn_opt
Related attributes: (hpin) causes_ideal_net on page 1229
(hport) causes_ideal_net on page 1257
(pin) causes_ideal_net on page 1311
(port) causes_ideal_net on page 1340
```

```
Constraints—root Attributes
```
September 2017 815 Product Version 17.1

**timing_disable_non_sequential_checks**

timing_disable_non_sequential_checks {true|false}

_Default_ : true

**Read-write** root attribute. Controls whether the non_seq_setup_rising and
non_seq_setup_falling pin timing attributes specified in the library are taken into
account. Set this attribute to false to take these timing arcs into account.

**Related Information**

```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Affects these attributes: (hpin) min_slew on page 1239
(pin) min_slew on page 1321
(port) net on page 1348
(hpin) min_timing_arcs on page 1240
(pin) min_timing_arcs on page 1322
Affected by this attribute: enable_data_check on page 806
Related attribute: (lib_arc) seq _function Attributes on page 398
```

```
Constraints—root Attributes
```
September 2017 816 Product Version 17.1

**timing_library_lookup_drv_per_frequency**

timing_library_lookup_drv_per_frequency {worst | linear}

_Default_ : worst

**Read-write** root attribute. When max_cap lookup tables are present in the library, this
attribute determines whether the maximum capacitance values used for design rule
verification during incremental optimization should be the worst value for all frequencies, or
should be the interpolated value for the maximum frequency.

In the library, the maximum capacitance can be specified as follows:

■ at the library level using the default_max_capacitance attribute

■ at the pin level using the max_capacitance attribute

■ at the pin level using the max_cap group (a table which specifies the maximum
capacitance in function of the frequency and the input transition time).

```
Note: Currently, the tool only supports one dimensional max_cap lookup tables in
function of the frequency.
```
If you set this attribute to linear, the tool always determines the maximum pin capacitance
by doing a linear interpolation of the pin’ s max_cap lookup table in function of the maximum
frequency constraint that the timing engine returns across all paths through the given pin.

If you set this attribute to worst, the tool uses a worst value for all frequencies determined
as following:

```
default_max_capacitance
(lib level)
```
```
max_capacitance
(pin level
```
```
max_cap group
(pin level) Action if attribute set to worst
yes yes yes Selects the worst of the
max_capacitance pin attribute
and the interpolated value of the
max_cap group
no yes yes Selects the worst of the
max_capacitance pin attribute
and the interpolated value of the
max_cap group
yes no yes Selects the worst of the
default_max_capacitance lib
level attribute and the interpolated
value of the max_cap group
no no yes Interpolates the value of the
max_cap group
```

```
Constraints—root Attributes
```
September 2017 817 Product Version 17.1

**Note:** This attribute is only taken into account if the use_max_cap_lut attribute is set to
true.

**Related Information**

**timing_no_path_segmentation**

timing_no_path_segmentation _list_of_timing_checks_

**Read-write** root attribute. Prevents breaking of the timing path at the -to pin of the
specified timing checks. You can specify a combination of the following checks:
set_max_delay, clock_gating, and set_data_check. Set this attribute before you
read in the SDC constraints.

**Example**

The following command prevents breaking of the timing path for the set_max_delay and
set_data_check timing checks:

set_db / .timing_no_path_segmentation {set_max_delay set_data_check}

**Related Information**

```
Affects these commands: report_design_rules
report_timing
syn_generic
syn_map
syn_opt
Affected by this attribute: use_max_cap_lut on page 1083
```
```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
```

```
Constraints—root Attributes
```
September 2017 818 Product Version 17.1

**timing_report_enable_common_header**

timing_report_enable_common_header {false | true}

_Default_ : false

**Read-write** root attribute. Reports the timing using the common UI format.

**Related Information**

**timing_report_endpoint_fields**

timing_report_endpoint_fields _list_of_strings_

_Default_ : id slack endpoint group view

**Read-write** root attribute. Specifies the default set of fields to be used for the endpoint
timing report.

**Related Information**

**timing_report_exception_data**

timing_report_exception_data {false| true}

_Default_ : false

**Read-write** root attribute. Controls whether to report the exception cross-linking
information.

**Related Information**

```
Affects this command: report_timing
```
```
Affects this command: report_timing
```
```
Affects this command: report_timing
```

```
Constraints—root Attributes
```
September 2017 819 Product Version 17.1

**timing_report_fields**

timing_report_fields _list_of_strings_

_Default_ : timing_point flags arc edge cell fanout load transition delay
arrival

**Read-write** root attribute. Specifies the default set of fields to be used for the timing report.

Valid field names are: timing_point flags id arc edge cell fanout load
transition delay arrival user_derate total_derate aocv_derate
power_domain lib_set wire_length instance_location pin_location

**Related Information**

**timing_report_load_unit**

timing_report_load_unit {ff | fF | pf | pF}

_Default_ : ff

**Read-write** root attribute. Specifies the load unit to be used in the timing report.

**Related Information**

```
Affects this command: report_timing
```
```
Affects this command: report_timing
```

```
Constraints—root Attributes
```
September 2017 820 Product Version 17.1

**timing_report_path_type**

timing_report_path_type {full | full_clock| endpoint | summary}

_Default_ : full

**Read-write** root attribute. Controls the path type shown in the timing report. You can specify
the following values:

**Note:** The -path_type option of the report_timing command overwrites the attribute
setting.

**Related Information**

**timing_report_time_unit**

timing_report_time_unit {ps | ns}

_Default_ : ps

**Read-write** root attribute. Specifies the time unit to be used in the timing report.

**Related Information**

```
endpoint Generates an end point report for each path consisting of
an endpoint, cause, slack, arrival time, required time, and
phase.
full Generates a report that displays the full path with
accompanying required time and slack calculation.
full_clock Reports the full clock path (Other End Path) in addition to
the full data path (Timing Path) if the path reported ends at
a timing check.
summary Generates a summary report for each path consisting of a
start point, endpoint, cause, slack, arrival time, required
time, and phase.
```
```
Affects this command: report_timing
```
```
Affects this command: report_timing
```

```
Constraints—root Attributes
```
September 2017 821 Product Version 17.1

**timing_report_unconstrained**

timing_report_unconstrained {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to report the unconstrained paths in the timing
report.

**Note:** The -unconstrained option of the report_timing command overwrites the
attribute setting.

**Related Information**

**use_multi_clks_latency_uncertainty_optimize**

use_multi_clks_latency_uncertainty_optimize {false | true}

_Default_ : false

**Read-write** root attribute. Enables optimization to take into account network and source
latencies on the pins and ports.

**Related Information**
.

```
Affects this command: report_timing
```
```
Affects these commands: report_timing
set_clock_latency -clock
syn_generic
syn_map
syn_opt
Affects these attributes: (hpin) source_latency_early_fall_max on page 734
(pin) source_latency_early_fall_max on page 762
```

```
Constraints—root Attributes
```
September 2017 822 Product Version 17.1

**use_multi_clks_latency_uncertainty_report**

use_multi_clks_latency_uncertainty_report {false | true}

_Default_ : false

**Read-write** root attribute. Enables the timing analysis engine to take into account network
and source latencies on the pins and ports.

**Related Information**
.

```
Affects these commands: report_timing
set_clock_latency -clock
syn_generic
syn_map
syn_opt
Affects these attributes: (hpin) source_latency_early_fall_max on page 734
(pin) source_latency_early_fall_max on page 762
```

```
Constraints—root Attributes
```
September 2017 823 Product Version 17.1

**wireload_mode**

wireload_mode {none | enclosed| segmented | top}

_Default_ : none

**Read-write** root attribute. Allows you to override the computing net load method that is
normally specified in the technology library. The wire-load modes are:

By default, this attribute is set to the value of default_wire_load_mode Liberty attribute
of the library that was read in. If the default_wire_load_mode attribute was not set in the
library, the wireload_mode attribute defaults to none.

If multiple libraries are read in, the tool checks for a library that has the
default_wire_load_mode attribute set and the wireload_mode attribute is set to that
value. If multiple libraries have this attribute set, the wireload_mode attribute is set to the
value defined in the library that was read in first. If the default_wire_load_mode attribute
is not found in any of the libraries, the wireload_mode attribute defaults to none.

**Note:** When the interconnect_mode attribute is set to ple, the wireload_mode
attribute is set to none. In this case, the tool uses physical layout estimators instead of
wire-load models during synthesis.

**Related Information**

```
enclosed Uses the wire-load model of the smallest block that fully
encloses the net to compute the load of the net. Hierarchical
boundary pins are not counted as fanouts.
segmented Divides nets that cross hierarchical boundaries into segments
with one segment for each level of hierarchy. Separate load
values are computed for each segment (counting the
hierarchical boundary pins as individual fanouts) and the load
values are added together.
top Uses the wire-load model of the top-level design for all nets in
all modules. Hierarchical boundary pins are not counted as
fanouts.
```
```
Affected by this attribute: interconnect_mode on page 607
Related attributes: (design) force_wireload on page 709
(root) wireload_selection on page 824
```

```
Constraints—root Attributes
```
September 2017 824 Product Version 17.1

**wireload_selection**

wireload_selection {default | _table_ | none}

_Default_ : default

**Read-write** root attribute. Indicates whether to use a wire-load selection table to choose
default wire-load models for blocks based on their cell areas.

**Example**

■ Some libraries contain multiple selection tables, such as for different numbers of metal
layers), and in such cases you can indicate which wireload_selection table should
be used:
genus@root:/> set_db wireload_selection \
==> [vfind / -wireload_selection "4_layer"]

■ The following example chooses a different selection group:

```
genus@root:/> set_db wireload_selection wc_group
```
**Related Information**

```
default Genus behaves as if the attribute had never been set. The
environment reverts to the default settings.
none Specifies not to perform automatic wire-load selection by area.
The only wire-load models that will be used are the ones that
are set with the force_wireload attribute on individual
modules or the default wireload model specified in the library.
table Specifies the wire-load selection table to use. Specify the
hierarchical path to the wire-load selection table to be used.
```
```
Affects this attribute: (design) force_wireload on page 709
Related attributes: wireload_mode on page 823
(library_domain) wireload_selection on page 749
```

```
Constraints—root Attributes
```
September 2017 825 Product Version 17.1

**write_sdc_use_libset_name_set_dont_use**

write_sdc_use_libset_name_set_dont_use {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to add the library set name in the
set_dont_use commands written out by the write_sdc command.

**Related Information**

Affects this command: write_sdc


```
Constraints—root Attributes
```
September 2017 826 Product Version 17.1


September 2017 827 Product Version 17.1

# 11

## MMMC

**List**
**_analysis_view Attributes_**

■ constraint_mode on page 830

■ delay_corner on page 830

■ design on page 830

■ is_dynamic on page 830

■ is_hold on page 831

■ is_hold_default on page 831

■ is_leakage on page 831

■ is_setup on page 831

■ is_setup_default on page 832

■ latency_file on page 832

■ path_adjust_file on page 832

■ power_modes on page 832

**_constraint_mode Attributes_**

■ design on page 833

■ ilm_sdc_files on page 833

■ is_hold on page 833

■ is_setup on page 833

■ sdc_files on page 834

■ tcl_vars on page 834


```
MMMC—List
```
September 2017 828 Product Version 17.1

**_delay_corner Attributes_**

■ design on page 835

■ early_irdrop_files on page 835

■ early_rc_corner on page 835

■ early_temperature_files on page 836

■ early_timing_condition on page 836

■ early_timing_condition_string on page 836

■ is_hold on page 837

■ is_setup on page 837

■ is_si_enabled on page 837

■ late_irdrop_files on page 837

■ late_rc_corner on page 838

■ late_temperature_files on page 838

■ late_timing_condition on page 838

■ late_timing_condition_string on page 839

■ mmmc_design on page 839

**_library_set Attributes_**

■ aocv_files on page 840

■ libraries on page 840

■ library_files on page 840

■ si_files on page 841

■ socv_files on page 841

**_opcond Attributes_**

■ is_hold on page 842

■ is_setup on page 842


```
MMMC—List
```
September 2017 829 Product Version 17.1

■ is_virtual on page 842

■ process on page 842

■ temperature on page 842

■ tree_type on page 843

■ voltage on page 843

**_rc_corner Attributes_**

■ cap_table_file on page 844

■ post_route_cap on page 844

■ post_route_clock_cap on page 845

■ post_route_clock_res on page 845

■ post_route_cross_cap on page 846

■ post_route_res on page 847

■ pre_route_cap on page 847

■ pre_route_clock_cap on page 848

■ pre_route_clock_res on page 848

■ pre_route_res on page 849

■ qrc_tech_file on page 849

■ temperature on page 849

**_root Attributes_**

■ timing_defer_mmmc_object_updates on page 850

**_timing_condition Attributes_**

■ library_sets on page 851

■ opcond on page 851

■ opcond_library on page 851


```
MMMC—analysis_view Attributes
```
September 2017 830 Product Version 17.1

**analysis_view Attributes**

**constraint_mode**

constraint_mode _constraint_mode_

**Read-only** analysis_view attribute. Returns the timing constraint mode for this
analysis_view.

**Example**

genus@root:> get_db analysis_view:dtmf_recvr_core/view_wcl_slow .constraint_mode
constraint_mode:dtmf_recvr_core/functional_wcl_slow

**delay_corner**

delay_corner _delay_corner_

**Read-only** analysis_view attribute. Returns the delay_corner for this analysis_view.

**Example**

genus@root:> get_db analysis_view:dtmf_recvr_core/view_wcl_slow .delay_corner
delay_corner:dtmf_recvr_core/delay_corner_wcl_slow

**design**

design _design_

**Read-only** analysis_view attribute. Returns the design that this analysis_view belongs.

**Example**

genus@root:> get_db analysis_view:dtmf_recvr_core/view_wcl_slow .design
design:dtmf_recvr_core

**is_dynamic**

is_dynamic {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis_view is for dynamic
power analysis.

**Example**

genus@root:> get_db analysis_view:dtmf_recvr_core/view_wcl_slow .is_dynamic
false


```
MMMC—analysis_view Attributes
```
September 2017 831 Product Version 17.1

**is_hold**

is_hold {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis_view is active for hold
analysis.

**Example**

genus@root:> get_db analysis_view:dtmf_recvr_core/view_wcl_slow .is_hold
false

**is_hold_default**

is_hold_default {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis_view is the default
view for hold analysis.

**Example**

genus@root:> get_db analysis_view:dtmf_recvr_core/view_wcl_slow .is_hold_default
false

**is_leakage**

is_leakage {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis view is for leakage
power analysis.

**Example**

genus@root:> get_db analysis_view:dtmf_recvr_core/view_wcl_slow .is_leakage
false

**is_setup**

is_setup {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis view is active for setup
analysis.

**Example**

genus@root:> get_db analysis_view:dtmf_recvr_core/view_wcl_slow .is_setup
true


```
MMMC—analysis_view Attributes
```
September 2017 832 Product Version 17.1

**is_setup_default**

is_setup_default {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis view is the default
view for setup analysis.

**Example**

genus@root:> get_db analysis_view:dtmf_recvr_core/view_wcl_slow .is_setup_default
true

**latency_file**

latency_file _string_

**Read-write** analysis_view attribute. Returns the file that contains the clock latency
constraints for this analysis view.

**path_adjust_file**

path_adjust_file _string_

**Read-write** analysis_view attribute. Returns the file that contains the path_adjust
constraints for this analysis view.

**power_modes**

power_modes _list_of_power_modes_

**Read-only** analysis_view attribute. Returns the list of power_mode objects in the
analysis view.

**Related Information**

Related attributes: (design) power_modes on page 1778

```
(power_scope) power_modes on page 1818
```

```
MMMC—constraint_mode Attributes
```
September 2017 833 Product Version 17.1

**constraint_mode Attributes**

**design**

design _design_

**Read-only** constraint_mode attribute. Returns the design to which this constraint_mode
belongs.

**Example**

genus@root:> get_db constraint_mode:dtmf_recvr_core/funct_wcl_slow .design
design:dtmf_recvr_core

**ilm_sdc_files**

ilm_sdc_files _list_of_sdc_files_

**Read-only** constraint_mode attribute. Returns the list of ILM SDC files associated with
this constraint mode.

**Related Information**

**is_hold**

is_hold {false | true}

**Read-write** constraint_mode attribute. Indicates whether the constraint_mode is used by
a hold active analysis view.

**Example**

genus@root:> get_db constraint_mode:dtmf_recvr_core/funct_wcl_slow .is_hold
false

**is_setup**

is_setup {false | true}

**Read-write** constraint_mode attribute. Indicates whether the constraint_mode is used
by a setup active analysis view.

```
Set by this command: create_constraint_mode
```

```
MMMC—constraint_mode Attributes
```
September 2017 834 Product Version 17.1

**Example**

genus@root:> get_db constraint_mode:dtmf_recvr_core/functional_wcl_slow .is_setup
true

**sdc_files**

sdc_files _list_of_sdc_files_

**Read-only** constraint_mode attribute. Returns the list of SDC files associated with this
constraint mode.

**Example**

genus@root:> get_db constraint_mode:dtmf_recvr_core/funct_wcl_slow .sdc_files
../Constraints/mmmc/dtmf_recvr_core_gate_slow.sdc

**Related Information**

**tcl_vars**

tcl_vars _list_of_variables_

**Read-only** constraint_mode attribute. Returns the list of Tcl varibales set for this
constraint mode.

```
Set by this command: create_constraint_mode
```

```
MMMC—delay_corner Attributes
```
September 2017 835 Product Version 17.1

**delay_corner Attributes**

**design**

design _design_

**Read-only** delay_corner attribute. Returns the design to which this delay_corner
belongs.

**Example**

genus@root:> get_db delay_corner:dtmf_recvr_core/delay_corner_wcl_slow .design
design:dtmf_recvr_core

**early_irdrop_files**

early_irdrop_files _files_

**Read-only** delay_corner attribute. Returns the name of the IR drop file to apply for the
early delay calculation for this delay corner.

**Related Information**

**early_rc_corner**

early_rc_corner _rc_corner_

**Read-only** delay_corner attribute. Returns the RC corner object to associate with the
early delay corner.

**Example**

genus@root:> get_db delay_corner:dtmf_recvr_core/delay_corner_wcl_slow
.early_rc_corner
rc_corner:rc_corner

**Related Information**

```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```

```
MMMC—delay_corner Attributes
```
September 2017 836 Product Version 17.1

**early_temperature_files**

early_temperature_files _file_

**Read-only** delay_corner attribute. Returns the name of the temperature file for
temperature-aware delay calculation for an early corner.

**Related Information**

**early_timing_condition**

early_timing_condition _timing_condition_

**Read-only** delay_corner attribute. Returns the early timing conditions associated with the
specified power index.

genus@root:> get_db delay_corner:dtmf_recvr_core/delay_corner_wcl_slow
.late_timing_condition
timing_condition:timing_cond_wcl_slow

**Related Information**

**early_timing_condition_string**

early_timing_condition_string _list_of_condition_pairs_

**Read-only** delay_corner attribute. Returns the early timing conditions for each power
domain using the following format for each pair:

( _power_domain_ , _timing_condition_ )

**Example**

genus@root:> get_db delay_corner:dtmf_recvr_core/delay_corner_wcl_slow
.early_timing_condition_string
timing_cond_wcl_slow

**Related Information**

```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```

```
MMMC—delay_corner Attributes
```
September 2017 837 Product Version 17.1

**is_hold**

is_hold {false | true}

**Read-write** delay_corner attribute. Indicates whether the delay_corner is used by a hold
active analysis view.

**Example**

genus@root:> get_db delay_corner:dtmf_recvr_core/delay_corner_wcl_slow .is_hold
false

**is_setup**

is_setup {false | true}

**Read-write** delay_corner attribute. Indicates whether the delay_corner is used by a setup
active analysis view.

**Example**

genus@root:> get_db delay_corner:dtmf_recvr_core/delay_corner_wcl_slow .is_setup
true

**is_si_enabled**

is_si_enabled _string_

**Read-only** delay_corner attribute. Indicates whethre SI analysis was performed on the
delay_corner.

**Related Information**

**late_irdrop_files**

late_irdrop_files _files_

**Read-only** delay_corner attribute. Returns the name of the IR drop files to apply for the
late delay calculation for this delay corner.

```
Set by this command: create_delay_corner
```

```
MMMC—delay_corner Attributes
```
September 2017 838 Product Version 17.1

**Related Information**

**late_rc_corner**

late_rc_corner _rc_corner_

**Read-only** delay_corner attribute. Returns the RC corner object to associate with the late
delay corner.

**Example**

get_db delay_corner:dtmf_recvr_core/delay_corner_wcl_slow .late_rc_corner
rc_corner:rc_corner

**Related Information**

**late_temperature_files**

late_temperature_files _files_

**Read-only** delay_corner attribute. Returns the name of the temperature files for
temperature-aware delay calculation for an late corner.

**Related Information**

**late_timing_condition**

late_timing_condition _timing_condition_

**Read-only** delay_corner attribute. Returns the late timing conditions associated with the
specified power index.

**Example**

genus@root:> get_db delay_corner:dtmf_recvr_core/delay_corner_wcl_slow
.late_timing_condition
timing_condition:timing_cond_wcl_slow

```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```

```
MMMC—delay_corner Attributes
```
September 2017 839 Product Version 17.1

**Related Information**

**late_timing_condition_string**

late_timing_condition_string _list_of_condition_pairs_

**Read-only** delay_corner attribute. Returns the late timing conditions for each power
domain using the following format for each pair:

( _power_domain_ , _timing_condition_ )

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Example**

genus@root:> get_db delay_corner:dtmf_recvr_core/delay_corner_wcl_slow
.late_timing_condition_string
timing_cond_wcl_slow

**Related Information**

**mmmc_design**

mmmc_design _mmmc_design_

**Read-only** delay_corner attribute. Returns the mmmc design that this constraint_mode
belongs to.

```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```

```
MMMC—library_set Attributes
```
September 2017 840 Product Version 17.1

**library_set Attributes**

**aocv_files**

aocv_files _list_of_files_

**Read-only** library_set attribute. Returns the list of Advanced On-Chip Variation (AOCV)
files that were read in.

**Related Information**

**libraries**

libraries _list_of_library_objects_

**Read-only** library_set attribute. Returns the list of library objects created after the
libraries were read in.

**Example**

genus@root:> get_db library_set:wcl_slow .libraries
library:wcl_slow/slow library:wcl_slow/PLL_worst library:wcl_slow/CDK_S128x16
library:wcl_slow/CDK_S256x16 library:wcl_slow/CDK_R512x16

**library_files**

library_files _list_of_files_

**Read-only** library_set attribute. Returns the names of the libraries specified with the
-timing option of the create_library_set command.

**Example**

genus@root:> get_db library_set:wcl_slow .library_files
../LIB/gsclib045_v3.5/timing/slow.lib ../LIB/macro_libs/pllclk_slow.lib ../LIB/
macro_libs/CDK_S128x16.lib ../LIB/macro_libs/CDK_S256x16.lib ../LIB/macro_libs/
CDK_R512x16.lib

**Related Information**

```
Set by this command: create_library_set
```
```
Set by this command: create_library_set
```

```
MMMC—library_set Attributes
```
September 2017 841 Product Version 17.1

**si_files**

si_files _list_of_files_

**Read-only** library_set attribute. Returns the list of Signal Integrity (SI) library files that
were read in.

**Related Information**

**socv_files**

socv_files _list_of_files_

**Read-only** library_set attribute. Returns the list of Statistical On-Chip Variation (SOCV)
files that were read in.

**Related Information**

```
Set by this command: create_library_set
```
```
Set by this command: create_library_set
```

```
MMMC—opcond Attributes
```
September 2017 842 Product Version 17.1

**opcond Attributes**

**is_hold**

is_hold {false | true}

**Read-only** opcond attribute. Indicates whether the opcond is used by a hold active analysis
view.

**is_setup**

is_setup {false | true}

**Read-only** opcond attribute. Indicates whether the opcond is used by a setup active
analysis view.

**is_virtual**

is_virtual {true | false}

**Read-only** opcond attribute. Indicates whether the opcond is created by the user.

**process**

process _float_

**Read-only** opcond attribute. Specifies the process value of the opcond.

**Related Information**

**temperature**

temperature _string_

**Read-only** opcond attribute. Specifies the temperature of the opcond.

**Related Information**

```
Set by this command: create_opcond
```
```
Set by this command: create_opcond
```

```
MMMC—opcond Attributes
```
September 2017 843 Product Version 17.1

**tree_type**

tree_type {best_case | balanced_case | worst_case | binary_case}

**Read-only** opcond attribute. Specifies the tree_type of the opcond.

**voltage**

voltage _float_

**Read-only** opcond attribute. Returns the voltage of the opcond.

**Related Information**

```
Set by this command: create_opcond
```

```
MMMC—rc_corner Attributes
```
September 2017 844 Product Version 17.1

**rc_corner Attributes**

**cap_table_file**

cap_table_file _capacitance_table_file_

**Read-only** rc_corner attribute. Returns the capacitance table file for this rc_corner.

**Example**

genus@root:> get_db rc_corner:rc_corner .cap_table_file
../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl

**Related Information**

**post_route_cap**

post_route_cap { _capFactor1 capFactor2 capFactor3_ }

**Read-only** rc_corner attribute. Returns the capacitance scale factor(s) for RC extraction
in post-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Example**

genus@root:> get_db rc_corner:rc_corner .post_route_cap
1.0 1.0 1.0

```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
September 2017 845 Product Version 17.1

**Related Information**

**post_route_clock_cap**

post_route_clock_cap { _capFactor1 capFactor2 capFactor3_ }

**Read-only** rc_corner attribute. Returns the scale factor(s) for the capacitance of clock
nets for RC extraction in post-route mode. The attribute value can contain one, two, or three
numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Example**

genus@root:> get_db rc_corner:rc_corner .post_route_clock_cap
1.0 1.0 1.0

**Related Information**

**post_route_clock_res**

post_route_clock_res { _resFactor1 resFactor2 resFactor3_ }

**Read-only** rc_corner attribute. Returns the scale factor(s) for the resistance of clock nets
for RC extraction in post-route mode. The attribute value can contain one, two, or three
numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
September 2017 846 Product Version 17.1

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Example**

genus@root:> get_db rc_corner:rc_corner .post_route_clock_res
1.0 1.0 1.0

**Related Information**

**post_route_cross_cap**

post_route_cross_cap { _capFactor1 capFactor2 capFactor3_

**Read-only** rc_corner attribute. Returns the scale factor(s) for coupling capacitances for
RC extraction in post-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Example**

genus@root:> get_db rc_corner:rc_corner .post_route_cross_cap
1.0 1.0 1.0

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
September 2017 847 Product Version 17.1

**post_route_res**

post_route_res { _resFactor1 resFactor2 resFactor3_ }

**Read-only** rc_corner attribute. Returns the resistance scale factor(s) for RC extraction in
post-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

**pre_route_cap**

pre_route_cap { _capFactor1 capFactor2 capFactor3_ }

**Read-only** rc_corner attribute. Returns the capacitance scale factor(s) for RC extraction
in pre-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
September 2017 848 Product Version 17.1

**pre_route_clock_cap**

pre_route_clock_cap { _capFactor1 capFactor2 capFactor3_ }

**Read-only** rc_corner attribute. Returns the scale factor(s) for the capacitance of clock
nets for RC extraction in pre-route mode. The attribute value can contain one, two, or three
numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

**pre_route_clock_res**

pre_route_clock_res { _resFactor1 resFactor2 resFactor3_ }

**Read-only** rc_corner attribute. Returns the scale factor(s) for the resistance of clock nets
for RC extraction in pre-route mode. The attribute value can contain one, two, or three
numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
September 2017 849 Product Version 17.1

**pre_route_res**

pre_route_res { _resFactor1 resFactor2 resFactor3_ }

**Read-only** rc_corner attribute. Returns the resistance scale factor(s) for RC extraction in
pre-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

**qrc_tech_file**

qrc_tech_file _file_

**Read-only** rc_corner attribute. Returns the QRC tech file of the rc_corner.

**Related Information**

**temperature**

temperature _string_

**Read-only** rc_corner attribute. Returns the temperature of the rc_corner.

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—root Attributes
```
September 2017 850 Product Version 17.1

**root Attributes**

**timing_defer_mmmc_object_updates**

timing_defer_mmmc_object_updates {true | false}

_Default:_ true

**Read-write** root attribute. Defers to update the multi-mode multi-corner (MMMC) objects
until init_design command is executed.

When the timing_defer_mmmc_object_updates attribute is set to false , MMMC
update commands, update_constraint_mode and update_analysis_view , actively
load new data upon execution. When all the timing information is reloaded with each update
command, executing a sequence of updates can result in multiple reloads and a subsequent
degradation of performance and turn-around-time.

**Note:** Genus currently does not support the false value.

**Example**

genus@root:> set_db / .timing_defer_mmmc_obj_updates true
Setting attribute of root '/': 'timing_defer_mmmc_obj_updates' = true
1 true
genus@root:> get_db / .timing_defer_mmmc_obj_updates
true


```
MMMC—timing_condition Attributes
```
September 2017 851 Product Version 17.1

**timing_condition Attributes**

**library_sets**

library_sets _library_sets_

**Read-only** timing_condition attribute. Returns the library sets for this timing condition.

**Example**

genus@root:> get_db timing_condition:timing_cond_wcl_slow .library_sets
library_set:wcl_slow

**Related Information**

**opcond**

opcond _opcond_object_

**Read-only** timing_condition attribute. Returns the opcond object created for the
operating condition of this timing condition.

**Example**

genus@root:> get_db timing_condition:timing_cond_wcl_slow .opcond
opcond:op_cond_wcl_slow

**Related Information**

**opcond_library**

opcond_library _library_name_

**Read-only** timing_condition attribute. Returns the name of the library in which the
operating condition for this timing condition is defined.

```
Set by this command: create_timing_condition
```
```
Set by this command: create_timing_condition
```

```
MMMC—timing_condition Attributes
```
September 2017 852 Product Version 17.1

**Related Information**

```
Set by this command: create_timing_condition
```

September 2017 853 Product Version 17.1

# 12

## Elaboration and Synthesis

**List**
**_clock Attributes_**

■ clock_library_cells on page 866

**_design Attributes_**

■ control_logic_optimization on page 867

■ delete_unloaded_seqs on page 868

■ dont_touch on page 869

■ dp_csa on page 870

■ dp_rewriting on page 871

■ dp_sharing on page 871

■ dp_speculation on page 872

■ ignore_library_drc on page 873

■ ignore_library_max_fanout on page 874

■ max_capacitance on page 875

■ max_fanout on page 876

■ max_transition on page 877

■ preserve on page 878

■ retime on page 879

■ retime_period_percentage on page 880

■ undesirable_libcells on page 880


```
Elaboration and Synthesis—List
```
September 2017 854 Product Version 17.1

**_hdl_architecture Attributes_**

■ blackbox on page 881

■ hdl_error_on_blackbox on page 881

■ hdl_error_on_latch on page 882

■ hdl_error_on_logic_abstract on page 882

■ hdl_error_on_negedge on page 883

■ hdl_ff_keep_explicit_feedback on page 883

■ hdl_ff_keep_feedback on page 884

■ hdl_latch_keep_feedback on page 885

■ hdl_preserve_signals on page 885

■ hdl_preserve_unused_flop on page 886

■ hdl_preserve_unused_latch on page 886

■ hdl_preserve_unused_registers on page 887

■ ungroup on page 887

**_hdl_block Attributes_**

■ group on page 888

**_hdl_component Attributes_**

■ ungroup on page 889

**_hdl_implementation Attributes_**

■ ungroup on page 890

**_hdl_inst Attributes_**

■ ungroup on page 891


```
Elaboration and Synthesis—List
```
September 2017 855 Product Version 17.1

**_hdl_procedure Attributes_**

■ group on page 892

**_hdl_subprogram Attributes_**

■ map_to_module on page 893

■ map_to_operator on page 893

■ return_port on page 893

**_hinst Attributes_**

■ dont_retime on page 894

■ dont_touch on page 894

■ dont_use_lib_cell_set on page 896

■ hdl_proc_name on page 896

■ map_to_mux on page 897

■ merge_combinational_hier_instance on page 897

■ preserve on page 898

■ propagate_constant_from_timing_model on page 899

■ trace_retime on page 900

■ undesirable_libcells on page 901

■ ungroup_ok on page 901

■ unresolved on page 902

**_hnet Attributes_**

■ constant on page 903

■ dont_touch on page 903

■ preserve on page 904


```
Elaboration and Synthesis—List
```
September 2017 856 Product Version 17.1

**_hpin Attributes_**

■ boundary_optimize_constant_hpins on page 906

■ boundary_optimize_equal_opposite_hpins on page 907

■ boundary_optimize_feedthrough_hpins on page 908

■ boundary_optimize_invert_hpins on page 909

■ constant on page 910

■ dont_touch on page 911

■ iopt_avoid_tiecell_replacement on page 912

■ lssd_master_clock on page 912

■ preserve on page 913

■ prune_unused_logic on page 914

**_hport Attributes_**

■ iopt_avoid_tiecell_replacement on page 915

■ lssd_master_clock on page 916

**_inst Attributes_**

■ allow_seq_in_out_phase_opto on page 917

■ dont_merge_multibit on page 917

■ dont_retime on page 918

■ dont_split_multibit on page 918

■ dont_touch on page 919

■ dont_use_qbar_pin on page 920

■ hdl_proc_name on page 920

■ merge_multibit on page 924

■ map_to_multibit_bank_label on page 921

■ map_to_multibit_register on page 922


```
Elaboration and Synthesis—List
```
September 2017 857 Product Version 17.1

■ map_to_mux on page 922

■ map_to_register on page 923

■ merge_combinational_hier_instance on page 923

■ multibit_allow_async_phase_map on page 925

■ optimize_constant_0_seq on page 926

■ optimize_constant_1_seq on page 927

■ optimize_merge_seq on page 928

■ preserve on page 929

■ propagate_constant_from_timing_model on page 930

■ trace_retime on page 931

■ unresolved on page 932

**_module Attributes_**

■ boundary_opto on page 937

■ boundary_optimize_constant_hpins on page 933

■ boundary_optimize_equal_opposite_hpins on page 934

■ boundary_optimize_feedthrough_hpins on page 935

■ boundary_optimize_invert_hpins on page 936

■ control_logic_optimization on page 938

■ delete_unloaded_insts on page 939

■ delete_unloaded_seqs on page 940

■ dont_touch on page 941

■ dp_csa on page 942

■ dp_rewriting on page 943

■ dp_sharing on page 943

■ dp_speculation on page 945

■ is_ilm on page 945


```
Elaboration and Synthesis—List
```
September 2017 858 Product Version 17.1

■ minimize_uniquify on page 946

■ multibit_allow_async_phase_map on page 946

■ preserve on page 948

■ retime on page 949

■ retime_hard_region on page 950

■ retime_period_percentage on page 950

■ ungroup_ok on page 951

**_net Attributes_**

■ dont_touch on page 952

■ preserve on page 953

**_pg_pin Attributes_**

■ constant on page 955

■ preserve on page 955

**_pin Attributes_**

■ constant on page 957

■ dont_touch on page 957

■ iopt_avoid_tiecell_replacement on page 958

■ lssd_master_clock on page 959

■ preserve on page 959

**_port Attributes_**

■ constant on page 961

■ ignore_external_driver_drc on page 961

■ iopt_avoid_tiecell_replacement on page 962

■ lssd_master_clock on page 962


```
Elaboration and Synthesis—List
```
September 2017 859 Product Version 17.1

■ max_capacitance on page 963

■ max_fanout on page 964

■ max_transition on page 965

**_root Attributes_**

■ auto_partition on page 966

■ auto_super_thread on page 966

■ auto_ungroup on page 967

■ bank_based_multibit_inferencing on page 968

■ boundary_optimize_constant_hpins on page 968

■ boundary_optimize_equal_opposite_hpins on page 969

■ boundary_optimize_feedthrough_hpins on page 970

■ boundary_optimize_invert_hpins on page 971

■ boundary_optimize_invert_hpins_rename_nets on page 972

■ boundary_optimize_invert_hpins_renaming_extension on page 972

■ cb_preserve_ports_nets on page 973

■ comb_seq_merge_message_threshold on page 973

■ control_logic_optimization on page 974

■ delete_flops_on_preserved_net on page 974

■ delete_hier_insts_on_preserved_net on page 975

■ delete_unloaded_insts on page 975

■ delete_unloaded_seqs on page 976

■ dont_use_qbar_seq_pins on page 976

■ dp_analytical_opt on page 977

■ dp_csa on page 977

■ dp_rewriting on page 978

■ dp_sharing on page 979


```
Elaboration and Synthesis—List
```
September 2017 860 Product Version 17.1

■ dp_speculation on page 979

■ dp_ungroup_during_syn_map on page 980

■ dp_ungroup_separator on page 981

■ drc_first on page 981

■ drc_max_cap_first on page 983

■ drc_max_fanout_first on page 984

■ drc_max_trans_first on page 985

■ driver_for_unloaded_hier_pins on page 986

■ exact_match_seq_async_ctrls on page 986

■ exact_match_seq_sync_ctrls on page 986

■ fix_min_drcs on page 987

■ force_merge_combos_into_multibit_cells on page 987

■ force_merge_seqs_into_multibit_cells on page 988

■ hdl_append_generic_ports on page 989

■ hdl_array_naming_style on page 991

■ hdl_async_set_reset on page 991

■ hdl_auto_async_set_reset on page 992

■ hdl_auto_exec_sdc_scripts on page 992

■ hdl_auto_sync_set_reset on page 994

■ hdl_bidirectional_assign on page 994

■ hdl_bidirectional_wand_wor_assign on page 995

■ hdl_bus_wire_naming_style on page 996

■ hdl_case_mux_threshold on page 997

■ hdl_case_sensitive_instances on page 997

■ hdl_decimal_parameter_name on page 998

■ hdl_delete_transparent_latch on page 999

■ hdl_enable_proc_name on page 999


```
Elaboration and Synthesis—List
```
September 2017 861 Product Version 17.1

■ hdl_error_on_blackbox on page 999

■ hdl_error_on_latch on page 1000

■ hdl_error_on_logic_abstract on page 1000

■ hdl_error_on_negedge on page 1001

■ hdl_ff_keep_explicit_feedback on page 1001

■ hdl_ff_keep_feedback on page 1002

■ hdl_generate_index_style on page 1003

■ hdl_generate_index_style on page 1003

■ hdl_generate_separator on page 1003

■ hdl_index_mux_threshold on page 1004

■ hdl_instance_array_naming_style on page 1004

■ hdl_interface_separator on page 1005

■ hdl_latch_keep_feedback on page 1005

■ hdl_link_from_any_lib on page 1006

■ hdl_max_map_to_mux_control_width on page 1006

■ hdl_nc_compatible_module_linking on page 1007

■ hdl_parameter_naming_style on page 1008

■ hdl_parameterize_module_name on page 1009

■ hdl_preserve_async_sr_priority_logic on page 1009

■ hdl_preserve_dangling_output_nets on page 1010

■ hdl_preserve_supply_nets on page 1010

■ hdl_preserve_sync_ctrl_logic on page 1011

■ hdl_preserve_sync_set_reset on page 1012

■ hdl_preserve_unused_flop on page 1012

■ hdl_preserve_unused_latch on page 1014

■ hdl_preserve_unused_registers on page 1016

■ hdl_record_naming_style on page 1018


```
Elaboration and Synthesis—List
```
September 2017 862 Product Version 17.1

■ hdl_reg_naming_style on page 1019

■ hdl_resolve_instance_with_libcell on page 1019

■ hdl_sv_module_wrapper on page 1020

■ hdl_sync_set_reset on page 1020

■ hdl_track_module_elab_memory_and_runtime on page 1021

■ hdl_unconnected_value on page 1022

■ hdl_use_block_prefix on page 1027

■ hdl_use_cw_first on page 1028

■ hdl_use_default_parameter_values_in_design_name on page 1028

■ hdl_use_default_parameter_values_in_name on page 1029

■ hdl_use_for_generate_prefix on page 1029

■ hdl_use_if_generate_prefix on page 1030

■ hdl_zero_replicate_is_null on page 1031

■ ignore_preserve_in_tiecell_insertion on page 1032

■ ilm_keep_async on page 1032

■ iopt_allow_tiecell_with_inversion on page 1032

■ iopt_enable_floating_output_check on page 1033

■ iopt_force_constant_removal on page 1033

■ iopt_lp_power_analysis_effort on page 1034

■ iopt_remap_avoided_cells on page 1034

■ iopt_sequential_duplication on page 1035

■ iopt_sequential_resynthesis on page 1035

■ iopt_sequential_resynthesis_min_effort on page 1035

■ iopt_temp_directory on page 1036

■ iopt_ultra_optimization on page 1036

■ lbr_respect_async_controls_priority on page 1036

■ lbr_seq_in_out_phase_opto on page 1037


```
Elaboration and Synthesis—List
```
September 2017 863 Product Version 17.1

■ map_drc_first on page 1038

■ map_latch_allow_async_decomp on page 1039

■ map_prefer_non_inverted_clock_line on page 1039

■ map_respect_rtl_clk_phase on page 1039

■ map_to_master_slave_lssd on page 1041

■ map_to_multiple_output_gates on page 1041

■ max_cpus_per_server on page 1042

■ max_super_thread_cache_size on page 1042

■ merge_combinational_hier_instances on page 1043

■ minimize_uniquify on page 1043

■ multibit_adaptive_costing on page 1044

■ multibit_allow_async_phase_map on page 1045

■ multibit_allow_unused_bits on page 1047

■ multibit_cells_from_different_busses on page 1048

■ multibit_combo_name_concat_string on page 1048

■ multibit_debug on page 1049

■ multibit_mapping_effort_level on page 1050

■ multibit_predefined_allow_unused_bits on page 1050

■ multibit_prefix_string on page 1051

■ multibit_preserve_inferred_instances on page 1052

■ multibit_preserved_net_check on page 1052

■ multibit_seqs_instance_naming_style on page 1053

■ multibit_seqs_members_naming_style on page 1055

■ multibit_seqs_name_concat_string on page 1055

■ multibit_short_prefix_string on page 1056

■ multibit_auto_exclude_registers_with_exceptions on page 1047

■ multibit_split_string on page 1057


```
Elaboration and Synthesis—List
```
September 2017 864 Product Version 17.1

■ multibit_unused_input_value on page 1058

■ optimize_constant_0_flops on page 1058

■ optimize_constant_1_flops on page 1059

■ optimize_constant_feedback_seqs on page 1059

■ optimize_constant_latches on page 1061

■ optimize_merge_flops on page 1061

■ optimize_merge_latches on page 1062

■ optimize_net_area on page 1062

■ optimize_seq_x_to on page 1062

■ override_library_max_drc on page 1063

■ pbs_db_directory on page 1063

■ pbs_load_lib_in_group_of on page 1064

■ print_ports_nets_preserved_for_cb on page 1064

■ propagate_constant_from_timing_model on page 1064

■ proto_feasible_target on page 1065

■ proto_feasible_target_adjust_slack_pct on page 1065

■ proto_feasible_target_threshold on page 1066

■ proto_feasible_target_threshold_clock_pct on page 1066

■ proto_hdl on page 1067

■ remove_assigns on page 1067

■ retime_async_reset on page 1068

■ retime_effort_level on page 1068

■ retime_move_mux_loop_with_reg on page 1069

■ retime_optimize_reset on page 1069

■ retime_reg_naming_suffix on page 1070

■ retime_verification_flow on page 1071

■ retiming_clocks on page 1072


```
Elaboration and Synthesis—List
```
September 2017 865 Product Version 17.1

■ st_launch_wait_time on page 1073

■ stop_at_iopt_state on page 1073

■ super_thread_batch_command on page 1074

■ super_thread_cache on page 1075

■ super_thread_debug_directory on page 1075

■ super_thread_equivalent_licenses on page 1076

■ super_thread_kill_command on page 1077

■ super_thread_rsh_command on page 1078

■ super_thread_servers on page 1078

■ super_thread_status_command on page 1079

■ syn_generic_effort on page 1080

■ syn_map_effort on page 1081

■ syn_opt_effort on page 1081

■ tns_opto on page 1082

■ ultra_global_mapping on page 1082

■ use_compatibility_based_grouping on page 1083

■ use_max_cap_lut on page 1083

■ use_multibit_cells on page 1084

■ use_multibit_combo_cells on page 1085

■ use_multibit_seq_and_tristate_cells on page 1085

■ use_nextstate_type_only_to_assign_sync_ctrls on page 1086

■ use_scan_seqs_for_non_dft on page 1087

■ use_tiehilo_for_const on page 1088


```
Elaboration and Synthesis—clock Attributes
```
September 2017 866 Product Version 17.1

**clock Attributes**

**clock_library_cells**

clock_library_cells _lib_cell_list_

**Read-write** clock attribute. Defines the list of library cells that can be used in the clock-path
logic of the specified clock(s).


```
Elaboration and Synthesis—design Attributes
```
September 2017 867 Product Version 17.1

**design Attributes**

**control_logic_optimization**

control_logic_optimization {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** design attribute. Controls the optimization of control logic (described in the RTL
through conditional constructs like case statements, if-then-else statements, conditional
selects, and so on) in the design during generic synthesis. You can specify any of the
following values:

**Note:** All control optimization transformations are verifiable. The advanced transformations
might result in better QoR but can also increase the runtime. For best results, set this attribute
after you have elaborated the design, but before generic synthesis.

**Related Information**

inherited Inherits the value from the control_logic_optimization
root attribute.

advanced Applies advanced level optimization

basic Applies basic optimization.

none Turns off optimization.

Affects this command: syn_generic

Related attributes: (module) control_logic_optimization on page 938

```
(root) control_logic_optimization on page 974
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 868 Product Version 17.1

**delete_unloaded_seqs**

delete_unloaded_seqs {inherited | false | true}

_Default_ : inherited

**Read-write** design attribute. Controls the deletion of unloaded sequential instances in the
design. You can specify one of the following values:

**Related Information**

false Prevents the deletion of unloaded sequential instances.

inherited Inherits the value from the delete_unloaded_seqs root
attribute.

true Removes flip-flops and logic if they are not transitively fanning
out to output ports.

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: (root) delete_unloaded_seqs on page 976

Related attributes: (module) delete_unloaded_seqs on page 940

```
(root) delete_unloaded_insts on page 975
(module) delete_unloaded_insts on page 939
hdl_preserve_unused_registers on page 1016
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 869 Product Version 17.1

**dont_touch**

dont_touch {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_delete_ok | size_ok | size_same_height_ok |
none}

_Default_ : false

**Read-write** design attribute. Controls the optimization of the design. This setting will apply
to all instances within the design unless overridden at a lower level hinst or on the inst object
itself. The dont_touch_effective attribute on each child inst and hinst will return the
resolved value.

You can set the following values:

const_prop_delete_ok Allows deleting a mapped module and its instances if it
has no fanout, and constant propagation through the
mapped module and its instances.

const_prop_size_delete_ok Allows deleting a mapped module and its instances if it
has no fanout, resizing, or constant propagation through
a mapped module and its instances.

delete_ok Allows deleting a mapped module or child instance
during optimization if it has no fanout.

false Allows logic changes to any object in the design during
optimization: mapping, resizing, deleting, constant
propagation through the objects

map_size_ok Allows resizing, and unmapping and remapping of
mapped sequential instances during optimization.

none Indicates that the design has no optimization
constraints.

size_delete_ok Allows resizing or deleting a mapped module or child
instance during optimization if it has no fanout.

size_ok Allows resizing a mapped module or child instance
during optimization.

size_same_height_ok Allows resizing with cells of the same height.

true Prevents logic changes to any object in the design
during optimization.


```
Elaboration and Synthesis—design Attributes
```
September 2017 870 Product Version 17.1

**Related Information**

**dp_csa**

dp_csa {inherited | basic | none}

_Default_ : inherited

**Read-write** design attribute. Controls the carry-save adder (CSA) transformations in the
design. You can specify one of the following values:

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects these attributes: (hinst) dont_touch on page 894

```
(hnet) dont_touch on page 903
(hpin) dont_touch on page 911
(inst) dont_touch on page 919
(module) dont_touch on page 941
(net) dont_touch on page 952
(pin) dont_touch on page 957
```
Related attribute: (lib_cell) dont_touch on page 294

basic Applies basic transformation.

inherited Inherits the value from the dp_csa root attribute.

none Turns off CSA transformation.

Affects this command: syn_generic

Related attributes: (module) dp_csa on page 942

```
(root) dp_csa on page 977
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 871 Product Version 17.1

**dp_rewriting**

dp_rewriting {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** design attribute. Controls how the datapath rewriting optimization is applied on
the specified module during syn_generic with high effort. If the value of this attribute is
inherited, the effort level of the optimization on the design will be identical to (“inherited
from”) the effort specified at the root.

**Related Information**

**dp_sharing**

dp_sharing {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** design attribute. Controls resource sharing in datapath on the design during
syn_generic with high effort. If the value is set to inherited, the effort level of the
optimization on the design will be identical to (“inherited from”) the effort specified at the root.

inherited Inherits the value from the dp_rewriting root attribute.

advanced Applies advanced level optimization

basic Applies basic optimization.

none Turns off optimization.

Affects this command: syn_generic

Related attributes: (module) dp_rewriting on page 943

```
(root) dp_rewriting on page 978
```
inherited Inherits the value from the dp_sharing root attribute.

advanced Applies advanced level optimization

basic Applies basic optimization.

none Turns off optimization.


```
Elaboration and Synthesis—design Attributes
```
September 2017 872 Product Version 17.1

**Related Information**

**dp_speculation**

dp_speculation {inherited | basic | none}

_Default_ : inherited

**Read-write** design attribute. Controls RTL speculation (unsharing) transformations within
a particular design.

By default, the design attribute inherits the value of the dp_speculation root attribute

When the dp_speculation attribute is set to none, no RTL speculation (unsharing)
transformations are done.

When the dp_speculation attribute is set to basic, but the dp_analytical_opt
attribute is set to off, speculation transformations are performed when synthesis is
performed with the syn_generic_effort attribute set to high. In this case, speculation
can only be applied to operators driven by a single MUX.

When the dp_speculation attribute is set to basic, and the dp_analytical_opt
attribute is set to standard or extreme, speculation can be applied to operators driven by
a chain of MUXES. In this case, speculation is independent of the syn_generic_effort
setting.

**Related Information**

Affects this command: syn_generic

Related attributes: (module) dp_sharing on page 943

```
(root) dp_sharing on page 979
```
Affects this command: syn_generic

Affected by these attributes: dp_analytical_opt on page 977

```
syn_generic_effort on page 1080
```
Related attributes: (module) dp_speculation on page 945

```
(root) dp_speculation on page 979
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 873 Product Version 17.1

**ignore_library_drc**

ignore_library_drc {false | true}

_Default_ : false

**Read-write** design attribute. Controls the use of design rule constraints from the
technology library. When set to true, forces Genus to ignore any design rule constraints
specified in the technology library. You can use this attribute in conjunction with the
max_capacitance, max_fanout, and max_transition attributes to set looser design
rule constraints than the ones appearing in the technology library. Use the
ignore_library_drc attribute with care. The ignore_library_drc attribute applies to
the top-level module and all modules.

**Related Information**

Affects these commands: report_design_rules

```
syn_opt
```
Affects these attributes: drc_first on page 981

```
ignore_library_max_fanout on page 874
(design) timing_disable_internal_inout_net_arcs on
page 716
(port) min_pulse_width on page 785
(design) max_fanout on page 876
(port) max_fanout on page 964
(design) max_transition on page 965
(port) max_transition on page 965
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 874 Product Version 17.1

**ignore_library_max_fanout**

ignore_library_max_fanout {false | true}

_Default:_ false

**Read-write** design attribute. Determines whether to use the maximum fanout design rule
limits from the technology library.

**Related Information**

Affects these commands: report_design_rules

```
syn_opt
```
Affected by this attribute: ignore_library_drc on page 873

Affects this attribute: (design) max_fanout on page 876

```
(port) max_fanout on page 964
```
Related attributes: drc_first on page 981

```
(design) timing_disable_internal_inout_net_arcs on
page 716
(port) min_pulse_width on page 785
(design) max_fanout on page 876
(port) max_fanout on page 964
(design) max_transition on page 965
(port) max_transition on page 965
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 875 Product Version 17.1

**max_capacitance**

max_capacitance {no_value | _float_ }

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum capacitance design rule limit in
femtofarads for all nets in a design. The resolution is 1/10. When optimizing a design, Genus
attempts to satisfy all design rule constraints. These constraints can come from attributes on
a module or port, or from the technology library.

If set to no_value, no design-level constraint is applied, although design rules may still be
inferred from port attributes or from the technology library.

**Related Information**

Affects these commands: report_design_rules

```
report_timing
syn_opt
```
Related attributes: (lib_pin) max_capacitance on page 342

```
(pg_lib_pin) max_capacitance on page 386
(port) max_capacitance on page 963
drc_first on page 981
drc_max_cap_first on page 983
ignore_library_drc on page 873
(design) max_fanout on page 876
(design) max_transition on page 965
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 876 Product Version 17.1

**max_fanout**

max_fanout {no_value | _float_ }

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum fanout design rule limit for all nets in
a design. The resolution is 1/1000. When optimizing a design, Genus attempts to satisfy all
design rule constraints. These constraints can come from attributes on a module or port, or
from the technology library.

If set to no_value, no design-level constraint is applied, although design rules may still be
inferred from port attributes or from the technology library.

**Related information**

Affects these commands: report_design_rules

```
report_timing
syn_opt
```
Related attributes: (lib_pin) max_fanout on page 342

```
(pg_lib_pin) max_fanout on page 386
(port) max_fanout on page 964
drc_first on page 981
drc_max_fanout_first on page 984
ignore_library_drc on page 873
ignore_library_max_fanout on page 874
(design) max_capacitance on page 875
(design) max_transition on page 965
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 877 Product Version 17.1

**max_transition**

max_transition {no_value | _integer_ }

_Default_ : no_value

**Read-write** design attribute. Specifies a maximum transition design rule limit for all nets in
a design. The resolution is 1. When optimizing a design, Genus attempts to satisfy all design
rule constraints. These constraints can come from attributes on a module or port, or from the
technology library.

If set to no_value, no design-level constraint is applied, although design rules may still be
inferred from port attributes or from the technology library.

**Related Information**

Affects these commands: report_design_rules

```
report_timing
syn_opt
```
Related attributes: (lib_pin) max_transition on page 343

```
(pg_lib_pin) max_transition on page 387
(port) max_transition on page 965
drc_first on page 981
drc_max_trans_first on page 985
ignore_library_drc on page 873
(design) max_capacitance on page 875
(design) max_fanout on page 876
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 878 Product Version 17.1

**preserve**

preserve {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

_Default_ : false

**Read-write** design attribute. Controls the optimization of the design. You can set the
following options:

**Related Information**

const_prop_delete_ok Allows deleting a mapped module and its instances, and
constant propagation through the mapped module and
its instances, but not resizing, renaming or remapping.

const_prop_size_delete_ok Allows deleting and resizing a mapped module and its
instances, or constant propagation through a mapped
module and its instances, but not renaming or
remapping.

delete_ok Allows deleting a mapped module or child instance
during optimization, but not resizing, renaming, or
remapping it.

false Allows logic changes to any object in the design during
optimization.

map_size_ok Allows resizing, unmapping, and remapping of a
mapped sequential instance during optimization, but not
renaming or deleting it.

size_delete_ok Allows resizing or deleting a mapped module or child
instance during optimization, but not renaming or
remapping it.

size_ok Allows resizing a mapped module or child instance
during optimization, but not deleting, renaming, or
remapping it.

true Prevents logic changes to any object in the design
during optimization.

Affects these commands: syn_generic

```
syn_map
syn_opt
```

```
Elaboration and Synthesis—design Attributes
```
September 2017 879 Product Version 17.1

**retime**

retime {false | true}

_Default_ : false

**Read-write** design attribute. Marks the specified design to be retimed during synthesis.
This attribute must be set after the elaborate command but before the syn_generic
command.

**Related Information**

Affects these attributes: (hinst) preserve on page 898

```
(hnet) preserve on page 904
(hpin) preserve on page 913
(inst) preserve on page 929
(module) preserve on page 948
(net) preserve on page 953
(pg_pin) preserve on page 955
(pin) preserve on page 959
```
Related attribute: (lib_cell) preserve on page 317

Affects these commands: retime

```
syn_generic
```
Affected by these attributes: dont_retime on page 918

```
retime_hard_region on page 950
retime_reg_naming_suffix on page 1070
```
Related attribute: (module) retime on page 949


```
Elaboration and Synthesis—design Attributes
```
September 2017 880 Product Version 17.1

**retime_period_percentage**

retime_period_percentage _float_

_Default_ : 1.0

**Read-write** design attribute. Adjusts the clock period in retiming. You can use this for a
tradeoff between delay, area, and sequential count. For example, to be more conservative
during retiming you can set the attribute to 0.9. This would mean on a 1 ns clock, 0.9 ns would
be taken as a constraint for retiming.

**Related Information**

**undesirable_libcells**

undesirable_libcells _lib_cells_

**Read-write** design attribute. Specifies a list of lib_cells that the tool should avoid during
synthesis and optimization of the design. The tool can still use some of these lib_cells if there
are no other lib_cells available to synthesize the design.

**Related Information**

Affects these commands: retime

```
syn_generic
```
Related attribute: (module) retime_period_percentage on page 950

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects these attributes: (hinst) undesirable_libcells on page 901


```
Elaboration and Synthesis—hdl_architecture Attributes
```
September 2017 881 Product Version 17.1

**hdl_architecture Attributes**

**blackbox**

blackbox {false | true}

_Default:_ false

**Read-write** hdl_architecture attribute. When set to true, this architecture will not be
elaborated causing it to be written out as a blackbox (empty module with complete port
information).

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Specifying black_box Pragmas (Verilog) in _Genus HDL Modeling Guide_

**hdl_error_on_blackbox**

hdl_error_on_blackbox {false | true}

_Default:_ false

**Read-write** hdl_architecture attribute. When set to true, issues an error message if
there is an unresolved reference (black-box) during elaboration of a particular module or
hdl_architecture.

In case where the root and hdl_architecture attributes are set to different values, the
last specification takes precedence.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

Affects this command: elaborate

Related attribute: (root) hdl_error_on_blackbox on page 999

Affects this command: elaborate

Related attribute: (root) hdl_error_on_blackbox on page 999


```
Elaboration and Synthesis—hdl_architecture Attributes
```
September 2017 882 Product Version 17.1

**hdl_error_on_latch**

hdl_error_on_latch {false | true}

_Default:_ false

**Read-write** hdl_architecture attribute. When set to true, issues an error message if a
latch is inferred for a module/hdl_architecture.

In case where the root and hdl_architecture attributes are set to different values, the
last specification takes precedence.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

**hdl_error_on_logic_abstract**

hdl_error_on_logic_abstract {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if a logic abstract is
inferred for a for a module/hdl_architecture.

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide_

Affects this command: elaborate

Related attribute: (root) hdl_error_on_latch on page 1000

Affects this command: elaborate

Related attribute: (root) hdl_error_on_logic_abstract on page 1000


```
Elaboration and Synthesis—hdl_architecture Attributes
```
September 2017 883 Product Version 17.1

**hdl_error_on_negedge**

hdl_error_on_negedge {false | true}

_Default:_ false

**Read-write** hdl_architecture attribute. When set to true, issues an error message if a
module or entity infers a flip-flop that is triggered by a falling clock edge.

In case the root and hdl_architecture hdl_error_on_negedge attributes are set to different
values, the last one takes precedence.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_ manual.

**hdl_ff_keep_explicit_feedback**

hdl_ff_keep_explicit_feedback {true | false}

_Default:_ true

**Read-write** hdl_architecture attribute. Controls how flip-flop stable states are
implemented for feedback assignments that are explicitly specified in the RTL.

This attribute only affects the module or entity represented by this particular
hdl_architecture.

In case the root and hdl_architecture hdl_ff_keep_explicit_feedback attributes are
set to different values, the last one takes precedence.

**Note:** This attribute is ignored, and all flip-flop feedback is removed when the
lp_insert_clock_gating attribute is set to true.

This attribute is supported only in the RTL flow.

Affects this command: elaborate

Related attribute: (root) hdl_error_on_negedge on page 1001


```
Elaboration and Synthesis—hdl_architecture Attributes
```
September 2017 884 Product Version 17.1

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_ manual.

**hdl_ff_keep_feedback**

hdl_ff_keep_feedback {false | true}

_Default:_ false

**Read-write** hdl_architecture attribute. Controls how flip-flop stable states are
implemented. When set to true, implements a feedback path from the Q output to the D
input. When set to false, uses a synchronous flip-flop enable signal to implement the stable
states.

This attribute only affects the module or entity represented by the particular
hdl_architecture.

In case the root and hdl_architecture hdl_ff_keep_feedback attributes are set to different
values, the last one takes precedence.

**Note:** This attribute is ignored, and all flip-flop feedback is removed when the
lp_insert_clock_gating attribute is set to true.

This attribute is supported only in the RTL flow.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

Affects this command: elaborate

Related attribute (root) hdl_ff_keep_explicit_feedback on page 1001

Affects these commands: elaborate

```
read_hdl
```
Related attribute (root) hdl_ff_keep_feedback on page 1002


```
Elaboration and Synthesis—hdl_architecture Attributes
```
September 2017 885 Product Version 17.1

**hdl_latch_keep_feedback**

hdl_latch_keep_feedback {false | true}

_Default:_ false

**Read-write** hdl_architecture attribute. Controls how explicitly-specified latch stable
states (for example, q <= q) are implemented. When set to true, implements a feedback path
from the Q output to the D input, resulting in a combinational loop. When set to false,
implements a latch with an enable signal.

This attribute only affects the module or entity represented by this particular
hdl_architecture.

In case the root and hdl_architecture hdl_latch_keep_feedback attributes are set to
different values, the last one takes precedence.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

**hdl_preserve_signals**

hdl_preserve_signals _list_of_signals_

**Read-write** hdl_architecture attribute. Specifies a list signals that must be preserved
until external connections are made. Genus will preserve these signals even if they are
unconnected or unused.

**Example**

set_db hdl_architecture:default/example(example1) .hdl_preserve_signals \
"signal1 signal2"

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Related attribute: (root) hdl_latch_keep_feedback on page 1005

Affects these commands: elaborate

```
read_hdl
```

```
Elaboration and Synthesis—hdl_architecture Attributes
```
September 2017 886 Product Version 17.1

**hdl_preserve_unused_flop**

hdl_preserve_unused_flop {false | true}

_Default:_ false

**Read-write** hdl_architecture attribute. When set to true, Genus does not remove
flip-flops that do not, directly or indirectly, affect any outputs. This can be used, for example,
to keep flops that are only used to observe internal nets through scan chains in test mode.

This attribute only affects flops that are inferred by elaboration. It does not affect flops that are
explicitly instantiated in the HDL code.

**Note:** This attribute is ignored in the structural flow.

**Related Information**

**hdl_preserve_unused_latch**

hdl_preserve_unused_latch {false | true}

_Default:_ false

**Read-write** hdl_architecture attribute. When set to true, Genus does not remove
latches that do not, directly or indirectly, affect any outputs. This can be used, for example, to
keep registers that are only used to observe internal nets through scan chains in test mode.

This attribute only affects latches that are inferred by elaboration. It does not affect latches
that are explicitly instantiated in the HDL code.

**Note:** This attribute is ignored in the structural flow.

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Related attribute: (root) hdl_preserve_unused_flop on page 1012

Affects these commands: elaborate

```
read_hdl
```
Related attribute: (root) hdl_preserve_unused_latch on page 1014


```
Elaboration and Synthesis—hdl_architecture Attributes
```
September 2017 887 Product Version 17.1

**hdl_preserve_unused_registers**

hdl_preserve_unused_registers {false | true}

_Default:_ false

**Read-write** hdl_architecture attribute. When set to true, Genus does not remove
registers (latches and flip-flops) that do not, directly or indirectly, affect any outputs. This can
be used, for example, to keep registers that are only used to observe internal nets through
scan chains in test mode.

This attribute only affects the module or entity represented by this particular
hdl_architecture.

This attribute only affects registers that are inferred by elaboration. It does not affect registers
that are explicitly instantiated in the HDL code.

**Note:** This attribute is only supported in the RTL flow.

**Related Information**

**ungroup**

ungroup {false | true}

_Default_ : false

**Read-write** hdl_architecture attribute. Determines whether all instances of the
specified entity (in VHDL) or module (in Verilog) should be inlined during elaboration.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Related attribute: (root) hdl_preserve_unused_registers on page 1016

Related attributes: (hdl_component) ungroup on page 889

```
(hdl_implementation) ungroup on page 890
(hdl_inst) ungroup on page 891
```

```
Elaboration and Synthesis—hdl_block Attributes
```
September 2017 888 Product Version 17.1

**hdl_block Attributes**

**group**

group _string_

**Read-write** hdl_block attribute. In VHDL, the group attribute specifies the name of the
group to which this particular VHDL block belongs. During elaboration, a level of design
hierarchy is created for each group. All VHDL blocks in an entity that belong to a particular
group are put into a module created for that group. If this attribute is an empty string, the
VHDL block remains at the same level in the design hierarchy described in the RTL code.

After using the read_hdl command and before using the elaborate command, you can
change the value of group attributes to instruct elaboration to create an extra level of design
hierarchy.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Related attribute: (hdl_procedure) group on page 892


```
Elaboration and Synthesis—hdl_component Attributes
```
September 2017 889 Product Version 17.1

**hdl_component Attributes**

**ungroup**

ungroup {false | true}

_Default_ : false

**Read-write** hdl_component attribute. Determines whether all instances of the specified
component should be inlined during elaboration.

This attribute is supported only in the RTL flow.

**Related Information**

Related attributes: (hdl_architecture) ungroup on page 887

```
(hdl_implementation) ungroup on page 890
(hdl_inst) ungroup on page 891
```

```
Elaboration and Synthesis—hdl_implementation Attributes
```
September 2017 890 Product Version 17.1

**hdl_implementation Attributes**

**ungroup**

ungroup {false | true}

_Default_ : false

**Read-write** hdl_implementation attribute. Determines whether all instances of the
specified component architecture should be ungrouped during elaboration.

**Related Information**

Related attributes: (hdl_architecture) ungroup on page 887

```
(hdl_component) ungroup on page 889
(hdl_inst) ungroup on page 891
```

```
Elaboration and Synthesis—hdl_inst Attributes
```
September 2017 891 Product Version 17.1

**hdl_inst Attributes**

**ungroup**

ungroup {false | true}

_Default_ : false

**Read-write** hdl_inst attribute. Determines whether a particular instance should be inlined
during elaboration.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Related attributes: (hdl_architecture) ungroup on page 887

```
(hdl_component) ungroup on page 889
(hdl_implementation) ungroup on page 890
```

```
Elaboration and Synthesis—hdl_procedure Attributes
```
September 2017 892 Product Version 17.1

**hdl_procedure Attributes**

**group**

group _string_

**Read-write** hdl_procedure attribute. Specifies the name of the group to which this
particular Verilog or VHDL process belongs.

In VHDL, the group attribute specifies the name of the group to which the specified process
belongs. During elaboration a level of design hierarchy is created for each group. All
processes in an entity that belong to a particular group are put into a module created for that
group. If this attribute is an empty string, then this process remains at the same level in the
design hierarchy described in the RTL code.

In Verilog, the group attribute specifies the name of the group to which the specified always
construct belongs. During elaboration a level of design hierarchy is created for each group.
All always constructs in a module that belong to a particular group are put into a module
created for that group. If this attribute is an empty string, then the always construct remains
at the same level in the design hierarchy described in the RTL code.

After using the read_hdl command and before using the elaborate command, you can
change the value of group attributes to instruct elaboration to create an extra level of design
hierarchy.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Related attributes: (hdl_block) group on page 888


```
Elaboration and Synthesis—hdl_subprogram Attributes
```
September 2017 893 Product Version 17.1

**hdl_subprogram Attributes**

**map_to_module**

map_to_module _string_

**Read-only** hdl_subprogram attribute. For valid modules, the specified function, task, or
procedure is mapped to the module during elaboration. If the specified function, task, or
procedure has a valid map_to_module pragma, this attributes keeps the name of the
module specified in the pragma. It is a null string if this function, task, procedure does not
carry a map_to_module pragma.

**Note:** This attribute is supported only in the RTL flow.

**map_to_operator**

map_to_operator _string_

**Read-only** hdl_subprogram attribute. For valid synthetic operators, the specified function,
task, or procedure is mapped to the synthetic operator during elaboration. If the specified
function, task, or procedure has a valid map_to_operator pragma, this attributes keeps the
name of the synthetic operator specified in the pragma. It is a null if string if this function, task,
or procedure does not carry a map_to_operator pragma.

**Note:** This attribute is supported only in the RTL flow.

**return_port**

return_port _string_

**Read-only** hdl_subprogram attribute. The operator output pin will supply a return value for
the specified function. If the specified function has a valid return_port_name pragma, this
attributes keeps the name of the output pin of the synthetic operator. It is a null string if this
function does not carry a return_port_name pragma.

This attribute is supported only in the RTL flow.


```
Elaboration and Synthesis—hinst Attributes
```
September 2017 894 Product Version 17.1

**hinst Attributes**

**dont_retime**

dont_retime {false | true}

_Default_ : false

**Read-write** hinst attribute. Instructs Genus not to move any of the specified instances for
retiming. This attribute is only available on registers.

**Related Information**

**dont_touch**

dont_touch {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

_Default_ : false

**Read-write** hinst attribute. Controls optimization of a mapped hierarchical instance. The
setting of this attribute will set the dont_touch attribute on the parent module of this hinst
and all hinsts of the same module. This setting will apply to all insts within the hinst unless
overridden at a lower level hinst or on the inst object itself. The dont_touch_effective
attribute on each child inst and hinst will return the resolved value.

You can set the following values:

Affects these attributes: (design) retime on page 879

```
(module) retime on page 949
```
Related attributes: (inst) dont_retime on page 918

```
retime_hard_region on page 950
retime_reg_naming_suffix on page 1070
```
const_prop_delete_ok Allows deleting the mapped hierarchical instance if it
has no fanout, and propagating a constant through it.

const_prop_size_delete_ok Allows deleting the mapped hierarchical instance if it
has no fanout, resizing it, and propagating a constant
through it.


```
Elaboration and Synthesis—hinst Attributes
```
September 2017 895 Product Version 17.1

**Related Information**

delete_ok Allows deleting the mapped hierarchical instance if it
has no fanout.

false Allows logic changes to the hierarchical instance during
optimization: mapping, resizing, deleting it if it has no
fanout, and propagating a constant through it.

map_size_ok Allows resizing, unmapping, and remapping of a
sequential instance during optimization.

none Indicates that the hierarchical instance is unconstrained.

size_delete_ok Allows resizing he mapped hierarchical instance or
deleting it if it has no fanout.

size_ok Allows resizing the instances in the mapped hierarchical
instance during optimization.

size_same_height_ok Indicates that the instances in the hierarchical instance
can only be resized to cells of the same height.

true Prevents logic changes to the mapped hierarchical
instance during optimization.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects this attribute: map_to_multibit_bank_label on page 921

Related attributes: (design) dont_touch on page 869

```
(hnet) dont_touch on page 903
(hpin) dont_touch on page 911
(inst) dont_touch on page 919
(lib_cell) dont_touch on page 294
(module) dont_touch on page 941
(net) dont_touch on page 952
(pin) dont_touch on page 957
```

```
Elaboration and Synthesis—hinst Attributes
```
September 2017 896 Product Version 17.1

**dont_use_lib_cell_set**

dont_use_lib_cell_set _lib_cell_set_

**Read-write** hinst attribute. Lists the lib_cells in the set which cannot be used in the
hierarchical instance.

**hdl_proc_name**

hdl_proc_name _string_

**Read-write** hinst attribute. If the hdl_enable_proc_name attribute is set to true,
specifies for sequential elements either

■ The Verilog block identifier of the named always block that infers this sequential element

■ The VHDL label of the process that infers this sequential element

If no name was given to the Verilog block or VHDL process, a tool-generated name is given.

**Note:** This attribute is created during elaboration. After elaboration, it has no value for
hierarchical instances, or for instances that are not sequential elements.

**Related Information**

**iopt_allow_inst_dup**

iopt_allow_inst_dup {true | false}

_Default_ : true

**Read-write** hinst attribute. Controls whether the instance can be duplicated.

**Related Information**

Affects this command: elaborate

Affected by this attribute: hdl_enable_proc_name on page 999

Related attribute: (inst) hdl_proc_name on page 920

Related attribute: (inst) iopt_allow_inst_dup on page 921


```
Elaboration and Synthesis—hinst Attributes
```
September 2017 897 Product Version 17.1

**map_to_mux**

map_to_mux {false | true}

_Default_ : false

**Read-write** hinst attribute. When set to true, maps the hierarchical instance to a binary
mux cell. If the map_to_mux pragma is found in the RTL, and there is a way to infer a mux
cell from the RTL annotated by this pragma, then elaboration creates a binary mux instance.
Examining the map_to_mux pragma of specific instances let you find out whether they are
honored by Genus.

**Note:** Using this attribute may affect the QoR.

**Related Information**

**merge_combinational_hier_instance**

merge_combinational_hier_instance {inherited | false | true}

_Default_ : inherited

**Read-write** hinst attribute. Controls the merging of this combinational hierarchical
instance. You can specify the following values:

**Note:** This attribute applies only to combinational hierarchical instances.

Affects these commands: syn_map

```
syn_opt
```
Related attributes: (inst) map_to_mux on page 922

```
input_map_to_mux_pragma on page 460
```
false Prevents merging of this combinational hierarchical instance.

inherited If the instance is a combinational hierarchical instance, it inherits
the value of the merge_combinational_hier_instances
root attribute.

true Allows merging of this combinational hierarchical instance.


```
Elaboration and Synthesis—hinst Attributes
```
September 2017 898 Product Version 17.1

**Related Information**

**preserve**

preserve {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

_Default_ : false

**Read-write** hinst attribute. Controls optimization of a mapped hierarchical instance. You
can set the following options:

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: merge_combinational_hier_instances on page 1043

Related attribute: (inst) merge_combinational_hier_instance on page 923

const_prop_delete_ok Allows deleting a mapped instance and constant
propagation through the mapped instance, but not
resizing, renaming or remapping it.

const_prop_size_delete_ok Allows deleting and resizing a mapped instance, or
constant propagation through a mapped instance, but
not renaming or remapping it.

delete_ok Allows deleting a mapped instance during optimization,
but not resizing, renaming, or remapping it.

false Allows logic changes to an instance in the design during
optimization.

map_size_ok Allows resizing, unmapping, and remapping of a
sequential instance during optimization, but not
renaming or deleting it.

size_delete_ok Allows resizing or deleting a mapped instance during
optimization, but not renaming or remapping it.

size_ok Allows resizing a mapped instance during optimization,
but not deleting, renaming, or remapping it.

true Prevents logic changes to a mapped instance in the
design during optimization.


```
Elaboration and Synthesis—hinst Attributes
```
September 2017 899 Product Version 17.1

**Related Information**

**propagate_constant_from_timing_model**

propagate_constant_from_timing_model {inherited | false | true}}

_Default:_ inherited

**Read-write** hinst attribute. Controls constant propagation from this timing model instance.

**Note:** This attribute applies to instances of timing models whose output function is defined
as constant 0 or 1.

You can specify the following values:

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects this attribute: map_to_multibit_bank_label on page 921

Related attributes: (design) preserve on page 878

```
(hnet) preserve on page 904
(hpin) preserve on page 913
(inst) preserve on page 929
(lib_cell) preserve on page 317
(module) preserve on page 948
(net) preserve on page 953
(pg_pin) preserve on page 955
(pin) preserve on page 959
```
false (or 0) Prevents constant propagation from this timing model instance.

inherited Inherits the value of the
propagate_constant_from_timing_model root attribute.

true (or 1) Allows constant propagation from this timing model instance.


```
Elaboration and Synthesis—hinst Attributes
```
September 2017 900 Product Version 17.1

**Related Information**

**trace_retime**

trace_retime {false | true}

_Default_ : false

**Read-write** hinst attribute. When set to true, the specified register is “marked” so that it
can be retrieved and identified after retiming optimization. All registers that were marked with
this attribute can be retrieved with the retime_original_registers attribute.

```
Important
```
```
This attribute is meant to be used for debugging purposes only due to potential
performance implications.
```
**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Related attributes: (inst) propagate_constant_from_timing_model on page 930

```
(root) propagate_constant_from_timing_model on
page 1064
```
Related commands: retime

Affects these attributes: (hinst) retime_original_registers on page 1218

```
(inst) retime_original_registers on page 1280
```
Related attributes: (inst) trace_retime on page 931

```
dont_retime on page 918
(design) retime on page 879
(module) retime on page 949
retime_hard_region on page 950
retime_reg_naming_suffix on page 1070
```

```
Elaboration and Synthesis—hinst Attributes
```
September 2017 901 Product Version 17.1

**undesirable_libcells**

undesirable_libcells _lib_cells_

**Read-write** hinst attribute. Specifies a list of lib_cells that the tool should avoid during
synthesis and optimization of this hierarchical instance. The tool can still use some of these
lib_cells if there are no other lib_cells available to synthesize the design.

By default, the instance attribute inherits the value of the parent instance attribute. If the
values of this attribute differ for the hierarchical instances of a module, these hierarchical
instances get automatically uniquified. You cannot set this attribute on hierarchical instances
generated by Genus (such as muxes, datapath operators, and so on).

**Related Information**

**ungroup_ok**

ungroup_ok {true | false}

_Default_ : true

**Read-write** hinst attribute. Controls whether this hierarchical instance should be
(manually or automatically) ungrouped. Set the attribute to false to prevent the ungrouping.

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by these attributes: (design) undesirable_libcells on page 880

Affects these commands: syn_generic

```
syn_map
```
Affects these commands: ungroup

Affected by this attribute: auto_ungroup on page 967

Related attribute: (module) ungroup_ok on page 951


```
Elaboration and Synthesis—hinst Attributes
```
September 2017 902 Product Version 17.1

**unresolved**

unresolved {false | true}

_Default_ : false

**Read-write** hinst attribute. Controls whether the instance should be treated as an
unresolved macro in the design and whether to preserve the logical gates driving this
instance.

Set this attribute to true on a hard macro to treat it as a blackbox without timing
characteristics. This prevents the logic that drives the hard macro pins from being deleted
during synthesis because transitive signal flow cannot be detected across the hard block in
the absence of a timing library model in the technology library. (This is part of boundary
optimization in Genus).

```
Caution
```
```
When you set the unresolved attribute to true on a hierarchical
instance, the instance becomes a blackbox. The attribute setting is
irreversible for the session.
```
**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attribute: (inst) unresolved on page 932


```
Elaboration and Synthesis—hnet Attributes
```
September 2017 903 Product Version 17.1

**hnet Attributes**

**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** hnet attribute. Specifies the type of constant that drives the net. You can set
the following options:

**Related Information**

**dont_touch**

dont_touch {false | true | delete_ok}

_Default_ : false

**Read-write** hnet attribute. Controls the preservation of the hnet during optimization. Setting
this will preserve all connections on the hnet at the level of hierarchy where the hnet exists (it
will stop at the hpins and hports connected to this hnet).You can set the following values:

constant_0 Specifies that the net is driven by a constant 0.

constant_1 Specifies that the net is driven by a constant 1.

no_constant Specifies that the net is not driven by a constant.

Related attributes: (hpin) constant on page 910

```
(hport) constant on page 915
(pin) constant on page 957
(port) constant on page 961
(pg_pin) constant on page 955
```
delete_ok Allows the specified hnet to be deleted if it is not driving any
logic.

false Allows the specified hnet to be optimized.

true Prevents the specified hnet from being optimized.


```
Elaboration and Synthesis—hnet Attributes
```
September 2017 904 Product Version 17.1

**Related Information**

**preserve**

preserve {false | true | delete_ok}

_Default_ : false

**Read-write** hnet attribute. Controls the deletion of the net segment during synthesis. The
preservation will not propagate across hierarchies unless you specify as such. You can set
the following options:

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: (design) dont_touch on page 869

```
(hinst) dont_touch on page 894
(hpin) dont_touch on page 911
(inst) dont_touch on page 919
(lib_cell) dont_touch on page 294
(module) dont_touch on page 941
(net) dont_touch on page 952
(pin) dont_touch on page 957
```
delete_ok Allows the specified net segment to be deleted during the
removal of undriven or floating logic.

false Allows the specified net segment to be optimized during
synthesis.

true Prevents the specified net from being optimized during
synthesis.
This setting also prevents the deletion of the logic driven by this
net, excluding flip-flop and hierarchical instances.


```
Elaboration and Synthesis—hnet Attributes
```
September 2017 905 Product Version 17.1

**Note:** Nets with the preserve attribute set to true could be duplicated during synthesis.
Since the names and locations of nets can change during synthesis, use the user_defined
attribute to assign names to the nets. After synthesis, query the names to find them.
Hierarchical nets will not be duplicated nor will their names change during synthesis.

**Related Information**

```
Note: The deletion of flip-flops and hierarchical instances driven
by a preserved net can be disabled by setting the
delete_flops_on_preserved_net and
delete_hier_insts_on_preserved_net attributes to false.
```
Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by this attribute: (pin) preserve on page 959

```
user_defined on page 1831
```
Related attributes: (design) preserve on page 878

```
(hinst) preserve on page 898
(hpin) preserve on page 913
(inst) preserve on page 929
(lib_cell) preserve on page 317
(module) preserve on page 948
(net) preserve on page 953
(pg_pin) preserve on page 955
(pin) preserve on page 959
```

```
Elaboration and Synthesis—hpin Attributes
```
September 2017 906 Product Version 17.1

**hpin Attributes**

**boundary_optimize_constant_hpins**

boundary_optimize_constant_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** hpin attribute. Controls constant propagation through this hierarchical
boundary pin. You can specify the following values:

This attribute applies only to pins of hierarchical instances.

**Note:** If the boundary_opto attribute on the corresponding module is set to false, the
setting of this attribute is ignored.

**Related Information**

false Prevents constant propagation.

inherited Inherits the value of the
boundary_optimize_constant_hpins module attribute.

true Allows constant propagation.

Affects these commands: syn_generic

```
syn_map
```
Affected by these attributes: boundary_opto on page 937

```
(module) boundary_optimize_constant_hpins on page 933
(root) boundary_optimize_constant_hpins on page 968
```
Related attributes: (hpin) boundary_optimize_equal_opposite_hpins on
page 907
(hpin) boundary_optimize_feedthrough_hpins on page 908
(hpin) boundary_optimize_invert_hpins on page 909


```
Elaboration and Synthesis—hpin Attributes
```
September 2017 907 Product Version 17.1

**boundary_optimize_equal_opposite_hpins**

boundary_optimize_equal_opposite_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** hpin attribute. Controls collapsing of equal and opposite hierarchical boundary
pins. Two hierarchical boundary pins are considered equal (opposite), if the tool determines
that they always have the same (opposite or inverse) logic value. You can specify the following
values:

This attribute applies only to pins of hierarchical instances.

**Note:** If the boundary_opto attribute on the corresponding module is set to false, the
setting of this attribute is ignored.

**Related Information**

false Prevents collapsing of the hierarchical boundary pins.

inherited Inherits the value of the
boundary_optimize_equal_opposite_hpins module
attribute.

true Allows collapsing of the hierarchical boundary pins.

Affects these commands: syn_generic

```
syn_map
```
Affected by these attributes: boundary_opto on page 937

```
(module) boundary_optimize_equal_opposite_hpins on
page 934
(root) boundary_optimize_equal_opposite_hpins on
page 969
```
Related attributes: (hpin) boundary_optimize_constant_hpins on page 906

```
(hpin) boundary_optimize_feedthrough_hpins on page 908
(hpin) boundary_optimize_hpin_invertible on page 1227
```

```
Elaboration and Synthesis—hpin Attributes
```
September 2017 908 Product Version 17.1

**boundary_optimize_feedthrough_hpins**

boundary_optimize_feedthrough_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** hpin attribute. Controls optimization of feedthrough pins on this hierarchical pin.
Hierarchical boundary pins are feedthrough pins, if output pins have always the same (or
inverted) logic value as an input pin. Such feedthrough pins can be routed around the module
and no connections or logic is needed inside the module for these pins. You can specify the
following values:

This attribute applies only to pins of hierarchical instances.

**Note:** If the boundary_opto attribute on the corresponding module is set to false, the
setting of this attribute is ignored.

**Related Information**

false Prevents optimization of feedthrough pins.

inherited Inherits the value of the
boundary_optimize_feedthrough_hpins module
attribute.

true Allows optimization of feedthrough pins.

Affects these commands: syn_generic

```
syn_map
```
Affected by these attributes: boundary_opto on page 937

```
(module) boundary_optimize_feedthrough_hpins on
page 935
(root) boundary_optimize_feedthrough_hpins on page 970
```
Related attributes: (hpin) boundary_optimize_constant_hpins on page 906

```
(hpin) boundary_optimize_equal_opposite_hpins on
page 907
```
```
(hpin) boundary_optimize_invert_hpins on page 909
```

```
Elaboration and Synthesis—hpin Attributes
```
September 2017 909 Product Version 17.1

**boundary_optimize_invert_hpins**

boundary_optimize_invert_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** hpin attribute. Controls hierarchical boundary pin inversion on this hierarchical
pin. You can specify the following values:

This attribute applies only to pins of hierarchical instances.

**Note:** If the boundary_opto attribute on the corresponding module is set to false, the
setting of this attribute is ignored.

**Note:** If this attribute is set to true, the write_do_lec command adds the following LEC
command to the dofile:

SET Naming Rule _BAR -Inverted_pin_extension

This LEC command specifies the string that is appended to pin names and net names by
Genus when hierarchical boundary pins are inverted during synthesis. To modify this string
use the boundary_optimize_invert_hpins_renaming_extension root attribute. In
the command above, the _BAR value corresponds to the default value of this attribute.

**Related Information**

false Prevents boundary pin inversion.

inherited Inherits the value of the
boundary_optimize_invert_hpins module attribute.

true Allows boundary pin inversion.

Affects these commands: syn_generic

```
syn_map
```
Affects these attributes: (hpin) boundary_optimize_hpin_invertible on page 1227

```
(hport) boundary_optimize_hpin_invertible on page 1255
```
Affected by these attributes: boundary_opto on page 937

```
(module) boundary_optimize_invert_hpins on page 936
(root) boundary_optimize_invert_hpins on page 971
```
Related attribute: (hpin) boundary_optimize_constant_hpins on page 906


```
Elaboration and Synthesis—hpin Attributes
```
September 2017 910 Product Version 17.1

**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** hpin attribute. Specifies the type of constant that drives the hierachical pin.

You can set the following options:

**Related Information**

```
(hpin) boundary_optimize_equal_opposite_hpins on
page 907
(hpin) boundary_optimize_feedthrough_hpins on page 908
boundary_optimize_invert_hpins_rename_nets on page 972
boundary_optimize_invert_hpins_renaming_extension on
page 972
```
constant_0 Specifies that the hpin is driven by a constant 0.

constant_1 Specifies that the hpin is driven by a constant 1.

no_constant Specifies that the hpin is not driven by a constant.

Related attributes: (hnet) constant on page 903

```
(hport) constant on page 915
(pin) constant on page 957
(port) constant on page 961
(pg_pin) constant on page 955
```

```
Elaboration and Synthesis—hpin Attributes
```
September 2017 911 Product Version 17.1

**dont_touch**

dont_touch {none | false | true | add_ok | delete_ok | ad_invert_ok | invert_ok}}

_Default_ : none

**Read-write** hpin attribute. Controls the preservation of the hpin during synthesis. A
preserved hpin means the logical function of the hpin must be preserved to maintain a
simulation or test-point hpin in the netlist. However, the name does not need to be preserved.
You can set the following values:

**Related Information**

add_invert_ok Allows changing the hpin’s polarity and adding or duplicating the
pin.

add_ok Allows adding an hpin or duplicating the hpin.

delete_ok Allows the specified hpin to be deleted if it has no fanout.

false Allows the specified hpin to be optimized.

invert_ok Allows to change the polarity of the hpin.

none Inherits the setting from the module or hinst.

true Prevents the specified hpin from being optimized.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects this attribute: map_to_multibit_bank_label on page 921

Related attributes: (design) dont_touch on page 869

```
(hinst) dont_touch on page 894
(hnet) dont_touch on page 903
(inst) dont_touch on page 919
(lib_cell) dont_touch on page 294
(module) dont_touch on page 941
(net) dont_touch on page 952
(pin) dont_touch on page 957
```

```
Elaboration and Synthesis—hpin Attributes
```
September 2017 912 Product Version 17.1

**iopt_avoid_tiecell_replacement**

iopt_avoid_tiecell_replacement {false | true}

_Default_ : false

**Read-write** hpin attribute. Controls whether a constant assignment on this hpin can be
replaced with a tie cell during incremental optimization. Set this attribute to true to prevent
this replacement.

**Related Information**

**lssd_master_clock**

lssd_master_clock _master_clock_

**Read-write** hpin attribute. Identifies two pins on a hierarchical instance as the master clock
and slave clock pins. The pin on which you set this attribute is the slave clock pin, while the
pin you specify as the value of this attribute is the master clock pin. You must set this attribute
before mapping. During mapping, Genus will make connections from the master clock pin to
the master clock pins of all master-slave flip-flops driven by this slave clock.

**Related Information**

Affects this command: syn_opt

Related attributes: (hport) iopt_avoid_tiecell_replacement on page 915

```
(pin) iopt_avoid_tiecell_replacement on page 958
(port) iopt_avoid_tiecell_replacement on page 962
```
Affects this command: syn_map

Affected by this attribute: map_to_master_slave_lssd on page 1041

Related attributes: (hport) lssd_master_clock on page 916

```
(pin) lssd_master_clock on page 959
(port) lssd_master_clock on page 962
```

```
Elaboration and Synthesis—hpin Attributes
```
September 2017 913 Product Version 17.1

**preserve**

preserve {false | true | delete_ok}

_Default_ : false

**Read-write** pin attribute. Controls the deletion of the pin during synthesis. You can set the
following options:

**Note:** Pins with the preserve attribute set to true could be duplicated during synthesis.
Since the names and locations of pins can change during synthesis, use the user_defined
attribute to assign names to the pins. After synthesis, query the names to find them.
Hierarchical pins will not be duplicated nor will their names change during synthesis.

**Related Information**

delete_ok Allows the specified pin to be deleted during the removal of
undriven or floating logic.

false Allows the specified pin to be optimized during synthesis.

true Prevents the specified pin from being optimized during
synthesis.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by this attribute: (net) preserve on page 953

```
user_defined on page 1831
```
Related attributes: (design) preserve on page 878

```
(hinst) preserve on page 898
(hnet) preserve on page 904
(inst) preserve on page 929
(lib_cell) preserve on page 317
(module) preserve on page 948
(net) preserve on page 953
(pg_pin) preserve on page 955
(pin) preserve on page 959
```

```
Elaboration and Synthesis—hpin Attributes
```
September 2017 914 Product Version 17.1

**prune_unused_logic**

prune_unused_logic {true | false}

_Default_ : true

**Read-write** hpin attribute. Allows pruning (removing) of logic driving a hierarchical pin if the
hierarchical pin does not drive any loads.

**Related Information**

Affects this attribute: boundary_opto on page 937


```
Elaboration and Synthesis—hport Attributes
```
September 2017 915 Product Version 17.1

**hport Attributes**

**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** hport attribute. Specifies the type of constant that drives the hierachical port.

You can set the following options:

**Related Information**

**iopt_avoid_tiecell_replacement**

iopt_avoid_tiecell_replacement {false | true}

_Default_ : false

**Read-write** hport attribute. Controls whether a constant assignment on this port can be
replaced with a tie cell during incremental optimization. Set this attribute to true to prevent
this replacement.

**Related Information**

constant_0 Specifies that the hport is driven by a constant 0.

constant_1 Specifies that the hport is driven by a constant 1.

no_constant Specifies that the hport is not driven by a constant.

Related attributes: (hnet) constant on page 903

```
(hpin) constant on page 910
(pin) constant on page 957
(port) constant on page 961
(pg_pin) constant on page 955
```
Affects this command: syn_opt

Related attributes: (hpin) iopt_avoid_tiecell_replacement on page 912


```
Elaboration and Synthesis—hport Attributes
```
September 2017 916 Product Version 17.1

**lssd_master_clock**

lssd_master_clock _master_clock_

**Read-write** port attribute. Identifies two ports on a module as the master clock and slave
clock ports. The port on which you set this attribute is the slave clock port, while the port you
specify as the value of this attribute is the master clock port. You must set this attribute before
mapping. During mapping, Genus will make connections from the master clock port to the
master clock pins of all master-slave flip-flops driven by this slave clock.

**Related Information**

```
(pin) iopt_avoid_tiecell_replacement on page 958
(port) iopt_avoid_tiecell_replacement on page 962
```
Affects this command: syn_map

Affected by this attribute: map_to_master_slave_lssd on page 1041

Related attributes: (hpin) lssd_master_clock on page 912

```
(pin) lssd_master_clock on page 959
(port) lssd_master_clock on page 962
```

```
Elaboration and Synthesis—inst Attributes
```
September 2017 917 Product Version 17.1

**inst Attributes**

**allow_seq_in_out_phase_opto**

allow_seq_in_out_phase_opto {true|false}

_Default_ : true

**Read-write** inst attribute. Controls whether phase inversion is allowed on sequential gates
during global mapping. By default, phase inversion is allowed.

**Related Information**

**dont_merge_multibit**

dont_merge_multibit {false | true}

_Default_ : false

**Read-write** inst attribute. Controls whether the instance should be avoided during multibit
merging.

As shown in the following table, the tool only avoids multibit merging for the instance when
the merge_multibit for this instance is not set.

**Note:** This attribute applies only to sequential and tristate instances.

Affects this command: syn_map

```
dont_merge_multibit merge_multibit Multibit merging is
false false attempted if use_multibit_cells is set to true.
false true attempted.
true false not attempted.
true true attempted. The dont_merge_multibit attribute setting is
ignored.
```

```
Elaboration and Synthesis—inst Attributes
```
September 2017 918 Product Version 17.1

**Related Information**

**dont_retime**

dont_retime {false | true}

_Default_ : false

**Read-write** inst attribute. Instructs Genus not to move any of the specified instances for
retiming. This attribute is only available on registers.

**Related Information**

**dont_split_multibit**

dont_split_multibit {false | true}

_Default_ : false

**Read-write** inst attribute. Controls whether the multibit cell used for this instance can be
split during incremental optimization.

**Related Information**
dont_touch

Affects this command: syn_opt

Affected by this attribute: merge_multibit on page 924

Related attribute: use_multibit_cells on page 1084

Affects this command: retime

Affects these attributes: (design) retime on page 879

```
(module) retime on page 949
```
Related attributes: (hinst) dont_retime on page 894

```
retime_hard_region on page 950
retime_reg_naming_suffix on page 1070
```
Affects this command: syn_opt

Related attribute: use_multibit_cells on page 1084


```
Elaboration and Synthesis—inst Attributes
```
September 2017 919 Product Version 17.1

**dont_touch**

dont_touch {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

_Default_ : false

**Read-write** inst attribute. Controls optimization of a mapped instance. You can set the
following options:

**Related Information**

const_prop_delete_ok Allows deleting the mapped instance if it has no fanout,
and propagating a constant through it.

const_prop_size_delete_ok Allows deleting the mapped instance if it has no fanout,
resizing it, and propagating a constant through it.

delete_ok Allows deleting the mapped instance if it has no fanout.

false Allows logic changes to the instance during
optimization: mapping, resizing, deleting it if it has no
fanout, and propagating a constant through it.

map_size_ok Allows resizing, unmapping, and remapping of the
instance if it is a sequential instance.

none Indicates that the instance is unconstrained.

size_delete_ok Allows resizing or deleting a mapped instance during
optimization

size_ok Allows resizing the mapped instance during
optimization.

size_same_height_ok Indicates that the instance can only be resized to a cell
of the same height.

true Prevents any logic change to the mapped instance
during optimization.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects this attribute: map_to_multibit_bank_label on page 921


```
Elaboration and Synthesis—inst Attributes
```
September 2017 920 Product Version 17.1

**dont_use_qbar_pin**

dont_use_qbar_pin {false | true}

_Default_ : false

**Read-write** inst attribute. Controls the use of the Qbar output pin of this sequential
instance during optimization if other possibilities exist. By default, these pins can be used.

**Related Information**

**hdl_proc_name**

hdl_proc_name _string_

**Read-write** inst attribute. If the hdl_enable_proc_name attribute is set to true,
specifies for sequential elements either

■ The Verilog block identifier of the named always block that infers this sequential element

■ The VHDL label of the process that infers this sequential element

If no name was given to the Verilog block or VHDL process, a tool-generated name is given.

**Note:** This attribute is created during elaboration. After elaboration, it has no value for
hierarchical instances, or for instances that are not sequential elements.

Related attributes: (design) dont_touch on page 869

```
(hinst) dont_touch on page 894
(hnet) preserve on page 904
(hpin) preserve on page 913
(lib_cell) dont_touch on page 294
(module) dont_touch on page 941
(net) dont_touch on page 952
(pin) dont_touch on page 957
```
Affects these commands: syn_map

```
syn_opt
```
Related attribute: (root) dont_use_qbar_seq_pins on page 976


```
Elaboration and Synthesis—inst Attributes
```
September 2017 921 Product Version 17.1

**Related Information**

**iopt_allow_inst_dup**

iopt_allow_inst_dup {true | false}

_Default_ : true

**Read-write** inst attribute. Controls whether the instance can be duplicated.

**Related Information**

**map_to_multibit_bank_label**

map_to_multibit_bank_label _string_

_Default_ : default_bank

**Read-write** inst attribute. Defines a bank label for a sequential instance. Instances with the
same label can be considered for multibit mapping to the same bank of multibit instance.

If this attribute is set on a flop but no value is given to the map_to_multibit_register
attribute, the flop is considered for _regular_ multibit cell inferencing.

If several instances have the same bank label and the same map_to_multibit_register
attribute value, those instances will be considered to be mapped to the same bank of the
multibit cells specified by the map_to_multibit_register attribute.

**Related Information**

Affects this command: elaborate

Affected by this attribute: hdl_enable_proc_name on page 999

Related attribute: (hinst) hdl_proc_name on page 896

Related attribute: (hinst) hdl_proc_name on page 896

Affects this command: syn_opt

Related attribute: map_to_multibit_register on page 922


```
Elaboration and Synthesis—inst Attributes
```
September 2017 922 Product Version 17.1

**map_to_multibit_register**

map_to_multibit_register _lib_cell_list_

**Read-write** inst attribute. Enables predefined multibit cell inferencing (MBCI) for the
sequential instance and limits the multibit mapping of this instance to the specified multibit
library cells. Since this attribute enables _predefined_ multibit cell inferencing, it implies a
forced type of mapping and is therefore not QoR-driven.

All the specified library cells must

■ Have same bit width.

```
A bit width mismatch implies no multibit cell inferencing for this bank-label.
```
■ Be functionally swappable.

```
A mismatch will not allow you to set the value for this attribute.
```
All instances with the same bank label (set through the map_to_multibit_bank_label
attribute) and the same map_to_multibit_register attribute value, are considered to be
mapped to the same bank of multibit cells.

**Related Information**

**map_to_mux**

map_to_mux {false | true}

_Default_ : false

**Read-write** inst attribute. When set to true, maps the instance to a binary mux cell. If the
map_to_mux pragma is found in the RTL, and there is a way to infer a mux cell from the RTL
annotated by this pragma, then elaboration creates a binary mux instance. Examining the
map_to_mux pragma of specific instances let you find out whether they are honored by
Genus.

**Note:** Using this attribute may affect the QoR.

Affects this command: syn_opt

Affected by this attribute: map_to_multibit_bank_label on page 921

Related attribute: bank_based_multibit_inferencing on page 968


```
Elaboration and Synthesis—inst Attributes
```
September 2017 923 Product Version 17.1

**Related Information**

**map_to_register**

map_to_register _lib_cell_list_

**Read-write** inst attribute. Lists the lib_cells that can be used for mapping the specified
sequential cell.

**Related Information**

**merge_combinational_hier_instance**

merge_combinational_hier_instance {inherited | false | true}

_Default_ : inherited

**Read-write** inst attribute. Controls the merging of this combinational hierarchical instance.
You can specify the following values:

**Note:** This attribute applies only to combinational hierarchical instances.

Affects these commands: syn_map

```
syn_opt
```
Related attributes: (hinst) map_to_mux on page 897

```
input_map_to_mux_pragma on page 460
```
Affects these commands: syn_map

```
syn_opt
```
false Prevents merging of this combinational hierarchical instance.

inherited If the instance is a combinational hierarchical instance, it inherits
the value of the merge_combinational_hier_instances
root attribute.

true Allows merging of this combinational hierarchical instance.


```
Elaboration and Synthesis—inst Attributes
```
September 2017 924 Product Version 17.1

**Related Information**

**merge_multibit**

merge_multibit {false | true}

_Default_ : false

**Read-write** inst attribute. Controls whether the instance can be considered for multibit
merging. If set, the instance can be considered.

The following table shows when the tool considers multibit merging for the instance.

**Note:** This attribute applies only to sequential and tristate instances.

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: merge_combinational_hier_instances on page 1043

Related attribute: (hinst) merge_combinational_hier_instance on
page 897

```
dont_merge_multibit merge_multibit Multibit merging is
false false attempted if use_multibit_cells is set to true.
false true attempted.
true false not attempted.
true true attempted. The dont_merge_multibit attribute setting is
ignored.
```
Affects this command: syn_opt

Affected by this attribute: dont_merge_multibit on page 917

Related attribute: use_multibit_cells on page 1084


```
Elaboration and Synthesis—inst Attributes
```
September 2017 925 Product Version 17.1

**multibit_allow_async_phase_map**

multibit_allow_async_phase_map {inherited | true | false}

_Default_ : inherited

**Read-write** inst attribute. Controls whether phase inversion is allowed during multibit cell
inferencing for this instance. You can specify one of the following values:

**Examples**

Consider the following netlist after mapping and before incremental optimization: The library
contains the multibit cell DUALDFSF.

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
DFCF cnt_0_reg[0] (.CDN (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (.CDN (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
DFCF cnt_0_reg[2] (.CDN (resetn), .CP (clk), .D(in[2]), .Q (out[2] ));
DFCF cnt_0_reg[3] (.CDN (resetn), .CP (clk), .D(in[3]), .Q (out[3] ));
endmodule
module top(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
test t(resetn,clk,in,out);
endmodule

■ In this example, the multibit_allow_async_phase_map attribute is not set for the
instances, so the instance attributes inherit the value from the
multibit_allow_async_phase_map module attribute. Assuming the attribute is not
set for module test, the module attribute inherits its value from the root attribute, which
defaults to true.

```
With phase inversion allowed, the netlist is modified as follows:
module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
DUALDFSF \CDN_MBIT_cnt_0_reg[0_1] (.SDN (resetn), .CP (clk), .D1(in[0]),
```
. **D2 (n_31)** , .Q1 (out[0]),. **Q2 (n_32)** );
INV g5(.I (in[1]), **.ZN (n_31** ));
INV g6( **.I (n_32)** , .ZN (out[1]));

false Prevents phase inversion on the instance during multibit mapping.

inherited Inherits the value from the multibit_allow_async_phase_map
module attribute.

true Allows phase inversion on the instance during multibit mapping.


```
Elaboration and Synthesis—inst Attributes
```
September 2017 926 Product Version 17.1

```
DUALDFSF \CDN_MBIT_cnt_0_reg[2_3] (.SDN (resetn), .CP (clk), .D1(n_43) ,
.D2 (in[3]), .Q1 (n_44) , .Q2 (out[3]));
INV g23(.I (in[2]), .ZN (n_43) );
INV g24( .I (n_44) , .ZN (out[2]));
endmodule
```
**Related Information**

**optimize_constant_0_seq**

optimize_constant_0_seq {inherited | false |true}

_Default_ : inherited

**Read-write** inst attribute. Controls constant 0 propagation through this sequential
instance. You can specify the following values:

**Note:** This attribute applies only to sequential instances.

**Related Information**

Affects this command: syn_opt

Related attributes: (module) multibit_allow_async_phase_map on page 946

```
(root) multibit_allow_async_phase_map on page 1045
bit_width on page 290
multibit_prefix_string on page 1051
use_multibit_cells on page 1084
```
false Prevents constant 0 propagation through this sequential instance.

inherited If the sequential instance is a flop, it inherits the value of the
optimize_constant_0_flops root attribute. If the
sequential instance is a latch, it inherits the value of the
optimize_constant_latches root attribute.

true Allows constant 0 propagation through the sequential instance,
and thus allows removal of the instance.

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: optimize_constant_0_flops on page 1058


```
Elaboration and Synthesis—inst Attributes
```
September 2017 927 Product Version 17.1

**optimize_constant_1_seq**

optimize_constant_1_seq {inherited | false |true}

_Default_ : inherited

**Read-write** inst attribute. Controls constant 1 propagation through this sequential
instance. You can specify the following values:

**Note:** This attribute applies only to sequential instances.

**Related Information**

**optimize_constant_feedback_seq**

optimize_constant_feedback_seq {true | false}

_Default_ : true

**Read-write** inst attribute. Controls constant propagation through a sequential cell that has
a feedback loop. You can specify the following values:

```
optimize_constant_latches on page 1061
```
false Prevents constant 1 propagation through this sequential
instance.

inherited If the sequential instance is a flop, it inherits the value of the
optimize_constant_1_flops root attribute. If the
sequential instance is a latch, it inherits the value of the
optimize_constant_latches root attribute.

true Allows constant 1 propagation through the sequential instance,
and thus allows removal of the instance.

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: optimize_constant_0_flops on page 1058

```
optimize_constant_latches on page 1061
```
false Prevents constant propagation through this sequential instance.


```
Elaboration and Synthesis—inst Attributes
```
September 2017 928 Product Version 17.1

**Note:** This attribute applies only to sequential instances.

**Related Information**

**optimize_merge_seq**

optimize_merge_seq {inherited | true | false}

_Default_ : inherited

**Read-write** inst attribute. Controls merging of this instance with equivalent sequential
instances.You can specify the following values:

**Note:** This attribute applies only to sequential instances.

**Related Information**

true Allows constant propagation through the sequential instance,
and thus allows removal of the instance.

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: optimize_constant_feedback_seqs on page 1059

false Prevents merging of this sequential instance with other
equivalent sequential instances.

inherited If the sequential instance is a flop, it inherits the value of the
optimize_merge_flops root attribute. If the sequential
instance is a latch, it inherits the value of the
optimize_merge_latches root attribute.

true Allows merging of this sequential instance with other equivalent
sequential instances.

Affects these commands: syn_generic

```
syn_map
```
Affected by these attributes: optimize_merge_flops on page 1061

```
optimize_merge_latches on page 1062
```

```
Elaboration and Synthesis—inst Attributes
```
September 2017 929 Product Version 17.1

**preserve**

preserve {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

_Default_ : false

**Read-write** inst attribute. Controls optimization of a mapped instance. You can set the
following options:

**Related Information**

const_prop_delete_ok Allows deleting a mapped instance and constant
propagation through the mapped instance, but not
resizing, renaming or remapping it.

const_prop_size_delete_ok Allows deleting and resizing a mapped instance, or
constant propagation through a mapped instance, but
not renaming or remapping it.

delete_ok Allows deleting a mapped instance during optimization,
but not resizing, renaming, or remapping it.

false Allows logic changes to an instance in the design during
optimization.

map_size_ok Allows resizing, unmapping, and remapping of a
sequential instance during optimization, but not
renaming or deleting it.

size_delete_ok Allows resizing or deleting a mapped instance during
optimization, but not renaming or remapping it.

size_ok Allows resizing a mapped instance during optimization,
but not deleting, renaming, or remapping it.

true Prevents logic changes to a mapped instance in the
design during optimization.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects this attribute: map_to_multibit_bank_label on page 921

Related attributes: (design) preserve on page 878


```
Elaboration and Synthesis—inst Attributes
```
September 2017 930 Product Version 17.1

**propagate_constant_from_timing_model**

propagate_constant_from_timing_model {inherited | false | true}}

_Default:_ inherited

**Read-write** inst attribute. Controls constant propagation from this timing model instance.

**Note:** This attribute applies to instances of timing models whose output function is defined
as constant 0 or 1.

You can specify the following values:

**Related Information**

```
(hinst) preserve on page 898
(hnet) preserve on page 904
(hpin) preserve on page 913
(lib_cell) preserve on page 317
(module) preserve on page 948
(net) preserve on page 953
(pg_pin) preserve on page 955
(pin) preserve on page 959
```
false (or 0) Prevents constant propagation from this timing model instance.

inherited Inherits the value of the
propagate_constant_from_timing_model root attribute.

true (or 1) Allows constant propagation from this timing model instance.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: (hinst) propagate_constant_from_timing_model on page 899

```
(root) propagate_constant_from_timing_model on
page 1064
```

```
Elaboration and Synthesis—inst Attributes
```
September 2017 931 Product Version 17.1

**trace_retime**

trace_retime {false | true}

_Default_ : false

**Read-write** inst attribute. When set to true, the specified register is “marked” so that it
can be retrieved and identified after retiming optimization. All registers that were marked with
this attribute can be retrieved with the retime_original_registers attribute.

```
Important
```
```
This attribute is meant to be used for debugging purposes only due to potential
performance implications.
```
**Related Information**

Related commands: retime

Affects these attributes: (hinst) retime_original_registers on page 1218

```
(inst) retime_original_registers on page 1280
```
Related attributes: (hinst) trace_retime on page 900

```
dont_retime on page 918
(design) retime on page 879
(module) retime on page 949
retime_hard_region on page 950
retime_reg_naming_suffix on page 1070
```

```
Elaboration and Synthesis—inst Attributes
```
September 2017 932 Product Version 17.1

**unresolved**

unresolved {false | true}

_Default_ : false

**Read-write** inst attribute. Controls whether the instance should be treated as an
unresolved macro in the design and whether to preserve the logical gates driving this
instance.

Set this attribute to true on a hard macro to treat it as a blackbox without timing
characteristics. This prevents the logic that drives the hard macro pins from being deleted
during synthesis because transitive signal flow cannot be detected across the hard block in
the absence of a timing library model in the technology library. (This is part of boundary
optimization in Genus).

```
Caution
```
```
When you set the unresolved attribute to true on a hierarchical
instance, the instance becomes a blackbox. The attribute setting is
irreversible for the session.
```
**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attribute: (hinst) unresolved on page 902


```
Elaboration and Synthesis—module Attributes
```
September 2017 933 Product Version 17.1

**module Attributes**

**boundary_optimize_constant_hpins**

boundary_optimize_constant_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** module attribute. Controls constant propagation through the hierarchical
boundary pins of this module.

You can specify the following values:

**Note:** If the boundary_opto attribute on the corresponding module is set to false, the
setting of this attribute is ignored. If the boundary_optimize_constant_hpins attribute
on an instance pin is set to false or true (does not have the inherited value), the setting
of this module attribute is ignored for that pin.

**Related Information**

false Prevents constant propagation.

inherited Inherits the value of the
boundary_optimize_constant_hpins root attribute.

true Allows constant propagation.

Affects these commands: syn_generic

```
syn_map
```
Affected by these attributes: boundary_opto on page 937

```
(root) boundary_optimize_constant_hpins on page 968
```
Affects these attributes: (hpin) boundary_optimize_constant_hpins on page 906

Related attributes: (module) boundary_optimize_equal_opposite_hpins on
page 934
(module) boundary_optimize_feedthrough_hpins on
page 935
(module) boundary_optimize_invert_hpins on page 936


```
Elaboration and Synthesis—module Attributes
```
September 2017 934 Product Version 17.1

**boundary_optimize_equal_opposite_hpins**

boundary_optimize_equal_opposite_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** module attribute. Controls collapsing of equal and opposite hierarchical
boundary pins of this module. Two hierarchical boundary pins are considered equal
(opposite), if the tool determines that they always have the same (opposite or inverse) logic
value. You can specify the following values:

**Note:** If the boundary_opto attribute on the corresponding module is set to false, the
setting of this attribute is ignored. If the boundary_optimize_equal_opposite_hpins
attribute on an instance pin is set to false or true (does not have the inherited value),
the setting of this module attribute is ignored for that pin.

**Related Information**

false Prevents collapsing of the hierarchical boundary pins.

inherited Inherits the value of the
boundary_optimize_equal_opposite_hpins root
attribute.

true Allows collapsing of the hierarchical boundary pins.

Affects these commands: syn_generic

```
syn_map
```
Affected by these attributes: boundary_opto on page 937

```
(root) boundary_optimize_equal_opposite_hpins on
page 934
```
Affects these attributes: (hpin) boundary_optimize_equal_opposite_hpins on
page 907

Related attributes: (module) boundary_optimize_constant_hpins on page 933

```
(module) boundary_optimize_feedthrough_hpins on
page 935
(module) boundary_optimize_invert_hpins on page 936
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 935 Product Version 17.1

**boundary_optimize_feedthrough_hpins**

boundary_optimize_feedthrough_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** module attribute. Controls optimization of feedthrough pins of this module.
Hierarchical boundary pins are feedthrough pins, if output pins have always the same (or
inverted) logic value as an input pin. Such feedthrough pins can be routed around the module
and no connections or logic is needed inside the module for these pins. You can specify the
following values:

**Note:** If the boundary_opto attribute on the corresponding module is set to false, the
setting of this attribute is ignored. If the boundary_optimize_feedthrough_hpins
attribute on an instance pin is set to false or true (does not have the inherited value),
the setting of this module attribute is ignored for that pin.

**Related Information**

false Prevents optimization of feedthrough pins.

inherited Inherits the value of the
boundary_optimize_feedthrough_hpins root attribute.

true Allows optimization of feedthrough pins.

Affects these commands: syn_generic

```
syn_map
```
Affected by these attributes: boundary_opto on page 937

```
(root) boundary_optimize_feedthrough_hpins on page 970
```
Affects these attributes: (hpin) boundary_optimize_feedthrough_hpins on page 908

Related attributes: (module) boundary_optimize_constant_hpins on page 933

```
(module) boundary_optimize_equal_opposite_hpins on
page 934
(module) boundary_optimize_invert_hpins on page 936
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 936 Product Version 17.1

**boundary_optimize_invert_hpins**

boundary_optimize_invert_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** module attribute. Controls hierarchical boundary pin inversion of this module.
You can specify the following values:

**Note:** If the boundary_opto attribute on the corresponding module is set to false or
strict_no, the setting of this attribute is ignored. If the
boundary_optimize_invert_hpins attribute on an instance pin is set to false or true
(does not have the inherited value), the setting of this module attribute is ignored for that
pin.

**Note:** If this attribute is set to true, the write_do_lec command adds the following LEC
command to the dofile:

SET Naming Rule _BAR -Inverted_pin_extension

This LEC command specifies the string that is appended to pin names and net names by
Genus when hierarchical boundary pins are inverted during synthesis. To modify this string
use the boundary_optimize_invert_hpins_renaming_extension root attribute. In
the previous command, the _BAR value corresponds to the default value of this attribute.

**Related Information**

false Prevents boundary pin inversion.

inherited Inherits the value of the
boundary_optimize_invert_hpins root attribute.

true Allows boundary pin inversion.

Affects these commands: syn_generic

```
syn_map
```
Affects these attributes: (hpin) boundary_optimize_hpin_invertible on page 1227

```
(hport) boundary_optimize_hpin_invertible on page 1255
```
Affected by these attributes: boundary_opto on page 937

```
(root) boundary_optimize_invert_hpins on page 971
```
Affects this attribute: (hpin) boundary_optimize_invert_hpins on page 909

Related attributes: (module) boundary_optimize_constant_hpins on page 933


```
Elaboration and Synthesis—module Attributes
```
September 2017 937 Product Version 17.1

**boundary_opto**

boundary_opto {true | false | strict_no}

_Default_ : true

**Read-write** module attribute. Controls boundary optimization on the module and
hierarchical pin inversion. You can specify the following values:

**Note:** To exclude individual pins from boundary optimization, use the preserve attribute

**Note:** Setting this attribute to false prevents ungrouping of the module.

```
(module) boundary_optimize_equal_opposite_hpins on
page 934
```
```
(module) boundary_optimize_feedthrough_hpins on
page 935
boundary_optimize_invert_hpins_rename_nets on page 972
boundary_optimize_invert_hpins_renaming_extension on
page 972
```
false Limits boundary optimization to hard-region like boundary
optimization type. Boundary optimization going into a module
and affecting the module is allowed, but not any optimization
going outside the module, impacting logic outside the module.
Constant propagation, or equal-opposite signal merging is
allowed at input pins only, but not at output pins of the module.
Removal of logic not driving any primary output is possible at
output pins, but not at input pins.
Hierarchical pin inversion is disabled at input and output pins,
because it always affects logic inside and outside the module.

strict_no Completely disables boundary optimization during synthesis on
the module.

true Allows full boundary optimization during synthesis on the
module.
By default, Genus performs boundary optimization during
synthesis for all modules in the design.


```
Elaboration and Synthesis—module Attributes
```
September 2017 938 Product Version 17.1

**Related Information**

**control_logic_optimization**

control_logic_optimization {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** module attribute. Controls the optimization of control logic (described in the RTL
through conditional constructs like case statements, if-then-else statements, conditional
selects, and so on) in this module during generic synthesis. You can specify any of the
following values:

**Note:** All control optimization transformations are verifiable. The advanced transformations
might result in better QoR but can also increase the runtime. For best results, set this attribute
after you have elaborated the design, but before generic synthesis.

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: prune_unused_logic on page 914

Affects these attributes: boundary_optimize_constant_hpins on page 968

```
boundary_optimize_equal_opposite_hpins on page 969
boundary_optimize_feedthrough_hpins on page 970
boundary_optimize_invert_hpins on page 971
```
inherited Inherits the value from the control_logic_optimization
root attribute.

advanced Applies advanced level optimization

basic Applies basic optimization.

none Turns off optimization.

Affects this command: syn_generic

Related attributes: (design) control_logic_optimization on page 867

```
(root) control_logic_optimization on page 974
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 939 Product Version 17.1

**delete_unloaded_insts**

delete_unloaded_insts {inherited | false | true}

_Default_ : inherited

**Read-write** module attribute. Controls the deletion of unloaded hierarchical instances. You
can specify one of the following values:

**Related Information**

false Preserves any pre-existing hierarchical instances.

```
Note: If you just want to maintain mapped and unmapped
sequential instances, set the delete_unloaded_seqs
attribute to false. Unmapped (Boolean) non-hierarchical
instances cannot be rescued if they are unloaded.
```
inherited Inherits the value from the delete_unloaded_insts root
attribute.

true Removes logic if none of the outputs are connected.

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: (root) delete_unloaded_insts on page 975

Related attributes: (root) delete_unloaded_seqs on page 976

```
(design) delete_unloaded_seqs on page 868
(module) delete_unloaded_seqs on page 940
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 940 Product Version 17.1

**delete_unloaded_seqs**

delete_unloaded_seqs {inherited | false | true}

_Default_ : inherited

**Read-write** module attribute. Controls the deletion of unloaded sequential instances in this
module. You can specify one of the following values:

**Related Information**

false Prevents the deletion of unloaded sequential instances.

inherited Inherits the value from the delete_unloaded_seqs root
attribute.

true Removes flip-flops and logic if they are not transitively fanning
out to output ports.

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: (root) delete_unloaded_seqs on page 976

Related attributes (design) delete_unloaded_seqs on page 868

: (root) delete_unloaded_insts on page 975

```
(module) delete_unloaded_insts on page 939
hdl_preserve_unused_registers on page 1016
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 941 Product Version 17.1

**dont_touch**

dont_touch {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_delete_ok | size_ok | size_same_height_ok |
none}

_Default_ : false

**Read-write** module attribute. Controls the optimization of the module. Setting this attribute
will set the dont_touch attribute on all hinsts of the same module. This setting will apply to
all instances within the hinst unless overridden at a lower level hinst or on the inst object itself.
The dont_touch_effective attribute on each child inst and hinst will return the resolved
value.

You can set the following values:

const_prop_delete_ok Allows deleting the mapped module and its instances if it
has no fanout, and propagating a constant through it.

const_prop_size_delete_ok Allows deleting the mapped module if it has no fanout,
resizing it, and propagating a constant through it.

delete_ok Allows deleting a mapped module if it has no fanout.

false Allows logic changes to the module during optimization
mapping, resizing, deleting it if it has no fanout, and
propagating a constant through it.

map_size_ok Allows resizing, unmapping, and remapping of the
mapped sequential instances in the module during
optimization.

none Indicates that the module has no optimization
constraints.

size_delete_ok Allows resizing the mapped module, or deleting it if it
has no fanout.

size_ok Allows resizing the mapped module during optimization.

size_same_height_ok Allows resizing with cells of the same height.

true Prevents logic changes to the module during
optimization.


```
Elaboration and Synthesis—module Attributes
```
September 2017 942 Product Version 17.1

**Related Information**

**dp_csa**

dp_csa {inherited | basic | none}

_Default_ : inherited

**Read-write** module attribute. Controls the carry save adder (CSA) transformations within
the module. CSA opportunities outside the specified module are unaffected.You can specify
one of the following values:

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: (design) dont_touch on page 869

```
(hinst) dont_touch on page 894
(hnet) dont_touch on page 903
(hpin) dont_touch on page 911
(inst) dont_touch on page 919
(lib_cell) dont_touch on page 294
(net) dont_touch on page 952
(pin) dont_touch on page 957
```
basic Applies basic transformation.

inherited Inherits the value from the dp_csa design attribute.

none Turns off CSA transformation.

Affects this command: syn_generic

Related attributes: (design) dp_csa on page 870

```
(root) dp_csa on page 977
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 943 Product Version 17.1

**dp_rewriting**

dp_rewriting {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** module attribute. Controls how the datapath rewriting optimization is applied
onto this module during syn_generic with high effort. If the value of this attribute is
inherited, the effort level of the optimization at the specified module will be identical to
(“inherited from”) the root level attribute of the same name.

**Related Information**

**dp_sharing**

dp_sharing {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** module attribute. Controls resource sharing on the module during
syn_generic with high effort. If the value of this attribute is inherited, the effort level of
the optimization on the design will be identical to (“inherited from”) the root level attribute.

advanced Applies advanced level optimization

basic Applies basic optimization.

inherited Inherits the value from the dp_rewriting root attribute.

none Turns off optimization.

Affects this command: syn_generic

Related attributes: (design) dp_rewriting on page 871

```
(root) dp_rewriting on page 978
```
inherited Inherits the value from the root level value of dp_sharing.

advanced Applies advanced level optimization

basic Applies basic optimization.

none Turns off optimization.


```
Elaboration and Synthesis—module Attributes
```
September 2017 944 Product Version 17.1

**Related Information**

Affects this command: syn_generic

Related attributes: (design) dp_sharing on page 871

```
(root) dp_sharing on page 979
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 945 Product Version 17.1

**dp_speculation**

dp_speculation {inherited | basic | none}

_Default_ : inherited

**Read-write** module attribute.Controls RTL speculation (unsharing) transformations within a
particular module.

By default, the module attribute inherits the value of the dp_speculation design attribute

When the dp_speculation attribute is set to none, no RTL speculation (unsharing)
transformations are done.

When the dp_speculation attribute is set to basic, but the dp_analytical_opt
attribute is set to off, speculation transformations are performed when synthesis is
performed with the syn_generic_effort attribute set to high. In this case, speculation
can only be applied to operators driven by a single MUX.

When the dp_speculation attribute is set to basic, and the dp_analytical_opt
attribute is set to standard or extreme, speculation can be applied to operators driven by
a chain of MUXES. In this case, speculation is independent of the syn_generic_effort
setting.

**Related Information**

**is_ilm**

is_ilm {false | true}

_Default_ : false

**Read-write** module attribute. Marks this module as an ILM module. This is used for the
hierarchical flow.

Affects this command: syn_generic with high effort

Affected by these attributes: dp_analytical_opt on page 977

```
syn_generic_effort on page 1080
```
Related attributes: (design) dp_speculation on page 872

```
(root) dp_speculation on page 979
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 946 Product Version 17.1

**minimize_uniquify**

minimize_uniquify {false | true}

_Default_ : false

**Read-write** module attribute. Controls uniquification of this module.

By default, the tool uniquifies multiple instantiations with different context (timing, constants,
and so on) to deliver the best QoR.

To limit the scenarios of uniquification of a specific module with a trade-off against QoR, set
this attribute to true. This will not necessarily prevent uniquification due to algorithmic
considerations based on the design topology.

**Related Information**

**multibit_allow_async_phase_map**

multibit_allow_async_phase_map {inherited | true | false}

_Default_ : inherited

**Read-write** module attribute. Controls whether phase inversion is allowed during multibit
cell inferencing in this module. You can specify one of the following values:

**Examples**

Consider the following netlist after mapping and before incremental optimization: The library
contains the multibit cell DUALDFSF.

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
DFCF cnt_0_reg[0] (.CDN (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (.CDN (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));

Affects this command: syn_map

Affected by this attribute: (root) minimize_uniquify on page 1043

false Prevents phase inversion on the module during multibit mapping.

inherited Inherits the value from the multibit_allow_async_phase_map
root attribute.

true Allows phase inversion on the module during multibit mapping.


```
Elaboration and Synthesis—module Attributes
```
September 2017 947 Product Version 17.1

DFCF cnt_0_reg[2] (.CDN (resetn), .CP (clk), .D(in[2]), .Q (out[2] ));
DFCF cnt_0_reg[3] (.CDN (resetn), .CP (clk), .D(in[3]), .Q (out[3] ));
endmodule
module top(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
test t(resetn,clk,in,out);
endmodule

■ When the multibit_allow_async_phase_map attribute is not set for module test,
the module inherits the value from the root attribute (default is true). With phase
inversion allowed, the netlist is modified as follows:
module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
**DUALDFSF** \CDN_MBIT_cnt_0_reg[0_1] (.SDN (resetn), .CP (clk), .D1(in[0]),

. **D2 (n_31)** , .Q1 (out[0]),. **Q2 (n_32)** );
INV g5(.I (in[1]), **.ZN (n_31** ));
INV g6( **.I (n_32)** , .ZN (out[1]));
**DUALDFSF** \CDN_MBIT_cnt_0_reg[2_3] (.SDN (resetn), .CP (clk), **.D1(n_43)** ,
.D2 (in[3]), **.Q1 (n_44)** , .Q2 (out[3]));
INV g23(.I (in[2]), **.ZN (n_43)** );
INV g24( **.I (n_44)** , .ZN (out[2]));
endmodule

■ When the multibit_allow_async_phase_map module attribute is explicitly set to
false, the netlist does not change because phase inversion is prevented in this module
during multibit mapping.

**Related Information**

Affects this command: syn_opt

Related attributes: (inst) multibit_allow_async_phase_map on page 925

```
(root) multibit_allow_async_phase_map on page 1045
bit_width on page 290
multibit_prefix_string on page 1051
use_multibit_cells on page 1084
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 948 Product Version 17.1

**preserve**

preserve {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

_Default_ : false

**Read-write** module attribute. Controls the optimization of the module. You can set these
options:

**Related Information**

const_prop_delete_ok Allows deleting a mapped module and its instances, and
constant propagation through the mapped module and
its instances, but not resizing, renaming or remapping.

const_prop_size_delete_ok Allows deleting and resizing a mapped module and its
instances, or constant propagation through a mapped
module and its instances, but not renaming or
remapping.

delete_ok Allows deleting a mapped module and its instances
during optimization, but not resizing, renaming, or
remapping it.

false Allows logic changes to the module and its instances
during optimization.

map_size_ok Allows resizing, unmapping, and remapping of the
mapped sequential instances in the module during
optimization, but not renaming or deleting them.

size_delete_ok Allows resizing or deleting a module and its instances
during optimization, but not renaming or remapping it.

size_ok Allows resizing a mapped module and its instances
during optimization, but not deleting, renaming, or
remapping it.

true Prevents any logic changes in the mapped module while
allowing mapping optimizations to be performed in
surrounding logic.

Affects these commands: syn_generic

```
syn_map
syn_opt
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 949 Product Version 17.1

**retime**

retime {false | true}

_Default_ : false

**Read-write** module attribute. Marks the specified module to be retimed during synthesis.
This attribute must be set after the elaborate command but before the syn_generic
command.

**Related Information**

Affected by this attribute: (design) preserve on page 878

Related attributes: (design) preserve on page 878

```
(hinst) preserve on page 898
(hnet) preserve on page 904
(hpin) preserve on page 913
(inst) preserve on page 929
(lib_cell) preserve on page 317
(net) preserve on page 953
(pg_pin) preserve on page 955
(pin) preserve on page 959
```
Affects these commands: retime

```
syn_generic
```
Affects these attributes: dont_retime on page 918

```
(design) retime on page 879
retime_hard_region on page 950
retime_reg_naming_suffix on page 1070
```

```
Elaboration and Synthesis—module Attributes
```
September 2017 950 Product Version 17.1

**retime_hard_region**

retime_hard_region {false | true}

_Default_ : false

**Read-write** module attribute. Prevents registers from being moved across the module
boundaries during retiming optimization.

**Related Information**

**retime_period_percentage**

retime_period_percentage _float_

_Default_ : 1.0

**Read-write** module attribute. Adjusts the clock period in retiming. You can use this for a
tradeoff between delay, area, and sequential count. For example, to be more conservative
during retiming you can set the attribute to 0.9. This would mean on a 1 ns clock, 0.9 ns would
be taken as a constraint for retiming.

**Related Information**

Affects this command: retime

Affects these attributes: dont_retime on page 918

```
(design) retime on page 879
(module) retime on page 949
```
Related attribute: retime_reg_naming_suffix on page 1070

Affects this command: syn_generic

Related attribute: (design) retime_period_percentage on page 880


```
Elaboration and Synthesis—module Attributes
```
September 2017 951 Product Version 17.1

**ungroup_ok**

ungroup_ok {true | false}

_Default_ : true

**Read-write** module attribute. Controls ungrouping of the hierarchical instances of this
module during automatic ungrouping. Set the attribute to false to prevent the ungrouping of
the module and its instances.

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: auto_ungroup on page 967

Related attribute: (hinst) ungroup_ok on page 901


```
Elaboration and Synthesis—net Attributes
```
September 2017 952 Product Version 17.1

**net Attributes**

**dont_touch**

dont_touch {false | true | delete_ok}

_Default_ : false

**Read-write** net attribute. Controls the preservation of the net segment during optimization.
Setting this attribute will preserve all connections on this net. When set, this overrides any
setting on hnets of this net. The use attribute for the net can also cause the net to be
preserved. You can set the following values:

**Related Information**

delete_ok Allows the specified net segment to be deleted if it is not driving
any logic.

false Allows the specified net segment to be optimized.

true Prevents the specified net from being optimized.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: (design) dont_touch on page 869

```
(hinst) dont_touch on page 894
(hnet) dont_touch on page 903
(hpin) dont_touch on page 911
(inst) dont_touch on page 919
(lib_cell) dont_touch on page 294
(module) dont_touch on page 941
(pin) dont_touch on page 957
```

```
Elaboration and Synthesis—net Attributes
```
September 2017 953 Product Version 17.1

**preserve**

preserve {false | true | delete_ok}

_Default_ : false

**Read-write** net attribute. Controls the deletion of the net segment during synthesis. The
preservation will not propagate across hierarchies unless you specify as such. You can set
the following options:

**Note:** Nets with the preserve attribute set to true could be duplicated during synthesis.
Since the names and locations of nets can change during synthesis, use the user_defined
attribute to assign names to the nets. After synthesis, query the names to find them.
Hierarchical nets will not be duplicated nor will their names change during synthesis.

**Related Information**

delete_ok Allows the specified net segment to be deleted during the
removal of undriven or floating logic.

false Allows the specified net segment to be optimized during
synthesis.

true Prevents the specified net from being optimized during
synthesis.
This setting also prevents the deletion of the logic driven by this
net, excluding flip-flop and hierarchical instances.
**Note:** The deletion of flip-flops and hierarchical instances driven
by a preserved net can be disabled by setting the
delete_flops_on_preserved_net and
delete_hier_insts_on_preserved_net attributes to false.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by this attribute: (pin) preserve on page 959

```
user_defined on page 1831
```
Related attributes: (design) preserve on page 878

```
(hinst) preserve on page 898
(hnet) preserve on page 904
```

```
Elaboration and Synthesis—net Attributes
```
September 2017 954 Product Version 17.1

```
(hpin) preserve on page 913
(inst) preserve on page 929
(lib_cell) preserve on page 317
(module) preserve on page 948
(pg_pin) preserve on page 955
(pin) preserve on page 959
```

```
Elaboration and Synthesis—pg_pin Attributes
```
September 2017 955 Product Version 17.1

**pg_pin Attributes**

**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** pg_pin attribute. Specifies the type of constant that drives the pg_pin. You can
set the following options:

**Related Information**

**preserve**

preserve {false | true | delete_ok}

_Default_ : false

**Read-write** pg_pin attribute. Controls the deletion of the power or ground pin during
synthesis. You can set the following options:

constant_0 Specifies that the pg_pin is driven by a constant 0.

constant_1 Specifies that the pg_pin is driven by a constant 1.

no_constant Specifies that the pg_pin is not driven by a constant.

Related attributes: (hnet) constant on page 903

```
(hpin) constant on page 910
(hport) constant on page 915
(pin) constant on page 957
(port) constant on page 961
```
delete_ok Allows the specified pin to be deleted during the removal of
undriven or floating logic.

false Allows the specified pin to be optimized during synthesis.

true Prevents the specified pin from being optimized during
synthesis.


```
Elaboration and Synthesis—pg_pin Attributes
```
September 2017 956 Product Version 17.1

**Note:** Pins with the preserve attribute set to true could be duplicated during synthesis.
Since the names and locations of pins can change during synthesis, use the user_defined
attribute to assign names to the pins. After synthesis, query the names to find them.
Hierarchical pins will not be duplicated nor will their names change during pfsynthesis.

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by this attribute: (net) preserve on page 953

```
user_defined on page 1831
```
Related attributes: (design) preserve on page 878

```
(hinst) preserve on page 898
(hnet) preserve on page 904
(hpin) preserve on page 913
(inst) preserve on page 929
(lib_cell) preserve on page 317
(module) preserve on page 948
(net) preserve on page 953
(pin) preserve on page 959
```

```
Elaboration and Synthesis—pin Attributes
```
September 2017 957 Product Version 17.1

**pin Attributes**

**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** pin attribute.Specifies the type of constant that drives the pin.

You can set the following options:

**Related Information**

**dont_touch**

dont_touch {none | false | true | add_ok | delete_ok | add_invert_ok | invert_ok}

_Default_ : none

**Read-write** pin attribute. Controls the preservation of the pin during optimization. You can
set the following values:

constant_0 Specifies that the pin is driven by a constant 0.

constant_1 Specifies that the pin is driven by a constant 1.

no_constant Specifies that the pin is not driven by a constant.

Related attributes: (hnet) constant on page 903

```
(hpin) constant on page 910
(hport) constant on page 915
(port) constant on page 961
(pg_pin) constant on page 955
```
add_invert_ok Allows changing the pin’s polarity and adding or duplicating the
pin.

add_ok Allows adding a pin or duplicating the pin.

delete_ok Allows the specified pin to be deleted if it has no fanout.


```
Elaboration and Synthesis—pin Attributes
```
September 2017 958 Product Version 17.1

**Related Information**

**iopt_avoid_tiecell_replacement**

iopt_avoid_tiecell_replacement {false | true}

_Default_ : false

**Read-write** pin attribute.Controls whether a constant assignment on this pin can be
replaced with a tie cell during incremental optimization. Set this attribute to true to prevent
this replacement.

**Related Information**

false Allows the specified pin to be optimized.

invert_ok Allows to change the polarity of the pin.

none Inherits the setting from the module or hinst.

true Prevents the specified pin from being optimized.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects this attribute: map_to_multibit_bank_label on page 921

Related attributes: (design) dont_touch on page 869

```
(hinst) dont_touch on page 894
(hnet) dont_touch on page 903
(hpin) dont_touch on page 911
(inst) dont_touch on page 919
(lib_cell) dont_touch on page 294
(module) dont_touch on page 941
(net) dont_touch on page 952
```
Affects this command: syn_opt

Related attributes: (hpin) iopt_avoid_tiecell_replacement on page 912


```
Elaboration and Synthesis—pin Attributes
```
September 2017 959 Product Version 17.1

**lssd_master_clock**

lssd_master_clock _master_clock_

**Read-write** pin attribute. Identifies two pins on a hierarchical instance as the master clock
and slave clock pins. The pin on which you set this attribute is the slave clock pin, while the
pin you specify as the value of this attribute is the master clock pin. You must set this attribute
before mapping. During mapping, Genus will make connections from the master clock pin to
the master clock pins of all master-slave flip-flops driven by this slave clock.

**Related Information**

**preserve**

preserve {false | true | delete_ok}

_Default_ : false

**Read-write** pin attribute. Controls the deletion of the pin during synthesis. You can set the
following values:

```
(hport) iopt_avoid_tiecell_replacement on page 915
(port) iopt_avoid_tiecell_replacement on page 962
```
Affects this command: syn_map

Affected by this attribute: map_to_master_slave_lssd on page 1041

Related attributes: (hpin) lssd_master_clock on page 912

```
(hport) lssd_master_clock on page 916
(port) lssd_master_clock on page 962
```
delete_ok Allows the specified pin to be deleted during the removal of
undriven or floating logic.

false Allows the specified pin to be optimized during synthesis.

true Prevents the specified pin from being optimized during
synthesis.


```
Elaboration and Synthesis—pin Attributes
```
September 2017 960 Product Version 17.1

**Note:** Pins with the preserve attribute set to true could be duplicated during synthesis.
Since the names and locations of pins can change during synthesis, use the user_defined
attribute to assign names to the pins. After synthesis, query the names to find them.
Hierarchical pins will not be duplicated nor will their names change during synthesis.

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by this attribute: (hnet) preserve on page 904

```
(net) preserve on page 953
user_defined on page 1831
```
Related attributes: (design) preserve on page 878

```
(hinst) preserve on page 898
(hnet) preserve on page 904
(hpin) preserve on page 913
(inst) preserve on page 929
(lib_cell) preserve on page 317
(module) preserve on page 948
(net) preserve on page 953
(pg_pin) preserve on page 955
```

```
Elaboration and Synthesis—port Attributes
```
September 2017 961 Product Version 17.1

**port Attributes**

**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** port attribute. Specifies the type of constant that drives the pin.

You can set the following options:

**Related Information**

**ignore_external_driver_drc**

ignore_external_driver_drc {false | true}

_Default_ : false

**Read-write** port attribute. Indicates whether to use or ignore the design rule constraints
specified on the external driver.

**Related information**

constant_0 Specifies that the port is driven by a constant 0.

constant_1 Specifies that the port is driven by a constant 1.

no_constant Specifies that the port is not driven by a constant.

Related attributes: (hnet) constant on page 903

```
(hpin) constant on page 910
(hport) constant on page 915
(pin) constant on page 957
(pg_pin) constant on page 955
```
Affects this command: syn_opt


```
Elaboration and Synthesis—port Attributes
```
September 2017 962 Product Version 17.1

**iopt_avoid_tiecell_replacement**

iopt_avoid_tiecell_replacement {false | true}

_Default_ : false

**Read-write** port attribute. Controls whether a constant assignment on this port can be
replaced with a tie cell during incremental optimization. Set this attribute to true to prevent
this replacement.

**Related Information**

**lssd_master_clock**

lssd_master_clock _master_clock_

**Read-write** port attribute. Identifies two ports on a module as the master clock and slave
clock ports. The port on which you set this attribute is the slave clock port, while the port you
specify as the value of this attribute is the master clock port. You must set this attribute before
mapping. During mapping, Genus will make connections from the master clock port to the
master clock pins of all master-slave flip-flops driven by this slave clock.

**Related Information**

Affects this command: syn_opt

Related attributes: (hpin) iopt_avoid_tiecell_replacement on page 912

```
(hport) iopt_avoid_tiecell_replacement on page 915
(pin) iopt_avoid_tiecell_replacement on page 958
```
Affects this command: syn_map

Affected by this attribute: map_to_master_slave_lssd on page 1041

Related attributes: (hpin) lssd_master_clock on page 912

```
(hport) lssd_master_clock on page 912
(pin) lssd_master_clock on page 959
```

```
Elaboration and Synthesis—port Attributes
```
September 2017 963 Product Version 17.1

**max_capacitance**

max_capacitance {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum capacitance design rule constraint in
femtofarads for the net connected to the port. The resolution is 1/1000. When optimizing a
design, Genus attempts to satisfy all design rule constraints. These constraints can come
from attributes on a block or port, or from the technology library.

If the attribute is set to no_value, no port constraint is applied, although design rules may
still be inferred from block attributes or from any driving pin that has been applied to the port.

**Related Information**

Affects these commands: report_design_rules^

Affects this command: syn_opt

Affected by these attributes: ignore_library_drc on page 873

```
(design) max_capacitance on page 875
```
Related attributes: (lib_pin) max_capacitance on page 342

```
(pg_lib_pin) max_capacitance on page 386
drc_first on page 981
(port) max_fanout on page 964
(port) max_transition on page 965
```

```
Elaboration and Synthesis—port Attributes
```
September 2017 964 Product Version 17.1

**max_fanout**

max_fanout {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum fanout design rule limit for the net
connected to the port. The resolution is 1/1000. When optimizing a design, Genus attempts
to satisfy all design rule constraints. These constraints can come from attributes on a module
or port, or from the technology library.

If set to no_value, no port constraint is applied, although design rules may still be inferred
from module attributes or from any driving pin that has been applied to the port.

**Related Information**

Affects these commands: report_design_rules^

Affects this command: syn_opt

Affected by these attributes: ignore_library_drc on page 873

```
ignore_library_max_fanout on page 874
(design) max_fanout on page 876
```
Related attributes: (lib_pin) max_fanout on page 342

```
(pg_lib_pin) max_fanout on page 386
drc_first on page 981
(port) max_capacitance on page 963
(port) max_transition on page 965
```

```
Elaboration and Synthesis—port Attributes
```
September 2017 965 Product Version 17.1

**max_transition**

max_transition {no_value | _integer_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum transition design rule limit (in
picoseconds) for the net connected to the port. The resolution is 1. When optimizing a design,
Genus attempts to satisfy all design rule constraints. These constraints can come from
attributes on a module or port, or from the technology library.

If set to no_value, no port constraint is applied, although design rules may still be inferred
from module attributes or from any driving pin that has been applied to the port.

**Note:** The specified value for the max_transition attribute must be at least 55 ps.

**Related Information**

Affects these commands: report_design_rules

Affects this command: syn_opt

Affected by these attributes: ignore_library_drc on page 873

```
(design) max_transition on page 877
```
Related attributes: (lib_pin) max_transition on page 343

```
(pg_lib_pin) max_transition on page 387
drc_first on page 981
(port) max_capacitance on page 963
(port) max_fanout on page 964
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 966 Product Version 17.1

**root Attributes**

**auto_partition**

auto_partition {true | false}

_Default:_ true

**Read-write** root attribute. Activates automatic internal partitioning of large designs for
efficient synthesis. This attribute must be set before synthesis.

**Related Information**

**auto_super_thread**

auto_super_thread {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether super-threading is automatically launched
when the tool is running on a multi-processor machine, you have a Genus_Synthesis
license, **and** no super-thread servers were explicitly specified through the
super_thread_servers attribute.

When the auto_super_thread attribute is set to true, the initial license will give you
access to eight remote server processes.

**Note:** This attribute defaults to false when

■ Running on a single-processor

■ Invoking Genus in an LSF environment

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affected by these attributes: max_cpus_per_server on page 1042

```
super_thread_servers on page 1078
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 967 Product Version 17.1

**auto_ungroup**

auto_ungroup {both | none}

_Default:_ both

**Read-write** root attribute. Activates automatic ungrouping to improve area and timing
during synthesis. This attribute must be specified before synthesis.

**Note:** Aggressive ungrouping of user hierarchies happens during

■ RTL optimization—syn_generic with high effort

■ Technology mapping—syn_map with high effort

Some ungrouping can occur with low or medium effort as well.

**Related Information**

Related attributes: max_super_thread_cache_size on page 1042

```
super_thread_cache on page 1075
```
none Ungrouping will not be performed.

both Ungrouping will be performed with an emphasis on both
optimizing timing and area.

Affects these commands: syn_generic

```
syn_map
```
Affects this attribute: (module) ungroup_ok on page 951


```
Elaboration and Synthesis—root Attributes
```
September 2017 968 Product Version 17.1

**bank_based_multibit_inferencing**

bank_based_multibit_inferencing {false | true}

_Default:_ false

**Read-write** root attribute. Enables predefined multibit cell inferencing (MBCI) without
limiting the multibit mapping to specific multibit library cells. The tool automatically finds a
suitable multibit cell. Since this attribute enables _predefined_ multibit cell inferencing, it
implies a forced type of mapping and is therefore not QoR-driven.

**Related Information**

**boundary_optimize_constant_hpins**

boundary_optimize_constant_hpins {true | false}

_Default:_ true

**Read-write** root attribute. Controls constant propagation through the hierarchical boundary pins.

**Note:** If the boundary_opto attribute on a module is set to false, the setting of this
attribute is ignored for that module. If the boundary_optimize_constant_hpins
attribute on an instance pin or module is set to false or true (does not have the
inherited value), the setting of this root attribute is ignored for that pin or module.

**Related Information**

Affects this command: syn_opt

Related attribute: (instance) map_to_multibit_register on page 922

Affects these commands: syn_generic

```
syn_map
```
Affects these attributes: (hpin) boundary_optimize_constant_hpins on page 906

```
(module) boundary_optimize_constant_hpins on page 933
```
Affected by this attribute: boundary_opto on page 937

Related attributes: (root) boundary_optimize_equal_opposite_hpins on
page 969
(root) boundary_optimize_feedthrough_hpins on page 970
(root) boundary_optimize_invert_hpins on page 971


```
Elaboration and Synthesis—root Attributes
```
September 2017 969 Product Version 17.1

**boundary_optimize_equal_opposite_hpins**

boundary_optimize_equal_opposite_hpins {true | false}

_Default:_ true

**Read-write** root attribute. Controls collapsing of equal and opposite hierarchical boundary
pins. Two hierarchical boundary pins are considered equal (opposite), if the tool determines
that they always have the same (opposite or inverse) logic value.

**Note:** If the boundary_opto attribute on a module is set to false, the setting of this
attribute is ignored for that module. If the boundary_optimize_equal_opposite_hpins
attribute on an instance pin or module is set to false or true (does not have the
inherited value), the setting of this root attribute is ignored for that pin or module.

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affects these attributes: (hpin) boundary_optimize_equal_opposite_hpins on
page 907
(module) boundary_optimize_equal_opposite_hpins on
page 934

Affected by this attribute: boundary_opto on page 937

Related attributes: (root) boundary_optimize_constant_hpins on page 968

```
(root) boundary_optimize_feedthrough_hpins on page 970
(root) boundary_optimize_invert_hpins on page 971
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 970 Product Version 17.1

**boundary_optimize_feedthrough_hpins**

boundary_optimize_feedthrough_hpins {true | false}

_Default:_ true

**Read-write** root attribute. Controls optimization of feedthrough pins. Hierarchical boundary
pins are feedthrough pins, if output pins have always the same (or inverted) logic value as an
input pin. Such feedthrough pins can be routed around the module and no connections or
logic is needed inside the module for these pins. To disable this type of boundary optimization,
set the attribute to false.

**Note:** If the boundary_opto attribute on a module is set to false, the setting of this
attribute is ignored for that module. If the boundary_optimize_feedthrough_hpins
attribute on an instance pin or module is set to false or true (does not have the
inherited value), the setting of this root attribute is ignored for that pin or module.

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affects these attributes: (hpin) boundary_optimize_feedthrough_hpins on page 908

```
(module) boundary_optimize_feedthrough_hpins on
page 935
```
Affected by this attribute: boundary_opto on page 937

Related attributes: (root) boundary_optimize_constant_hpins on page 968

```
(root) boundary_optimize_equal_opposite_hpins on
page 969
(root) boundary_optimize_invert_hpins on page 971
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 971 Product Version 17.1

**boundary_optimize_invert_hpins**

boundary_optimize_invert_hpins {false | true}

_Default:_ false

**Read-write** root attribute. Controls hierarchical boundary pin inversion. By default,
hierarchical boundary pin inversion is disabled. If set to true, the boundary pin inversion is
controlled by the boundary_opto module attributes.

**Note:** If the boundary_opto attribute on a module is set to false, the setting of this
attribute is ignored for that module. If the boundary_optimize_invert_hpins attribute
on an instance pin or module is set to false or true (does not have the inherited value),
the setting of this root attribute is ignored for that pin or module.

**Note:** If this attribute is set to true, the write_do_lec command adds the following LEC
command to the dofile:

SET Naming Rule _BAR -Inverted_pin_extension

This LEC command specifies the string that is appended to pin names and net names by
Genus when hierarchical boundary pins are inverted during synthesis. To modify this string
use the boundary_optimize_invert_hpins_renaming_extension root attribute. In
the command above, the _BAR value corresponds to the default value of this attribute.

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affects these attributes: (hpin) boundary_optimize_hpin_invertible on page 1227

```
(hport) boundary_optimize_hpin_invertible on page 1255
```
Affects these attributes: (hpin) boundary_optimize_invert_hpins on page 909

```
(module) boundary_optimize_invert_hpins on page 936
```
Affected by this attribute: boundary_opto on page 937

Related attributes: (root) boundary_optimize_constant_hpins on page 968

```
(root) boundary_optimize_equal_opposite_hpins on
page 969
(root) boundary_optimize_feedthrough_hpins on page 970
boundary_optimize_invert_hpins_rename_nets on page 972
boundary_optimize_invert_hpins_renaming_extension on
page 972
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 972 Product Version 17.1

**boundary_optimize_invert_hpins_rename_nets**

boundary_optimize_invert_hpins_rename_nets {true | false}

_Default:_ true

**Read-write** root attribute. Controls renaming of nets driven by the inverted hierarchical
boundary pins. By default, the nets will be renamed.

**Related Information**

**boundary_optimize_invert_hpins_renaming_extension**

boundary_optimize_invert_hpins_renaming_extension _string_

_Default:_ _BAR

**Read-write** root attribute. Specifies the string to be appended to pin names and net names
when hierarchical boundary pins are inverted during synthesis.

**Note:** If you specify an empty string, you implicitly disable renaming for pins and nets.
However this is not recommended, because the formal verification tools need the naming
extension to identify inverted boundary pins.

**Note:** If the boundary_optimize_invert_hpins root attribute is set to true, the
write_do_lec command adds the following LEC command to the dofile:

SET Naming Rule _BAR -Inverted_pin_extension

This LEC command specifies the string that is appended to pin names and net names by
Genus when hierarchical boundary pins are inverted during synthesis. To modify this string
use the boundary_optimize_invert_hpins_renaming_extension root attribute. In
the command above, the _BAR value corresponds to the default value of this attribute.

Affects these commands: syn_generic

```
syn_map
```
Affected by this attribute: (root) boundary_optimize_invert_hpins on page 971

Affects this attribute: boundary_optimize_invert_hpins_renaming_extension on
page 972


```
Elaboration and Synthesis—root Attributes
```
September 2017 973 Product Version 17.1

**Related Information**

**cb_preserve_ports_nets**

cb_preserve_ports_nets {true | false}

_Default_ : true

**Read-write** root attribute. Preserves nets and hierarchical pins involved in combinational
loops after elaboration to keep reference points for further verification.

**Related Information**

**comb_seq_merge_message_threshold**

comb_seq_merge_message_threshold _integer_

_Default_ : 10

**Read-write** root attribute. Enables the printing of detailed messages when hierarchical
instances with more cells than the specified threshold value are merged.

**Example**

genu@root:> set_db comb_seq_merge_message_threshold 2
2

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affected by these attributes: boundary_optimize_invert_hpins on page 971

```
boundary_optimize_invert_hpins_rename_nets on page 972
```
Related attribute: print_ports_nets_preserved_for_cb on page 1064

Affects these commands: syn_generic

```
syn_map
```
Affect by this attribute: merge_combinational_hier_instances on page 1043


```
Elaboration and Synthesis—root Attributes
```
September 2017 974 Product Version 17.1

**control_logic_optimization**

control_logic_optimization {basic | advanced | none}

_Default_ : basic

**Read-write** root attribute. Controls the optimization of control logic (described in the RTL
through conditional constructs like case statements, if-then-else statements, conditional
selects, and so on) during generic synthesis. You can specify any of the following values:

**Note:** All control optimization transformations are verifiable. The advanced transformations
might result in better QoR but can also increase the runtime. For best results, set this root
attribute before you elaborate the design.

**Related Information**

**delete_flops_on_preserved_net**

delete_flops_on_preserved_net {true | false}

_Default_ : true

**Read-write** root attribute. Controls the deletion of load flip-flops on a preserved net. By
default, the flops can be deleted.

Set this attribute to false to keep load flip-flops even if they do not drive any primary output,
can be replaced with a constant, or can be deleted in some other optimization.

**Related Information**

advanced Applies advanced level optimization

basic Applies basic optimization.

none Turns off optimization.

Affects this command: syn_generic

Related attributes: (design) control_logic_optimization on page 867

```
(module) control_logic_optimization on page 938
```
Affects these commands: syn_generic

```
syn_map
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 975 Product Version 17.1

**delete_hier_insts_on_preserved_net**

delete_hier_insts_on_preserved_net {true | false}

_Default_ : true

**Read-write** root attribute. Controls the deletion of empty hierarchical instances driven by a
preserved net.

Set this attribute to false to keep the empty modules on a preserved net, even if they do not
drive any primary output.

**Related Information**

**delete_unloaded_insts**

delete_unloaded_insts {true | false}

_Default_ : true

**Read-write** root attribute. Controls the deletion of unloaded hierarchical instances.

By default, Genus removes logic if none of the outputs are connected. Set this attribute to
false if you want to preserve any pre-existing hierarchical instances. If you just want to
maintain mapped and unmapped sequential instances, set the delete_unloaded_seqs
attribute to false. Unmapped (Boolean) non-hierarchical instances cannot be rescued if
they are unloaded.

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affects these commands: syn_generic

```
syn_map
```
Affects this attribute: (module) delete_unloaded_insts on page 939

Related attributes: (root) delete_unloaded_seqs on page 976

```
(module) delete_unloaded_seqs on page 940
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 976 Product Version 17.1

**delete_unloaded_seqs**

delete_unloaded_seqs {true | false}

_Default_ : true

**Read-write** root attribute. Controls the deletion of unloaded sequential instances.

By default Genus removes flip-flops if none of the outputs are connected.To prevent this, set
the delete_unloaded_seqs attribute to false.

**Note:** This attribute only affects the syn_generic and syn_map commands, while the
hdl_preserve_unused_registers attribute only affects the elaborate command.

**Related Information**

**dont_use_qbar_seq_pins**

dont_use_qbar_seq_pins {false | true}

_Default_ : false

**Read-write** root attribute. Controls the use of the Qbar output pins of sequential lib_cells
during optimization if other possibilities exist. By default, these pins can be used.

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Affects these attributes: (design) delete_unloaded_seqs on page 868

```
(module) delete_unloaded_seqs on page 940
```
Related attributes: (root) delete_unloaded_insts on page 975

```
(module) delete_unloaded_insts on page 939
hdl_preserve_unused_registers on page 1016
```
Affects these commands: syn_map

```
syn_opt
```
Related attribute: (inst) dont_use_qbar_pin on page 920


```
Elaboration and Synthesis—root Attributes
```
September 2017 977 Product Version 17.1

**dp_analytical_opt**

dp_analytical_opt {standard |extreme | off}

_Default_ : standard

**Read-write** root attribute. Specifies the effort level for analytical optimization of datapath
logic. For best results, set the dp_analytical_opt attribute prior to running the
elaborate command.

This attribute can have the following settings:

**Note:** Analytical optimization is not affected by the value of the syn_generic_effort
attribute, nor by the value of the dp_area_mode attribute (to be obsoleted soon).

**Related Information**

**dp_csa**

dp_csa {basic | none}

_Default_ : basic

**Read-write** root attribute. Controls the carry-save adder (CSA) transformations in datapath
synthesis.

By default, CSA transformations are performed when synthesis is performed with the
-effort option set to high.

extreme Enables the most aggressive area-mode analytical
optimizations, possibly degrading timing.

off Disables analytical optimization.

standard Enables analytical optimizations that reduce area without
degrading timing.

Affects these commands: elaborate

```
syn_generic
```
basic Applies basic transformation.

none Turns off transformation.


```
Elaboration and Synthesis—root Attributes
```
September 2017 978 Product Version 17.1

**Related Information**

**dp_rewriting**

dp_rewriting {basic | advanced | none}

_Default_ : basic

**Read-write** root attribute. Controls how the datapath rewriting optimization is applied
during syn_generic with high effort at a global level.

**Note:** All basic transformations are verifiable. The advanced transformations might result in
better QoR but not all of them are verifiable.

**Related Information**

Affects this command: syn_generic

Related attributes: (design) dp_csa on page 870

```
(module) dp_csa on page 942
```
advanced Applies advanced optimization

basic Applies basic optimization.

none Turns off optimization.

Affects this command: syn_generic

Related attributes: (design) dp_rewriting on page 871

```
(module) dp_rewriting on page 943
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 979 Product Version 17.1

**dp_sharing**

dp_sharing {advanced | basic | none}

_Default_ : advanced

**Read-write** root attribute. Controls how resource sharing in datapath synthesis is applied
at a global level.

By default, sharing transformations are performed when synthesis is performed with high
effort level.

**Example**

The following command turns off RTL sharing transformations:

genus@root:> set_db dp_sharing none

**Related Information**

**dp_speculation**

dp_speculation {none | basic}

_Default_ : none

**Read-write** root attribute. Controls RTL speculation (unsharing) transformations in
datapath synthesis.

By default, no RTL speculation (unsharing) transformations are done.

When the dp_speculation attribute is set to basic, but the dp_analytical_opt
attribute is set to off, speculation transformations are performed when synthesis is
performed with the syn_generic_effort attribute set to high. In this case, speculation
can only be applied to operators driven by a single MUX.

advanced Applies advanced optimization.

basic Applies basic optimization.

none Turns off optimization.

Affects this command: syn_generic

Related attributes: (design) dp_sharing on page 871

```
(module) dp_sharing on page 943
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 980 Product Version 17.1

When the dp_speculation attribute is set to basic, and the dp_analytical_opt
attribute is set to standard or extreme, speculation can be applied to operators driven by
a chain of MUXES. In this case, speculation is independent of the syn_generic_effort
setting.

**Related Information**

**dp_ungroup_during_syn_map**

dp_ungroup_during_syn_map {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether the inferred datapath hierarchies and
instantiated ChipWare hierarchies should be ungrouped during mapping (syn_map). When
set to false, ungrouping occurs during optimization (syn_opt).

**Related Information**

Affects this command: syn_generic

Affected by these attributes: dp_analytical_opt on page 977

```
syn_generic_effort on page 1080
```
Related attributes: (design) dp_speculation on page 872

```
(module) dp_speculation on page 945
```
Affects these commands: syn_map

```
syn_opt
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 981 Product Version 17.1

**dp_ungroup_separator**

dp_ungroup_separator _string_

_Default_ : :

**Read-write** root attribute. Specifies the string used to separate the hierarchical names of
arithmetic and subprogram instances that are ungrouped (flattened) during elaboration.

**Related Information**

**drc_first**

drc_first {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to give _all_ design rule constraints higher
priority than the timing constraints.

The design rule constraints are optimized in the following order:

**1.** max_transition
**2.** max_capacitance
**3.** max_fanout

Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 982 Product Version 17.1

**Related Information**

Affects these commands: report_design_rules

```
report_timing
syn_opt
```
Related attributes: drc_max_cap_first on page 983

```
drc_max_fanout_first on page 984
drc_max_trans_first on page 985
ignore_library_drc on page 873
map_drc_first on page 1038
(design) max_capacitance on page 875
(lib_pin) max_capacitance on page 342
(pg_lib_pin) max_capacitance on page 386
(port) max_capacitance on page 963
(port) min_pulse_width on page 785
(design) max_fanout on page 876
(lib_pin) max_fanout on page 342
(pg_lib_pin) max_fanout on page 386
(port) max_fanout on page 964
(design) max_transition on page 965
(lib_pin) max_transition on page 343
(pg_lib_pin) max_transition on page 387
(port) max_transition on page 965
(design) timing_disable_internal_inout_net_arcs on
page 716
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 983 Product Version 17.1

**drc_max_cap_first**

drc_max_cap_first {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to give the maximum capacitance cost higher
priority than the timing constraints.

To optimize the maximum capacitance cost before the timing constraints, set the drc_first
attribute to false and this attribute to true. In this case, the two other design rule
constraints are optimized after the timing constraints have been taken into account.

**Note:** If you set the drc_max_cap_first, drc_max_fanout_first, and
drc_max_trans_first attributes to true, all design rule constraints are optimized before
the timing constraints and they are optimized in the following order:

**1.** max_transition
**2.** max_capacitance
**3.** max_fanout

**Related Information**

Affects these commands: report_design_rules

```
report_timing
syn_opt
```
Affected by this attribute: drc_first on page 981

Related attributes: drc_max_fanout_first on page 984

```
drc_max_trans_first on page 985
ignore_library_drc on page 873
(design) max_capacitance on page 875
(lib_pin) max_capacitance on page 342
(pg_lib_pin) max_capacitance on page 386
(port) max_capacitance on page 963
(design) timing_disable_internal_inout_net_arcs on
page 716
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 984 Product Version 17.1

**drc_max_fanout_first**

drc_max_fanout_first {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to give the maximum fanout cost higher priority
than the timing constraints.

To optimize the maximum fanout cost before the timing constraints, set the drc_first
attribute to false and this attribute to true. In this case, the two other design rule
constraints are optimized after the timing constraints have been taken into account.

**Note:** If you set the drc_max_cap_first, drc_max_fanout_first, and
drc_max_trans_first attributes to true, all design rule constraints are optimized before
the timing constraints and in the following order:

**1.** max_transition
**2.** max_capacitance
**3.** max_fanout

**Related Information**

Affects these commands: report_design_rules

```
report_timing
syn_opt
```
Affected by this attribute: drc_first on page 981

Related attributes: drc_max_cap_first on page 983

```
drc_max_trans_first on page 985
ignore_library_drc on page 873
(design) max_fanout on page 876
(lib_pin) max_fanout on page 342
(pg_lib_pin) max_fanout on page 386
(port) max_fanout on page 964
(design) timing_disable_internal_inout_net_arcs on
page 716
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 985 Product Version 17.1

**drc_max_trans_first**

drc_max_trans_first {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to consider the maximum transition cost
before the timing constraints.

To optimize the maximum transition cost before the timing constraints, set the drc_first
attribute to false and this attribute to true. In this case, the two other design rule
constraints are optimized after the timing constraints have been taken into account.

**Note:** If you set the drc_max_cap_first, drc_max_fanout_first, and
drc_max_trans_first attributes to true, the design rule constraints are optimized in the
following order:

**1.** max_transition
**2.** max_capacitance
**3.** max_fanout

**Related Information**

Affects these commands: report_design_rules

```
report_timing
syn_opt
```
Affected by this attribute: drc_first on page 981

Related attributes: drc_max_cap_first on page 983

```
drc_max_fanout_first on page 984
ignore_library_drc on page 873
(design) max_transition on page 965
(lib_pin) max_transition on page 343
(pg_lib_pin) max_transition on page 387
(port) max_transition on page 965
(design) timing_disable_internal_inout_net_arcs on
page 716
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 986 Product Version 17.1

**driver_for_unloaded_hier_pins**

driver_for_unloaded_hier_pins {Z| 0}

_Default:_ Z

**Read-write** root attribute. Controls how unloaded module ports are handled during
incremental optimization. You can specify to connect these ports to constant 0, or you can
leave them unconnected (default) to minimize the number of assigns in the netlist.

**Note:** This attribute does not apply to clock-gating hierarchies.

**Related Information**

**exact_match_seq_async_ctrls**

exact_match_seq_async_ctrls {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus tries to avoid tying off the asynchronous
control inputs of a flop to constants during technology mapping.

**Note:** You must set this attribute to true before you load your library.

**Related Information**

**exact_match_seq_sync_ctrls**

exact_match_seq_sync_ctrls {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus will try to force map the synchronous flops
inferred from RTL to complex library flip-flops with corresponding synchronous inputs
regardless of QoR. If the library does not have the appropriate synchronous control lib_cells,
simple flip-flops and combinational logic will be used.

You must set this attribute to true before you load your library.

Affects this command: syn_opt

Affects this command: syn_map

Related attribute exact_match_seq_sync_ctrls on page 986


```
Elaboration and Synthesis—root Attributes
```
September 2017 987 Product Version 17.1

**Note:** This attribute may have a positive impact on clock gating coverage due to the explicit enable

**Related Information**

**fix_min_drcs**

fix_min_drcs {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, fixes the minimum design rule costs based
on calculations in the library. Specifically, Genus fixes the minimum capacitance, minimum
transition, and minimum fanout design rule violations by resizing the driver and its loads.

**Related Information**

**force_merge_combos_into_multibit_cells**

force_merge_combos_into_multibit_cells {false | true}

_Default:_ false

**Read-write** root attribute. Merges single-bit combinational instances into an appropriate
multibit combinational instance independent of the impact on the QoR. When enabled,
multibit cell inferencing will occur even if it degrades the delay, power, or area QOR of the
design. This is useful for increasing multibit coverage but might negatively impact the QoR.

**Examples**

Assume two single bit instances g1 and 2 can be merged into a multibit instance. The library
has three suitable multibit cells: 2g1x1, 2g1x2, and 2g1x3.

■ Consider only force_merge_combos_into_multibit_cells enabled:

```
set_db / .mulitbit_adaptive_costing false
set_db / .force_merge_combos_into_multibit_cells true
In this case, the tool computes the total cost with timing for each of the possible multibit
lib_cell candidates. The best candidate for multibit cell merging will be chosen
```
Affects this command: syn_map

Related attribute exact_match_seq_async_ctrls on page 986

Affects this command: syn_opt


```
Elaboration and Synthesis—root Attributes
```
September 2017 988 Product Version 17.1

```
irrespective of whether it improves or degrades the delay QoR of the design.
```
■ Consider both force_merge_combos_into_multibit_cells and
mulitbit_adaptive_costing are enabled:
set_db / .mulitbit_adaptive_costing true
set_db / .force_merge_combos_into_multibit_cells true
In this case, the tool computes the power and area costs for each of the possible multibit
lib_cell candidates. The best candidate for multibit cell merging will be chosen
irrespective of whether it improves the delay QoR of the design.

**Related Information**

**force_merge_seqs_into_multibit_cells**

force_merge_seqs_into_multibit_cells {false | true}

_Default:_ false

**Read-write** root attribute. Merges single-bit sequential instances into an appropriate
multibit sequential instance independent of the impact on the QoR. When enabled, multibit
cell inferencing will occur even if it degrades the delay, power, or area QOR of the design. This
is useful for increasing multibit coverage but might negatively impact the QoR.

**Examples**

Assume two single bit instances reg1 and reg2 can be merged into a multibit instance. The
library has three suitable multibit cells: dual1, dual2, and dual3.

■ Consider only force_merge_seqs_into_multibit_cells enabled:

```
set_db / .mulitbit_adaptive_costing false
set_db /. force_merge_seqs_into_multibit_cells true
In this case, the tool computes the total cost with timing for each of the possible multibit
lib_cell candidates. The best candidate for multibit cell merging will be chosen
```
Affects this command: syn_opt

Affected by this attribute: use_multibit_cells on page 1084

Related attributes: dont_merge_multibit on page 917

```
force_merge_seqs_into_multibit_cells on page 988
merge_multibit on page 924
map_to_multibit_register on page 922
multibit_adaptive_costing on page 1044
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 989 Product Version 17.1

```
irrespective of whether it improves or degrades the delay QoR of the design.
```
■ Consider both force_merge_seqs_into_multibit_cells and
mulitbit_adaptive_costing are enabled:
set_db / .mulitbit_adaptive_costing true
set_db / .force_merge_seqs_into_multibit_cells true
In this case, the tool computes the power and area costs for each of the possible multibit
lib_cell candidates. The best candidate for multibit cell merging will be chosen
irrespective of whether it improves the delay QoR of the design.

**Related Information**

**hdl_append_generic_ports**

hdl_append_generic_ports {true | false}

_Default:_ true

**Read-write** root attribute. When set to false, prevents that generic port information is
appended to the module name. By default, Genus changes the name of the module by
appending the interface name and modport name to the original module name.

**Example**

Consider the following RTL:

interface nand_intf (
input wire [1:0] a,
input wire [1:0] b,
output wire [1:0] y );
modport FOO (
input a, b,
output y);
endinterface

// Top module

Affects this command: syn_opt

Affected by this attribute: use_multibit_cells on page 1084

Related attributes: dont_merge_multibit on page 917

```
force_merge_combos_into_multibit_cells on page 987
merge_multibit on page 924
map_to_multibit_register on page 922
multibit_adaptive_costing on page 1044
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 990 Product Version 17.1

module top;
nand_intf intf_inst ();
test1 t1(
intf_inst.FOO
);
endmodule

// Sub Module
module test1(nand_intf.FOO intf);
assign intf.y = intf.a & intf.b;
endmodule

By default, the generated netlist after elaboration looks like:

module **test1_intf_nand_intf_FOO** (intf_a, intf_b, intf_y);
input [1:0] intf_a, intf_b;
output [1:0] intf_y;
wire [1:0] intf_a, intf_b;
wire [1:0] intf_y;
and g1 (intf_y[0], intf_a[0], intf_b[0]);
and g2 (intf_y[1], intf_a[1], intf_b[1]);
endmodule

module top;
wire [1:0] intf_inst_a;
wire [1:0] intf_inst_b;
wire [1:0] intf_inst_y;
**test1_intf_nand_intf_FOO** t1(intf_inst_a, intf_inst_b, intf_inst_y);
endmodule

When you set the hdl_append_generic_ports to false before reading in the RTL file,
the generated netlist after elaboration looks like:

module **test1** (intf_a, intf_b, intf_y);
input [1:0] intf_a, intf_b;
output [1:0] intf_y;wire [1:0] intf_a, intf_b;
wire [1:0] intf_y;
and g1 (intf_y[0], intf_a[0], intf_b[0]);
and g2 (intf_y[1], intf_a[1], intf_b[1]);
endmodule
module top;
wire [1:0] intf_inst_a;
wire [1:0] intf_inst_b;
wire [1:0] intf_inst_y;
**test1** t1(intf_inst_a, intf_inst_b, intf_inst_y);
endmodule

**Related Information**

Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 991 Product Version 17.1

**hdl_array_naming_style**

hdl_array_naming_style _string_

_Default:_ %s[%d]

**Read-write** root attribute. Specifies the format used to name individual bits of array
variables in the RTL. %s is the variable name and %d is the individual bit. Set this attribute
before using the elaborate command.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_async_set_reset**

hdl_async_set_reset _Tcl_list_

**Read-write** root attribute. Specifies that Genus implement the listed signals using
asynchronous set and reset pins on a latch if that logic controls an asynchronous assignment.

**Note:** This attribute is only supported in the RTL flow.

**Note:** This attribute does not affect the syn_map command, which may implement the set
and reset logic using latch data pins.

**Example**

genus@root:>: set_db hdl_async_set_reset {r1 r2}

This command has the same effect as using the async_set_reset pragma in the RTL. For
example:

// cadence async_set_reset "r1 r2".

For more information, see the RTL example and the corresponding schematic for
hdl_async_set_reset in the HDL-Related Attributes section of _Genus HDL Modeling
Guide_.

Affects these commands: elaborate

```
read_hdl
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 992 Product Version 17.1

**Related Information**

**hdl_auto_async_set_reset**

hdl_auto_async_set_reset {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, specifies that Genus implement logic using
asynchronous set and reset pins on a latch if that logic controls an asynchronous assignment
of a constant 0 or a constant 1.

**Note:** This attribute is only supported in the RTL flow.

**Note:** This attribute does not affect the syn_map command, which may implement the set
and reset logic using latch data pins.

**Example**

The following command implements the reset signal in the RTL using a latch asynchronous
reset pin.

genus@root:>: set_db hdl_auto_async_set_reset true

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

**hdl_auto_exec_sdc_scripts**

hdl_auto_exec_sdc_scripts {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, SDC scripts found in the RTL input will be
automatically run during elaboration. If this attribute is set to false, then SDC scripts will not
be automatically started and you will need to use the run_embedded_script command to
apply SDC scripts onto the design when elaborating the netlist.

Affects these commands: elaborate

```
read_hdl
```
Affects these commands: elaborate

```
read_hdl
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 993 Product Version 17.1

The embedded script can have any SDC command that is supported by the read_sdc
command.

**Note:** This attribute is supported only in the RTL flow.

**Example**

An embedded script in the RTL code is a sequence of comments between the
script_begin pragma and the script_end pragma.

module my_xor (y, a, b);
parameter w = 8;
input [w-1:0] a, b;
output [w-1:0] y;
assign y = a ^ b;
// synopsys dc_script_begin
// create_clock -name vCLK -period 1 -waveform {0 0.5}
// set_input_delay 0.25 -clock [get_clocks {vCLK}] a*
// set_input_delay 0.25 -clock [get_clocks {vCLK}] b*
// set_output_delay 0.25 -clock [get_clocks {vCLK}] y*
// synopsys dc_script_end
endmodule
module test (y, a, b);
parameter w = 8;
input [w-1:0] a, b;
output [w-1:0] y;
my_xor u1 (y, a, b);
endmodule

The pragma keyword of the script_begin pragma is controlled by the script_begin
attribute.

The pragma keyword of the script_end pragma is controlled by the script_end attribute.

**Related Information**

Affects these commands: elaborate

```
run_embedded_script
read_hdl
```
Affected by these attributes: script_begin on page 464

```
script_end on page 465
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 994 Product Version 17.1

**hdl_auto_sync_set_reset**

hdl_auto_sync_set_reset {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, specifies that Genus implement logic using
synchronous set and reset pins on a flip-flop if that logic controls a synchronous assignment
of a constant 0 or a constant 1.

This attribute does not affect the syn_map command, which may implement the set and reset
logic using flip-flop data pins.

**Note:** This attribute is supported only in the RTL flow.

**Example**

The following command implements the reset signal shown in the RTL using a flip-flop
synchronous reset pin.

genus@root:>: set_db hdl_auto_sync_set_reset true

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

**hdl_bidirectional_assign**

hdl_bidirectional_assign {true |false}

_Default:_ true

**Read-write** root attribute. When set to true, specifies that Genus must interpret Verilog
continuous assign statements, where the right-hand-side is undriven, as being bidirectional.
In this case, Genus matches the behavior of the Conformal® Logical Equivalence Checker.
To prevent bidirectional assignments, set this attribute to false. In the latter case, Genus
matches the behavior of the Verilog Language Reference and the Incisive Simulator.

**Note:** The attribute does not affect VHDL designs.

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 995 Product Version 17.1

**hdl_bidirectional_wand_wor_assign**

hdl_bidirectional_wand_wor_assign {false | true}

_Default:_ false

**Read-write** root attribute. Controls the handling of assignments involving signal names
declared as wand or wor nettypes in System Verilog (SV) designs.

Genus can treat assignments as bidirectional, if the LHS and RHS of the assignment only
consists of simple signal references or their constant-indexed part-selects or concatenations.
In such assignments, the driver pins or load pins can be on either side of the assignment,
since the assignment is treated like a simple connection between the pins.

If connections involve multiple driver pins then the type of the net (as per declaration type
wand/wor/wire) determines the final value of the net and this value is used to drive all the load
pins on the net.

The attribute addresses situations, when two conditions are present:

**1.** A connection (net) is determined by one/more bidirectional assignments.
**2.** One or more of the signals involved in the assignments are declared as wand/wor.

When the attribute is set to false (default), assignments to wand/wor declared signals are
treated as unidirectional and the driver/loads on the LHS side of the assignment are not
considered part of the same net as the driver-loads of the RHS side of the assignment.

When the attribute is set to true, assignments to wand/wor declared signals are treated as
bidirectional and the driver/loads on the LHS side of the assignment are considered part of
the same net as the driver-loads of the RHS side of the assignment. As a result, all drivers
(from both sides) are resolved as per wand/wor resolution to determine the value of the net.

**Example**

Consider the following RTL:

module t (input in1, in2, in4, input in3, output out1, out2 );
wire temp1,temp2,temp3;
wor temp1_wor;
assign temp1 = (in1 == in2);
assign temp2 = (in3 == in4);
assign out1 = temp1;
assign temp1_wor = temp1; //// assignment to a wor type
assign temp1_wor = temp2; //// assignment to a wor type
assign out2 = ~temp3;
assign temp3 = temp1_wor & in3;

endmodule


```
Elaboration and Synthesis—root Attributes
```
September 2017 996 Product Version 17.1

■ By default, the generated netlist after elaboration looks like:

```
module t(in1, in2, in4, in3, out1, out2);
input in1, in2, in4, in3;
output out1, out2;
wire in1, in2, in4, in3;
wire out1, out2;
wire n_2, temp1_wor, temp3;
not g1 (out2, temp3);
and g2 (temp3, temp1_wor, in3);
or g3 (temp1_wor, out1, n_2);
xnor g4 (out1, in1, in2);
xnor g5 (n_2, in3, in4);
endmodule
Note: out1 is xnor of in1 and in2. out1 does not depend on in3, in4.
```
■ When you set this attribute to true, the generated netlist after elaboration looks like:

```
module t(in1, in2, in4, in3, out1, out2);
input in1, in2, in4, in3;
output out1, out2;
wire in1, in2, in4, in3;
wire out1, out2;
wire n_1, n_2, temp3;
not g1 (out2, temp3);
and g2 (temp3, out1, in3);
or g3 (out1, n_1, n_2);
xnor g4 (n_1, in1, in2);
xnor g5 (n_2, in3, in4);
endmodule
Note: out1 depends on all four inputs: in1, in2, in3 and in4.
```
**hdl_bus_wire_naming_style**

hdl_bus_wire_naming_style _string_

_Default:_ %s[%d]

**Read-write** root attribute. Specifies the format used to name individual bits of bus wires. %s
is the variable name and %d is the individual bit. Set this attribute before using the
elaborate command.

**Related Information**

Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 997 Product Version 17.1

**hdl_case_mux_threshold**

hdl_case_mux_threshold _integer_

_Default:_ 2

**Read-write** root attribute. Determines whether a binary multiplexer (encoded select inputs)
or a one-hot multiplexer (decoded select inputs) is generated to implement signals assigned
within case, if-then-else, and choice statements. If the number of distinct values assigned to
the signal is greater than or equal to the specified value, a binary multiplexer is implemented,
otherwise a one-hot multiplexer is implemented.

**Related Information**

**hdl_case_sensitive_instances**

hdl_case_sensitive_instances {none | false | true}

_Default:_ none

**Read-write** root attribute. Controls how Verilog instances must be linked to modules.
Following the language rules, instances in Verilog files will by default be linked case
sensitively to modules in Verilog/ VHDL files, while instances in VHDL files will be linked
case-insensitively to modules in Verilog/VHDL files. This attribute can have the following
values:

**Related Information**

Affects this command: elaborate

false Allows case-insensitive instance name matching for Verilog
instances to modules in Verilog /VHDL files.

none Indicates that the parent language rules govern.

true Allows only case-sensitive instance name matching for Verilog
instances to modules in Verilog /VHDL files during linking.

Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 998 Product Version 17.1

**hdl_decimal_parameter_name**

hdl_decimal_parameter_name {false | true}

_Default:_ false

**Read-write** root attribute. Controls the format for parameters that are appended to the
names of instantiated parameterized modules in the netlist after elaboration. When set to
true, the tool uses a decimal format for parameters with values less than or equal to the size
of a 32-bit integer, prepending the value with width and sign information (if any). Otherwise,
the tool uses binary or hex format as applicable.

**Example**

Consider the following RTL:

// RTL file test.v
module TOP(q, d);
output q;
input d;
**SUB #(32’b1)** u1(q, d);
endmodule
module SUB(q, d);
parameter p = 123;
output q;
input d;
assign q = d > p;
endmodule

■ Using the default (false) setting of the hdl_decimal_parameter_name attribute, the
following netlist is printed after elaboration:
module TOP(q, d);
input d;
output q;
wire d;
wire q;
**SUB_p32h00000001** u1(q, d);
endmodule
......
......

■ Setting the hdl_decimal_parameter_name attribute to true before elaboration,
results in the following netlist is printed:
module TOP(q, d);
input d;
output q;
wire d;
wire q;
**SUB_p32d1** u1(q, d);
endmodule
......
......


```
Elaboration and Synthesis—root Attributes
```
September 2017 999 Product Version 17.1

**Related Information**

**hdl_delete_transparent_latch**

hdl_delete_transparent_latch {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether transparent latches are preserved or deleted
during elaboration. When set to true, deletes latches that are always enabled.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_enable_proc_name**

hdl_enable_proc_name {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, updates the value of the hdl_proc_name
instance attribute for sequential elements during elaboration.

**Related Information**

**hdl_error_on_blackbox**

hdl_error_on_blackbox {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if there is an
unresolved reference (black-box) during elaboration.

Affects this command: elaborate

Related attribute: hdl_parameter_naming_style on page 1008

Affects this command: elaborate

Affects this command: elaborate

Affects this attribute (hdl_architecture) hdl_proc_name on page 920


```
Elaboration and Synthesis—root Attributes
```
September 2017 1000 Product Version 17.1

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide_

**hdl_error_on_latch**

hdl_error_on_latch {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if a latch is inferred
for a design.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Global versus User Control of Elaboration in _Genus HDL Modeling Guide_

**hdl_error_on_logic_abstract**

hdl_error_on_logic_abstract {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if a logic abstract is
inferred for a design.

**Related Information**

Global versus User Control of Elaboration in _Genus HDL Modeling Guide_

Affects this command: elaborate

Related attribute: (hdl_architecture) hdl_error_on_blackbox on page 881

Affects this command: elaborate

Related attribute: (hdl_architecture) hdl_error_on_latch on page 882

Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 1001 Product Version 17.1

**hdl_error_on_negedge**

hdl_error_on_negedge {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if a design infers a
flip-flop that is triggered by a falling clock edge.

In case where the root and hdl_architecture hdl_error_on_negedge attributes are
set to different values, the last specification takes precedence.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

Global versus User Control of Elaboration in _Genus HDL Modeling Guide_

**hdl_ff_keep_explicit_feedback**

hdl_ff_keep_explicit_feedback {true | false}

_Default:_ true

**Read-write** root attribute. Controls how flip-flop stable states are implemented for feedback
assignments that are explicitly specified in the RTL.

**Note:** This attribute is ignored, and all flip-flop feedback is removed when the
lp_insert_clock_gating attribute is set to true.

This attribute is supported only in the RTL flow. This attribute will overwrite and will be the
initial value for hdl_architecture object type as well. That is,
hdl_ff_keep_explicit_feedback on a root object will overwrite and be the initial
value for hdl_ff_keep_explicit_feedback on a hdl_architecture object type.

Related attribute: (hdl_architecture) hdl_error_on_logic_abstract on page 882

Affects this command: elaborate

Related attribute: (hdl_architecture) hdl_error_on_negedge on page 883


```
Elaboration and Synthesis—root Attributes
```
September 2017 1002 Product Version 17.1

In case the root and hdl_architecture hdl_ff_keep_explicit_feedback attributes are
set to different values, the last one takes precedence.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

Global versus User Control of Elaboration in _Genus HDL Modeling Guide_

**hdl_ff_keep_feedback**

hdl_ff_keep_feedback {false | true}

_Default:_ false

**Read-write** root attribute. Controls how flip-flop stable states are implemented. When set
to true, implements a feedback path from the Q output to the D input. When set to false,
uses a synchronous flip-flop enable signal to implement the stable states.

In case the root and hdl_architecture hdl_ff_keep_feedback attributes are set to different
values, the last one takes precedence.

**Note:** This attribute is ignored, and all flip-flop feedback is removed when the
lp_insert_clock_gating attribute is set to true.

This attribute is supported only in the RTL flow. It will overwrite and will be the initial value for
hdl_architecture object type as well. That is, hdl_ff_keep_feedback on a root
object will overwrite and be the initial value for hdl_ff_keep_feedback on a
hdl_architecture object.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

Global versus User Control of Elaboration in _Genus HDL Modeling Guide_

Affects this command: elaborate

Related attribute (hdl_architecture) hdl_ff_keep_explicit_feedback on
page 883

Affects these commands: elaborate

```
read_hdl
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1003 Product Version 17.1

**hdl_generate_index_style**

hdl_generate_index_style _string_

_Default:_ %s[%d]

**Read-write** root attribute. Specifies the format to be used to compose the instance name
of instances instantiated inside a for-generate statement.

The format string contains the for-generate block label (%s) and optionally the individual
for-generate bit index (%d). The default value of %s[%d] complies with the naming rules
defined by Section 12.1.3.1 in Verilog-2001 LRM, as well as by Section 12.4.1 in Verilog-2005
LRM.

In VHDL, a generate statement must have a label. In Verilog, the block of a generate
statement can be unnamed. If a generate block is unlabeled, it is given a name based on
the rules defined in the Verilog-2005 LRM (in Section 12.4.3 of IEEE Std 1364-2005).

You must specify this attribute before you elaborate the design.

This attribute affects instances in a for-generate statement. It does not affect instances in
a if-generate or case-generate statement.

**Related Information**

**hdl_generate_separator**

hdl_generate_separator _string_

_Default:_.

**Read-write** root attribute. Specifies the separator string that appears between block labels
in the instance name of an instance instantiated inside a generate statement. A generated
instance name contains multiple block labels if it is inside of nested generate statements.

Related attribute (hdl_architecture) hdl_ff_keep_feedback on page 884

Affects this command: elaborate

Related attribute: hdl_generate_separator on page 1003

```
hdl_use_block_prefix on page 1027
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1004 Product Version 17.1

In Verilog, each layer of the nested generate can be a for-generate, an if-generate,
or a case-generate. In VHDL, each layer can be either a for-generate or an
if-generate.

You must specify this attribute before you elaborate the design.

**Related Information**

**hdl_index_mux_threshold**

hdl_index_mux_threshold _integer_

_Default:_ 8

**Read-write** root attribute. Specifies the minimum number of data inputs the tool requires to
implement binary multiplexers instead of AND/OR logic for variable index array references,
such as y = x[i].

**Related Information**

**hdl_instance_array_naming_style**

hdl_instance_array_naming_style _string_

_Default:_ %s[%d]

**Read-write** root attribute. Specifies the format used to name individual instance names of
an array in the RTL. %s is the array name and %d is the individual bit. Set this attribute before
using the elaborate command.

**Note:** This attribute is supported only in the RTL flow.

Affects this command: elaborate

Related attributes: hdl_generate_index_style on page 1003

```
hdl_use_block_prefix on page 1027
hdl_use_if_generate_prefix on page 1030
```
Affects these commands: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 1005 Product Version 17.1

**Related Information**

**hdl_interface_separator**

hdl_interface_separator _string_

_Default:_ _

**Read-write** root attribute. Specifies the string used to separate the interface elements.

**Related Information**

**hdl_latch_keep_feedback**

hdl_latch_keep_feedback {false | true}

_Default:_ false

**Read-write** root attribute. Controls how explicitly-specified latch stable states (for example,
q <= q) are implemented. When set to true, implements a feedback path from the Q output
to the D input, resulting in a combinational loop. When set to false, implements a latch with
an enable signal.

In case the root and hdl_architecture hdl_latch_keep_feedback attributes are set to
different values, the last one takes precedence.

**Note:** This attribute is supported only in the RTL flow.

This attribute will overwrite or will be the initial value for hdl_architecture object type as
well. That is, hdl_latch_keep_feedback on a root object will overwrite or be the initial
value for hdl_latch_keep_feedback on an hdl_architecture object type.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide_

Affects these commands: elaborate

```
read_hdl
```
Affects these commands: elaborate

```
write_hdl
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1006 Product Version 17.1

Global versu User Control of Elaboration in _Genus HDL Modeling Guide_

**hdl_link_from_any_lib**

hdl_link_from_any_lib {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, links to a unique definition from any library.
This is useful when a module is instantiated and there is no specification in the instantiation
as to which definition it should be linked to. If there are multiple definitions, then the
instantiated module is not linked.

**hdl_max_map_to_mux_control_width**

hdl_max_map_to_mux_control_width _integer_

_Default:_ 10

**Read-write** root attribute. Specifies the maximum size of multiplexers that can be
generated by Genus for HDL case statements that are marked with the map_to_mux
pragma. If the width of the case condition, which is implemented as the multiplexer control
input, exceeds the value set by this attribute, Genus will ignore the pragma and generate
more efficient logic using AND and OR gates.

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Related attribute: (hdl_architecture) hdl_latch_keep_feedback on page 885

Affects these commands: elaborate

```
read_hdl
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1007 Product Version 17.1

**hdl_nc_compatible_module_linking**

hdl_nc_compatible_module_linking {true | false}

_Default_ : true

**Read-write** root attribute. When set to true, implements Native Compiler (NC) compatible
binding rules for linking module or entity instantiations with corresponding definitions.

To link a module instantiation and choose a definition that should be linked, the following rules
describe the order in which a search is applied to find a module to link.

■ For a Verilog instance, searches:

```
❑ The entity in the work default library.
```
```
❑ All libraries if the hdl_nc_compatible_module_linking attribute is set to
true.
```
■ For a VHDL instance, searches:

```
❑ The specified library to find a module definition if the library name is specified as part
of the instantiation, for example:
instance_name: entity lib_name.entity_name
If the library is not found, then the search is not attempted across any other library
and a message is issued stating that the specified binding was not found.
```
```
❑ The library in which the component was compiled.
```
```
❑ A design unit made visible with a USE clause given to the architecture instantiating
the component.
```
```
❑ A design unit made visible with a USE clause given to the entity of the architecture
instantiating the component.
```
```
❑ A design unit in Genus’s default library.
```
```
❑ A design unit made visible with a LIBRARY clause given to the architecture
instantiating the component.
```
```
❑ A design unit made visible with a LIBRARY clause given to the entity of the
architecture instantiating the component.
```
With these rules in place, if there is more than one match found for a particular search rule,
then the following describes the search order:

■ For a Verilog instance, searches only for a case-sensitive match.


```
Elaboration and Synthesis—root Attributes
```
September 2017 1008 Product Version 17.1

■ For a VHDL instance, searches:

```
❑ A VHDL specific binding. A matching VHDL module that was read in first will be
picked up for linking.
```
```
❑ A verilog module whose name and case matches that used in the component
declaration.
```
```
❑ A verilog module with a matching name that is all lowercase.
```
```
❑ A verilog module with a matching name in any case.
```
When multiple module definitions exist for an instantiation, setting the attribute to false
allows the tool to search in all libraries for a module definition. The module resolution for the
instance may or may not be successful depending on finding the exact match. If there are
multiple matches, linking resolution may not happen. When set to false, the tool does not
follow any particular set of rules when performing linking resolution.

```
Tip
```
```
It is recommended to set the attribute to true, especially when multiple definitions
exist for the same module.
```
**Related Information**

**hdl_parameter_naming_style**

hdl_parameter_naming_style _string_

_Default:_ _%s%d

**Read-write** root attribute. Specifies the format of the suffix added to the original module
name for each parameter overwrite.

Each uniquified parameterized module is named by concatenating the original module name
and a number of suffix strings, one string per parameter.

For the top-level module, the attribute applies to the parameters whose values are specified
with the -parameters option of the elaborate command.

For an instantiated module, the attribute is effective if both of the following conditions apply:

■ The module name of the child module is not parameterized.

Affects these commands: elaborate

```
read_hdl
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1009 Product Version 17.1

■ The parameter value is given by the instantiation statement.

This attribute is useful when you have a design where Verilog parameters or generic ports in
the VHDL are causing long module names that exceed another tool’s internal limit.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_parameterize_module_name**

hdl_parameterize_module_name {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether to add the parameter values in the
parameterized module name for the top-level design or the design specified with the
elaborate command. By default, the parameter value is added to the design name.

This attribute is supported only in the RTL flow.

**Related Information**

**hdl_preserve_async_sr_priority_logic**

hdl_preserve_async_sr_priority_logic {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus is prevented from generating
redundant logic when, during mapping, a flip-flop cell is selected that has the same priority
for the asynchronous set and reset operations as specified in the input HDL.

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Affects this command: elaborate

Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 1010 Product Version 17.1

**hdl_preserve_dangling_output_nets**

hdl_preserve_dangling_output_nets {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, Genus preserves the names of dangling
output nets in designs that are read using the read_netlist command or the
read_hdl -netlist command.

**Note:** This attribute is supported only in the structural flow.

**Related Information**

**hdl_preserve_supply_nets**

hdl_preserve_supply_nets {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, Genus preserves the supply nets in the
design that is read in.

**Examples**

The following module has two supply nets in the design.

module test_64(Y, Z, A);
input A;
output Y, Z;
supply0 s0;
supply1 s1;
assign Z = s1;
and u1 (Y, s0, A);

endmodule

Affects these commands: read_netlist

```
read_hdl -netlist
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1011 Product Version 17.1

■ Using the default value for the hdl_preserve_supply_nets attribute, produces the
following post-elaboration netlist:
module test_64(Y, Z, A);
input A;
output Y, Z;
wire A;
wire Y, Z;
supply0 s0;
supply1 s1;
assign Z = s1;
and u1 (Y, s0, A);
endmodule

■ Setting the value for the hdl_preserve_supply_nets attribute to false, produces
the following post-elaboration netlist:
module test_64(Y, Z, A);
input A;
output Y, Z;
wire A;
wire Y, Z;
assign Z = 1’b1;
and u1 (Y, 1’b0, A);
endmodule

**Related Information**

**hdl_preserve_sync_ctrl_logic**

hdl_preserve_sync_ctrl_logic {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus will try to keep the synchronous control
logic close to the flip-flops and prevent merging it with surrounding logic in the fanin cone.

You must set this attribute before reading in the design so Genus can automatically preserve
the synchronous control pins of the flip-flops.

**Related Information**

Affects these commands: elaborate

```
read_netlist
write_hdl
```
Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 1012 Product Version 17.1

**hdl_preserve_sync_set_reset**

hdl_preserve_sync_set_reset {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus will try to keep the synchronous set
(reset) control logic close to the flip-flops and prevent merging it with surrounding logic in the
fanin cone.

You must set this attribute before reading in the design so Genus can automatically preserve
the synchronous control pins of the flip-flops.

**Related Information**

**hdl_preserve_unused_flop**

hdl_preserve_unused_flop {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus does not remove flip-flops that do not,
directly or indirectly, affect any outputs. This can be used, for example, to keep flops that are
only used to observe internal nets through scan chains in test mode.

This attribute only affects flops that are inferred by elaboration. It does not affect flops that are
explicitly instantiated in the HDL code.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

In the following example, the hdl_preserve_unused_flop attribute affects the xl_3_reg
and yf_3_reg instances that are inferred during elaboration. It does not affect the u3 and
u4 instances that are explicitly instantiated in the HDL code.

module test (y, d, clk);
input clk, d;
output y;
wire xl_2, yf_2;
reg xl_3, yf_3;
latch_in_lib u3 (.D(d), .G(clk), .Q(xl_2));
flop_in_lib u4 (.CP(clk), .D(d), .Q(yf_2));
always @(clk or d)
begin if (clk)
xl_3 <= d;

Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 1013 Product Version 17.1

end
always @(posedge clk)
begin
yf_3 <= d;
end
assign y = ~d;
endmodule

■ Using the default setting (false) of the hdl_preserve_unused_flop attribute:

```
Creates the following post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;
wire xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g1 (y, d);
endmodule
```
■ Setting the hdl_preserve_unused_flop attribute to true, creates the following
post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;
wire UNCONNECTED, xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g2 (y, d);
CDN_flop yf_3_reg(.clk (clk), .d (d), .sena (1’b1), .aclr (1’b0),
.apre (1’b0), .srl (1’b0), .srd (1’b0), .q (UNCONNECTED));
endmodule
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
input clk, d, sena, aclr, apre, srl, srd;
output q;
wire clk, d, sena, aclr, apre, srl, srd;
wire q;
reg qi;
assign #1 q = qi;
always
@(posedge clk or posedge apre or posedge aclr)
if (aclr)
qi <= 0;
else if (apre)
qi <= 1;
else if (srl)
qi <= srd;
else begin
if (sena)
qi <= d;
end
initial


```
Elaboration and Synthesis—root Attributes
```
September 2017 1014 Product Version 17.1

```
qi <= 1’b0;
endmodule
`endif
```
**Note:** Using this attribute is ignored in the structural flow.

**Related Information**

**hdl_preserve_unused_latch**

hdl_preserve_unused_latch {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus does not remove latches that do not,
directly or indirectly, affect any outputs. This can be used, for example, to keep registers that
are only used to observe internal nets through scan chains in test mode.

This attribute only affects latches that are inferred by elaboration. It does not affect latches
that are explicitly instantiated in the HDL code.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

In the following example, the hdl_preserve_unused_latch attribute affects the
xl_3_reg and yf_3_reg instances that are inferred during elaboration. It does not affect
the u3 and u4 instances that are explicitly instantiated in the HDL code.

module test (y, d, clk);
input clk, d;
output y;
wire xl_2, yf_2;
reg xl_3, yf_3;
latch_in_lib u3 (.D(d), .G(clk), .Q(xl_2));
flop_in_lib u4 (.CP(clk), .D(d), .Q(yf_2));
always @(clk or d)
begin if (clk)
xl_3 <= d;
end
always @(posedge clk)
begin
yf_3 <= d;
end

Affects these commands: elaborate

```
read_hdl
```
Related attribute: (hdl_architecture) hdl_preserve_unused_flop on page 886


```
Elaboration and Synthesis—root Attributes
```
September 2017 1015 Product Version 17.1

assign y = ~d;
endmodule

■ Using the default setting (false) of the hdl_preserve_unused_latch attribute:

```
Creates the following post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;
wire xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g1 (y, d);
endmodule
```
■ Setting the hdl_preserve_unused_latch attribute to true, creates the following
post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;
wire UNCONNECTED, xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g2 (y, d);
CDN_latch xl_3_reg(.d (d), .ena (clk), .aclr (1’b0), .apre (1’b0),
.q (UNCONNECTED));
endmodule
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_latch(ena, d, aclr, apre, q);
input ena, d, aclr, apre;
output q;
wire ena, d, aclr, apre;
wire q;
reg qi;
assign #1 q = qi;
always
@(d or ena or apre or aclr)
if (aclr)
qi <= 0;
else if (apre)
qi <= 1;
else begin
if (ena)
qi <= d;
end
initial
qi <= 1’b0;
endmodule
`endif

**Note:** Using this attribute is ignored in the structural flow.


```
Elaboration and Synthesis—root Attributes
```
September 2017 1016 Product Version 17.1

**Related Information**

**hdl_preserve_unused_registers**

hdl_preserve_unused_registers {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus does not remove registers (latches
and flip-flops) that do not, directly or indirectly, affect any outputs. This can be used, for
example, to keep registers that are only used to observe internal nets through scan chains in
test mode.

This attribute only affects registers that are inferred by elaboration. It does not affect registers
that are explicitly instantiated in the HDL code.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

In the following example, the hdl_preserve_unused_registers attribute affects the
xl_3_reg and yf_3_reg instances that are inferred during elaboration. It does not affect
the u3 and u4 instances that are explicitly instantiated in the HDL code.

module test (y, d, clk);
input clk, d;
output y;
wire xl_2, yf_2;
reg xl_3, yf_3;
latch_in_lib u3 (.D(d), .G(clk), .Q(xl_2));
flop_in_lib u4 (.CP(clk), .D(d), .Q(yf_2));
always @(clk or d)
begin if (clk)
xl_3 <= d;
end
always @(posedge clk)
begin
yf_3 <= d;
end
assign y = ~d;
endmodule

Affects these commands: elaborate

```
read_hdl
```
Related attribute: (hdl_architecture) hdl_preserve_unused_latch on page 886


```
Elaboration and Synthesis—root Attributes
```
September 2017 1017 Product Version 17.1

■ Using the default setting (false) of the hdl_preserve_unused_registers
attribute:

```
Creates the following post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;
wire xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g1 (y, d);
endmodule
```
■ Setting the hdl_preserve_unused_registers attribute to true, creates the
following post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;
wire UNCONNECTED, UNCONNECTED0, xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g3 (y, d);
CDN_latch xl_3_reg(.d (d), .ena (clk), .aclr (1’b0), .apre (1’b0),
.q (UNCONNECTED));
CDN_flop yf_3_reg(.clk (clk), .d (d), .sena (1’b1), .aclr (1’b0),
.apre (1’b0), .srl (1’b0), .srd (1’b0), .q (UNCONNECTED0));
endmodule
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_latch(ena, d, aclr, apre, q);
input ena, d, aclr, apre;
output q;
wire ena, d, aclr, apre;
wire q;
reg qi;
assign #1 q = qi;
always
@(d or ena or apre or aclr)
if (aclr)
qi <= 0;
else if (apre)
qi <= 1;
else begin
if (ena)
qi <= d;
end
initial
qi <= 1’b0;
endmodule
`endif
`ifdef RC_CDN_GENERIC_GATE


```
Elaboration and Synthesis—root Attributes
```
September 2017 1018 Product Version 17.1

```
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
input clk, d, sena, aclr, apre, srl, srd;
output q;
wire clk, d, sena, aclr, apre, srl, srd;
wire q;
reg qi;
assign #1 q = qi;
always
@(posedge clk or posedge apre or posedge aclr)
if (aclr)
qi <= 0;
else if (apre)
qi <= 1;
else if (srl)
qi <= srd;
else begin
if (sena)
qi <= d;
end
initial
qi <= 1’b0;
endmodule
`endif
```
**Note:** Using this attribute is ignored in the structural flow.

**Related Information**

**hdl_record_naming_style**

hdl_record_naming_style _string_

_Default:_ %s\[%s\]

**Read-write** root attribute. Specifies the format used to name individual bits of record
variables in the RTL. The first %s the variable name and the second %s is the field name. Set
this attribute before using the elaborate command.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Related attribute: (hdl_architecture) hdl_preserve_unused_registers on
page 887

Affects these commands: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 1019 Product Version 17.1

**hdl_reg_naming_style**

hdl_reg_naming_style _string_

_Default:_ %s_reg%s

**Read-write** root attribute. Specifies the format used to name flip-flop and latch instances
inferred from scalar and vector variables in the RTL. The first %s is the variable name. If the
variable is a vector, the second %s is the individual bit of the vector as specified by the
hdl_array_naming_style attribute.

**Note:** This attribute is supported only in the RTL flow.

**hdl_resolve_instance_with_libcell**

hdl_resolve_instance_with_libcell {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus binds instances of design M to
component M from the technology library. If there is no M component in the technology library,
Genus binds instances of M to a user-defined module M, provided this module exists. If there
is no M user-defined module, instances of M are assumed to be unresolved references
(blackboxes).

**Note:** This attribute is supported in the RTL flow and the structural flow.

If you want to bind an instance of design M to component M from the technology library even
when a parameterized user module with name M is present, and you are using the RTL flow,
you must also set the hdl_resolve_parameterized_instance_with_structural_module root
attribute to true.

**Related Information**

Modeling Logic Abstracts in _Genus HDL Modeling Guide_

```
read_hdl
```
Affects these commands: elaborate

```
read_hdl
read_netlist
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1020 Product Version 17.1

**Related Information**

**hdl_sv_module_wrapper**

hdl_sv_module_wrapper {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether the write_sv_wrapper command must
generate a System Verilog module wrapper that connects the original I/O interfaces to the
port names in the Verilog netlist.

Set this attribute to true before you elaborate the design to have the write_sv_wrapper
command generate the module wrapper with the definitions of the complex types used.

**Note:** This attribute applies only to RTL using System Verilog interfaces. When interfaces are
used, the I/O ports written by the write_hdl command in the Verilog netlist will by default
not match the test bench.

**Related Information**

**hdl_sync_set_reset**

hdl_sync_set_reset _Tcl_list_

_Default:_ null

**Read-write** root attribute. Specifies that Genus implement the listed signals using
synchronous set and reset pins on a flip-flop if that logic controls a synchronous assignment.

**Note:** This attribute is supported only in the RTL flow.

**Note:** This attribute does not affect the syn_map command, which may implement the set
and reset logic using flip-flop data pins.

Affects these commands: elaborate

```
read_hdl
```
Affects this command: elaborate

```
write_sv_wrapper
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1021 Product Version 17.1

**Example**

set_db / .hdl_sync_set_reset {r1 r2}

This command has the same effect as using the sync_set_reset pragma in the RTL. For
example:

// cadence sync_set_reset "r1 r2"

For more information, see the RTL example and the corresponding schematic for
hdl_sync_set_reset in the HDL-Related Attributes section of _Genus HDL Modeling
Guide_.

**Related Information**

**hdl_track_module_elab_memory_and_runtime**

hdl_track_module_elab_memory_and_runtime {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether during elaboration the tool tracks the memory
used (in MegaBytes) and run time taken (cpu-time in seconds) for elaboration of each module.

If you set this attribute to true, the run time and memory usage numbers will be printed (to
standard output) for each module during elaboration. The numbers printed for each module
indicate the time and memory needed to elaborate that module but the numbers do not
include the time and memory taken to elaborate other modules instantiated by the module.

Set this attribute to true for designs that have a long elaboration time to identify the modules
that are impacting the performance.

**Note:** This attribute is supported only in the RTL flow. The attribute will only print out the
numbers for modules, which are read in and elaborated with the read_hdl command (the high
level RTL flow) and will have no effect for modules which are read in with the read_netlist
command (the structural elaboration flow).

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Affects these commands: elaborate

```
read_hdl
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1022 Product Version 17.1

**hdl_unconnected_value**

hdl_unconnected_value {none | 0 | 1 | X}

_Default:_ none

**Read-write** root attribute. Connects any undriven signal (undriven input in module or cell
instantiation, undriven output or undriven signal) in a module to the specified value

If you set the attribute value to none, then an undriven signal remains undriven. If you specify
the X value, then an undriven signal is driven by an x dont-care value. The specified value is
case-insensitive. You can specify x, X, none, None, or NONE.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

■ In the following example, the wc signal is undriven:

```
module test (y, a, b);
input [3:0] a, b;
output [3:0] y;
wire [3:0] wa, wb, wc;
assign wa = a;
assign wb = b;
assign y = wa & wb & wc;
endmodule
If you set the attribute to 0 , the post-elaboration netlist will look like:
module and_op (A, B, Z);
input [3:0] A, B;
output [3:0] Z;
wire [3:0] A, B;
wire [3:0] Z;
and g1 (Z[0], A[0], B[0]);
and g2 (Z[1], A[1], B[1]);
and g3 (Z[2], A[2], B[2]);
and g4 (Z[3], A[3], B[3]);
endmodule
module test(y, a, b);
input [3:0] a, b;
output [3:0] y;
wire [3:0] a, b;
wire [3:0] y;
wire n_1, n_2, n_3, n_4;
assign y[0] = 1'b0;
assign y[1] = 1'b0;
assign y[2] = 1'b0;
assign y[3] = 1'b0;
and_op g1(.A (a), .B (b), .Z ({n_4, n_3, n_2, n_1})) ;
endmodule
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1023 Product Version 17.1

```
If you set the attribute to 1 , the post-elaboration netlist will look like:
module and_op (A, B, Z);
input [3:0] A, B;
output [3:0] Z;
wire [3:0] A, B;
wire [3:0] Z;
and g1 (Z[0], A[0], B[0]);
and g2 (Z[1], A[1], B[1]);
and g3 (Z[2], A[2], B[2]);
and g4 (Z[3], A[3], B[3]);
endmodule
module test(y, a, b);
input [3:0] a, b;
output [3:0] y;
wire [3:0] a, b;
wire [3:0] y;
and_op g1(.A (a), .B (b), .Z (y)) ;
endmodule
If you set the attribute to NonE, the post-elaboration netlist will look like:
module and_op(A, B, Z);
input [3:0] A, B;
output [3:0] Z;
wire [3:0] A, B;
wire [3:0] Z;
and g1 (Z[0], A[0], B[0]);
and g2 (Z[1], A[1], B[1]);
and g3 (Z[2], A[2], B[2]);
and g4 (Z[3], A[3], B[3]);
endmodule
module and_op_1(A, B, Z);
input [3:0] A, B;
output [3:0] Z;
wire [3:0] A, B;
wire [3:0] Z;
and g1 (Z[0], A[0], B[0]);
and g2 (Z[1], A[1], B[1]);
and g3 (Z[2], A[2], B[2]);
and g4 (Z[3], A[3], B[3]);
endmodule
module test(y, a, b);
input [3:0] a, b;
output [3:0] y;
wire [3:0] a, b;
wire [3:0] y;
wire [3:0] wc;
wire n_1, n_2, n_3, n_4;
and_op g1(.A (a), .B (b), .Z ({n_4, n_3, n_2, n_1}));
and_op_1 g2(.A ({n_4, n_3, n_2, n_1}), .B (wc), .Z (y));
endmodule
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1024 Product Version 17.1

■ In the following example, the c input port of the and3 sub-module is unconnected in all
three instantiation statements.
module and3 (y, a, b, c);
input [7:0] a, b, c;
output [7:0] y;
assign y = a & b & c;
endmodule
module test (x, y, z, a, b);
input [7:0] a, b;
output [7:0] x, y, z;
and3 u1 (.y(x), .a(a), .b(b),. **c()** );
and3 u2 (.y(y), .a(a), .b(b));
and3 u3 (z, a, b);
endmodule
If you specify **0** , the post-elaboration netlist will look like the following example.
module and_op(A, B, Z);
input [7:0] A, B;
output [7:0] Z;
wire [7:0] A, B;
wire [7:0] Z;
and g1 (Z[0], A[0], B[0]);
....
and g8 (Z[7], A[7], B[7]);
endmodule
module and_op_1(A, B, Z);
input [7:0] A, B;
output [7:0] Z;
wire [7:0] A, B;
wire [7:0] Z;
and g1 (Z[0], A[0], B[0]);
...
and g8 (Z[7], A[7], B[7]);
endmodule
module and3(y, a, b, c);
input [7:0] a, b, c;
output [7:0] y;
wire [7:0] a, b, c;
wire [7:0] y;
wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
and_op g1(.A (a), .B (b), .Z ({n_24, n_23, n_22, n_21, n_20, n_19,
n_18, n_17}));
and_op_1 g2(.A ({n_24, n_23, n_22, n_21, n_20, n_19, n_18, n_17}),
.B(c), .Z (y));
endmodule
module test(x, y, z, a, b);
input [7:0] a, b;
output [7:0] x, y, z;
wire [7:0] a, b;
wire [7:0] x, y, z;
**assign y[0] = 1'b0;
...
assign y[7] = 1'b0;
and3 u1(.y (x), .a (a), .b (b), .c (8'b00000000));
and3 u2(.y (x), .a (a), .b (b), .c (8'b00000000));
and3 u3(z, a, b, 8'b00000000);**
endmodule


```
Elaboration and Synthesis—root Attributes
```
September 2017 1025 Product Version 17.1

```
If you specify 1 , the post-elaboration netlist will look like the following example.
module and_op(A, B, Z);
....
endmodule
module and_op_1(A, B, Z);
....
endmodule
module and3(y, a, b, c);
....
endmodule
module test(x, y, z, a, b);
input [7:0] a, b;
output [7:0] x, y, z;
wire [7:0] a, b;
wire [7:0] x, y, z;
assign y[0] = 1'b1;
...
assign y[7] = 1'b1;
and3 u1(.y (x), .a (a), .b (b), .c (8'b11111111));
and3 u2(.y (x), .a (a), .b (b), .c (8'b11111111));
and3 u3(z, a, b, 8'b11111111);
endmodule
If you specify x, the post-elaboration netlist will look like the following example.
module and_op(A, B, Z);
....
endmodule
module and_op_1(A, B, Z);
....
endmodule
module and3(y, a, b, c);
....
endmodule
module test(x, y, z, a, b);
input [7:0] a, b;
output [7:0] x, y, z;
wire [7:0] a, b;
wire [7:0] x, y, z;
assign y[0] = y[7];
...
assign y[6] = y[7];
and3 u1(.y (x), .a (a), .b (b), .c ({y[7], y[7], y[7], y[7], y[7],
y[7], y[7], y[7]}));
and3 u2(.y (x), .a (a), .b (b), .c ({y[7], y[7], y[7], y[7], y[7],
y[7], y[7], y[7]}));
and3 u3(z, a, b, {y[7], y[7], y[7], y[7], y[7], y[7], y[7], y[7]});
CDN_dc logicX_inst(.cf (1'b0), .dcf (1'b1), .z (y[7]));
endmodule
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_dc(cf, dcf, z);
input cf, dcf;
output z;
wire cf, dcf;
wire z;
assign z = dcf? 1'bx : cf;
endmodule
`endif
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1026 Product Version 17.1

■ In the following example, the X output port is undriven.

```
module test (x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
assign y = a & b;
endmodule
If you specify none, then the post-elaboration netlist will look like the following example:
module and_op(A, B, Z);
input [3:0] A, B;
output [3:0] Z;
wire [3:0] A, B;
wire [3:0] Z;
and g1 (Z[0], A[0], B[0]);
and g2 (Z[1], A[1], B[1]);
and g3 (Z[2], A[2], B[2]);
and g4 (Z[3], A[3], B[3]);
endmodule
module test(x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
wire [3:0] a, b;
wire [3:0] x, y;
and_op g1(.A (a), .B (b), .Z (y));
endmodule
If you specify 0 , the post-elaboration netlist will look like the following example:
module and_op(A, B, Z);
...
endmodule
module test(x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
wire [3:0] a, b;
wire [3:0] x, y;
assign x[0] = 1'b0;
...
assign x[3] = 1'b0;
and_op g1(.A (a), .B (b), .Z (y));
endmodule
If you specify 1 , the post-elaboration netlist will look like the following example:
module and_op(A, B, Z);
...
endmodule
module test(x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
wire [3:0] a, b;
wire [3:0] x, y;
assign x[0] = 1'b1;
...
assign x[3] = 1'b1;
and_op g1(.A (a), .B (b), .Z (y));
endmodule
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1027 Product Version 17.1

```
If you specify X, the post-elaboration netlist will look like the following example:
module and_op(A, B, Z);
...
endmodule
module test(x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
wire [3:0] a, b;
wire [3:0] x, y;
assign x[0] = x[3];
assign x[1] = x[3];
assign x[2] = x[3];
and_op g1(.A (a), .B (b), .Z (y));
CDN_dc logicX_inst(.cf (1'b0), .dcf (1'b1), .z (x[3]));
endmodule
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_dc(cf, dcf, z);
input cf, dcf;
output z;
wire cf, dcf;
wire z;
assign z = dcf? 1'bx : cf;
endmodule
`endif
```
**Related Information**

**hdl_use_block_prefix**

hdl_use_block_prefix {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether block statement labels should be used as a
prefix for instance names specified in the input RTL description.

**Related Information**

Affects these commands: elaborate

```
read_hdl
```
Affects this command: elaborate

Related attributes: hdl_generate_index_style on page 1003

```
hdl_generate_separator on page 1003
hdl_use_if_generate_prefix on page 1030
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1028 Product Version 17.1

**hdl_use_cw_first**

hdl_use_cw_first {false | true}

_Default_ : false

**Read-write** root attribute. This attribute is applicable in those cases in which the RTL code
has a user defined module that has the identical name of a ChipWare component. If this
attribute is set to true, Genus will use ChipWare components to instantiate the functionality in
the design as opposed to the user defined modules (Verilog) or entities (VHDL).

**hdl_use_default_parameter_values_in_design_name**

hdl_use_default_parameter_values_in_design_name {false | true}

_Default:_ false

**Read-write** root attribute. Setting this attribute to true uses all the parameter values in the
parameterized module name for a top-level design or a design specified with the elaborate
command.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

The following example renames a top-level module or design specified with the elaborate
command to use all parameter values in a parameterized module name.

The following is a Verilog example with a parameterized top-module named top and a
parameterized sub-module named comp:

```
module top(a, b, c);
parameter w = 4;
input [2:0] a, b ;
output [2:0] c;
comp #2 U1(C, a, b);
endmodule // module top
module comp (q,d1,d2);
parameter p = 5;
parameter w = 3;
output [2:0] q;
input [2:0] d1, d2;
foo u1(q, d1,d2);
endmodule // module comp
Setting the following attributes:
genus@root:> set_db hdl_use_default_parameter_values_in_name false // default
genus@root:> set_db hdl_use_default_parameter_values_in_design_name true
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1029 Product Version 17.1

```
Then using the elaborate command results in renaming the top-level design top to
top_w4.
```
**Related Information**

**hdl_use_default_parameter_values_in_name**

hdl_use_default_parameter_values_in_name {false | true}

_Default:_ false

**Read-write** root attribute. Setting this attribute to false shortens the name of the
parametrized module by using only the parameter values specified at instantiation, while
setting this attribute to true uses all the available parameters in the module name.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_use_for_generate_prefix**

hdl_use_for_generate_prefix {true | false}

_Default:_ true

**Read-write** root attribute: Controls whether the block label of a for-generate statement
will be used with the for-generate index values as prefix of the name of an instance
instantiated within the generate construct.

■ If this attribute is set to false, the for-generate index values are appended to the
name of instances instantiated within the generate construct.

■ If this attribute is set to true, instance naming follows the naming style defined in the
Verilog-2005 LRM (in Section 12.4.2 and 12.4.3 of IEEE Std 1364-2005).

You must specify this attribute before you elaborate the design.

Affects these commands: elaborate

```
read_hdl
```
Affects these commands: elaborate

```
read_hdl
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1030 Product Version 17.1

**Examples**

For the following examples consider the following VHDL code:

L1: FOR i IN 2 TO 4 generate
u1 : sub port map(q => q(i), d1 => d1(i), d2 => d2(i));
end generate;

■ When you set the hdl_use_for_generate_prefix attribute to true, Genus
generates the following:
sub \L1[2].u1 (.q (q[2]), .d1 (d1[2]), .d2 (d2[2]));
sub \L1[3].u1 (.q (q[3]), .d1 (d1[3]), .d2 (d2[3]));
sub \L1[4].u1 (.q (q[4]), .d1 (d1[4]), .d2 (d2[4]));

■ When you set the hdl_use_for_generate_prefix attribute to false, Genus
generates the following:
sub \u1.[2] (.q (q[2]), .d1 (d1[2]), .d2 (d2[2]));
sub \u1.[3] (.q (q[3]), .d1 (d1[3]), .d2 (d2[3]));
sub \u1.[4] (.q (q[4]), .d1 (d1[4]), .d2 (d2[4]));

**Related Information**

**hdl_use_if_generate_prefix**

hdl_use_if_generate_prefix {true | false}

_Default:_ true

**Read-write** root attribute: Controls whether the block label of an if-generate statement
will be used as prefix of the instance name of an instance instantiated within the generate
construct.

■ If this attribute is set to false, this part of instance naming is backward-compatible
with prior releases.

■ If this attribute is set to true, this part of instance naming follows the naming style
defined in the Verilog-2005 LRM (in Section 12.4.2 of IEEE Std 1364-2005).

In VHDL, a generate statement must have a label. In Verilog, the block of a generate
statement can be unnamed. If without a label, it is given a name based on the rules defined
in the Verilog-2005 LRM (in Section 12.4.3 of IEEE Std 1364-2005).

Affects this command: elaborate

Related attributes: hdl_generate_index_style on page 1003

```
hdl_generate_separator on page 1003
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1031 Product Version 17.1

This attribute does not affect a Verilog case-generate statement, with which the block label
is always used when composing instance names.

You must specify this attribute before you elaborate the design.

**Related Information**

**hdl_zero_replicate_is_null**

hdl_zero_replicate_is_null {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether a zero-length replication is treated as a null
expression having zero width. This matches the behavior of Encounter® Conformal®
Equivalence Checking.

**Example**

Consider the following expression.

{ {0{8’hff}}, 3’b111 }

If the attribute is set to false, this expression evaluates to 4’b0111.
If the attribute is set to true, the expression evaluates to 3’b111.

**Related Information**

Affects this command: elaborate

Related attributes: hdl_generate_separator on page 1003

```
hdl_use_block_prefix on page 1027
```
Affects these commands: elaborate

```
read_hdl
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1032 Product Version 17.1

**ignore_preserve_in_tiecell_insertion**

ignore_preserve_in_tiecell_insertion {false | true}

_Default_ : false

**Read-write** root attribute. Ignores all preserve settings when inserting tie-cells during
synthesis. During synthesis, the insertion of tie cells is controlled by the
use_tiehilo_for_const root attribute.

**Note:** This attribute has no effect when the insertion of tie cells is requested using the
insert_tiehilo_cells command.

**Related Information**

**ilm_keep_async**

ilm_keep_async {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to retain all asynchronous interface paths
during ILM generation.

**Related Information**

**iopt_allow_tiecell_with_inversion**

iopt_allow_tiecell_with_inversion {false | true}

_Default_ : false

**Read-write** root attribute. Controls the use of a tie cell with an inverter if either the tie high
or tie low cell is not found. By default, a tie cell with inverter will not be used.

Affected by this attribute: use_tiehilo_for_const on page 1088

Related attribute: iopt_allow_tiecell_with_inversion on page 1032

Affects these commands: generate_ilm


```
Elaboration and Synthesis—root Attributes
```
September 2017 1033 Product Version 17.1

**Related Information**

**iopt_enable_floating_output_check**

iopt_enable_floating_output_check {false | true}

_Default_ : false

**Read-write** root attribute. Controls the use of multiple output gates with floating outputs
during incremental optimization. By default, multiple output gates with floating outputs can be
used.

Setting the attribute to true has the following effects:

■ During sizing, a gate can only be replaced with a higher or lower driver with the same
number of outputs.

■ During gate composition, a gate will not be replaced with a multiple-output gate with
floating outputs, that is, it can be replaced with a single output gate.

**Related Information**

**iopt_force_constant_removal**

iopt_force_constant_removal {false | true}

_Default_ : false

**Read-write** root attribute. Forces the optimization of gates with inputs tied to constants
independent of the QoR.

**Related Information**

Affects this command: syn_opt

Affected by this attribute: use_tiehilo_for_const on page 1088

Related attribute: ignore_preserve_in_tiecell_insertion on page 1032

Affects this command: syn_opt

Affects this command: syn_opt


```
Elaboration and Synthesis—root Attributes
```
September 2017 1034 Product Version 17.1

**iopt_lp_power_analysis_effort**

iopt_lp_power_analysis_effort {low | medium | high}

_Default_ : low

**Read-write** root attribute. Controls whether to propagate the switching activities in the
design for optimization. The attribute can have the following values:

**Note:** The higher the power analysis effort, the higher the run time and memory usage are
for optimization.

**Related Information**

**iopt_remap_avoided_cells**

iopt_remap_avoided_cells {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to replace (remap) unpreserved avoided cells
in the mapped netlist. For those cells that cannot be remapped, the tool will issue messages

**Related Information**

high Propagate the switching activities in the design during
optimization with higher accuracy.

low Does not propagate the switching activities during optimization.

medium Propagates the switching activities in the design during
optimization.

Affects this command: syn_opt

Affects this command: syn_opt


```
Elaboration and Synthesis—root Attributes
```
September 2017 1035 Product Version 17.1

**iopt_sequential_duplication**

iopt_sequential_duplication {false | true}

_Default_ : false

**Read-write** root attribute. Controls duplication of sequential (flops) elements during
incremental optimization. It duplicates the flops on the critical timing path to improve the
timing of this path.

**Related Information**

**iopt_sequential_resynthesis**

iopt_sequential_resynthesis {true |false}

_Default_ : true

**Read-write** root attribute. Controls sequential resynthesis during incremental optimization.

**Related Information**

**iopt_sequential_resynthesis_min_effort**

iopt_sequential_resynthesis_min_effort {high |medium | low}

_Default_ : high

**Read-write** root attribute. Specifies the minimum effort required for incremental
optimization to perform sequential resynthesis.

**Related Information**

Affects this command: syn_opt

Affects this command: syn_opt

Affected by this attribute: iopt_sequential_resynthesis_min_effort on page 1035

Affects this command: syn_opt

Affects this attribute: iopt_sequential_resynthesis on page 1035


```
Elaboration and Synthesis—root Attributes
```
September 2017 1036 Product Version 17.1

**iopt_temp_directory**

iopt_temp_directory _string_

_Default_ :.

**Read-write** root attribute. Specifies the directory where parallel incremental optimization
can write temporary files. By default, the files are written to the current directory from where
Genus was invoked. The directory must be writable.

**Related Information**

**iopt_ultra_optimization**

iopt_ultra_optimization {false | true}

_Default_ : false

**Read-write** root attribute. Controls how rigorously incremental optimization should work to
achieve the best QoR (timing and area).

Due to the iterative nature of the algorithms, this attribute will have an impact on the run-time.

**Related Information**

**lbr_respect_async_controls_priority**

lbr_respect_async_controls_priority {true | false}

_Default_ : true

**Read-write** root attribute. Instructs the library parser to consider the asynchronous control
pins priority description of sequential lib_cells from the liberty files. This enables the implicit
implementation of the priority logic by the sequential library cells during mapping.Set this
attribute to false before reading the library if you want the priority logic to be implemented
explicitly by combinational gates.

Affects this command: syn_opt

Affects this command: syn_opt


```
Elaboration and Synthesis—root Attributes
```
September 2017 1037 Product Version 17.1

**Related Information**

**lbr_seq_in_out_phase_opto**

lbr_seq_in_out_phase_opto {false | true}

_Default:_ false

**Read-write** root attribute. Enables the tool to perform the following transformations during
synthesis if they result in a QoR improvement.

■ If the original netlist has no inverters at the d input and the q output, the tool can add
inverters at this input and this output during mapping.

```
A simple flip-flop can be converted to a flop with inversion at the d input and the q output
```
■ If the original netlist has an inverter at the d input and the q output, the tool can remove
both inverters from this input and this output during mapping.

```
A flop with inversion at the d input and the q output can be converted to a simple flop by
removing the inversions.
```
■ If the original netlist has an inverter at the d input, the tool can move the inverter from the
d input to the q output of the sequential cell.

```
This can be referred to as propagating an inverter through the sequential cell, or also
bubble pushing.
```
```
Note: Verification of these transforms requires compute-expensive phase mapping in
Conformal. The affected key points will be reported as inverted equivalents.
```
■ Inverting the d input and q output also inverts the sense of the preset (set) and clear
(reset) signals (both synchronous and asynchronous). A clear sequential lib_cell with
inverted d input and q output becomes a preset lib_cell. And a preset lib_cell becomes
a clear one. The preset/clear swapping can only happen if we invert the d and q phases.

```
This is useful when the RTL functionality requires a preset function but the technology
library has only a reset flop (or vice-versa).
```
Set this attribute before reading the library.

By default, these operations are not performed because they can impact verification of the
design.

Affects this attribute library on page 464


```
Elaboration and Synthesis—root Attributes
```
September 2017 1038 Product Version 17.1

**Example**

module invert_d_q (q, q1, d, clk, rstn, pstn);
input clk, rstn, pstn, d; output q, q1; reg q, q1;
always @(posedge clk)
begin
if (!rstn) q = 1’b0;
else q = d;
if (!pstn) q1 = 1’b1;
else q1 = d;
end
endmodule

■ By default this RTL description is synthesized into a reset flop and a preset flop.

■ If the attribute is set to true and if the library has only reset flops, the preset flop will be
mapped to a reset flop.

■ If the attribute is set to true and if the library has only preset flops, the reset flop will be
mapped to a preset flop.

**Related Information**

**map_drc_first**

map_drc_first {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to use the design rule constraints as a
preferred costing factor for selecting cells from the library during mapping. These constraints
are considered with the other costs, such as area, timing and power, but by default they are
not given the highest weight.

**Related Information**

Affects these commands: syn_map

```
write_do_lec
```
Affects this command: syn_map

Related attribute: drc_first on page 981


```
Elaboration and Synthesis—root Attributes
```
September 2017 1039 Product Version 17.1

**map_latch_allow_async_decomp**

map_latch_allow_async_decomp {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus will implement asynchronous control logic
outside the latch using combinational gates if the library does not have latch lib_cells with the
required asynchronous functionality. For example, a reset latch could be implemented using
a simple latch lib_cell with combinational logic driving the d and ena inputs.

**Related Information**

**map_prefer_non_inverted_clock_line**

map_prefer_non_inverted_clock_line {true | false}

_Default:_ true

**Read-write** root attribute. Controls the insertion of inverters on the clock line. By default,
the tool tries to avoid inserting inverters on the clock line. If you set this attribute to false,
the tool chooses the best solution for QoR, which might include inserting inverters.

**Related Information**

**map_respect_rtl_clk_phase**

map_respect_rtl_clk_phase {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus will use sequential elements with the same
sensitivity, as specified in the RTL:

■ In case of high-level RTL using @posedge or @negedge

```
This applies to flip-flops only. The desired clock edge of the target flip-flop is derived from
the @xxxedge.
```
Affects this command: syn_map

Affects this command: syn_map


```
Elaboration and Synthesis—root Attributes
```
September 2017 1040 Product Version 17.1

■ In case of netlist RTL

```
If Genus finds already instantiated library cells when reading an RTL description it
remembers the clock edge for flip-flops or the enable active level for latches and tries to
keep that in subsequent remappings.
```
If the library has no lib_cells with the required sensitivity, Genus will use any available libcells.

By default, Genus will use flip-flop lib_cells with a certain clock phase that avoid adding an
inverter for the clock.

**Example**

Consider the following module in RTL.

module mix_edge ( clk, d0, q0, q1, q0_inv, q1_inv, d1, d2,d3);
input clk, d0, d1, d2, d3;
output q0, q1, q0_inv, q1_inv;
reg q0, q1, q0_inv, q1_inv;
wire clkn;

assign clkn = ~clk;
always @(negedge clk)
q0 = d0;
always @(posedge clk)
q1 = d1;
always @(negedge clkn)
q0_inv = d2;
always @(posedge clkn)
q1_inv = d3;
endmodule

If you use the default setting of false for map_respect_rtl_clk_phase, Genus will use the
following mappings:

q0_reg will be mapped to FFRNQ1, a negative-edge triggered flip-flop
q1_reg will be mapped to FFPQ1,a positive-edge triggered flip-flop
q0_inv_reg will be mapped to FFPQ1,a positive-edge triggered flip-flop
q1_inv_reg will be mapped to FFRNQ1,a negative-edge triggered flip-flop

If you set map_respect_rtl_clk_phase to true, Genus uses the following mappings:

q0_reg will be mapped to FFRNQ1, a negative-edge triggered flip-flop
q1_reg will be mapped to FFPQ1,a positive-edge triggered flip-flop
q0_inv_reg will be mapped to FFRNQ1,a negative-edge triggered flip-flop + inverter
q1_inv_reg will be mapped to FFPQ1,a positive-edge triggered flip-flop + inverter


```
Elaboration and Synthesis—root Attributes
```
September 2017 1041 Product Version 17.1

**Related Information**

**map_to_master_slave_lssd**

map_to_master_slave_lssd {false | true}

_Default_ : false

**Read-write** root attribute. Specifies to recognize master-slave flip-flops as valid sequential
cells and not as timing models during library parsing and mapping. You must set this attribute
before reading the libraries. The slave clock, identified by the Liberty clocked_on_also
attribute in the ff group of the library cell, will be used as the main (triggering) clock pin of the
cell.

**Related Information**

Scan Cell Requirements in the _Genus Library Guide_

**map_to_multiple_output_gates**

map_to_multiple_output_gates {true | false}

_Default_ : true

**Read-write** root attribute.When the value is true (default), Genus can map to more
complex multi-output cells beyond half and full adders during incremental optimization.

Affects this command: syn_map

Related attribute: map_prefer_non_inverted_clock_line on page 1039

Affects these commands: syn_map

```
syn_opt
```
Affects these attributes: (hpin) lssd_master_clock on page 912

```
(hport) lssd_master_clock on page 912
(pin) lssd_master_clock on page 959
(port) lssd_master_clock on page 962
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1042 Product Version 17.1

**Related Information**

**max_cpus_per_server**

max_cpus_per_server _integer_

_Default_ : 8

**Read-write** root attribute. Controls the maximum number of _active_ CPUs Genus is allowed
to use per server for super-threading and multi-threading.

**Examples**

■ The following command enables 3 CPUs on the local host:

```
set_db / .max_cpus_per_server 3
```
■ The following commands enable 5 CPUs on various servers.

```
set_db / .super_thread_servers {localhost linux33}
set_db / .max_cpus_per_server 5
```
**Related Information**

**max_super_thread_cache_size**

max_super_thread_cache_size _integer_

_Default:_ 1000 (MegaBytes)

**Read-write** root attribute. Specifies the maximum approximate size allowed for the
super-thread cache directory.

**Note:** A value of zero indicates that there is no limit. This effectively disables purging any data
from the cache.

Affects this command: syn_optl

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: auto_super_thread on page 966

```
super_thread_servers on page 1078
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1043 Product Version 17.1

**Related Information**

**merge_combinational_hier_instances**

merge_combinational_hier_instances {true | false}

_Default_ : true

**Read-write** root attribute. Allow merging of combinational hierarchical instances.

**Related Information**

**minimize_uniquify**

minimize_uniquify {false | true}

_Default_ : false

**Read-write** root attribute. Controls uniquification of all modules in the design.

By default, the tool uniquifies multiple instantiations with different context (timing, constants,
and so on) to deliver the best QoR.

Set this attribute to true to limit the scenarios of uniquification of multiply-instantiated
modules and potentially improve runtime with a trade-off against QoR. This will not
necessarily prevent uniquification from algorithmic considerations of the design topology.

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: super_thread_cache on page 1075

Affects these commands: syn_generic

```
syn_map
```
Affects this attribute: merge_combinational_hier_instance on page 923

Affects this command: syn_map


```
Elaboration and Synthesis—root Attributes
```
September 2017 1044 Product Version 17.1

**multibit_adaptive_costing**

multibit_adaptive_costing {true| false}

_Default_ : true

**Read-write** root attribute. Merges single bit instances into multibit instances and chooses
the multibit library cell based on power, area, and timing threshold (timing degradation is
allowed till threshold value). This is useful for increasing multibit coverage and improving the
run time.

**Examples**

Assume two single bit instances reg1 and reg2 can be merged into a multibit instance. The
library has three suitable multibit cells: dual1, dual2, and dual3.

■ Consider only mulitbit_adaptive_costing enabled:

```
set_db / .mulitbit_adaptive_costing true /
set_db / .force_merge_combos_into_multibit_cells false /
set_db / .force_merge_seqs_into_multibit_cells false /
In this case, the tool computes the power, area, and timing cost savings for each of the
possible candidates. Only when the power and area can be improved, and timing
degradation is below the threshold, will the merging be applied and the best candidate
will be chosen.
```
■ Consider mulitbit_adaptive_costing,
force_merge_combos_into_multibit_cells, and
force_merge_seqs_into_multibit_cells enabled:
set_db / .mulitbit_adaptive_costing true /
set_db / .force_merge_combos_into_multibit_cells true /
set_db / .force_merge_seqs_into_multibit_cells true /
In this case, the tool computes the power, area, and timing costs for each of the possible
candidates. The best candidate for multibit cell inferencing will be chosen irrespective
whether it improves the QoR.

■ Consider mulitbit_adaptive_costing disabled, and
force_merge_combos_into_multibit_cells, and
force_merge_seqs_into_multibit_cells enabled:
set_db / .mulitbit_adaptive_costing false /
set_db / .force_merge_combos_into_multibit_cells true /
set_db / .force_merge_seqs_into_multibit_cells true /

Affects this attribute: (module) minimize_uniquify on page 946


```
Elaboration and Synthesis—root Attributes
```
September 2017 1045 Product Version 17.1

```
In this case, the tool considers the timing, power, and area impact for each of the possible
candidates. The best candidate for multibit cell inferencing will be chosen irrespective
whether it improves the QoR.
```
**Related Information**

**multibit_allow_async_phase_map**

multibit_allow_async_phase_map {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether asynchronous pins can be interchanged during
multibit cell inferencing. By default, asynchronous pin phase mapping will be enabled.

**Examples**

Consider the following netlist after mapping and before incremental optimization:

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
DFSF cnt_0_reg[0] (. **SDN** (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (. **CDN** (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
DFCF cnt_0_reg[2] (. **CDN** (resetn), .CP (clk), .D(in[2]), .Q (out[2] ));
DFSF cnt_0_reg[3] (. **SDN** (resetn), .CP (clk), .D(in[3]), .Q (out[3] ));
endmodule

The netlist contains two clear sequential lib_cells and two preset sequential lib_cells.

■ When the multibit_allow_async_phase_map attribute is set to true (default), you
allow the tool to map clear sequential cells to a preset sequential cells while inverting the
D input and Q output if this allows multibit inferencing. For the previous netlist, that
means that cells DFSF and DFCF can be combined in a multibit register DUALDFSF.The
D inputs and the Q outputs of the DFCF cell are inverted.
module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;

Affects this command: syn_opt

Related attributes: dont_merge_multibit on page 917

```
force_merge_combos_into_multibit_cells on page 987
force_merge_seqs_into_multibit_cells on page 988
merge_multibit on page 924
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1046 Product Version 17.1

```
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
wire n_31, n_32, n_43, n_44;
DUALDFSF \CDN_MBIT_cnt_0_reg[0_1] (.SDN (resetn), .CP (clk), .D1(in[0]),
.D2 (n_31), .Q1 (out[0]), .Q2 (n_32));
INV g5(.I (in[1]), .ZN (n_31));
INV g6(.I (n_32), .ZN (out[1]));
DUALDFSF \CDN_MBIT_cnt_0_reg[2_3] (.SDN (resetn), .CP (clk), .D1(n_43),
.D2 (in[3]), .Q1 (n_44), .Q2 (out[3]));
INV g23(.I (in[2]), .ZN (n_43));
INV g24(.I (n_44), .ZN (out[2]));
endmodule
```
■ When the multibit_allow_async_phase_map attribute is set to false, the clear
sequential cells cannot be mapped to preset ones, and consequently the DFCF cells
cannot be replaced with a multibit register in this case, while the two DFSF cells are
mapped to a multibit register.
module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
**DFCF cnt_0_reg[1] (.CDN (resetn), .CP (clk), .D (in[1]),
.Q (out[1]));
DFCF cnt_0_reg[2] (.CDN (resetn), .CP (clk), .D (in[2]),
.Q (out[2]));**
DUALDFSF \CDN_MBIT_cnt_0_reg[0_3] (.SDN (resetn), .CP (clk),
.D1(in[0]), .D2 (in[3]), .Q1 (out[0]), .Q2 (out[3]));
endmodule

**Related Information**

Affects this command: syn_opt

Related attributes: (inst) multibit_allow_async_phase_map on page 925

```
(module) multibit_allow_async_phase_map on page 946
bit_width on page 290
multibit_prefix_string on page 1051
use_multibit_cells on page 1084
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1047 Product Version 17.1

**multibit_allow_unused_bits**

multibit_allow_unused_bits {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether a mapped multibit instance can have one or
more unused bits. By default, Genus will try to merge the single-bit registers to multibit
instances without unused bits. If during merging, Genus cannot find a suitable multibit lib_cell
with a width that matches the left-over bits of a bus, it will choose the closest matching width
which leaves the minimum unused bits. If the attribute is set to false, any merging which
results in unused (undriven/unloaded) bits will be prevented and thus reduce the multibit
merging coverage.

**Related Information**

**multibit_auto_exclude_registers_with_exceptions**

multibit_auto_exclude_registers_with_exceptions {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether timing exception checks should be done on
sequential instances to exclude them from multibit merging. By default, the exception checks
are skipped and merging happens for flops with identical exceptions only when all exceptions
are transferable to the multibit cell that is created. Enabling this attribute will automatically
apply dont_merge_multibit on all sequential instances with exceptions.

**Examples**

Assume two single bit instances reg1 and reg2 have the same timing exceptions. The
library has a two-bit multibit cell.

■ If multibit_auto_exclude_registers_with_exceptions is set to true, then
reg1 and reg2 will not be considered as candidates for multibit merging.

■ If multibit_auto_exclude_registers_with_exceptions is set to false, then
reg1 and reg2 will be merged into a multibit libcell.

Affects this command: syn_opt

Related attributes: bit_width on page 290

```
use_multibit_cells on page 1084
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1048 Product Version 17.1

**Related Information**

**multibit_cells_from_different_busses**

multibit_cells_from_different_busses {true | false}

_Default_ : true

**Read-write** root attribute. If this attribute remains false, only the sequential cells with the
same basename will be merged. If this attribute is set to true, Genus can merge single-bit
cells from different banks (also called busses) into a single, multibit cell. For example, four
single-bit flops:

p_reg[4], p_reg[5], q_reg[8] and q_reg[9]

can be merged into one four-bit flop

p_reg[4_5]_q_reg[8_9]

The single-bit cells affected by this attribute include: flip-flops, latches, and tristate buffers.

**Related Information**

**multibit_combo_name_concat_string**

multibit_combo_name_concat_string _string_

_Default_ : _MB_

**Read-write** root attribute. Specifies the separator string to be used in the name of the
multibit combinational and special low power cells. The recommended values for the
verification flow are _MB_ and _mb_.

**Related Information**

Affects this command: syn_opt

Affects this command: syn_opt

Affected by this attribute: multibit_seqs_members_naming_style on page 1055

Related attributes: bit_width on page 290

```
use_multibit_cells on page 1084
```
Affects this command: syn_opt


```
Elaboration and Synthesis—root Attributes
```
September 2017 1049 Product Version 17.1

**multibit_debug**

multibit_debug {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to write debug information related to multibit
mapping to the logfile.

**Example**

Consider the following netlist after mapping and before incremental synthesis

module test(resetn, clk, in, out);
input resetn, clk;
input [1:0] in;
output [1:0] out;
DFCF cnt_0_reg[0] (.CDN (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (.CDN (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
endmodule
module top(resetn, clk, in, out);
input resetn, clk;
input [1:0] in;
output [1:0] out;
test t(resetn, clk, in, out);
endmodule

When multibit_debug is set to true, the following debug information is dumped in logfile
during multibit mapping.

■ If multibit instance is created:

```
Trying to make multibit bank CDN_MBIT_cnt_0_reg[0]_MB_cnt_0_reg[1] out of
cnt_0_reg[0] (DFCF)
cnt_0_reg[1] (DFCF)
CDN_MBIT_cnt_0_reg[0]_MB_cnt_0_reg[1] multibit bank of type DUALDFSF
accepted in sandbox.
```
■ If multibit instance is not created:

```
Trying to make multibit bank CDN_MBIT_cnt_0_reg[0]_MB_cnt_0_reg[1] out of
cnt_0_reg[0] (DFCF)
cnt_0_reg[1] (DFCF)
CDN_MBIT_cnt_0_reg[0]_MB_cnt_0_reg[1] multibit bank rejected (worse QoR).
```
**Related Information**

Affects this command: syn_opt

Related attributes: bit_width on page 290

```
use_multibit_cells on page 1084
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1050 Product Version 17.1

**multibit_mapping_effort_level**

multibit_mapping_effort_level {auto| high | low}

_Default_ : auto

**Read-write** root attribute. Controls the effort level for physical-aware multibit mapping: that
is, controls the tradeoff between multibit coverage and QoR. This attribute can have the
following values:

**Related Information**

**multibit_predefined_allow_unused_bits**

multibit_predefined_allow_unused_bits {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether instances of predefined mulitibit cells can have
unused bits. By default, Genus does not allow unused bits in predefined multibit instances.

**Related Information**

auto Balances multibit coverage and QoR to get the most optimal
results.

high Increases multibit coverage but might impact QoR.

low Gives the best QoR.

Affects this command: syn_opt -physical

Related attributes: use_multibit_cells on page 1084

Affects this command: syn_opt

Related attributes: bit_width on page 290

```
use_multibit_cells on page 1084
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1051 Product Version 17.1

**multibit_prefix_string**

multibit_prefix_string _string_

_Default_ : CDN_MBIT_

**Read-write** root attribute. Specifies the prefix to be used to name multibit instances. The
recommended value for the verification flow is CDN_MBIT_.

**Example**

Consider the following netlist after mapping and before incremental optimization:

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
DFSF cnt_0_reg[0] (. **SDN** (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (. **CDN** (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
DFCF cnt_0_reg[2] (. **CDN** (resetn), .CP (clk), .D(in[2]), .Q (out[2] ));
DFSF cnt_0_reg[3] (. **SDN** (resetn), .CP (clk), .D(in[3]), .Q (out[3] ));
endmodule

The netlist contains two clear sequential lib_cells and two preset sequential lib_cells.

Assume the multibit_allow_async_phase_map attribute is also set to true. For the
previous netlist, that means that cells DFSF and DFCF can be combined in a multibit register
DUALDFSF.The D inputs and the Q outputs of the DFCF cell are inverted. Assume the
multibit_prefix_string attribute is set to MBIT_. The resulting netlist will look like:

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
wire n_31, n_32, n_43, n_44;
DUALDFSF \MBIT_cnt_0_reg[0_1] (.SDN (resetn), .CP (clk), .D1(in[0]),
.D2 (n_31), .Q1 (out[0]), .Q2 (n_32));
**INV g5(.I (in[1]), .ZN (n_31));
INV g6(.I (n_32), .ZN (out[1]));**
DUALDFSF \MBIT_cnt_0_reg[2_3] (.SDN (resetn), .CP (clk), .D1(n_43),
.D2 (in[3]), .Q1 (n_44), .Q2 (out[3]));
**INV g23(.I (in[2]), .ZN (n_43));
INV g24(.I (n_44), .ZN (out[2]));**
endmodule


```
Elaboration and Synthesis—root Attributes
```
September 2017 1052 Product Version 17.1

**Related Information**

**multibit_preserve_inferred_instances**

multibit_preserve_inferred_instances {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to preserve multibit instances that are inferred
during incremental optimization. If set to true, the preserve attribute for all multibit
instances is set to size_delete_ok. This preserve setting prevents that any optimization
step down the flow breaks the multibit cells. For example, multibit tristate and combinational
cells can get optimized in many places.

**Related Information**

**multibit_preserved_net_check**

multibit_preserved_net_check {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether instances can be merged into multibit
instances if the connected nets are marked preserved. Set this attribute to true to prevent
multibit merging when any of the nets connected to the instances are marked preserved.

**Related Information**

Affects this command: syn_opt

Related attributes: bit_width on page 290

```
use_multibit_cells on page 1084
multibit_seqs_members_naming_style on page 1055
```
Affects this command: syn_opt

Affects this command: syn_opt


```
Elaboration and Synthesis—root Attributes
```
September 2017 1053 Product Version 17.1

**multibit_seqs_instance_naming_style**

multibit_seqs_instance_naming_style {concat | auto | short}

_Default_ : concat

**Read-write** root attribute. Controls the naming of inferred multibit (flops, latches and
tristates) instances. This attribute can have the following values:

**Examples**

■ Consider the following instances:

```
SCFFQXC1 I3256 (.CLK(CLK), .DATA(D1), .Q(Q1));
SCFFQXC1 I3267 (.CLK(CLK), .DATA(D2), .Q(Q2));
SCFFQXC1 I3312 (.CLK(CLK), .DATA(D3), .Q(Q3));
SCFFQXC1 I3439 (.CLK(CLK), .DATA(D4), .Q(Q4));
SCFFQXC1 I3572 (.CLK(CLK), .DATA(D5), .Q(Q5));
SCFFQXC1 I4188 (.CLK(CLK), .DATA(D6), .Q(Q6));
SCFFQXC1 I4357 (.CLK(CLK), .DATA(D7), .Q(Q7));
SCFFQXC1 I4567 (.CLK(CLK), .DATA(D8), .Q(Q8));
```
auto Creates the name of the multibit instance based on busses of
merged instances.

```
■ If the instances belong to the same bus, the name of the
multibit instance starts with the bus name followed by the
range of the merged bit-indices.
■ If the instances belong to different busses, the name of the
multibit instance contains each bus name followed by the
range of corresponding bit-indices.
```
concat Creates the name of the multibit instance by concatenating the
names of merged instances.

short Creates the name of the multibit instance by using the bus name
for only the first index of a multibit cell if all instances belong to
the same bus.
If the multibit instance contains single bits from different busses,
the short naming style has no effect and the concat style is
followed.


```
Elaboration and Synthesis—root Attributes
```
September 2017 1054 Product Version 17.1

```
❑ Using the auto setting:
set_db / .multibit_seqs_instance_naming_style auto
The multibit instances are named as follows:
SCCSGFF4QXC1 I3256_3439(.CLK (CLK), .DATA0 (D1), .DATA1 (D2),
.DATA2 (D3), .DATA3 (D4), .Q0 (Q1), .Q1 (Q2), .Q2 (Q3), .Q3 (Q4));
SCCSGFF4QXC1 I3572_4567(.CLK (CLK), .DATA0 (D5), .DATA1 (D6),
.DATA2 (D7), .DATA3 (D8), .Q0 (Q5), .Q1 (Q6), .Q2 (Q7), .Q3 (Q8));
❑ Using the concat setting:
set_db / .multibit_seqs_instance_naming_style concat
The multibit instances are named as follows:
SCCSGFF4QXC1 I3256_I3267_I3312_I3439(.CLK (CLK), .DATA0 (D1), .DATA1 (D2),
.DATA2 (D3), .DATA3 (D4), .Q0 (Q1), .Q1 (Q2), .Q2 (Q3), .Q3 (Q4));
SCCSGFF4QXC1 I3572_I4188_I4357_I4567(.CLK (CLK), .DATA0 (D5), .DATA1 (D6),
.DATA2 (D7), .DATA3 (D8), .Q0 (Q5), .Q1 (Q6), .Q2 (Q7), .Q3 (Q8));
```
■ Consider the following instances:

```
a_reg[2]
a_reg[1]
b_reg[2]
b_reg[1]
a_reg[0]
b_reg[0]
Using the short setting:
set_db / .multibit_seqs_instance_naming_style short
The multibit instances are named as follows:
CDN_MBIT_ a_reg [0]_MB_ a_reg [1]_MB_ a_reg [2]_MB _b_reg [0]
CDN_MBIT_ b_reg [1]_MB_[2]
The short naming style was not used for the first multibit instance because it contains
single bits from two different busses.
The short naming style was used for the second multibit instance because both single
bits belong to the same bus. The bus name is only shown for the first bit.
```
**Related Information**

Affects this command: syn_opt

Related attribute: multibit_seqs_name_concat_string on page 1055


```
Elaboration and Synthesis—root Attributes
```
September 2017 1055 Product Version 17.1

**multibit_seqs_members_naming_style**

multibit_seqs_members_naming_style { _list_of_strings_ }

_Default_ : "%s%d" "%s%d_reg" "%s_%d_" "%s_%d_reg" "%s[%d]" "%s[%d]_reg"

**Read-write** root attribute. Controls which single-bit sequential instances can be merged
into a multibit sequential instance during synthesis. The attribute value can contain a list of
naming styles of the single-bit instances for which the merging can be done.

**Examples**

■ To combine single bit cells a1 and a2, the following naming style must be part of the
attribute value:
set_db / .multibit_seqs_members_naming_style "%s%d"

■ To combine single bit cells a1_reg and a2_reg, the following naming style must be part
of the attribute value:
set_db / .multibit_seqs_members_naming_style "%s%d_reg"

■ To combine single bit cells a[1] and a[2], the following naming style must be part of
the attribute value:
set_db / .multibit_seqs_members_naming_style {%s[%d]}

■ To combine single bit cells, a[1]_reg and a[2]_reg, the following naming style must
be part of the attribute value:
set_db / .multibit_seqs_members_naming_style {%s[%d]_reg}

**Related Information**

**multibit_seqs_name_concat_string**

multibit_seqs_name_concat_string _string_

_Default_ : _MB_

**Read-write** root attribute. Specifies the separator string to be used in the name of the
multibit sequential instance created by concatenating the names of merged instances. The
recommended values for the verification flow are _MB_ and _mb_.

Affects this command: syn_opt

Affects this attribute: multibit_cells_from_different_busses on page 1048


```
Elaboration and Synthesis—root Attributes
```
September 2017 1056 Product Version 17.1

**Example**

set_db / .multibit_seqs_name_concat_string _mb_

**Related Information**

**multibit_short_prefix_string**

multibit_short_prefix_string _string_

_Default_ : _CDN_CPX_

**Read-write** root attribute. Specifies the string to separate the base name from the indexes
of the multibit instances in those cases where the merged instances were created from the
same bus, and the multibit instance name was created using the short naming style. The
default value is recommended for the verification flow.

**Example**

Consider the following instances:

a_reg[0]
a_reg[1]
a_reg[2]

If the following attribute settings are used

set_db / .multibit_seqs_instance_naming_style short
set_db / .multibit_short_prefix_string _CDN_CPX_

The multibit instance will be named as follows:

CDN_MBIT_a_reg **_CDN_CPX_** [0]_MB_[1]_MB_[2]

**Related Information**

Affects this command: syn_opt

Affects this attribute: multibit_seqs_instance_naming_style on page 1053

Affects this command: syn_opt

Affects this attribute: multibit_seqs_instance_naming_style on page 1053


```
Elaboration and Synthesis—root Attributes
```
September 2017 1057 Product Version 17.1

**multibit_split_string**

multibit_split_string _string_

_Default_ : _split_

**Read-write** root attribute. Specifies the string to be used to name single bit instances when
the netlist that was read in already contains multibit cells.

When the tool merges single bit instances into a multibit instances, it keeps track of the
original names during the current session. If the tool splits the multibit cell back into single bits
in the same session, it can reuse the original names. If the merging and splitting occur in
different sessions, the original names are not stored and the tool uses this attribute value to
create the single bit names.

**Example**

Assume the following netlist was read in during the current session:

module PIPO_REGISTER_REGDIMENSION9(CLK, RSN, Inpbus, Outbus);
input CLK, RSN;
input [9:0] Inpbus;
output [9:0] Outbus;

HS65V_GSH_4SDFPQX18 \OutbusintCK_reg[0_3] (.CP (CLK), .\D[0]
(Inpbus[0]), .\D[1] (Inpbus[1]), .\D[2] (Inpbus[2]), .\D[3]
(Inpbus[3]), .TI (Outbus[0]), .TE (1’b0), .\Q[0] (Outbus[0]),
.\Q[1] (Outbus[1]), .\Q[2] (Outbus[2]), .\Q[3] (Outbus[3]));
endmodule

While performing incremental optimization the multibit cell is split again in single bit instances.
The tool uses the value of this attribute to create the single bit names. Assume the attribute
was set to _user_, the netlist written out would look like:

module PIPO_REGISTER_REGDIMENSION9(CLK, RSN, Inpbus, Outbus);
input CLK, RSN;
input [9:0] Inpbus;
output [9:0] Outbus;
wire CLK, RSN;
wire [9:0] Inpbus;
wire [9:0] Outbus;
wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2;
SDFFX4 \OutbusintCK_reg[0_3] **_user** _0 (.CK (CLK), .D (Inpbus[0]), .SI
(Outbus[0]), .SE (1’b0), .Q (Outbus[0]), .QN (UNCONNECTED));
SDFFX4 \OutbusintCK_reg[0_3] **_user_** 1 (.CK (CLK), .D (Inpbus[1]), .SI
(Outbus[1]), .SE (1’b0), .Q (Outbus[1]), .QN (UNCONNECTED0));
SDFFX4 \OutbusintCK_reg[0_3] **_user_** 2 (.CK (CLK), .D (Inpbus[2]), .SI
(Outbus[2]), .SE (1’b0), .Q (Outbus[2]), .QN (UNCONNECTED1));
SDFFX4 \OutbusintCK_reg[0_3] **_user_** 3 (.CK (CLK), .D (Inpbus[3]), .SI
(Outbus[3]), .SE (1’b0), .Q (Outbus[3]), .QN (UNCONNECTED2));
endmodule


```
Elaboration and Synthesis—root Attributes
```
September 2017 1058 Product Version 17.1

**Related Information**

**multibit_unused_input_value**

multibit_unused_input_value {0 |1 | none}

_Default_ : 0

**Read-write** root attribute. Specifies the value to which all unconnected input pins in the multibit
cells must be connected. By default, the unused input pins of multibit cells are connected to
constant 0. If you set the attribute to none, the input pins will be left floating.

**Related Information**

**optimize_constant_0_flops**

optimize_constant_0_flops {true | false}

_Default_ : true

**Read-write** root attribute. Allows constant 0 propagation through flip-flops.

**Related Information**

Affects this command: syn_opt

Related attributes: bit_width on page 290

```
use_multibit_cells on page 1084
multibit_seqs_members_naming_style on page 1055
```
Affects this command: syn_opt

Related attribute: use_multibit_cells on page 1084

Affects these commands: elaborate

```
syn_generic
```
```
syn_map
```
Affects this attribute: optimize_constant_0_seq on page 926


```
Elaboration and Synthesis—root Attributes
```
September 2017 1059 Product Version 17.1

**optimize_constant_1_flops**

optimize_constant_1_flops {true | false}

_Default_ : true

**Read-write** root attribute. Allows constant 1 propagation through flip-flops.

**Related Information**

**optimize_constant_feedback_seqs**

optimize_constant_feedback_seqs {true | false}

_Default_ : true

**Read-write** root attribute. Controls constant propagation through a FF with feedback. By
default, these flip-flops can be optimized, that is, replaced with a logic constant.

**Example**

Consider the following RTL:

module test(clk, a, z, z2);
input clk, a;
output z, z2;
wire clk, d;
reg z, z2, q;
assign d2 = 1'b1;
assign d = q & a;
always @(posedge clk) begin
z2 <= d2;
q <= d;
z <= q;
end
endmodule // test

Affects these commands: elaborate

```
syn_generic
syn_map
```
Affects this attribute: optimize_constant_1_seq on page 927


```
Elaboration and Synthesis—root Attributes
```
September 2017 1060 Product Version 17.1

Assume the following script:

set_db library tutorial.lib
set_db information_level 9
read_hdl test.v
elab
#set_db optimize_constant_feedback_seqs false
syn_gen
syn_map
write

■ When you use the default value of the optimize_constant_feedback_seqs
attribute, the following netlist is written after mapping:
module test(clk, a, z, z2);
input clk, a;
output z, z2;
wire clk, a;
wire z, z2;
assign z2 = 1'b1;
assign z = 1'b0;
endmodule
Register q is an uninitialized flip-flop with feedback. Because the input d is the output of
an AND logic, the stable state will be constant 0. When both the
optimize_constant_feedback_seqs root attribute and the
optimize_constant_feedback_seq instance attribute for q_reg are set to true,
q_reg is replaced with constant 0.

■ When you set the optimize_constant_feedback_seqs attribute to false, the
following netlist is written after mapping:
module test(clk, a, z, z2);
input clk, a;
output z, z2;
wire clk, a;
wire z, z2;
wire n_0, n_1, q;
assign z2 = 1'b1;
fflopd q_reg(.CK (clk), .D (n_1), .Q (q));
inv1 g27(.A (n_0), .Y (n_1));
nand2 g28__7837(.A (q), .B (a), .Y (n_0));
fflopd z_reg(.CK (clk), .D (q), .Q (z));
endmodule
In this case, the q_reg (with feedback loop) is not replaced by a constant.

**Related Information**

Affects these commands: elaborate

```
syn_generic
syn_map
```
Affects this attribute: optimize_constant_feedback_seq on page 927


```
Elaboration and Synthesis—root Attributes
```
September 2017 1061 Product Version 17.1

**optimize_constant_latches**

optimize_constant_latches {true | false}

_Default_ : true

**Read-write** root attribute. When set to true, a latch whose output never changes is
replaced by the corresponding constant value.

**Related Information**

**optimize_merge_flops**

optimize_merge_flops {true | false}

_Default_ : true

**Read-write** root attribute. Controls merging of equivalent flops. Set this attribute to false
to prevent merging.

**Related Information**

Affects these commands: elaborate

```
syn_generic
syn_map
```
Affects this attribute: optimize_constant_0_seq on page 926

```
optimize_constant_1_seq on page 927
```
Affects these commands: syn_generic

```
syn_map
```
Affects this attribute: optimize_merge_seq on page 928

Related attribute: optimize_merge_latches on page 1062


```
Elaboration and Synthesis—root Attributes
```
September 2017 1062 Product Version 17.1

**optimize_merge_latches**

optimize_merge_latches {true | false}

_Default_ : true

**Read-write** root attribute. Controls merging of equivalent latches. Set this attribute to
false to prevent merging.

**Related Information**

**optimize_net_area**

optimize_net_area {true | false}

_Default_ : true

**Read-write** root attribute. Controls optimization of the net area during global mapping and
incremental optimization. By default, optimization tries to minimize the total area (the sum of
the cell and net area). If this attribute is set to false, only the cell area will be minimized,
which reduces the cell area at the cost of higher net area.

**Related Information**

**optimize_seq_x_to**

optimize_seq_x_to {0 | 1}

_Default:_ 0

**Read-write** root attribute. Allows the propagation of the specified constant value ( 0 or 1 )
through flops/latches when they are in dont care (x) state.

Affects these commands: syn_generic

```
syn_map
```
Affects this attribute: optimize_merge_seq on page 928

Related attribute: optimize_merge_flops on page 1061

Affects these commands: syn_map

```
syn_opt
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1063 Product Version 17.1

**override_library_max_drc**

override_library_max_drc {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether you can relax the design rule constraints set
on the library. Set this attribute to true to relax the max_capacitance, max_fanout, and
max_transition constraints. By default, you can only tighten the constraint values.

**Related Information**

**partition_based_synthesis**

partition_based_synthesis {true | false}

**Read-write** root attribute. Controls the partition-based synthesis flow.

**Note:** Setting this attribute to false can significantly impact the runtime.

**pbs_db_directory**

pbs_db_directory _string_

_Default_ :.

**Read-write** root attribute. Specifies the directory where partition-based synthesis can write
temporary files.

Affects these commands: report_design_rules

```
syn_opt
```
Affects these attributes: (lib_pin) max_capacitance on page 342

```
(lib_pin) max_fanout on page 342
(lib_pin) max_transition on page 343
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1064 Product Version 17.1

**pbs_load_lib_in_group_of**

pbs_load_lib_in_group_of _integer_

_Default_ : 0

**Read-write** root attribute. Specifies the number of background servers on which the
libraries can be loaded in parallel.

This attribute is useful for machines with multiple CPUs but small memory using localhost to
run super-thread jobs. Since some memory is freed up after reading in libraries, it can prevent
Genus from using too much memory at one time.

**Example**

Assume you have 8 background servers. If you set the value of the
pbs_load_lib_in_group_of attribute to 4, library loading will happen in parallel for the
first four servers, and when the call to these four servers is complete, library loading will
happen on the next four servers.

**print_ports_nets_preserved_for_cb**

print_ports_nets_preserved_for_cb {false | true}

_Default_ : false

**Read-write** root attribute. Prints nets and hierarchical pins involved in combinational loops
that were preserved for verification.

**Related Information**

**propagate_constant_from_timing_model**

propagate_constant_from_timing_model {true | false}

_Default:_ true

**Read-write** root attribute. Controls constant propagation from timing model instances.

If your design contains instances of timing models whose output function is defined as
constant 0 or 1, you must indicate whether Genus can propagate the constant. If you set the
attribute to false, constants will not be propagated.

Related attribute: cb_preserve_ports_nets on page 973


```
Elaboration and Synthesis—root Attributes
```
September 2017 1065 Product Version 17.1

**Related Information**

**proto_feasible_target**

proto_feasible_target {false | true}

_Default_ : false

**Read-write** root attribute. Enables support for incomplete SDC constraints. When enabled,
the mapper ignores huge negative slack endpoints in the target computation and
optimization.

```
Important
```
```
This feature is currently available as a limited access feature.
```
**Related Information**

**proto_feasible_target_adjust_slack_pct**

proto_feasible_target_adjust_slack_pct _integer_

_Default_ : 100

**Read-write** root attribute. Specifies the percentage of slack value to be used as positive
adjust value in path_adjust exceptions.

**Note:** This attribute has only effect if the proto_feasible_target attribute was enabled.

**Related Information**

Affects these commands: syn_generic

```
syn_map
```
Related attributes: (hinst) propagate_constant_from_timing_model on page 899

```
(inst) propagate_constant_from_timing_model on page 930
```
Affects this command: syn_map

Affects this command: syn_map

Affected by this attribute: proto_feasible_target on page 1065


```
Elaboration and Synthesis—root Attributes
```
September 2017 1066 Product Version 17.1

**proto_feasible_target_threshold**

proto_feasible_target_threshold _float_

_Default_ : no_value

**Read-write** root attribute. Specifies the minimum threshold delay for which path_adjust
should be applied.

**Note:** This attribute has only effect if the proto_feasible_target attribute was enabled.

**Related Information**

**proto_feasible_target_threshold_clock_pct**

proto_feasible_target_threshold_clock_pct _integer_

_Default_ : 75

**Read-write** root attribute. Specifies the slack to clock period percentage for which
path_adjust should be applied.

**Note:** This attribute has only effect if the proto_feasible_target attribute was enabled.

**Related Information**

Affects this command: syn_map

Affected by this attribute: proto_feasible_target on page 1065

Affects this command: syn_map

Affected by this attribute: proto_feasible_target on page 1065

Related attributes: proto_feasible_target_threshold on page 1066


```
Elaboration and Synthesis—root Attributes
```
September 2017 1067 Product Version 17.1

**proto_hdl**

proto_hdl {false | true}

_Default_ : false

**Read-write** root attribute. Enables support for incomplete HDL.

```
Important
```
```
This feature is currently available as a limited access feature.
```
**Related Information**

**remove_assigns**

remove_assigns {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether assign statements should be replaced with
buffers or inverters in the netlist.

When this attribute is set to true, the generated netlist will not contain any assign
statements. Depending on the availability of cells in the library, and the settings of the
remove_assigns_without_opt command, the assign statements might be replaced with
buffers or inverters.

**Examples**

For the following examples, assume the following constant assignments in the RTL code:

assign out1 = 1’b0;
assign out2 = 1’b0;

■ If the remove_assigns attribute us set to false, the netlist will remain unchanged.

■ If the remove_assigns attribute us set to true, the netlist will look like:

```
BUFX1 rm_assigns_buf_q3(.A (1’b0), .Y (out1));
BUFX1 rm_assigns_buf_q3(.A (1’b0), .Y (out2));
```
Affects this command: elaborate


```
Elaboration and Synthesis—root Attributes
```
September 2017 1068 Product Version 17.1

**Related Information**

**retime_async_reset**

retime_async_reset {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether registers with asynchronous set or reset
signals should be retimed. Registers with both asynchronous set and reset signals will not be
retimed regardless of this attribute’s value.

**Related Information**

**retime_effort_level**

retime_effort_level {medium | low| high}

_Default_ : medium

**Read-write** root attribute. Controls the optimizations used during retiming.

Using the default effort ensures that the design can be verified with the Conformal®
Equivalence Checking tool using the default flow. Using high effort causes the tool to use
optimization techniques which could trade off better QoR against ease of formal verification.

Affects this command: syn_opt

Affected by this command: remove_assigns_without_opt

Affects this attribute: use_tiehilo_for_const on page 1088

Affects these commands: retime

```
syn_generic
```
Related attributes: dont_retime on page 918

```
(design) retime on page 949
(module) retime on page 949
retime_optimize_reset on page 1069
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1069 Product Version 17.1

**Related Information**

**retime_move_mux_loop_with_reg**

retime_move_mux_loop_with_reg {true | false}

_Default_ : true

**Read-write** root attribute. Directs retiming to maintain the mux-feedback loop for a flop with
the flop itself during the retiming moves. This implies that retiming cannot separate the mux
loop and move logic through the feedback loop.

**Related Information**

**retime_optimize_reset**

retime_optimize_reset {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether the asynchronous reset signals of registers
should be optimized during retiming optimization. If set to true, any asynchronous reset
signal that can be eliminated while preserving the functionality of the logic will be removed.
That is, the reset will be dropped if the computation results in a dont_care value.

Affects these commands: retime

```
syn_generic
write_do_lec
```
Related attributes: dont_retime on page 918

```
(design) retime on page 949
(module) retime on page 949
```
Affects these commands: retime

```
syn_generic
```
Related attributes: dont_retime on page 918

```
(design) retime on page 949
(module) retime on page 949
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1070 Product Version 17.1

**Related Information**

**retime_reg_naming_suffix**

retime_reg_naming_suffix _string_

_Default_ : _reg

**Read-write** root attribute. Marks those registers that were moved due to retiming
optimization with the specified suffix.

**Example**

The following example instructs Genus to add the _retimed_reg suffix to all registers that
are moved during retiming optimization:

genus@root:> set_db retime_reg_naming_suffix _retimed_reg
_retimed_reg

The affected registers could look like the following example:

(n_124)); D_F_LPH0002_H retime_16_reg(.E (ck), .D (n_118), .L2N (n_159)); INVERT_J
g48(.A (n_167), .Z (n_119)); D_F_LPH0001_E retime_17_reg(.E (ck), .D (n_118), .L2
(n_158)); D_F_LPH0002_E retime_8_reg(.E (ck), .D (n_112), .L2N (n_165)); INVERT_H
g52(.A (n_116), .Z (n_117)); INVERT_H g55(.A (n_104), .Z (n_115));

Affects these commands: retime

```
syn_generic
```
Related attributes: dont_retime on page 918

```
(design) retime on page 949
(module) retime on page 949
retime_async_reset on page 1068
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1071 Product Version 17.1

**Related Information**

**retime_verification_flow**

retime_verification_flow {true | false}

_Default:_ true

**Read-write** root attribute. Enables the retiming verification with the Conformal®
Equivalence Checking tool. Set this attribute to true before you use the syn_generic or
retime command.

**Related Information**

Affects these commands: retime

```
syn_generic
```
Related attributes dont_retime on page 918

```
(design) retime on page 949
(module) retime on page 949
retime_async_reset on page 1068
retime_original_registers on page 1280
trace_retime on page 931
```
Affects these commands: retime

```
syn_generic
```
Related attributes dont_retime on page 918

```
(design) retime on page 949
(module) retime on page 949
retime_async_reset on page 1068
retime_original_registers on page 1280
trace_retime on page 931
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1072 Product Version 17.1

**retiming_clocks**

retiming_clocks _clocks_

**Read-write** root attribute. Specifies to perform retiming on the registers clocked by the
specified clocks.

**Related Information**

**segregate_summary_enable**

segregate_summary_enable {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the super-thread summary information for the
individual sessions of the background servers is calculated and printed in the logfile. By
default, the background servers are shut down for each individual session and the information
will not be calculated.

Affects these commands: retime

```
syn_generic
```
Affected by these attributes: dont_retime on page 918

```
(design) retime on page 949
(module) retime on page 949
```
Related attributes: retime_async_reset on page 1068

```
retime_original_registers on page 1280
trace_retime on page 931
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1073 Product Version 17.1

**st_launch_wait_time**

st_launch_wait_time _integer_

_Default_ : 10

**Read-write** root attribute. Specifies the maximum wait time (in minutes) before launching
super-thread processes.

If all required resources (specified by the max_cpus_per_server and
super_thread_servers attributes) can be obtained before the specified wait time is
finished, Genus will start the synthesis job. If not, Genus will start with the resources that are
available at the end of the wait time.

**Note:** The longer the waiting time, the better the chance you have to obtain all required
resources. You are encouraged to change this value according to your resource conditions.

**stop_at_iopt_state**

stop_at_iopt_state _integer_

**Read-write** root attribute. Specifies the state (integer) at which incremental optimization
stopped. If you use the cntrl-c key sequence in the middle of incremental optimization,
Genus will stop, bring you back to the Genus command line, and issue a warning message
with an IOPT state. Next time you enter a Genus session (with the same commands,
constraints, script, etc. that preceded the cntrl-c halt) you can use specify the IOPT state
at which you stopped with the stop_at_iopt_state attribute. Genus will continue with the
netlist it had generated at the specified state.

**Related Information**

Affects this command: syn_opt

```
syn_map
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1074 Product Version 17.1

**super_thread_batch_command**

super_thread_batch_command { _queue_command_ }

_Default_ : bsub

**Read-write** root attribute. Specifies LSF or SGE commands to submit jobs to the queueing
system for super-threading. Use this attribute in conjunction with the
super_thread_kill_command attribute, which specifies LSF or SGE commands to
remove jobs from the queueing system.

Recommended settings are 'bsub -q -o /dev/null -J ' for LSF and 'qsub -q -b y -j y -o /dev/null'
for SGE.

**Examples**

■ The following example uses the SGE qsub command to submit the “” job to the
“lnx-penny” queue and specifies that no output file should be created. The
super_thread_kill_command attribute passes the qdel command to SGE to
appropriately remove the job after it has finished.
genus@root:> set_db super_thread_batch_command \
{qsub -N RC_server -q lnx-penny -b y -j y -o /dev/null}
genus@root:/> set_db super_thread_kill_command {qdel} /

■ The following example uses the LSF bsub command to submit the “” job to the
“lnx-penny” queue and specifies that no output file should be created. The
super_thread_kill_command attribute passes the bkill command to LSF to
appropriately remove the job after it has finished.
genus@root:> set_db super_thread_batch_command \
{bsub -q lnx-penny -o /dev/null -J RC_server}
genus@root:> set_db super_thread_kill_command {bkill}

```
Caution
Do not use the bsub options -I, -Ip, or -Is. The super-threading behavior
can become unpredictable with these LSF options.
```
**Related Information**

Related attributes: super_thread_cache on page 1075

```
super_thread_debug_directory on page 1075
super_thread_equivalent_licenses on page 1076
super_thread_kill_command on page 1077
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1075 Product Version 17.1

**super_thread_cache**

super_thread_cache _directory_

**Read-write** root attribute. Enables the caching feature in Genus and specifies the directory
where the cache keys and corresponding mapped design data are cached to be used in a
subsequent cache-enabled run. You must specify an existing directory to which you have
read-write access.

**Related Information**

**super_thread_debug_directory**

super_thread_debug_directory _directory_

**Read-write** root attribute. Facilitates debugging of super-threading related issues and
specifies the directory where super-thread data is to be saved for debugging purposes.

**Related Information**

```
super_thread_rsh_command on page 1078
super_thread_runtime on page 1369
super_thread_servers on page 1078
super_thread_status_command on page 1079
```
Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attribute: max_super_thread_cache_size on page 1042

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: super_thread_batch_command on page 1074

```
super_thread_cache on page 1075
super_thread_equivalent_licenses on page 1076
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1076 Product Version 17.1

**super_thread_equivalent_licenses**

super_thread_equivalent_licenses _string_

_Default_ : GENUS_CPU_Opt Genus_Synthesis Virtuoso_Digital_Implem
Virtuoso_Digital_Implem_XL

**Read-write** root attribute. Specifies the order in which licenses can be checked out for
super-thread servers.

**Related Information**

```
super_thread_kill_command on page 1077
super_thread_rsh_command on page 1078
super_thread_runtime on page 1369
super_thread_servers on page 1078
super_thread_status_command on page 1079
```
Affects these commands: syn_generic

```
syn_map
syn_opt
```
Related attributes: super_thread_batch_command on page 1074

```
super_thread_cache on page 1075
super_thread_debug_directory on page 1075
super_thread_kill_command on page 1077
super_thread_rsh_command on page 1078
super_thread_runtime on page 1369
super_thread_servers on page 1078
super_thread_status_command on page 1079
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1077 Product Version 17.1

**super_thread_kill_command**

super_thread_kill_command { _queue_command_ }

_Default_ : bkill -s 9 (for LSF)

**Read-write** root attribute. Specifies LSF or SGE commands to remove jobs from the
queueing system for super-threading. Use this attribute in conjunction with the
super_thread_batch_command attribute, which specifies LSF or SGE commands to
submit jobs to the queueing system.

**Examples**

■ The following example uses the LSF bsub command to submit the “” job to the
“lnx-penny” queue and specifies that no output file should be created. The
super_thread_kill_command attribute passes the bkill command to LSF to
appropriately remove the job after it has finished.
genus@root:> set_db super_thread_batch_command \
{bsub -q lnx-penny -o /dev/null -J RC_server}
genus@root:> set_db super_thread_kill_command {bkill}

■ The following example uses the SGE qsub command to submit the “” job to the
“lnx-penny” queue and specifies that no output file should be created. The
super_thread_kill_command attribute passes the qdel command to SGE to
appropriately remove the job after it has finished.
genus@root:> set_db super_thread_batch_command \
{qsub -N RC_server -q lnx-penny -b y -j y -o /dev/null}
genus@root:> set_db super_thread_kill_command {qdel}

**Related Information**

Related attributes: super_thread_batch_command on page 1074

```
super_thread_cache on page 1075
super_thread_debug_directory on page 1075
super_thread_equivalent_licenses on page 1076
super_thread_rsh_command on page 1078
super_thread_runtime on page 1369
super_thread_servers on page 1078
super_thread_status_command on page 1079
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1078 Product Version 17.1

**super_thread_rsh_command**

super_thread_rsh_command _command_

_Default_ : rsh

**Read-write** root attribute. Specifies the UNIX command to start a shell on another host.

For security reasons, some hosts do not allow you to use the rsh command (default) to
connect to them, but they may allow you to use ssh or another command.

**Related Information**

**super_thread_servers**

super_thread_servers { _machine_names_ [batch]}

**Read-write** root attribute. Specifies a list of machine names that should be used for
super-threading. Genus supports super-thread servers of different platform types.
Super-threading is the process of distributing work across multiple CPUs.

If you want to specify either the LSF or SGE queue managers, use the batch argument
instead of any machine name.

**Examples**

■ The following example illustrates Genus launching three processes on the current
machine for super-threading.
genus@root:> set_db super_thread_servers { _localhost localhost localhost_ }
The runtime reduction using the super-threading feature is proportional to the number of
CPUs provided for synthesis.

Related attributes: super_thread_batch_command on page 1074

```
super_thread_cache on page 1075
super_thread_debug_directory on page 1075
super_thread_equivalent_licenses on page 1076
super_thread_kill_command on page 1077
super_thread_runtime on page 1369
super_thread_servers on page 1078
super_thread_status_command on page 1079
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1079 Product Version 17.1

■ The following example illustrates Genus launching two server processes on the machine
called linux33 and one process on sun42 and one process on a queue manager.
genus@root:> set_db super_thread_servers {linux33 linux33 sun42 batch}

**Related Information**

**super_thread_shell_command**

super_thread_shell_command _string_

_Default_ : /bin/csh -f

**Read-write** root attribute. Specifies in which shell the background servers must be
launched during a super-threading session.

By default, the background servers will be launched in the c shell in a fast mode.

**super_thread_status_command**

super_thread_status_command { _queue_command_ }

**Read-write** root attribute. Specifies the LSF or SGE command to check the status of the
batch jobs in the queueing system for super-threading.

**Example**

■ The following example uses the SGE qstat command to check the status of the jobs

```
genus@root:> set_db super_thread_status_command {qstat -f -j}
```
Related attributes: max_cpus_per_server on page 1042

```
super_thread_batch_command on page 1074
super_thread_cache on page 1075
super_thread_debug_directory on page 1075
super_thread_equivalent_licenses on page 1076
super_thread_kill_command on page 1077
super_thread_rsh_command on page 1078
super_thread_runtime on page 1369
super_thread_status_command on page 1079
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1080 Product Version 17.1

■ The following example uses the LSF bjobs command to check the status of the jobs in
the queue.
genus@root:> set_db super_thread_status_command {bjobs -l}

**Related Information**

**syn_generic_effort**

syn_generic_effort {medium | low | high | express | none}

_Default_ : medium

**Read-write** root attribute. Specifies the optimization effort to use for the syn_generic
command. The express value provides early feasibility analysis by performing quick
synthesis of the design.

**Related Information**

**syn_global_effort**

syn_global_effort {none | low | medium | high | express}

_Default_ : none

**Read-write** root attribute. Specifies the global effort to use for all synthesis commands. By
default (attribute is set to none), the values of the syn_generic_effort,
syn_map_effort and syn_opt_effort attributes are used, otherwise the value of this
attribute overrides the individual settings of the syn_generic_effort, syn_map_effort

Related attributes: super_thread_batch_command on page 1074

```
super_thread_cache on page 1075
super_thread_debug_directory on page 1075
super_thread_equivalent_licenses on page 1076
super_thread_kill_command on page 1077
super_thread_rsh_command on page 1078
super_thread_runtime on page 1369
super_thread_servers on page 1078
```
Affects this command: syn_generic


```
Elaboration and Synthesis—root Attributes
```
September 2017 1081 Product Version 17.1

and syn_opt_effort attributes. The express value provides early feasibility analysis by
performing quick synthesis of the design.

**Related Information**

**syn_map_effort**

syn_map_effort {high | low | medium | express | none}

_Default_ : high

**Read-write** root attribute. Specifies the optimization effort to use for the syn_map
command. The express value provides early feasibility analysis by performing quick
synthesis of the design.

**Related Information**

**syn_opt_effort**

syn_opt_effort {high | low | medium | express | none}

_Default_ : high

**Read-write** root attribute. Specifies the optimization effort to use for the syn_opt
command. The express value provides early feasibility analysis by performing quick
synthesis of the design.

**Related Information**

Affects this commands: syn_generic

```
syn_map
syn_opt
```
Affects this command: syn_map

Affects this command: syn_opt


```
Elaboration and Synthesis—root Attributes
```
September 2017 1082 Product Version 17.1

**tns_opto**

tns_opto {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether timing slack is optimized only on the most
critical path or also on other paths with negative slack.

By default, the syn_map and syn_opt commands focuses on the critical path to produce a
smaller design. When the critical path has negative slack, other near critical paths can also
be relaxed to recover area.

When the tns_opto attribute is set to true, it forces the tool to consider all the endpoints
for the optimization. The appropriate weight is given to the slack of each endpoint during the
optimization. More drastic area recovery is not performed on violating paths to prevent
worsening the total negative slack (TNS).

**Related Information**

**ultra_global_mapping**

ultra_global_mapping {false | true | auto}

_Default_ : false

**Read-write** root attribute. Controls the use of some enhanced optimization algorithms
during global mapping which could improve the QoR on some designs. When enabled, this
will have an impact on runtime due to the iterative nature of the algorithms. If you set the value
to auto, Genus will automatically decide whether or not to invoke these algorithms.

**Note:** These enhanced optimization algorithms are only available when you use the
syn_map command with high effort.

This attribute is automatically enabled when you use physical-aware mapping and
physical-aware structuring.

**Related Information**

Affects these commands: syn_map

```
syn_opt
```
Affects this command: syn_map


```
Elaboration and Synthesis—root Attributes
```
September 2017 1083 Product Version 17.1

**use_compatibility_based_grouping**

use_compatibility_based_grouping {true | false}

_Default_ : true

**Read-write** root attribute. Controls the mapping of single-bit sequential, combinational, and
tristate cells into multibit cells based on common control signals.

By default, the tool will create groups of compatible single-bit cells that have common control
signals. Merging is only done within a group of compatible cells.

**Related Information**

**use_max_cap_lut**

use_max_cap_lut {true|false}

_Default_ : true

**Read-write** root attribute. Controls the use of frequency-based max_cap lookup table
values from the library for design rule verification. By default, the use of frequency-based
max_cap lookup table values is enabled.

**Related Information**

Affects this command: syn_opt

Affects these attributes: force_merge_combos_into_multibit_cells on page 987

```
force_merge_seqs_into_multibit_cells on page 988
use_multibit_combo_cells on page 1085
use_multibit_seq_and_tristate_cells on page 1085
```
Affected by this attribute: multibit_seqs_members_naming_style on page 1055

Related attributes: bit_width on page 290

Affects this command: report design_rules

Related attribute: timing_library_lookup_drv_per_frequency on page 816


```
Elaboration and Synthesis—root Attributes
```
September 2017 1084 Product Version 17.1

**use_multibit_cells**

use_multibit_cells {false | true}

_Default_ : false

**Read-write** root attribute. If set to true, single-bit cells are mapped to an appropriate
multibit cell from the technology library.

For example, four single-bit flops:

ff_reg[0] ff_reg[1] ff_reg[2] ff_reg[3]

can be merged into one four-bit flop

ff_reg[0_3]

Single-bit cells that can be merged include: flip-flops, latches, tristate buffers, and
combinatorial cells.

When merging flops, the shared input is the clock line. When merging latches, the shared
input is the gate line. When merging tri-state cells, the shared input is the enable line.

**Note:** Multibit cell inferencing is performed during the mapping stage. While cells that are
marked unusable by Genus cannot be used during mapping, they can be used during
incremental optimization.

This attribute controls both logical and physical-aware multibit mapping. If the design is placed,
physical-aware multibit mapping is performed, otherwise logical multibit mapping is performed.

**Related Information**

Affects these commands: syn_map

A syn_opt

Affects these attributes: force_merge_combos_into_multibit_cells on page 987

```
force_merge_seqs_into_multibit_cells on page 988
use_multibit_combo_cells on page 1085
use_multibit_seq_and_tristate_cells on page 1085
```
Affected by this attribute: multibit_seqs_members_naming_style on page 1055

Related attributes: bit_width on page 290

```
multibit_cells_from_different_busses on page 1048
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1085 Product Version 17.1

**use_multibit_combo_cells**

use_multibit_combo_cells {false | true}

_Default_ : false

**Read-write** root attribute. Controls the mapping of single-bit combinational cells to
appropriate multibit combinational cells from the technology library.

By default, this attribute inherits the last setting of the use_multibit_cells attribute, but
you can explicitly override this setting to enable or disable combinational cell mapping.

**Note:** Multibit cell inferencing is performed during incremental optimization rather than during
the mapping stage. While cells that are marked unusable by Genus cannot be used during
mapping, they can be used during incremental optimization.

**Related Information**

**use_multibit_seq_and_tristate_cells**

use_multibit_seq_and_tristate_cells {false | true}

_Default_ : false

**Read-write** root attribute. Controls the mapping of single-bit sequential and tristate cells to
appropriate multibit cells from the technology library.

By default, this attribute inherits the last setting of the use_multibit_cells attribute, but
you can explicitly override this setting to enable or disable sequential and tristate cell mapping.

**Note:** Multibit cell inferencing is performed during incremental optimization rather than during
the mapping stage. While cells that are marked unusable by Genus cannot be used during
mapping, they can be used during incremental optimization.

Affects this command: syn_opt

Affected by this attribute: use_multibit_cells on page 1084

Related attribute: bit_width on page 290


```
Elaboration and Synthesis—root Attributes
```
September 2017 1086 Product Version 17.1

**Related Information**

**use_nextstate_type_only_to_assign_sync_ctrls**

use_nextstate_type_only_to_assign_sync_ctrls {false | true}

_Default_ : false

**Read-write** root attribute. Forces the tool to use the nextstate_type .lib pin attribute
(when available in the library) to assign synchronous control pins.

By default, the tool uses the nextstate_type .lib pin attribute along with some heuristics
based on pin names to assign synchronous control pins.

**Related Information**

Affects this command: syn_opt

Affected by this attribute: use_multibit_cells on page 1084

Related attribute: bit_width on page 290

Affects these commands: syn_map

```
syn_opt
```
Affects this attribute: sync_clear_pins on page 320


```
Elaboration and Synthesis—root Attributes
```
September 2017 1087 Product Version 17.1

**use_scan_seqs_for_non_dft**

use_scan_seqs_for_non_dft {true|false|degenerated_only}

_Default_ : true

**Read-write** root attribute. Controls the mapping of registers to scan flip-flops for functional
purposes. This attribute can have the following values:

**Note:** A flop can only be mapped to scan for DFT if you run the check_dft_rules
command and the flop passes the DFT rules check or if prior to mapping, you set the
dft_scan_map_mode design attribute to force_all.

**Related Information**

degenerated_only Allows mapping to scan flip-flops with the scan-related pins tied
off (also known as degenerated scan flops).
This value is typically used when only scan flop library cells are
available for use during technology mapping.

false Avoids mapping to scan flip-flops for functional use.

```
This value is typically used when the flip-flops will be mapped to
scan for DFT by setting the dft_scan_map_mode attribute to
either force_all or tdrc_pass.
```
true Allows registers not targeted for DFT to be mapped to scan
flip-flops for functional use.

Affects these commands: syn_map

```
syn_opt
```
Related attributes: dft_mapped on page 1490

```
dft_scan_map_mode on page 1447
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1088 Product Version 17.1

**use_tiehilo_for_const**

use_tiehilo_for_const {none | duplicate | unique}

_Default_ : none

**Read-write** root attribute. Determines whether a constant assignment should be replaced
with a tie cell in the netlist. The attribute can have the following values:

**Note:** When tie-cell insertion is done as part of incremental optimization, hierarchical
constant connected pins which are not used inside the module are by default skipped during
insertion of tie high and tie low cells. If you use the add_tieoffs command to insert tie high
and tie low cells, these hierarchical pins are not skipped by default and you can use the
-skip_unused_hier_pins option to skip them.

**Examples**

For the following examples, assume the following constant assignments in the RTL code:

assign out1 = 1’b0;
assign out2 = 1’b0;

In addition, assume the remove_assigns attribute is set to false.

■ If the use_tiehilo_for_const attribute us set to none, the netlist will remain
unchanged.

■ If the use_tiehilo_for_const attribute us set to duplicate, the netlist will look
like:
TIELO tie_0_cell(.Y (out1));
TIELO tie_0_cell(.Y (out2));

■ If the use_tiehilo_for_const attribute us set to unique, the netlist will look like:

```
TIELO tie_0_cell(.Y (out1));
assign out2 = out1;
```
duplicate Allows each constant assignment to be replaced with a tie cell.

none Prevents the replacement of constants in the netlist with tie cells.

unique Allows only one unique tie cell in the netlist. Treatment of the
remaining constant assignments depends on settings of the
remove_assigns attribute and the command.


```
Elaboration and Synthesis—root Attributes
```
September 2017 1089 Product Version 17.1

**Related Information**

Affects these commands: syn_map

```
syn_opt
```
Affected by this command: add_assign_buffer_options

Affected by these attribute: ignore_preserve_in_tiecell_insertion on page 1032

```
remove_assigns on page 1067
```

```
Elaboration and Synthesis—root Attributes
```
September 2017 1090 Product Version 17.1


September 2017 1091 Product Version 17.1

# 13

## Analysis

**List**
**_bump Attributes_**

■ design on page 1119

_clock Attributes_

■ actual_period on page 1120

■ clock_domain on page 1120

■ clock_groups on page 1120

■ clock_sense_logical_stop_propagation on page 1120

■ clock_sense_negative on page 1121

■ clock_sense_positive on page 1121

■ clock_sense_stop_propagation on page 1121

■ delay_max_fall on page 1122

■ delay_max_rise on page 1122

■ delay_min_fall on page 1123

■ delay_min_rise on page 1123

■ design on page 1123

■ divide_by on page 1123

■ divide_fall on page 1124

■ divide_period on page 1124

■ divide_rise on page 1124

■ divide_waveform on page 1125


```
Analysis—List
```
September 2017 1092 Product Version 17.1

■ edges on page 1126

■ edge_shift on page 1126

■ exceptions on page 1126

■ fall on page 1127

■ generated_clocks on page 1127

■ is_generated on page 1127

■ is_inverted on page 1127

■ is_library_created on page 1128

■ is_propagated on page 1128

■ master_clock on page 1128

■ master_source on page 1128

■ min_pulse_width_high on page 1129

■ min_pulse_width_low on page 1129

■ multiply_by on page 1129

■ period on page 1129

■ rise on page 1130

■ sources on page 1130

■ view_name on page 1130

■ waveform on page 1131

_constant Attributes_

■ capacitance_max_fall on page 1132

■ capacitance_max_rise on page 1132

■ capacitance_min_fall on page 1133

■ capacitance_min_rise on page 1133

■ design on page 1133

■ external_net_wire_capacitance on page 1134


```
Analysis—List
```
September 2017 1093 Product Version 17.1

■ hinst on page 1134

■ unique_versions on page 1135

■ wire_capacitance on page 1135

■ wire_length on page 1136

■ wire_resistance on page 1136

_cost_group Attributes_

■ design on page 1137

■ exceptions on page 1137

■ slack on page 1138

■ tns on page 1139

_design Attributes_

■ analysis on page 1141

■ analysis_views on page 1141

■ average_net_length on page 1141

■ constant_0_loads on page 1141

■ constant_0_nets on page 1142

■ constant_1_loads on page 1285

■ constant_1_nets on page 1142

■ constants on page 1143

■ constraint_modes on page 1143

■ cost_groups on page 1143

■ delay_corners on page 1143

■ dont_touch_effective on page 1144

■ entity_name on page 1145

■ external_delays on page 1145


```
Analysis—List
```
September 2017 1094 Product Version 17.1

■ hdl_elab_command_params on page 1147

■ hdl_parameters on page 1148

■ hdl_vdp_list on page 1149

■ hinsts on page 1149

■ hnets on page 1149

■ hold_views on page 1150

■ hpins on page 1150

■ init_state on page 1150

■ insts on page 1151

■ insts_area on page 1151

■ inv_config_file on page 1151

■ inv_globals_file on page 1152

■ isolation_rules on page 1152

■ language on page 1152

■ level_shifter_rules on page 1152

■ library_name on page 1153

■ local_hinsts on page 1153

■ local_hnets on page 1153

■ local_hpins on page 1153

■ local_insts on page 1154

■ local_pins on page 1154

■ logic_abstract on page 1154

■ max_cap_cost on page 1155

■ max_fanout_cost on page 1155

■ max_trans_cost on page 1156

■ min_cap_cost on page 1156

■ min_fanout_cost on page 1157


```
Analysis—List
```
September 2017 1095 Product Version 17.1

■ min_trans_cost on page 1157

■ modules on page 1158

■ multi_cycles on page 1158

■ net_area on page 1158

■ nets on page 1158

■ num_insts on page 1159

■ num_local_hpins on page 1159

■ num_nets on page 1159

■ num_pg_nets on page 1159

■ obsolete_state on page 1159

■ path_adjusts on page 1160

■ path_delays on page 1160

■ path_disables on page 1160

■ path_groups on page 1160

■ pg_hnets on page 1160

■ pg_nets on page 1160

■ physical_cell_area on page 1161

■ pins on page 1161

■ port_busses on page 1161

■ ports on page 1162

■ protected on page 1162

■ seq_reason_deleted on page 1162

■ setup_views on page 1163

■ slack on page 1163

■ slack_max on page 1163

■ state on page 1164

■ tns on page 1164


```
Analysis—List
```
September 2017 1096 Product Version 17.1

■ tns_by_mode on page 1165

■ total_area on page 1165

■ total_net_length on page 1166

■ wireload on page 1166

_exception Attributes_

■ adjust_value on page 1167

■ delay_value on page 1167

■ design on page 1167

■ domain on page 1167

■ exception_type on page 1168

■ from_points on page 1168

■ lenient on page 1169

■ paths on page 1169

■ precluded_path_adjusts on page 1170

■ priority on page 1170

■ shift_capture on page 1170

■ shift_launch on page 1171

■ through_points on page 1171

■ to_points on page 1171

_external_delay Attributes_

■ clock on page 1173

■ clock_rise on page 1173

■ design on page 1173

■ exceptions on page 1174

■ external_delay_pins on page 1174


```
Analysis—List
```
September 2017 1097 Product Version 17.1

■ input_delay on page 1175

■ level_sensitive on page 1175

**_fill Attributes_**

■ design on page 1176

**_group Attributes_**

■ design on page 1177

**_hdl_architecture Attributes_**

■ blocks on page 1178

■ encrypted on page 1178

■ hdl_lib on page 1178

■ hdl_pins on page 1179

■ instances on page 1179

■ labels on page 1179

■ location on page 1180

■ parameters on page 1180

■ pins on page 1180

■ processes on page 1181

■ protected on page 1181

■ start_source_line on page 1182

■ structural on page 1182

■ subprograms on page 1182

■ verilog_macros on page 1183

**_hdl_bind Attributes_**

■ hdl_component on page 1184


```
Analysis—List
```
September 2017 1098 Product Version 17.1

■ operator on page 1184

**_hdl_block Attributes_**

■ blocks on page 1185

■ hdl_architecture on page 1185

■ hdl_block on page 1185

■ hdl_lib on page 1186

■ instances on page 1186

■ labels on page 1186

■ processes on page 1187

■ subprograms on page 1187

**_hdl_component Attributes_**

■ bindings on page 1188

■ hdl_lib on page 1188

■ hdl_pins on page 1188

■ implementations on page 1189

■ parameters on page 1189

■ pins on page 1189

**_hdl_configuration Attributes_**

■ entity on page 1190

■ hdl_lib on page 1190

■ location on page 1190

**_hdl_implementation Attributes_**

■ hdl_component on page 1191

■ language on page 1191


```
Analysis—List
```
September 2017 1099 Product Version 17.1

**_hdl_inst Attributes_**

■ component on page 1192

■ hdl_architecture on page 1192

■ hdl_block on page 1192

**_hdl_label Attributes_**

■ hdl_architecture on page 1193

■ hdl_block on page 1193

**_hdl_lib Attributes_**

■ architectures on page 1194

■ components on page 1194

■ configurations on page 1194

■ packages on page 1194

■ packages on page 1194

**_hdl_operator Attributes_**

■ hdl_lib on page 1195

■ hdl_pins on page 1195

■ signed on page 1195

**_hdl_package Attributes_**

■ default_location on page 1197

■ hdl_lib on page 1197

■ location on page 1197

■ subprograms on page 1198


```
Analysis—List
```
September 2017 1100 Product Version 17.1

**_hdl_parameter Attribute_**

■ hdl_architecture on page 1199

■ hdl_component on page 1199

■ hdl_parameter on page 1200

**_hdl_pin Attributes_**

■ direction on page 1201

■ hdl_architecture on page 1201

■ hdl_component on page 1201

■ hdl_operator on page 1202

**_hdl_procedure Attributes_**

■ hdl_architecture on page 1203

■ hdl_block on page 1203

**_hdl_subprogram Attributes_**

■ hdl_architecture on page 1204

■ hdl_block on page 1204

■ hdl_package on page 1204

**_hinst Attributes_**

■ area on page 1205

■ constants on page 1205

■ design on page 1205

■ dont_touch_effective on page 1206

■ dont_touch_sources on page 1207

■ exceptions on page 1207

■ hdl_instantiated on page 1208


```
Analysis—List
```
September 2017 1101 Product Version 17.1

■ hinst on page 1208

■ hinsts on page 1209

■ hnets on page 1209

■ hpin_busses on page 1209

■ hpins on page 1209

■ hport_busses on page 1210

■ hports on page 1210

■ inherited_preserve on page 1210

■ insts on page 1212

■ inverted_phase on page 1212

■ is_macro on page 1212

■ is_negative_level_sensitive on page 1213

■ is_physical on page 1213

■ is_positive_level_sensitive on page 1213

■ lib_cells on page 1213

■ local_hinsts on page 1214

■ local_hnets on page 1214

■ local_hpins on page 1214

■ local_insts on page 1215

■ local_pins on page 1215

■ module on page 1215

■ net_area on page 1215

■ nets on page 1216

■ parent on page 1216

■ pg_hnets on page 1216

■ pg_nets on page 1216

■ pg_pins on page 1217


```
Analysis—List
```
September 2017 1102 Product Version 17.1

■ pin_count on page 1217

■ pins on page 1217

■ retime_original_registers on page 1218

■ slack on page 1218

■ timing_case_disabled_arcs on page 1219

■ timing_case_disabled_arcs_by_mode on page 1219

■ unique_versions on page 1220

_hnet Attributes_

■ design on page 1221

■ drivers on page 1221

■ hinst on page 1221

■ is_constant on page 1222

■ is_driven_by_supply0 on page 1222

■ is_driven_by_supply1 on page 1222

■ is_ideal on page 1222

■ is_part_of_bus on page 1223

■ loads on page 1223

■ net on page 1224

■ num_drivers on page 1224

■ num_loads on page 1224

■ type on page 1225

■ unique_versions on page 1225

_hpin Attributes_

■ arrival_max_fall on page 1226

■ arrival_max_rise on page 1226


```
Analysis—List
```
September 2017 1103 Product Version 17.1

■ arrival_min_fall on page 1226

■ arrival_min_rise on page 1226

■ boundary_optimize_hpin_invertible on page 1227

■ capacitance_max_fall on page 1227

■ capacitance_max_rise on page 1228

■ capacitance_min_fall on page 1228

■ capacitance_min_rise on page 1229

■ capturer on page 1229

■ causes_ideal_net on page 1229

■ clock_sense_logical_stop_propagation on page 1230

■ clock_sense_negative on page 1230

■ clock_sense_positive on page 1230

■ clock_sense_stop_propagation on page 1231

■ clock_sources_inverted on page 1231

■ clock_sources_non_inverted on page 1232

■ clocks on page 1232

■ connect_delay on page 1232

■ delay_max_fall on page 1233

■ delay_max_rise on page 1233

■ delay_min_fall on page 1233

■ delay_min_rise on page 1234

■ direction on page 1234

■ drivers on page 1235

■ endpoint on page 1235

■ exceptions on page 1235

■ external_delays on page 1236

■ external_net_wire_capacitance on page 1236


```
Analysis—List
```
September 2017 1104 Product Version 17.1

■ generates_clocks on page 1237

■ hinst on page 1237

■ hnet on page 1238

■ hport on page 1238

■ is_physical on page 1238

■ launcher on page 1238

■ lib_pins on page 1239

■ loads on page 1239

■ min_slew on page 1239

■ min_timing_arcs on page 1240

■ net on page 1240

■ pg_hnet on page 1241

■ pg_net on page 1241

■ propagated_clocks on page 1241

■ propagated_ideal_network on page 1243

■ rf_slack on page 1243

■ slack_max on page 1244

■ slack_max_edge on page 1244

■ slack_max_fall on page 1244

■ slack_max_rise on page 1245

■ slew on page 1245

■ slew_by_mode on page 1246

■ startpoint on page 1246

■ timing_arcs on page 1246

■ timing_case_computed_value on page 1247

■ timing_info on page 1247

■ timing_info_favor_startpoint on page 1249


```
Analysis—List
```
September 2017 1105 Product Version 17.1

■ unique_versions on page 1249

■ wire_capacitance on page 1250

■ wire_length on page 1251

■ wire_resistance on page 1251

■ wireload_model on page 1251

_hpin_bus Attributes_

■ bits on page 1253

■ direction on page 1253

■ hinst on page 1253

■ hport_bus on page 1254

_hport Attributes_

■ boundary_optimize_hpin_invertible on page 1255

■ bus on page 1255

■ capacitance_max_fall on page 1256

■ capacitance_max_rise on page 1256

■ capacitance_min_fall on page 1256

■ capacitance_min_rise on page 1257

■ causes_ideal_net on page 1257

■ direction on page 1258

■ drivers on page 1258

■ external_net_wire_capacitance on page 1259

■ hpin on page 1260

■ loads on page 1260

■ net on page 1260

■ pg_hnet on page 1261


```
Analysis—List
```
September 2017 1106 Product Version 17.1

■ pg_net on page 1261

■ unique_versions on page 1261

■ wire_capacitance on page 1262

■ wire_length on page 1263

■ wire_resistance on page 1263

_hport_bus Attributes_

■ bits on page 1264

■ direction on page 1264

■ hpin_bus on page 1265

■ order on page 1265

_inst Attributes_

■ area on page 1266

■ base_cell on page 1266

■ design on page 1266

■ dont_touch_effective on page 1266

■ dont_touch_sources on page 1267

■ exceptions on page 1268

■ hdl_instantiated on page 1268

■ hinst on page 1269

■ inherited_preserve on page 1269

■ inverted_phase on page 1275

■ is_black_box on page 1271

■ is_buffer on page 1271

■ is_combinational on page 1271

■ is_flop on page 1271


```
Analysis—List
```
September 2017 1107 Product Version 17.1

■ is_inverter on page 1272

■ is_latch on page 1273

■ is_macro on page 1273

■ is_master_slave_flop on page 1274

■ is_master_slave_lssd_flop on page 1274

■ is_memory on page 1274

■ is_negative_level_sensitive on page 1274

■ is_pad on page 1275

■ is_physical on page 1276

■ is_positive_level_sensitive on page 1276

■ is_sequential on page 1276

■ is_tristate on page 1277

■ lib_cells on page 1277

■ negative_edge_clock on page 1277

■ parent on page 1278

■ pg_nets_ls on page 1278

■ pg_pins on page 1278

■ pins on page 1279

■ primitive_function on page 1279

■ relaxed_seq_map_constraints on page 1280

■ retime_original_registers on page 1280

■ slack on page 1280

■ std_cell_main_rail_pin on page 1281

■ timing_case_disabled_arcs on page 1281

■ timing_case_disabled_arcs_by_mode on page 1282

■ timing_model on page 1282

■ tristate on page 1283


```
Analysis—List
```
September 2017 1108 Product Version 17.1

■ unique_versions on page 1283

**_message_group Attributes_**

■ is_user on page 1284

_module Attributes_

■ constant_0_loads on page 1285

■ constant_0_nets on page 1285

■ constant_1_loads on page 1285

■ constant_1_nets on page 1286

■ design on page 1286

■ entity_name on page 1286

■ hdl_elab_command_params on page 1287

■ hdl_parameters on page 1288

■ hdl_pipeline_comp on page 1288

■ hdl_vdp_list on page 1289

■ hinsts on page 1289

■ insts_area on page 1289

■ language on page 1290

■ library_name on page 1290

■ logic_abstract on page 1290

■ logical_hier on page 1291

■ net_area on page 1291

■ physical_cell_area on page 1291

■ protected on page 1292

■ wireload on page 1292

■ wireload on page 1292


```
Analysis—List
```
September 2017 1109 Product Version 17.1

_net Attributes_

■ design on page 1293

■ dont_touch_effective on page 1293

■ drivers on page 1294

■ hinst on page 1294

■ hnets on page 1294

■ is_constant on page 1295

■ is_ideal on page 1295

■ loads on page 1295

■ num_drivers on page 1296

■ num_loads on page 1296

**_pcell Attributes_**

■ design on page 1297

**_pg_hnet Attributes_**

■ design on page 1298

■ hinst on page 1298

■ pins on page 1298

**_pg_net Attributes_**

■ design on page 1299

■ hinst on page 1299

■ inst on page 1299

■ pins on page 1300

■ sub_pg_nets on page 1300

■ upper_pg_net on page 1300


```
Analysis—List
```
September 2017 1110 Product Version 17.1

_pg_pin Attributes_

■ base_pin on page 1301

■ design on page 1301

■ direction on page 1301

■ drivers on page 1302

■ hinst on page 1302

■ hnet on page 1302

■ inst on page 1303

■ is_async on page 1303

■ is_data on page 1304

■ is_physical on page 1304

■ is_std_cell_main_rail on page 1304

■ loads on page 1304

■ net on page 1305

■ pg_hnet on page 1305

■ pg_net on page 1305

■ pg_type on page 1306

■ physical on page 1306

■ unique_versions on page 1306

_pin Attributes_

■ arrival_max_fall on page 1308

■ arrival_max_rise on page 1308

■ arrival_min_fall on page 1308

■ arrival_min_rise on page 1308

■ base_pin on page 1309

■ capacitance_max_fall on page 1309


```
Analysis—List
```
September 2017 1111 Product Version 17.1

■ capacitance_max_rise on page 1309

■ capacitance_min_fall on page 1310

■ capacitance_min_rise on page 1310

■ capturer on page 1310

■ causes_ideal_net on page 1311

■ clock_sense_logical_stop_propagation on page 1311

■ clock_sense_negative on page 1312

■ clock_sense_positive on page 1312

■ clock_sense_stop_propagation on page 1312

■ clock_sources_inverted on page 1313

■ clock_sources_non_inverted on page 1313

■ clocks on page 1314

■ connect_delay on page 1314

■ delay_max_fall on page 1314

■ delay_max_rise on page 1315

■ delay_min_fall on page 1315

■ delay_min_rise on page 1316

■ direction on page 1316

■ endpoint on page 1317

■ exceptions on page 1317

■ external_delays on page 1318

■ external_net_wire_capacitance on page 1318

■ generates_clocks on page 1318

■ hnet on page 1319

■ inst on page 1319

■ is_async on page 1319

■ is_data on page 1320


```
Analysis—List
```
September 2017 1112 Product Version 17.1

■ is_physical on page 1320

■ launcher on page 1320

■ lib_pins on page 1321

■ min_slew on page 1321

■ min_timing_arcs on page 1322

■ net on page 1322

■ pg_hnet on page 1323

■ pg_net on page 1323

■ physical on page 1323

■ propagated_clocks on page 1324

■ propagated_ideal_network on page 1325

■ rf_slack on page 1326

■ slack_max on page 1326

■ slack_max_edge on page 1326

■ slack_max_fall on page 1327

■ slack_max_rise on page 1327

■ slew on page 1327

■ slew_by_mode on page 1328

■ startpoint on page 1328

■ timing_arcs on page 1329

■ timing_case_computed_value on page 1329

■ timing_info on page 1330

■ timing_info_favor_startpoint on page 1331

■ unique_versions on page 1332

■ wire_capacitance on page 1333

■ wire_length on page 1334

■ wire_resistance on page 1334


```
Analysis—List
```
September 2017 1113 Product Version 17.1

■ wireload_model on page 1334

**_pnet Attributes_**

■ design on page 1336

_port Attributes_

■ arrival_max_fall on page 1337

■ arrival_max_rise on page 1337

■ arrival_min_fall on page 1337

■ arrival_min_rise on page 1337

■ bus on page 1338

■ capacitance_max_fall on page 1338

■ capacitance_max_rise on page 1338

■ capacitance_min_fall on page 1339

■ capacitance_min_rise on page 1339

■ capturer on page 1339

■ causes_ideal_net on page 1340

■ clock_sources_inverted on page 1340

■ clock_sources_non_inverted on page 1341

■ clocks on page 1341

■ connect_delay on page 1341

■ delay_max_fall on page 1342

■ delay_max_rise on page 1342

■ delay_min_fall on page 1343

■ delay_min_rise on page 1343

■ design on page 1343

■ direction on page 1344


```
Analysis—List
```
September 2017 1114 Product Version 17.1

■ endpoint on page 1344

■ exceptions on page 1344

■ external_delays on page 1345

■ external_net_wire_capacitance on page 1346

■ generates_clocks on page 1346

■ hnet on page 1346

■ launcher on page 1347

■ lib_pins on page 1347

■ net on page 1348

■ min_port_delay on page 1347

■ net on page 1348

■ pg_hnet on page 1348

■ pg_net on page 1349

■ port_delay on page 1349

■ propagated_clocks on page 1349

■ slack_max on page 1350

■ slack_max_edge on page 1351

■ slack_max_fall on page 1351

■ slack_max_rise on page 1352

■ slew_by_mode on page 1352

■ startpoint on page 1352

■ ttiming_case_computed_value on page 1353

■ timing_info on page 1354

■ timing_info_favor_startpoint on page 1356

■ unique_versions on page 1356

■ wire_capacitance on page 1357

■ wire_length on page 1357


```
Analysis—List
```
September 2017 1115 Product Version 17.1

■ wire_resistance on page 1358

_port_bus Attributes_

■ bits on page 1359

■ design on page 1359

■ direction on page 1359

■ order on page 1360

**_region Attributes_**

■ design on page 1361

_root Attributes_

■ active_operating_conditions on page 1362

■ attributes on page 1362

■ base_cells on page 1362

■ commands on page 1363

■ cpu_runtime on page 1363

■ current_design on page 1363

■ designs on page 1363

■ elapsed_runtime on page 1363

■ hdl_libraries on page 1364

■ init_physical_only on page 1364

■ init_prototype_design on page 1364

■ init_state on page 1364

■ init_timing_enabled on page 1365

■ layers on page 1365

■ level_shifter_groups on page 1365

■ lib_cell_sets on page 1365


```
Analysis—List
```
September 2017 1116 Product Version 17.1

■ libraries on page 1365

■ library_domains on page 1366

■ library_sets on page 1366

■ load_average on page 1366

■ memory_usage on page 1366

■ messages on page 1366

■ mmmc_designs_spec on page 1366

■ oa_ref_lib on page 1367

■ obj_types on page 1367

■ opconds on page 1367

■ peak_memory on page 1367

■ peak_physical_memory_usage on page 1367

■ physical_memory_usage on page 1368

■ platform_wordsize on page 1368

■ real_runtime on page 1368

■ sites on page 1368

■ source_of_via_resistance on page 1369

■ super_thread_peak_memory on page 1369

■ super_thread_runtime on page 1369

■ timing_conditions on page 1370

■ via_resistance on page 1370

■ vias on page 1370

**_route_rule Attributes_**

■ design on page 1371


```
Analysis—List
```
September 2017 1117 Product Version 17.1

**_row Attributes_**

■ design on page 1372

**_slot Attributes_**

■ design on page 1373

**_specialnet Attributes_**

■ design on page 1374

**_style Attributes_**

■ design on page 1375

**_track Attributes_**

■ design on page 1376

_timing_bin Attributes_

■ design on page 1377

■ is_sub_bin on page 1377

■ path_count on page 1377

■ paths on page 1378

■ root on page 1378

■ timing_bin on page 1378

_timing_path Attributes_

■ bin on page 1379

■ endpoint on page 1379

■ exceptions on page 1379

■ slack on page 1380


```
Analysis—List
```
September 2017 1118 Product Version 17.1

■ startpoint on page 1380

■ timing_bin on page 1381


```
Analysis—bump Attributes
```
September 2017 1119 Product Version 17.1

**bump Attributes**

**design**

design _design_

**Read-only** bump attribute. Returns the design to which this bump belongs.


```
Analysis—clock Attributes
```
September 2017 1120 Product Version 17.1

**clock Attributes**

**actual_period**

actual_period

**Read-only** clock attribute. Returns the real clock period of the clock. You can also derive
the real clock period (specified in picoseconds)by divding the value of the period attribute
by the value of the divide_period attribute.

**Related Information**

**clock_domain**

clock_domain _domain_

**Read-only** clock attribute. Returns the (timing) domain of the clock.

**clock_groups**

clock_groups _groups_

**Read-only** clock attribute. Returns the clock goups that the clock belongs to.

**Related Information**

**clock_sense_logical_stop_propagation**

clock_sense_logical_stop_propagation {hpin|pin|constant|pg_pin|hport|port}...

**Read-only** clock attribute. Returns the pins where the propagation of the clock is stopped.

Set by this command: create_clock

Related attributes: (clock) divide_period on page 1124

```
(clock) period on page 1129
```
Related command: set_clock_groups


```
Analysis—clock Attributes
```
September 2017 1121 Product Version 17.1

**clock_sense_negative**

clock_sense_negative { _constant_ | _hpin_ | _hport_ | _pg_pin_ | _pin_ | _port_ }...

**Read-only** clock attribute. Returns the pins that propagate the negative sense of this clock.

**Related Information**

**clock_sense_positive**

clock_sense_positive { _constant_ | _hpin_ | _hport_ | _pg_pin_ | _pin_ | _port_ }...

**Read-only** clock attribute. Returns the pins that propagate the positive sense of this clock.

**Related Information**

**clock_sense_stop_propagation**

clock_sense_stop_propagation { _constant_ | _hpin_ | _hport_ | _pg_pin_ | _pin_ | _port_ } ...

**Read-only** clock attribute. Returns the pins that stop propagation of the clock.

Set by this command: set_clock_sense -negative

Related attributes: (hpin) clock_sense_negative on page 1230

```
(pin) clock_sense_negative on page 1312
(clock) clock_sense_positive on page 1121
(clock) clock_sense_stop_propagation on page 1121
```
Set by this command: set_clock_sense -negative

Related attributes: (hpin) clock_sense_positive on page 1230

```
(pin) clock_sense_positive on page 1312
(clock) clock_sense_negative on page 1121
(clock) clock_sense_stop_propagation on page 1121
```

```
Analysis—clock Attributes
```
September 2017 1122 Product Version 17.1

**Related Information**

**delay_max_fall**

delay_max_fall _delay_

**Read-only** clock attribute. Returns the assumed input maximal falling slew at the clock pins
using this clock.

**Related Information**

**delay_max_rise**

delay_max_rise _delay_

**Read-only** clock attribute. Returns the assumed input maximal rising slew at the clock pins
using this clock.

**Related Information**

Set by this command: set_clock_sense -stop_propagation

Related attributes: (hpin) clock_sense_stop_propagation on page 1231

```
(pin) clock_sense_stop_propagation on page 1312
(clock) clock_sense_negative on page 1121
(clock) clock_sense_positive on page 1121
```
Related attributes: (hpin) delay_max_fall on page 1233

```
(pin) delay_max_fall on page 1314
(port) delay_max_fall on page 1342
```
Related attributes: (hpin) delay_max_rise on page 1233

```
(pin) delay_max_rise on page 1315
(port) delay_max_rise on page 1342
```

```
Analysis—clock Attributes
```
September 2017 1123 Product Version 17.1

**delay_min_fall**

delay_min_fall _delay_

**Read-only** clock attribute. Returns the assumed input minimal falling slew at the clock pins
using this clock.

**Related Information**

**delay_min_rise**

delay_min_rise _delay_

**Read-only** clock attribute. Returns the assumed input minimal rising slew at the clock pins
using this clock.

**Related Information**

**design**

design _design_

**Read-only** clock attribute. Returns the design to which this clock belongs.

**divide_by**

divide_by _integer_

**Read-only** clock attribute. Returns the value specified using the -divide_by option of the
create_generated_clock command.

Related attributes: (hpin) delay_min_fall on page 1233

```
(pin) delay_min_fall on page 1315
(port) delay_min_fall on page 1343
```
Related attributes: (hpin) delay_min_rise on page 1234

```
(pin) delay_min_rise on page 1316
(port) delay_min_rise on page 1343
```

```
Analysis—clock Attributes
```
September 2017 1124 Product Version 17.1

**Related Information**

**divide_fall**

divide_fall _integer_

**Read-only** clock attribute. Returns the value specified using the -divide_fall option of
the create_clock command.

**Related Information**

**divide_period**

divide_period _integer_

**Read-only** clock attribute. Returns the value specified using the -divide_period option
of the create_clock command.

**Related Information**

**divide_rise**

divide_rise _integer_

**Read-only** clock attribute. Returns the value specified using the -divide_rise option
of the create_clock command.

Set by this command: create_generated_clock

Set by this command: create_clock

Related attributes: (test_clock) divide_fall on page 1631

```
(test_signal) divide_fall on page 1640
fall on page 1127
```
Set by this command: create_clock

Related attributes: (test_clock) divide_period on page 1631

```
(test_signal) divide_period on page 1640
period on page 1129
```

```
Analysis—clock Attributes
```
September 2017 1125 Product Version 17.1

**Related Information**

**divide_waveform**

divide_waveform _integer_list_

**Read-only** clock attribute. Returns a list of integers that is used together with the values of
the waveform attribute. The values of the waveform attribute are used as nominators, while
the corresponding values of the divide_waveform attribute are used as denominators to
determine edge changes during the clock period.

**Example**

In the example below a new clock is generated using the edges of a source clock. Since the
generated clock refers to six edges, the difference between 2 edges in the generated clock is
1/5 the of the period of the generated clock. So edge 2 has nominator 1 and denominator 5.
Since the last edge of any generated clock corresponds to the end of the period, it does not
need to be included in the list because its nominator and denominator are always equal.

genus@root:> create_clock -period 30 -name clk ports_in/clk
genus@root:> create_generated_clock -name genclck -source ports_in/clk \
-edges {1 2 4 5 6} flop/CK

**Related Information**

**duty_cycle**

duty_cycle _float_

**Read-only** clock attribute. Returns the duty cycle of of the generated clock.

Set by this command: create_clock

Related attributes: (test_clock) divide_rise on page 1632

```
(test_signal) divide_rise on page 1640
rise on page 1130
```
Set by this command: create_generated_clock

Related attribute: waveform on page 1131


```
Analysis—clock Attributes
```
September 2017 1126 Product Version 17.1

**Related Information**

**edges**

edges _string_

**Read-only** clock attribute. Returns the list of edges of the generated clock.

**edge_shift**

edge_shift _string_

**Read-only** clock attribute. Returns how much each of the edges of the generated clock is
shifted.

**exceptions**

exceptions _string_

**Read-only** clock attribute. Returns a list of all the timing exceptions that were applied to the
specified clock.

**Related Information**

Set by this command: create_generated_clock

Affected by these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
```
Related attributes: (cost_group) exceptions on page 1137

```
(external_delay) exceptions on page 1174
(hinst) exceptions on page 1207
(hpin) exceptions on page 1235
(inst) exceptions on page 1268
(pin) exceptions on page 1317
```

```
Analysis—clock Attributes
```
September 2017 1127 Product Version 17.1

**fall**

fall _integer_

**Read-only** clock attribute. Returns the value specified using the -fall option of the
create_clock command.

**Related Information**

**generated_clocks**

generated_clocks _list_of_clocks_

**Read-only** clock attribute. Returns the list of clocks generated from this clock.

**Related Information**

**is_generated**

is_generated {false | true}

**Read-only** clock attribute. Indicates whether this clock is a generated clock.

**is_inverted**

is_inverted {false | true}

**Read-only** clock attribute. Indicates whether this generated clock is inverted.

```
(port) exceptions on page 1344
(timin_path) exceptions on page 1379
```
Set by this command: create_clock

Related attributes: divide_fall on page 1124

```
(test_clock) divide_fall on page 1631
(test_signal) divide_fall on page 1640
```
Set by this command: create_generated_clock


```
Analysis—clock Attributes
```
September 2017 1128 Product Version 17.1

**Related Information**

**is_library_created**

is_library_created {false | true}

**Read-only** clock attribute. Indicates whether this clock is generated by the libcell.

**is_propagated**

is_propagated {false | true}

**Read-only** clock attribute. Indicates whether this clock is propagated.

**master_clock**

master_clock _clock_

**Read-only** clock attribute. Returns the value specified using the -master_clock option
of the create_generated_clock command.

**Related Information**

**master_source**

master_source { _hpin_ | _pin_ | _constant_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** clock attribute. Returns the value specified using the -source option of the
create_generated_clock command.

**Related Information**

Set by this command: create_generated_clock

Set by this command: create_generated_clock

Set by this command: create_generated_clock


```
Analysis—clock Attributes
```
September 2017 1129 Product Version 17.1

**min_pulse_width_high**

min_pulse_width_high _float_

**Read-only** clock attribute. Returns the minimum pulse width constraint on the high signal
level of the clock.

**Related Information**

**min_pulse_width_low**

min_pulse_width_low _float_

**Read-only** clock attribute. Returns the minimum pulse width constraint on the low signal
level of the clock.

**Related Information**

**multiply_by**

multiply_by _integer_

**Read-only** clock attribute. Returns the factor by which the frequency of the generated clock
is multiplied,

**period**

period _integer_

**Read-only** clock attribute. Returns the value specified using the -period option of the
create_clock command.

To derive the real clock period (specified in picoseconds), you can divide the value of the
period attribute by the value of the divide_period attribute.

Related attribute: min_pulse_width on page 693

Related attribute: min_pulse_width on page 693


```
Analysis—clock Attributes
```
September 2017 1130 Product Version 17.1

**Related Information**

**rise**

rise _integer_

**Read-only** clock attribute. Returns the value specified using the -rise option of the
create_clock command.

**Related Information**

**sources**

sources _pin_list_

**Read-only** clock attribute. Returns a list of pins, or ports, or constants that are sources of
the clock signal.

**view_name**

view_name _analysis_view_

**Read-only** clock attribute. Returns the name of the analysis_view to which the clock
applies in case of multi-mode analysis.

Set by this command: create_clock

Related attributes: divide_period on page 1124

```
(test_clock) divide_period on page 1631
(test_signal) divide_period on page 1640
```
Set by this command: create_clock

Related attributes: divide_rise on page 1124

```
(test_clock) divide_rise on page 1632
(test_signal) divide_rise on page 1640
```

```
Analysis—clock Attributes
```
September 2017 1131 Product Version 17.1

**waveform**

waveform _integer_list_

**Read-only** clock attribute. Returns a list of integers that together with the values of the
divide_waveform attribute determine the waveform of the clock. The values of the
waveform attribute are used as nominators, while the corresponding values of the
divide-waveform attribute are used as denominators to determine edge changes in the clock
period.

**Related Information**

Set by this command: create_generated_clock

Related attribute: divide_waveform on page 1125


```
Analysis—constant Attributes
```
September 2017 1132 Product Version 17.1

**constant Attributes**

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** constant attribute. Returns the maximum capacitance of the net driving this
constant for a fall transition. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** constant attribute. Returns the maximum capacitance of the net driving this
constant for a rise transition. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

Related attributes: (hpin) capacitance_max_fall on page 1227

```
(hport) capacitance_max_fall on page 1256
(pin) capacitance_max_fall on page 1309
(port) capacitance_max_fall on page 1338
```
Related attributes: (hpin) capacitance_max_rise on page 1228

```
(hport) capacitance_max_rise on page 1256
(pin) capacitance_max_rise on page 1309
(port) capacitance_max_rise on page 1338
```

```
Analysis—constant Attributes
```
September 2017 1133 Product Version 17.1

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** constant attribute. Returns the minimum capacitance of the net driving this
constant for a fall transition. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** constant attribute. Returns the minimum capacitance of the net driving this
constant for a rise transition. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**design**

design _design_

**Read-only** constant attribute. Returns the design to which this constant belongs.

Related attributes: (hpin) capacitance_min_fall on page 1228

```
(hport) capacitance_min_fall on page 1256
(pin) capacitance_min_fall on page 1310
(port) capacitance_min_fall on page 1339
```
Related attributes: (hpin) capacitance_min_rise on page 1229

```
(hport) capacitance_min_rise on page 1257
(pin) capacitance_min_rise on page 1310
(port) capacitance_min_rise on page 1339
```

```
Analysis—constant Attributes
```
September 2017 1134 Product Version 17.1

**external_net_wire_capacitance**

external_net_wire_capacitance {no_value | _float_ }

**Read-only** constant attribute. Returns the external wire capacitance (in femtofarad) seen
at this constant. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**hinst**

hinst _hinst_

**Read-only** constant attribute. Returns the hierarchical instance that the constant belongs
to.

**Related Information**

Related attributes: (hpin) external_net_wire_capacitance on page 1236

```
(hport) external_net_wire_capacitance on page 1259
(pin) external_net_wire_capacitance on page 1318
(port) external_net_wire_capacitance on page 1346
```
Related attributes: (hinst) hinst on page 1208

```
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
(inst) hinst on page 1269
(net) hinst on page 1294
(pg_pin) hinst on page 1302
```

```
Analysis—constant Attributes
```
September 2017 1135 Product Version 17.1

**unique_versions**

unique_versions _string_

**Read-only** constant attribute. Returns a list of the unique uses of a constant from a
collection of constants. An object can have multiple object versions in the design. Use this
attribute to get all the objects it represents.

**Related Information**

**wire_capacitance**

wire_capacitance _float_

**Read-only** constant attribute. Returns the wire-capacitance of a constant’s net. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Example**

The following command returns the wire capacitance of the constant’s net:

get_db constant:inst1/0 .wire_capacitance
0.0

**Related Information**

Related command: report_timing

Related attributes: (hinst) unique_versions on page 1220

```
(hnet) unique_versions on page 1225
(hpin) unique_versions on page 1249
(hport) unique_versions on page 1261
(inst) unique_versions on page 1283
(pin) unique_versions on page 1332
(pg_pin) unique_versions on page 1306
(port) unique_versions on page 1356
```
Related attributes: (hpin) wire_capacitance

```
(hport) wire_capacitance
(pin) wire_capacitance
```

```
Analysis—constant Attributes
```
September 2017 1136 Product Version 17.1

**wire_length**

wire_length {no_value | _float_ }

**Read-only** constant attribute. Returns the wire length of the net connected to the given
constant. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Note:** The value for constant objects is zero.

**Related Information**

**wire_resistance**

wire_resistance {no_value | _float_ }

**Read-only** constant attribute. Returns the net resistance of a constant’s net in kilohms.
Resolution is 1/1000. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

```
(port) wire_capacitance
```
Related attributes: (hpin) wire_length on page 1251

```
(hport) wire_length on page 1263
(pin) wire_length on page 1334
(port) wire_length on page 1357
```
Related attributes: (hpin) wire_resistance

```
(hport) wire_resistance
(pin) wire_resistance
(port) wire_resistance
```

```
Analysis—cost_group Attributes
```
September 2017 1137 Product Version 17.1

**cost_group Attributes**

**design**

design _design_

**Read-only** cost_group attribute. Returns the design to which this cost_group belongs.

**exceptions**

exceptions _string_

**Read-only** cost_group attribute. Returns a list of all the timing exceptions that were
applied to the specified cost group.

**Related Information**

Affected by these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
```
Related attributes: (clock) exceptions on page 1126

```
(external_delay) exceptions on page 1174
(hinst) exceptions on page 1207
(hpin) exceptions on page 1235
(inst) exceptions on page 1268
(pin) exceptions on page 1317
(port) exceptions on page 1344
(timin_path) exceptions on page 1379
```

```
Analysis—cost_group Attributes
```
September 2017 1138 Product Version 17.1

**slack**

slack {no_value | _float_ }

**Read-only** cost_group attribute. Returns the worst slack of the cost group in picoseconds.
The resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: (design) slack on page 1163

```
(hinst) slack on page 1218
(inst) slack on page 1280
(timing_path) slack on page 1380
```

```
Analysis—cost_group Attributes
```
September 2017 1139 Product Version 17.1

**tns**

tns _string_

**Read-only** cost_group attribute. Returns the sum (or total) of all worst negative slacks of
all endpoints in the cost group in picoseconds. If the worst slack of a cost group is positive, a
value of 0 will be reported. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Example**

Assume a cost group has two endpoints, A and B, whose worst slack is -10 and +10
respectively. In this case, the tns value of the cost group returns -10, because the slack value
of +10 is treated as zero slack.

**Related Information**

Related command: report_timing

Related attribute: (design) tns on page 1164


```
Analysis—def_pin Attributes
```
September 2017 1140 Product Version 17.1

**def_pin Attributes**

**design**

design _design_

**Read-only** def_pin attribute. Returns the design to which this def_pin belongs.


```
Analysis—design Attributes
```
September 2017 1141 Product Version 17.1

**design Attributes**

**analysis**

analysis _list_of_timing_bins_

**Read-only** design attribute. Returns a list of timing_bin objects in the design.

**analysis_views**

analysis_views _list_of_analysis_views_

**Read-only** design attribute. Returns a list of analysis views (objects) in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**average_net_length**

average_net_length _float_

**Read-only** design attribute. Computes the average net length of the design in microns. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**constant_0_loads**

constant_0_loads _list_of_pins_and_ports_

**Read-only** design attribute. Returns a list of pins, ports, and busses in the design driven by
constant 0. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

Related commands: generate_reports

```
report_qor
summary_table
```

```
Analysis—design Attributes
```
September 2017 1142 Product Version 17.1

**Related Information**

**constant_0_nets**

constant_0_nets _list_of_nets_

**Read-only** design attribute. Returns a list of nets driven by constant 0. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**constant_1_loads**

constant_1_loads _list_of_pins_and_ports_

**Read-only** design attribute. Returns a list of pins, ports, and busses in the design driven by
constant 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**constant_1_nets**

constant_1_nets _list_of_nets_

**Read-only** design attribute. Returns a list of nets driven by constant 1. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

Related attributes: (module) constant_0_loads on page 1285

Related attributes: (module) constant_0_nets on page 1285

Related attributes: (module) constant_1_loads on page 1012

Related attributes: (module) constant_1_nets on page 1286


```
Analysis—design Attributes
```
September 2017 1143 Product Version 17.1

**constants**

constants _list_of_constants_

**Read-only** design attribute. Returns a list of constant objects in the design.

**Related Information**

**constraint_modes**

constraint_modes _list_of_constraint_modes_

**Read-only** design attribute. Returns a list of the constraint modes (objects) in the design.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**cost_groups**

cost_groups _list_of_cost_groups_

**Read-only** design attribute. Returns a list of the cost groups (objects) in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**delay_corners**

delay_corners _list_of_delay_corners_

**Read-only** design attribute. Returns a list of the delay corners (objects) in the design. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

Related attributes: (hinst) constants on page 1205


```
Analysis—design Attributes
```
September 2017 1144 Product Version 17.1

**dont_touch_effective**

dont_touch_effective {const_prop_delete_ok | const_prop_size_delete_ok | delete_ok
| map_size_ok | size_delete_ok | size_ok | size_same_height_ok | none | false
| true}

**Read-only** design attribute. Defines the effective (most pessimistic) preservation status of
a design during optimization. This attribute can have the following values:

**Related Information**

const_prop_delete_ok Indicates that the instance can be deleted and that
constants can be propagated through it.

const_prop_size_delete_ok Indicates that the instance can be resized or deleted
and that constants can be propagated through it.

delete_ok Indicates that the instance can be deleted if it has no
fanout, but cannot be resized.

false Indicates that the instance can be mapped, sized,
deleted, and that constants can be propagated through
it.

map_size_ok Indicates that the instance can be mapped or sized (but
not deleted). Applies only to sequential instances so
cannot be applied on the module or hinst object.

none Indicates that the instance is unconstrained.

size_delete_ok Indicates that the instance can be resized or deleted if it
has no fanout.

size_ok Indicates that the instance can only be resized.

size_same_height_ok Indicates that the instance can only be resized to a cell
of the same height.

true Indicates that the instance can not be touched or
optimized.

Related attribute: (hinst) dont_touch_effective on page 1266

```
(inst) dont_touch_effective on page 1266
(net) dont_touch_effective on page 1293
```

```
Analysis—design Attributes
```
September 2017 1145 Product Version 17.1

**dynamic_power_view**

dynamic_power_view _analysis_view_

**Read-only** design attribute. Returns the analysis_view that is used for dynamic power
analysis.

**enc_config_file**

enc_config_file _string_

**Read-only** design attribute. Returns the name of the Innovus configuration file that was
read into this Genus session. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**enc_globals_file**

enc_globals_file _string_

**Read-only** design attribute. Returns the name of the Innovus globals file that was read into
this Genus session. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**entity_name**

entity_name _string_

**Read-only** design attribute. Returns the name of the Verilog module or the VHDL entity
from which the design is derived.

**Related Information**

**external_delays**

external_delays _list_of_external_delays_

**Read-only** design attribute. Returns a list of the external delays (objects) in the design.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

Related command: read_hdl

Related attribute: (module) entity_name on page 1286


```
Analysis—design Attributes
```
September 2017 1146 Product Version 17.1

**Related Information**

**hdl_all_filelist**

hdl_all_filelist **{** _hdl_library language_standard_ **{** _define_value_ ... **}
{** _hdl_file_ ... **} {** _search_path_ **}}** ...

**Read-only** design attribute. Stores the information required by the read_hdl command to
elaborate the design. The information is stored as a list of values that can be used as options
for the read_hdl command. The list of files includes any ‘include and package files read
into Genus for the specified design.

■ _hdl_library_ is the value for the -library option.

■ _language_standard_ corresponds to one of the following: -v1995, -v2001,
-vhdl1987, -vhdl1193, -vhdl2008, or -sv.

```
For vhdl, the value of the hdl_vhdl_read_version attribute is appended to -vhdl.
```
■ _define_value_ is the value for the -define option (default: SYNTHESIS)

■ _hdl_file_ corresponds to the list of files required to elaborate the design.

■ _search_path_ is the directory of the location of the HDL files. An empty value signifies
the current directory.

Since the attribute contains only those files that have been used during elaboration, you can
use this attribute to prune unnecessary read_hdl commands from your scripts.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Example**

Consider the following RTL files:

File top.v

```
module top(a,b);
input [1:0] a;
```
Set by these commands: set_input_delay

```
set_output_delay
```
Related attributes: (hpin) external_delays on page 1236

```
(pin) external_delays on page 1318
(port) external_delays on page 1345
```

```
Analysis—design Attributes
```
September 2017 1147 Product Version 17.1

```
output [1:0] b;
bot u1(.x(a),.y(b));
endmodule
```
File bot.v

```
`include "siz.h"
`include "inc.h"
module bot(x,y);
input [`SIZE:0] x;
output [`SIZE:0] y;
wire [`SIZE:0] tmp;
assign y = `ADD(x,tmp);
endmodule
```
File siz.h

```
`define SIZE 1
```
File inc.h

```
`define ADD(a,b) a+b
```
Consider the following script:

```
set_db / .library tutorial.lib
read_hdl top.v
read_hdl bot.v
elab top
```
After elaboration, the hdl_all_filelist for design top will return:

{default -v2001 {SYNTHESIS} {top.v} {}} {default -v2001 {SYNTHESIS} {bot.v siz.h inc.h} {}}

The difference between hdl_filelist and hdl_all_filelist is that
hdl_all_filelist also lists the include files siz.h and inc.h.

**Related Information**

**hdl_elab_command_params**

hdl_elab_command_params **{{** _parameter value_ **}** ... **}**

**Read-only** design attribute. Returns a Tcl-list of the {parameter value} pairs that were
specified as value for the -parameters option of the most recently executed elaborate
command.

Related attributes: (module) hdl_all_filelist on page 1286

```
(design) hdl_filelist on page 412
```

```
Analysis—design Attributes
```
September 2017 1148 Product Version 17.1

**Related Information**

**hdl_parameters**

hdl_parameters **{{** _parameter current_value cmdset default_value_ **}** ... **}**

**Read-only** design attribute. Returns a Tcl list of Tcl lists. There can be as many Tcl lists as
there are parameters and localparams in the top module. Each Tcl list contains four elements:

■ the parameter or localparam name

■ the current parameter value

■ a binary number

```
If the binary number is 1, it indicates that the parameter value was set through the
elaborate -parameters command. For localparam, the status value will
always be 0 because it cannot be overwritten.
```
■ The default value of the parameter before it is overridden during instantiation or using the
elaborate command.

**Related Information**

**hdl_pipeline_comp**

hdl_pipeline_comp {false | true}

**Read-only** design attribute. Specifies whether the module represented by the particular
module object is a pipelined ChipWare component that needs to be retimed.

**Related Information**

Affects this command: elaborate

Related attribute: (module) hdl_elab_command_params on page 1287

Affected by this command: elaborate

Related attribute: (module) hdl_parameters on page 1288

Related attribute: (module) hdl_pipeline_comp on page 1288


```
Analysis—design Attributes
```
September 2017 1149 Product Version 17.1

**hdl_vdp_list**

hdl_vdp_list _string_

**Read-only** design attribute. Returns the list of Genus-ted datapath function primitives
which have been instantiated in the design.

**Related Information**

**hinsts**

hinsts _list_of_hinst_

**Read-only** design attribute. Returns all hierarchical instances in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**hnets**

hnets _list_of_hnets_

**Read-only** design attribute. Returns a list of all hierarchical nets in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

Affected by this command: elaborate

Related attribute: (module) hdl_vdp_list on page 1289

Related attributes: (hinst) hinsts on page 1209

```
(module) hinsts on page 1289
```
Related attributes: (hinst) hnets on page 1209

```
(net) hnets on page 1294
```

```
Analysis—design Attributes
```
September 2017 1150 Product Version 17.1

**hold_views**

hold_views _list_of_analysis_views_

**Read-only** design attribute. Returns a list of hold_view objects in the design.

**hpins**

hpins _list_of_hpins_

**Read-only** design attribute. Returns all hierarchical pins of this hierarchical instance. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**init_state**

init_state _state_

**Read-only** design attribute. Returns the current state of the initialization. The attribute can
have the following values:

Related attribute: (hinst) hpins on page 1209

design_initialized State of the design after successfully reading the HDL files,
netlist, or after elaborating.

initialization_complete State of the design when the design is consistent after
successfully completing init_design.

physical_initialized State of the design when the physical data is loaded after
successfully completing read_physical.

power_initialized State of the design after successfully completing
read_power_intent.

timing_initialized State of the design when the libaries are loaded after
successfully completing read_mmmc.

uninitialized Default value when you start the tool.


```
Analysis—design Attributes
```
September 2017 1151 Product Version 17.1

**Related Information**

**insts**

insts _list_of_insts_

**Read-only** design attribute. Returns all leaf instances in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**insts_area**

insts_area float

**Read-only** design attribute. Returns the cell area of the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**inv_config_file**

inv_config_file _string_

**Read-only** design attribute. Returns the name of the Innovus configuration file that was
read into this Genus session. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

Related attribute: (root) init_state on page 1364

Related attribute: (hinst) insts on page 1212

Related attribute: (module) insts_area on page 1289


```
Analysis—design Attributes
```
September 2017 1152 Product Version 17.1

**inv_globals_file**

inv_globals_file _string_

**Read-only** design attribute. Returns the name of the Innovus globals file that was read into
this Genus session. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**isolation_rules**

isolation_rules

**Read-only** design attribute. Returns the list of isolation_rule objects in the design.

**language**

language _string_

**Read-only** design attribute. Specifies whether the design is a Verilog module or VHDL
entity.

**Related Information**

**leakage_power_view**

leakage_power_view _analysis_view_

**Read-only** design attribute. Returns the analysis_view that is used for leakage power
analysis.

**level_shifter_rules**

level_shifter_rules _list_of_level_shifter_rules_

**Read-only** design attribute. Returns the list of level_shifter_rules in the design.

Related command: read_hdl

Related attribute: (module) language on page 1290


```
Analysis—design Attributes
```
September 2017 1153 Product Version 17.1

**library_name**

library_name _string_

**Read-only** design attribute. Returns the name of the Verilog or VHDL library in which the
module or entity definition is stored. This name corresponds to the name specified with the
-lib option of the read_hdl command. If this option was not specified, the name defaults
to default.

**Related Information**

**local_hinsts**

local_hinsts _list_of_hinsts_

**Read-only** design attribute. Returns a list of hierarchical instances at the top-level (local
level) of the design. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

**local_hnets**

local_hnets _list_of_hnets_

**Read-only** design attribute. Returns a list of all hierarchical nets at the top-level (local level)
of the design. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**local_hpins**

local_hpins _list_of_hpins_

**Read-only** design attribute. Returns a list of all hierarchical pins at the top-level (local level)
of the design. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

Related command: read_hdl

Related attribute: (module) library_name on page 1290

Related attribute: (hinst) local_hinsts on page 1214


```
Analysis—design Attributes
```
September 2017 1154 Product Version 17.1

**Related Information**

**local_insts**

local_insts _lists_of_insts_

**Read-only** design attribute. Returns a list of all leaf instances at the top-level (local level)
of the design. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**local_pins**

local_pins _list_of_pins_

**Read-only** design attribute. Returns a list of the pins of all leaf instances at the top-level
(local level) of the design. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**logic_abstract**

logic_abstract {false | true}

**Read-only** design attribute. Specifies whether the design is inferred as a logic abstract from
an empty module, an entity without an architecture, or an entity whose architecture is empty
in the input design description.

■ If the attribute value is true, the design is considered an empty module with port
directions and bit widths, and is treated as an unresolved reference.

■ If the attribute value is false, the design can be optimized by the generic optimization
engine.

Related attribute: (hinst) local_hpins on page 1214

Related attribute: (hinst) local_insts on page 1215

Related attribute: (hinst) local_hpins on page 1214


```
Analysis—design Attributes
```
September 2017 1155 Product Version 17.1

**Note:** This attribute is ted in the RTL and structural flows.

**Related Information**

**max_cap_cost**

max_cap_cost _string_

**Read-only** design attribute. Returns the sum of the capacitance violations on all pins and
ports in the design. A violation is flagged when the actual capacitance on a pin or port is larger
than the max_capacitance constraint (attribute). This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the vls command
by default.

**Related Information**

**max_fanout_cost**

max_fanout_cost _string_

**Read-only** design attribute. Returns the sum of the fanout violations on all ports in the
design. A violation is flagged when the actual fanout on a port is larger than the max_fanout
constraint (attribute). This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

Affected by this command: elaborate

Related attribute: (module) logic_abstract on page 1290

Related command: report_design_rules

Affected by these attributes: (design) timing_disable_internal_inout_net_arcs on
page 716
(design) max_capacitance on page 875
(lib_pin) max_capacitance on page 342
(pg_lib_pin) max_capacitance on page 386
(port) max_capacitance on page 963

Related attributes: (design) max_fanout_cost on page 1155

```
(design) max_trans_cost on page 1156
```

```
Analysis—design Attributes
```
September 2017 1156 Product Version 17.1

**Related Information**

**max_trans_cost**

max_trans_cost _string_

**Read-only** design attribute. Returns the sum of the transition time violations on all ports in
the design. A violation is flagged when the actual transition time on a port is larger than the
max_transition constraint (attribute). This is a computed attribute. Computed attributes
are potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**min_cap_cost**

min_cap_cost {no_value | _float_ }

**Read-only** design attribute. Returns the sum of the capacitance violations on all pins and
ports in the design. A violation is flagged when the actual capacitance on a pin or port is
smaller than the min_capacitance constraint (attribute). This is a computed attribute.

Related command: report_design_rules

Affected by these attributes: (design) max_fanout on page 876

```
(lib_pin) max_fanout on page 342
(pg_lib_pin) max_fanout on page 386
(port) max_fanout on page 964
```
Related attributes: (design) max_cap_cost on page 1155

```
(design) max_trans_cost on page 1156
```
Related command: report_design_rules

Affected by these attributes: (design) max_transition on page 877

```
(lib_pin) max_transition on page 343
(pg_lib_pin) max_transition on page 387
(port) max_transition on page 965
```
Related attributes: (design) max_cap_cost on page 1155

```
(design) max_fanout_cost on page 1155
```

```
Analysis—design Attributes
```
September 2017 1157 Product Version 17.1

Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**min_fanout_cost**

min_fanout_cost {no_value | _float_ }

**Read-only** design attribute. Returns the sum of the fanout violations on all ports in the
design. A violation is flagged when the actual fanout on a port is smaller than the
min_fanout constraint (attribute). This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**min_trans_cost**

min_trans_cost {no_value | _float_ }

**Read-only** design attribute. Returns the sum of the tranistion time violations on all ports in
the design. A violation is flagged when the actual tranistion time on a port is smaller than the
min_transition constraint (attribute).

**Related Information**

Affected by this attribute: min_capacitance on page 343

Related attributes: (design) min_fanout_cost on page 1157

```
(design) min_trans_cost on page 1157
```
Affected by this attribute: min_fanout on page 343

Related attributes: (design) min_cap_cost on page 1156

```
(design) min_trans_cost on page 1157
```
Affected by this attribute: min_transition on page 344

Related attributes: (design) min_cap_cost on page 1156

```
(design) min_fanout_cost on page 1157
```

```
Analysis—design Attributes
```
September 2017 1158 Product Version 17.1

**modules**

modules _list_of_modules_

**Read-only** design attribute. Returns the list of modules in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**multi_cycles**

multi_cycles _list_of_multi_cycles_

**Read-only** design attribute. Returns a list of multi_cycle objects in the design.

**net_area**

net_area _string_

**Read-only** design attribute. Returns the net area of the design. The area is specified in
terms of the units specified in the library. This is a computed attribute. Computed attributes
are potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**nets**

nets _list_of_nets_

**Read-only** design attribute. Returns the list of all nets in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

Related command: report_area

Related attributes: (hinst) net_area on page 1215

```
(module) net_area on page 1291
```
Related attribute: (hinst) nets on page 1216


```
Analysis—design Attributes
```
September 2017 1159 Product Version 17.1

**num_insts**

num_insts _integer_

**Read-only** design attribute. Returns the number of all leaf instances in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**num_local_hpins**

num_local_hpins _integer_

**Read-only** design attribute. Returns the number of all hierarchical pins directly in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**num_nets**

num_nets _integer_

**Read-only** design attribute. Returns the number of all pg_nets in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**num_pg_nets**

num_pg_nets _integer_

**Read-only** design attribute. Returns the number of all nets in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**obsolete_state**

obsolete_state _string_

**Read-only** design attribute. Returns the current state of the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.


```
Analysis—design Attributes
```
September 2017 1160 Product Version 17.1

**path_adjusts**

path_adjusts _list_of_path_adjusts_

**Read-only** design attribute. Returns a list of path_adjust objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**path_delays**

path_delays _list_of_path_delays_

**Read-only** design attribute. Returns a list of path_delay objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**path_disables**

path_disables _list_of_path_disables_

**Read-only** design attribute. Returns a list of path_disable objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**path_groups**

path_groups _list_of_path_groups_

**Read-only** design attribute. Returns a list of path_group objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**pg_hnets**

pg_hnets _list_of_pg_hnets_

**Read-only** design attribute. Returns the list of pg_hnet objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**pg_nets**

pg_nets _list_of_pg_hnets_


```
Analysis—design Attributes
```
September 2017 1161 Product Version 17.1

**Read-only** design attribute. Returns the list of pg_net objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**physical_cell_area**

physical_cell_area {no_value | _float_ }

**Read-only** design attribute. Computes the cell area of the design using the LEF area
values. The area is specified in terms of the units specified in the library. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**pins**

pins _list_of_pins_

**Read-only** design attribute. Returns the list of leaf pins in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**port_busses**

port_busses _list_of_port_busses_

**Read-only** design attribute. Returns the list of port_bus objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

Related command: report_area

Related attribute: (module) physical_cell_area on page 1291

Related attributes: (hdl_architecture) pins on page 1180

```
(hdl_component) pins on page 1189
(hinst) pins on page 1217
(inst) pins on page 1279
```

```
Analysis—design Attributes
```
September 2017 1162 Product Version 17.1

**ports**

ports _list_of_ports_

**Read-only** design attribute. Returns the list of ports in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**protected**

protected {false | true}

**Read-only** design attribute. This attribute is set to true if the design object represents a
module or entity whose HDL source code is encrypted or only partially encrypted.

**Related Information**

**seq_reason_deleted**

seq_reason_deleted **{{** _instance reason_ **}** ... **}**

**Read-write** design attribute. Returns a Tcl list of Tcl lists. Each Tcl list contains the name
of a sequential instance that was deleted during optimization and the reason why the instance
was deleted.

If the delete_unloaded_seqs root attribute is set to false, the reason might be
appended with an asterisk ( * ) to indicate that that the sequential instance is optimized for
the reason reported but not deleted. In this case, the flop output pin will be dangling, not
driving any loads. The loads driven by the flop before optimization, will be replaced/driven by
a constant, or by the output pins of the merged flops pin.

**Related Information**

Affects these commands: write_hdl

```
report_dp
```
Related attribute: (hdl_architecture) protected on page 1181

```
(module) protected on page 1292
```
Related command: report_sequential -deleted_seqs

Affected by this attribute: delete_unloaded_seqs on page 976


```
Analysis—design Attributes
```
September 2017 1163 Product Version 17.1

**setup_views**

setup_views _list_of_analysis_views_

**Read-only** design attribute. Returns a list of setup views (objects) in the design.

**slack**

slack {no_value | _float_ }

**Read-only** design attribute. Returns the worst slack (over all paths) in the design in
picoseconds. The resolution is 1. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**slack_max**

slack_max {no_value | _float_ }

**Read-only** design attribute. Returns the maximum slack of the design in picoseconds. The
resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: (cost_group) slack on page 1138

```
(hinst) slack on page 1218
(inst) slack on page 1280
(timing_path) slack on page 1380
```
Related command: report_timing

Related attributes: (hpin) slack_max on page 1244

```
(pin) slack_max on page 1326
```
```
(port) slack_max on page 1350
```

```
Analysis—design Attributes
```
September 2017 1164 Product Version 17.1

**state**

state {no_value | _state_ }

**Read-only** design attribute. Returns the state of the specified design. This is a computed
attribute.

The attribute can have the following values:

**tns**

tns _string_

**Read-only** design attribute. Returns the sum (or total) of all worst negative slacks of all
endpoints in the design in picoseconds. If the worst slack at an endpoint is positive, it is not
considered. If all endpoints in the design have a positive worst slack, a value of 0 will be
reported. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Note:** An endpoint can belong to several cost groups and can have a different worst slack
value in each cost group. For the calculation of this value, the worst slack of each endpoint is
used.

**Example**

Assume a design has two endpoints, A and B, whose worst slack is -10 and +15 respectively.
In this case, the tns value of the design returns 10, because the slack value of +15 is treated
as zero slack.

generic Indicates that the design has been synthesized to generic
gates.

generic_placed Indicates that the design has been synthesized and placed
using generic gates.

hdl Indicates that the design has not been synthesized yet.

mapped Indicates that the design has been synthesized to mapped
gates.

mapped_placed Indicates that the design has been synthesized and placed with
mapped gates.


```
Analysis—design Attributes
```
September 2017 1165 Product Version 17.1

**Related Information**

**tns_by_mode**

tns_by_mode {{ _mode_name_1 slack_value_ } [{ _mode_name_2 slack_value_ }]...}

**Read-only** design attribute. Returns a Tcl list of lists with for each mode the sum (or total)
of all worst negative slacks of all endpoints in the design in picoseconds. If the worst slack at
an endpoint is positive, it is not considered. If all endpoints in the design have a positive worst
slack, a value of 0 will be reported. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Note:** An endpoint can belong to several cost groups and can have a different worst slack
value in each cost group. For the calculation of this value, the worst slack of each endpoint is
used.

**Related Information**

**total_area**

total_area area

**Read-only** design attribute. Computes the total area of the design (includeing the net area).
An estimate is used for unmapped logic. This is a computed attribute. Computed attributes
are potentially very time consuming to process and not listed by the vls command by default

Related command: report_timing

Related attribute: (cost_group) tns on page 1139

```
(design) tns_by_mode on page 1165
```
Related command: report_timing

Related attribute: (design) tns on page 1164


```
Analysis—design Attributes
```
September 2017 1166 Product Version 17.1

**total_net_length**

total_net_length _float_

**Read-only** design attribute. Computes the total net length of the design in microns. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**wireload**

wireload _string_

**Read-only** design attribute. Returns the current wire-load model for the design.

**Related Information**

Related commands: generate_reports

```
report_qor
summary_table
```
Affected by these attributes: (design) force_wireload on page 709

```
wireload_selection on page 824
```
Related attribute: (module) wireload on page 1292


```
Analysis—exception Attributes
```
September 2017 1167 Product Version 17.1

**exception Attributes**

**adjust_value**

adjust_value {no_value | _float_ }

**Read-only** exception attribute. Returns the delay constraint value of a path_adjust
exception. The no_value value applies to all exceptions other than the path_adjust
exception.

**Related Information**

**delay_value**

delay_value {no_value | _float_ }

**Read-only** exception attribute. Returns the delay constraint for a path_delay exception.
The no_value value applies to all exceptions other than the path_delay exception.

**Related Information**

**design**

design _design_

**Read-only** exception attribute. Returns the design to which this exception belongs.

**domain**

domain _clock_domain_

**Read-only** exception attribute. Returns the clock domain that this exception applies to.

**Related Information**

Set by this command: path_adjust

Set by this command: set_max_delay

Affected by these commands: path_adjust


```
Analysis—exception Attributes
```
September 2017 1168 Product Version 17.1

**exception_type**

exception_type {multi_cycle | path_delay | path_disable | path_adjust | path_group}

**Read-only** exception attribute. Returns the exception type multi_cycle, path_delay,
path_disable, path_adjust, or path_group, depending on the command used to create the
exception.

**Related Information**

Constraint Commands in the _Genus Command Reference_

SDC Commands in _Genus Command Reference_

**from_points**

from_points { _clock_ *| _port_ *| _inst_ *| _hinst_ *| _pin_ *| _hpin_ *| _port_bus_ *| _hpin_bus_ *}

**Read-only** exception attribute. Returns the objects specified with the -from option of a
timing exception command.

As the design is optimized, some of these points may have their names changed (for
example, if a new hierarchy is introduced or if a hierarchy is flattened). This attribute is
dynamically updated during such changes.

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
```
Set by one of these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
```

```
Analysis—exception Attributes
```
September 2017 1169 Product Version 17.1

**Related Information**

**lenient**

lenient {true | false}

**Read-only** exception attribute. Indicates if the exception was created with the -lenient
option.

**Related Information**

**paths**

paths _string_

**Read-only** exception attribute. Returns the Tcl command that specifies the paths to which
the exception is being applied.

**Related Information**

Set by one of these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
set_path_specification
```
Set by one of these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
set_path_specification
```
Set by this command: set_path_specification


```
Analysis—exception Attributes
```
September 2017 1170 Product Version 17.1

**precluded_path_adjusts**

precluded_path_adjusts _string_

**Read-only** exception attribute. Returns a list of path_adjust objects that can be ignored
if this path_adjust exception is satisfied. By default, path_adjust exceptions
accumulate and their effects are added together. You do not need to set this attribute—it is
normally only set by the create_derived_design command.

**Note:** This attribute is only valid on path_adjust exceptions.

**Related Information**

**priority**

priority _integer_

**Read-only** exception attribute. Determines the priority of the timing exception in absence
of a user-priority setting. Genus sets the priority on the timing exceptions to match the
behavior of PrimeTime.

**Related Information**

**shift_capture**

shift_capture {no_value | _integer_ }

**Read-only** exception attribute. Returns the capture clock shift value of a multi_cycle
exception. The no_value value applies to all exceptions other than the multi_cycle
exception.

**Related Information**

Set by this command: create_derived_design

Affected by this attribute: user_priority on page 718

Set by this command: set_multicycle_path


```
Analysis—exception Attributes
```
September 2017 1171 Product Version 17.1

**shift_launch**

shift_launch {no_value | _integer_ }

**Read-only** exception attribute. Returns the launch clock shift value of a multi_cycle
exception. The no_value value applies to all exceptions other than the multi_cycle
exception.

**Related Information**

**through_points**

through_points { _port_ *| _inst_ *| _hinst_ *| _hpin_ *| _pin_ *| _hnet_ *| _port_bus_ *| _hpin_bus_ *}

**Read-only** exception attribute. Returns the objects using the -through option of a timing
exception command. As the design is optimized, some of these points may have their names
changed (for example, if a new hierarchy is introduced or if a hierarchy is flattened). This
attribute is dynamically updated during such changes.

**Related Information**

**to_points**

to_points { _clock_ *| _port_ *| _inst_ *| _hinst_ *| _pin_ *| _hpin_ *| _port_bus_ *| _hpin_bus_ *}

**Read-only** exception attribute. Returns the objects specified with the -to option of a
timing exception command. As the design is optimized, some of these points may have their
names changed (for example, if a new hierarchy is introduced or if a hierarchy is flattened).
This attribute is dynamically updated during such changes.

Set by this command: set_multicycle_path

Set by one of these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
set_path_specification
```

```
Analysis—exception Attributes
```
September 2017 1172 Product Version 17.1

**Related Information**

Set by one of these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
set_path_specification
```

```
Analysis—external_delay Attributes
```
September 2017 1173 Product Version 17.1

**external_delay Attributes**

**clock**

clock _string_

**Read-only** external_delay attribute. Returns the clock object for the external_delay
constraint.

**Related Information**

**clock_rise**

clock_rise {true | false}

**Read-only** external_delay attribute. Returns true if the external_delay is relative
to a rising clock edge and false if it is relative to a falling edge.

**Related Information**

**design**

design _design_

**Read-only** external_delay attribute. Returns the design to which this external_delay
belongs.

Set by this command: create_clock

Affects these commands: set_input_delay

```
set_output_delay
```
Set by these commands: set_input_delay

```
set_output_delay
```

```
Analysis—external_delay Attributes
```
September 2017 1174 Product Version 17.1

**exceptions**

exceptions _string_

**Read-only** external_delay attribute. Returns a list of all the timing constraints that were
applied to the specified external delay.

**Related Information**

**external_delay_pins**

external_delay_pins _string_

**Read-only** external_delay attribute. Returns the Tcl list of pins and ports for the
external_delay constraint.

**Related Information**

Affected by these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
```
Related attributes: (clock) exceptions on page 1126

```
(cost_group) exceptions on page 1137
(hinst) exceptions on page 1207
(hpin) exceptions on page 1235
(inst) exceptions on page 1268
(pin) exceptions on page 1317
(port) exceptions on page 1344
(timin_path) exceptions on page 1379
```
Set by these commands: set_input_delay

```
set_output_delay
```
Related attributes: external_delays on page 1345


```
Analysis—external_delay Attributes
```
September 2017 1175 Product Version 17.1

**input_delay**

input_delay {true | false}

**Read-only** external_delay attribute. Returns true if the external_delay is an input
delay and false if it is an output delay.

**Related Information**

**level_sensitive**

level_sensitive {true | false}

**Read-only** external_delay attribute. Returns true if the external register is
level-sensitive and false if the external register is edge-triggered.

**Related Information**

Set by these commands: set_input_delay

```
set_output_delay
```
Set by these commands: set_input_delay

```
set_output_delay
```

```
Analysis—fill Attributes
```
September 2017 1176 Product Version 17.1

**fill Attributes**

**design**

design _design_

**Read-only** fill attribute. Returns the design to which this fill belongs.


```
Analysis—group Attributes
```
September 2017 1177 Product Version 17.1

**group Attributes**

**design**

design _design_

**Read-only** group attribute. Returns the design to which this group belongs.


```
Analysis—hdl_architecture Attributes
```
September 2017 1178 Product Version 17.1

**hdl_architecture Attributes**

**blocks**

blocks _list_of_hdl_blocks_

**Read-only** hdl_architecture attribute. Returns a list of hdl_block objects for this
architecture. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**encrypted**

encrypted {false | true}

**Read-only** hdl_architecture attribute. Indicates whether the format of the input
architecture was encrypted.

**Related Information**

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_architecture attribute. Returns the hdl_lib to which the architecture
belongs.

**Related Information**

Related attribute: (hdl_block) blocks on page 1185

Related command: read_hdl

Related attributes: (hdl_block) hdl_lib on page 1186

```
(hdl_component) hdl_lib on page 1188
(hdl_configuration) hdl_lib on page 1190
(hdl_operator) hdl_lib on page 1195
```

```
Analysis—hdl_architecture Attributes
```
September 2017 1179 Product Version 17.1

**hdl_pins**

hdl_pins _list_of_hdl_pins_

**Read-only** hdl_architecture attribute. Returns a list of hdl_pin objects for this
architecture. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**instances**

instances _list_of_hdl_insts_

**Read-only** hdl_architecture attribute.

**Related Information**

**labels**

labels _list_of_hdl_label_

**Read-only** hdl_architecture attribute. Returns the list of hdl_label objects for this
architecture. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

```
(hdl_package) hdl_lib on page 1197
```
Related attributes: (hdl_component) hdl_pins on page 1188

```
(hdl_operator) hdl_pins on page 1195
```
Related attributes: (hdl_block) instances on page 1186

Related attribute: (hdl_block) labels on page 1186


```
Analysis—hdl_architecture Attributes
```
September 2017 1180 Product Version 17.1

**location**

location _pathname_

**Read-only** hdl_architecture attribute. Returns the name and physical location of the
source file that contains the specified entity (in VHDL) or module (in Verilog).

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**parameters**

parameters _string_

**Read-only** hdl_architecture attribute. In Verilog, this attribute keeps an ordered list of
all parameters of the module represented by the hdl_architecture object. In VHDL, this
attribute keeps an ordered list of generics of the entity represented by the
hdl_architecture object.

**Note:** Do not confuse this attribute with the parameters branch of vdir objects attached to the
hdl_object. Under that branch, each parameter is represented by its own
hdl_parameter object.

**Related Information**

**pins**

pins _pin_list_

**Read-only** hdl_architecture attribute. Keeps an ordered list of all pins of the Verilog
module or VHDL entity represented by the hdl_architecture object.

Related attributes: (hdl_component) location on page 224

```
(hdl_configuration) location on page 1190
(hdl_implementation) location on page 226
(hdl_package) location on page 1197
```
Related attribute: (hdl_component) parameters on page 1189


```
Analysis—hdl_architecture Attributes
```
September 2017 1181 Product Version 17.1

**Note:** Do not confuse this attribute with the pins branch of vdir objects attached to the
hdl_architecture object. Under that branch, each pin is represented by its own hdl_pin
object.

**Related Information**

**processes**

processes _list_of_hdl_procedures_

**Read-only** hdl_architecture attribute. Returns the list of hdl_procedure objects for this
architecture. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**protected**

protected {false | true}

**Read-only** hdl_architecture attribute. This attribute is set to true if the architecture
was read in encrypted format and the output netlist will be in encrypted format.

**Related Information**

Related attributes: (design) pins on page 1161

```
(hdl_component) pins on page 1189
(hinst) pins on page 1217
(inst) pins on page 1279
```
Related attribute: (hdl_block) processes on page 1187

Affects these commands: write_hdl

```
report_datapath
```
Related attributes: (design) protected on page 1162

```
(module) protected on page 1292
```

```
Analysis—hdl_architecture Attributes
```
September 2017 1182 Product Version 17.1

**start_source_line**

start_source_line _integer_

**Read-only** hdl_architecture attribute. Returns the start line number in an HDL input file
for a module.

**Note:** This attribute is supported only in the RTL flow.

**structural**

structural {true | false}

**Read-only** hdl_architecture attribute. Returns whether the architecture specified in an
HDL file is structural.

**subprograms**

subprograms _list_of_hdl_subprograms_

**Read-only** hdl_architecture attribute. Returns the list of hdl_subprogram objects for
this architecture. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related attribute: (hdl_block) subprograms on page 1187

```
(hdl_package) subprograms on page 1198
```

```
Analysis—hdl_architecture Attributes
```
September 2017 1183 Product Version 17.1

**verilog_macros**

verilog_macros _list_

**Read-only** hdl_architecture attribute. Returns information about all the `define
macros and their values used in this user-defined module using the following Tcl list format:

{ _file_name line_number_ { _macro_name macro_value_ }}

This attribute must be used after the read_hdl command, but before the elaborate
command.

**Related Information**

Related command: read_hdl


```
Analysis—hdl_bind Attributes
```
September 2017 1184 Product Version 17.1

**hdl_bind Attributes**

**hdl_component**

hdl_component _hdl_component_

**Read-only** hdl_bind attribute. Returns the hdl_component for this hdl_bind object.

**Related Information**

**operator**

operator _operator_name_

**Read-only** hdl_bind attribute. Returns the name of the synthetic operator to which the
specified binding applies.

Related attributes: (hdl_implementation) hdl_component on page 1191

```
(hdl_parameter) hdl_component on page 1199
(hdl_pin) hdl_component on page 1201
```

```
Analysis—hdl_block Attributes
```
September 2017 1185 Product Version 17.1

**hdl_block Attributes**

**blocks**

blocks _list_of_hdl_blocks_

**Read-only** hdl_block attribute. Returns a list of hdl_block objects for this block. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_block attribute. Returns the hdl_architecture for this block.

**Related Information**

**hdl_block**

hdl_block _object_

**Read-only** hdl_block attribute. Returns the hdl_block for this block.

**Related Information**

Related attribute: (hdl_architecture) blocks on page 1178

Related attributes: (hdl_inst) hdl_architecture on page 1192

```
(hdl_label) hdl_architecture on page 1193
(hdl_parameter) hdl_architecture on page 1199
(hdl_pin) hdl_architecture on page 1201
(hdl_procedure) hdl_architecture on page 1203
(hdl_subprogram) hdl_architecture on page 1204
```
Related attributes: (hdl_inst) hdl_block on page 1192


```
Analysis—hdl_block Attributes
```
September 2017 1186 Product Version 17.1

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_block attribute.Returns the hdl_lib to which the block belongs.

**Related Information**

**instances**

instances _list_of_hdl_insts_

**Read-only** hdl_block attribute. Returns the list of hdl_inst objects for this block.

**Related Information**

**labels**

labels _list_of_hdl_label_

**Read-only** hdl_block attribute. Returns the list of hdl_label objects for this block. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

```
(hdl_label) hdl_block on page 1193
(hdl_procedure) hdl_block on page 1203
(hdl_subprogram) hdl_block on page 1204
```
Related attributes: (hdl_architecture) hdl_lib on page 1178

```
(hdl_component) hdl_lib on page 1188
(hdl_configuration) hdl_lib on page 1190
(hdl_operator) hdl_lib on page 1195
(hdl_package) hdl_lib on page 1197
```
Related attributes: (hdl_architecture) instances on page 1179


```
Analysis—hdl_block Attributes
```
September 2017 1187 Product Version 17.1

**Related Information**

**processes**

processes _list_of_hdl_procedures_

**Read-only** hdl_block attribute. Returns the list of hdl_procedure objects for this block.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**subprograms**

subprograms _list_of_hdl_subprograms_

**Read-only** hdl_block attribute. Returns the list of hdl_subprogram objects for this block.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

Related attribute: (hdl_architecture) labels on page 1179

Related attribute: (hdl_architecture) processes on page 1181

Related attribute: (hdl_architecture) subprograms on page 1182

```
(hdl_package) subprograms on page 1187
```

```
Analysis—hdl_component Attributes
```
September 2017 1188 Product Version 17.1

**hdl_component Attributes**

**bindings**

bindings _list_of_hdl_bind_

**Read-only** hdl_component attribute. Returns a list of hdl_bind objects for this
hdl_component. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_component attribute. Returns the hdl_lib to which the hdl_component
belongs.

**Related Information**

**hdl_pins**

hdl_pins _list_of_hdl_pins_

**Read-only** hdl_component attribute. Returns a list of hdl_pin objects for this component.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

Related attributes: (hdl_architecture) hdl_lib on page 1178

```
(hdl_block) hdl_lib on page 1186
(hdl_configuration) hdl_lib on page 1190
(hdl_operator) hdl_lib on page 1195
(hdl_package) hdl_lib on page 1197
```
Related attributes: (hdl_architecture) hdl_pins on page 1179

```
(hdl_operator) hdl_pins on page 1195
```

```
Analysis—hdl_component Attributes
```
September 2017 1189 Product Version 17.1

**implementations**

implementations _list_of_hdl_implementations_

**Read-only** hdl_component attribute. Returns a list of hdl_implementation objects for this
component. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**parameters**

parameters _string_

**Read-only** hdl_component attribute. Returns an ordered list of all parameters of the
specified ChipWare component.

**Note:** Do not confuse this attribute with the parameters branch of vdir objects attached to the
hdl_component object. Under that branch, each parameter is represented by its own
hdl_parameter object.

**Related Information**

**pins**

pins _pin_list_

**Read-only** hdl_component attribute. Returns an ordered list of all pins of the specified
ChipWare component.

**Note:** Do not confuse this attribute with the pins branch of vdir objects attached to this
hdl_component object. Under that branch, each pin is represented by its own hdl_pin
object.

**Related Information**

Related attribute: (hdl_architecture) parameters on page 1180

Related attributes: (design) pins on page 1161

```
(hdl_architecture) pins on page 1180
(hinst) pins on page 1217
(inst) pins on page 1279
```

```
Analysis—hdl_configuration Attributes
```
September 2017 1190 Product Version 17.1

**hdl_configuration Attributes**

**entity**

entity _string_

**Read-only** hdl_configuration attribute. Specifies the name of the entity to which this
configuration applies.

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_configuration attribute. Returns the hdl_lib to which the configuration
belongs.

**Related Information**

**location**

location _pathname_

**Read-only** hdl_configuration attribute. Returns the location of the VHDL source file
that contains the specified VHDL configuration.

**Related Information**

Related attributes: (hdl_architecture) hdl_lib on page 1178

```
(hdl_block) hdl_lib on page 1186
(hdl_component) hdl_lib on page 1188
(hdl_operator) hdl_lib on page 1195
(hdl_package) hdl_lib on page 1197
```
Related attributes: (hdl_architecture) location on page 1180

```
(hdl_component) location on page 224
(hdl_implementation) location on page 226
(hdl_package) location on page 1197
```

```
Analysis—hdl_implementation Attributes
```
September 2017 1191 Product Version 17.1

**hdl_implementation Attributes**

**hdl_component**

hdl_component _hdl_component_

**Read-only** hdl_implementation attribute. Returns the hdl_component for this
hdl_implementation.

**Related Information**

**language**

language {v1995 | v2001 | vhdl87 | vhdl93}

**Read-only** hdl_implementation attribute. Returns the HDL language version in which
the RTL code for the specified architecture was written.

Related attributes: (hdl_bind) hdl_component on page 1184

```
(hdl_parameter) hdl_component on page 1199
(hdl_pin) hdl_component on page 1201
```

```
Analysis—hdl_inst Attributes
```
September 2017 1192 Product Version 17.1

**hdl_inst Attributes**

**component**

component _string_

**Read-only** hdl_inst attribute. Returns the module corresponding to this instance.

This attribute is supported only in the RTL flow.

**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_inst attribute. Returns the hdl_architecture for this hdl_inst.

**Related Information**

**hdl_block**

hdl_block _object_

**Read-only** hdl_inst attribute. Returns the hdl_block for this hdl_inst.

**Related Information**

Related attributes: (hdl_block) hdl_architecture on page 1185

```
(hdl_label) hdl_architecture on page 1193
(hdl_parameter) hdl_architecture on page 1199
(hdl_pin) hdl_architecture on page 1201
(hdl_procedure) hdl_architecture on page 1203
(hdl_subprogram) hdl_architecture on page 1204
```
Related attributes: (hdl_block) hdl_block on page 1185

```
(hdl_label) hdl_block on page 1193
(hdl_procedure) hdl_block on page 1203
(hdl_subprogram) hdl_block on page 1204
```

```
Analysis—hdl_label Attributes
```
September 2017 1193 Product Version 17.1

**hdl_label Attributes**

**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_label attribute. Returns the hd_architecture for this label.

**Related Information**

**hdl_block**

hdl_block _object_

**Read-only** hdl_label attribute. Returns the hdl_block for this label.

**Related Information**

Related attributes: (hdl_block) hdl_architecture on page 1185

```
(hdl_inst) hdl_architecture on page 1192
(hdl_parameter) hdl_architecture on page 1199
(hdl_pin) hdl_architecture on page 1201
(hdl_procedure) hdl_architecture on page 1203
(hdl_subprogram) hdl_architecture on page 1204
```
Related attributes: (hdl_block) hdl_block on page 1185

```
(hdl_inst) hdl_block on page 1192
(hdl_procedure) hdl_block on page 1203
(hdl_subprogram) hdl_block on page 1204
```

```
Analysis—hdl_lib Attributes
```
September 2017 1194 Product Version 17.1

**hdl_lib Attributes**

**architectures**

architectures _list_of_hdl_architectures_

**Read-only** hdl_lib attribute. Returns the list of hdl_arhictectures for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**components**

components _list_of_hdl_components_

**Read-only** hdl_lib attribute. Returns the list of components for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**configurations**

configurations _list_of_hdl_configurations_

**Read-only** hdl_lib attribute. Returns the list of configurations for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**operators**

operators _list_of_hdl_operators_

**Read-only** hdl_lib attribute. Returns the list of hdl_operators for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**packages**

packages _list_of_hdl_packages_

**Read-only** hdl_lib attribute. Returns the list of hdl_packages for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.


```
Analysis—hdl_operator Attributes
```
September 2017 1195 Product Version 17.1

**hdl_operator Attributes**

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_operator attribute. Returns the hdl_lib to which this operator belongs.

**Related Information**

**hdl_pins**

hdl_pins _list_of_hdl_pins_

**Read-only** hdl_operator attribute. Returns the list of of hdl_pin objects for this operator.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**signed**

signed {true | false}

**Read-only** hdl_operator attribute. Returns whether the specified synthetic operator is a
signed operator.

Related attributes: (hdl_architecture) hdl_lib on page 1178

```
(hdl_block) hdl_lib on page 1186
(hdl_component) hdl_lib on page 1188
(hdl_configuration) hdl_lib on page 1190
(hdl_package) hdl_lib on page 1197
```
Related attributes: (hdl_architecture) hdl_pins on page 1179

Related attributes: (hdl_component) hdl_pins on page 1188


```
Analysis—hdl_operator Attributes
```
September 2017 1196 Product Version 17.1

**Related Information**

Related attribute: (hdl_pin) signed on page 235


```
Analysis—hdl_package Attributes
```
September 2017 1197 Product Version 17.1

**hdl_package Attributes**

**default_location**

default_location _pathname_

**Read-only** hdl_package attribute. Returns the physical location of the source file that
contains the registered VHDL package. Registered VHDL packages are only created through
the hdl_create package command.

**Related Information**

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_package attribute. Returns the hdl_lib to which this package belongs.

**Related Information**

**location**

location _pathname_

**Read-only** hdl_package attribute. Returns the name and physical location of the source
file that contains the specified VHDL package.

**Note:** This attribute is supported only in the RTL flow.

Affected by this command: create _component_parameter

Related Attributes (hdl_configuration) location on page 1190

```
(hdl_package) location on page 1197
```
Related attributes: (hdl_architecture) hdl_lib on page 1178

```
(hdl_block) hdl_lib on page 1186
(hdl_component) hdl_lib on page 1188
(hdl_configuration) hdl_lib on page 1190
(hdl_operator) hdl_lib on page 1195
```

```
Analysis—hdl_package Attributes
```
September 2017 1198 Product Version 17.1

**Related Information**

**subprograms**

subprograms _list_of_hdl_subprograms_

**Read-only** hdl_package attribute. Returns the list of hdl_subprogram objects for this
package. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related attributes: default_location on page 1197

```
(hdl_architecture) location on page 1180
(hdl_component) location on page 224
(hdl_configuration) location on page 1190
(hdl_implementation) location on page 226
```
Related attribute: (hdl_architecture) subprograms on page 1182

```
(hdl_block) subprograms on page 1187
```

```
Analysis—hdl_parameter Attribute
```
September 2017 1199 Product Version 17.1

**hdl_parameter Attribute**

**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_parameter attribute. Returns the hd_architecture for this hdl_parameter.

**Related Information**

**hdl_component**

hdl_component _hdl_component_

**Read-only** hdl_parameter attribute. Returns the hdl_component for this hdl_parameter.

**Related Information**

Related attributes: (hdl_block) hdl_architecture on page 1185

```
(hdl_inst) hdl_architecture on page 1192
(hdl_label) hdl_architecture on page 1193
(hdl_pin) hdl_architecture on page 1201
(hdl_procedure) hdl_architecture on page 1203
(hdl_subprogram) hdl_architecture on page 1204
```
Related attributes: (hdl_bind) hdl_component on page 1184

```
(hdl_implementation) hdl_component on page 1191
(hdl_pin) hdl_component on page 1201
```

```
Analysis—hdl_parameter Attribute
```
September 2017 1200 Product Version 17.1

**hdl_parameter**

hdl_parameter {true | false}

**Read-only** hdl_parameter attribute. Returns whether the specified parameter is visible
within the ChipWare component. If the specified parameter was created with the
hdl_create parameter command without its -hdl_invisible option, the default value
of this attribute will be false. If the specified parameter was created with the
-hdl_invisible option, this attribute value becomes true. This attribute is valid on all
parameters (hdl_parameter objects), not just those created by the hdl_create
parameter command.

**Related Information**

Related command: create component_parameter


```
Analysis—hdl_pin Attributes
```
September 2017 1201 Product Version 17.1

**hdl_pin Attributes**

**direction**

direction {input | output | inout}

**Read-only** hdl_pin attribute. Returns the direction of the specified pin.

**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_pin attribute. Returns the hd_architecture for this hdl_pin.

**Related Information**

**hdl_component**

hdl_component _hdl_component_

**Read-only** hdl_pin attribute. Returns the hdl_component for this hdl_pin.

**Related Information**

Related attributes: (hdl_block) hdl_architecture on page 1185

```
(hdl_inst) hdl_architecture on page 1192
(hdl_label) hdl_architecture on page 1193
(hdl_parameter) hdl_architecture on page 1199
(hdl_procedure) hdl_architecture on page 1203
(hdl_subprogram) hdl_architecture on page 1204
```
Related attributes: (hdl_bind) hdl_component on page 1184

```
(hdl_implementation) hdl_component on page 1191
(hdl_parameter) hdl_component on page 1199
```

```
Analysis—hdl_pin Attributes
```
September 2017 1202 Product Version 17.1

**hdl_operator**

hdl_operator _object_

**Read-only** hdl_pin attribute. Returns the hdl_operator for this hdl_pin.


```
Analysis—hdl_procedure Attributes
```
September 2017 1203 Product Version 17.1

**hdl_procedure Attributes**

**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_procedure attribute. Returns the hd_architecture for this procedure.

**Related Information**

**hdl_block**

hdl_block _object_

**Read-only** hdl_procedure attribute. Returns the hdl_block for this procedure.

**Related Information**

Related attributes: (hdl_block) hdl_architecture on page 1185

```
(hdl_inst) hdl_architecture on page 1192
(hdl_label) hdl_architecture on page 1193
(hdl_parameter) hdl_architecture on page 1199
(hdl_pin) hdl_architecture on page 1201
(hdl_subprogram) hdl_architecture on page 1204
```
Related attributes: (hdl_block) hdl_block on page 1185

```
(hdl_inst) hdl_block on page 1192
(hdl_label) hdl_block on page 1193
(hdl_subprogram) hdl_block on page 1204
```

```
Analysis—hdl_subprogram Attributes
```
September 2017 1204 Product Version 17.1

**hdl_subprogram Attributes**

**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_subprogram attribute. Returns the hd_architecture for this subprogram.

**Related Information**

**hdl_block**

hdl_block _object_

**Read-only** hdl_subprogram attribute. Returns the hdl_block for this subprogram.

**Related Information**

**hdl_package**

hdl_package

**Read-only** hdl_subprogram attribute. Returns the hdl_package for this subprogram.

Related attributes: (hdl_block) hdl_architecture on page 1185

```
(hdl_inst) hdl_architecture on page 1192
(hdl_label) hdl_architecture on page 1193
(hdl_parameter) hdl_architecture on page 1199
(hdl_pin) hdl_architecture on page 1201
(hdl_procedure) hdl_architecture on page 1203
```
Related attributes: (hdl_block) hdl_block on page 1185

```
(hdl_inst) hdl_block on page 1192
(hdl_label) hdl_block on page 1193
(hdl_procedure) hdl_block on page 1203
```

```
Analysis—hinst Attributes
```
September 2017 1205 Product Version 17.1

**hinst Attributes**

**area**

area _float_

**Read-only** hinst attribute. Returns the cell area of the hierarchical instance. An estimate
is used for unmapped logic. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**constants**

constants _list_of_constants_

**Read-only** hinst attribute. Returns a list of constant objects in the hierarrchical instance.

**Related Information**

**design**

design _design_

**Read-only** hinst attribute. Returns the design to which this hinst belongs.

Related attribute: (inst) area on page 1266

Related attributes: (design) constants on page 1143


```
Analysis—hinst Attributes
```
September 2017 1206 Product Version 17.1

**dont_touch_effective**

dont_touch_effective {const_prop_delete_ok | const_prop_size_delete_ok | delete_ok
| map_size_ok | size_delete_ok | size_ok | size_same_height_ok | none | false
| true}

**Read-only** hinst attribute. Defines the effective (most pessimistic) preservation status of a
hierarchical instance during optimization based on the sources found in the
dont_touch_sources attribute. This attribute can have the following values:

**Related Information**

const_prop_delete_ok Indicates that the instance can be deleted and that
constants can be propagated through it.

const_prop_size_delete_ok Indicates that the instance can be resized or deleted
and that constants can be propagated through it.

delete_ok Indicates that the instance can be deleted if it has no
fanout, but cannot be resized.

false Indicates that the instance can be mapped, sized,
deleted, and that constants can be propagated through
it.

map_size_ok Indicates that the instance can be mapped or sized (but
not deleted). Applies only to sequential instances so
cannot be applied on the module or hinst object.

none Indicates that the instance is unconstrained.

size_delete_ok Indicates that the instance can be resized or deleted if it
has no fanout.

size_ok Indicates that the instance can only be resized.

size_same_height_ok Indicates that the instance can only be resized to a cell
of the same height.

true Indicates that the instance can not be touched or
optimized.

Affected by this attribute: (hinst) dont_touch_sources on page 1207

Related attributes: (design) dont_touch_effective on page 1144

```
(inst) dont_touch_effective on page 1266
(net) dont_touch_effective on page 1293
```

```
Analysis—hinst Attributes
```
September 2017 1207 Product Version 17.1

**dont_touch_sources**

dont_touch_sources **{{** source value **}** ... **}**

**Read-only** hinst attribute. Returns the list of {source value>} pairs contributing to the value
of the dont_touch_effective attribute for this object:

{{user _value_ } {lib _value_ } {parent _value_ } {scan _value_ }}

■ user—This hinst dont_touch value

■ lib—The base_cell dont_touch value

■ parent—The dont_touch value from an hinst above (the closest hinst above that is not
false)

■ scan—Is this inst part of a scan-chain (value is either size_ok or false).

**Related Information**

**exceptions**

exceptions _string_

**Read-only** hinst attribute. Returns a list of all the timing exceptions that were applied to the
specified instance.

**Related Information**

Affects this attribute: (hinst) dont_touch_effective on page 1206

Related attribute: (inst) dont_touch_sources on page 1267

Affected by these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
```

```
Analysis—hinst Attributes
```
September 2017 1208 Product Version 17.1

**hdl_instantiated**

hdl_instantiated {true | false}

**Read-only** hinst attribute. Indicates whether the instance is present in the input RTL
description (true) or generated by Genus during synthesis (false).

**Related Information**

**hinst**

hinst _hinst_

**Read-only** hinst attribute. Returns the hierarchical instance that the hierarchical instance
belongs to.

**Related Information**

Related attributes: (clock) exceptions on page 1126

```
(cost_group) exceptions on page 1137
(external_delay) exceptions on page 1174
(hpin) exceptions on page 1235
(inst) exceptions on page 1268
(pin) exceptions on page 1317
(port) exceptions on page 1344
(timin_path) exceptions on page 1379
```
Set by these commands: elaborate

```
read_netlist
```
Related attributes: (constant)) hinst on page 1134

```
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
```

```
Analysis—hinst Attributes
```
September 2017 1209 Product Version 17.1

**hinsts**

hinsts _list_of_ hinst_

**Read-only** hinst attribute. Returns all hierarchical instances in the hierarchical instance.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**hnets**

hnets _list_of_hnets_

**Read-only** hinst attribute. Returns all hierarchical nets in the hierarchical instance. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**hpin_busses**

hpin_busses _list_of_hpin_busses_

**Read-only** hinst attribute. Returns a list of hpin_bus objects for this hierarchical instance.

**hpins**

hpins _list_of_hpins_

```
(inst) hinst on page 1269
(net) hinst on page 1294
(pg_pin) hinst on page 1302
```
Related attributes: (design) hinsts on page 1149

```
(module) hinsts on page 1289
```
Related attribute: (design) hnets on page 1149

```
(net) hnets on page 1294
```

```
Analysis—hinst Attributes
```
September 2017 1210 Product Version 17.1

**Read-only** hinst attribute. Returns all hierarchical pins of this hierarchical instance.

**Related Information**

**hport_busses**

hport_busses _list_of_hport_busses_

**Read-only** hinst attribute. Returns a list of hport_bus objects for this hierarchical instance.

**Related Information**

**hports**

hports _list_of_hpins_

**Read-only** hinst attribute. Returns all hierarchical ports of this hierarchical instance.

**inherited_preserve**

inherited_preserve {const_prop_delete_ok | const_prop_size_delete_ok | delete_ok |
false | true | map_ok | map_size_ok | size_ok | size_delete_ok}

**Read-only** hinst attribute. Returns the effective preserve value that is seen by the tool.
The preserve value could have been set explicitly set on this instance, or this instance
inherited the value from its parent module or hierarchical instance, or the instance could have
been preserved internally for various reasons. The attribute can have the following values:

Related attribute: (design) hpins on page 1150

Related attribute: (design) insts on page 1151

const_prop_delete_ok Allows deleting a mapped instance and constant
propagation through the mapped instance, but not
resizing, renaming or remapping it.

const_prop_size_delete_ok Allows deleting and resizing a mapped instance, or
constant propagation through a mapped instance, but
not renaming or remapping it.

delete_ok Allows deleting a mapped instance during optimization,
but not resizing, renaming, or remapping it.


```
Analysis—hinst Attributes
```
September 2017 1211 Product Version 17.1

When the preserve attribute is set on an instance and its parent module, the most restrictive
value is inherited.

**Example**

Assuming that preserve was set to delete_ok on an instance and set to size_ok on the
parent module, the value of inherited_preserve would be true.

**Related Information**

false Allows logic changes to a mapped instance in the design
during optimization.

map_ok Allows mapping, and remapping of unmapped
sequential instances during optimization, but not
deleting, renaming or resizing them.

map_size_ok Allows mapping, resizing, and remapping of unmapped
sequential instances during optimization, but not
renaming or deleting them.

size_delete_ok Allows resizing or deleting a mapped instance during
optimization, but not renaming or remapping it.

size_ok Allows resizing a mapped instance during optimization,
but not deleting, renaming, or remapping it.

true Prevents logic changes to a mapped instance in the
design during optimization.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by this attribute: preserve on page 898

Related attribute: (inst) inherited_preserve on page 1269


```
Analysis—hinst Attributes
```
September 2017 1212 Product Version 17.1

**insts**

insts _list_of_insts_

**Read-only** hinst attribute. Returns all leaf instances in the hierarchical instance.

**Related Information**

**inverted_phase**

inverted_phase {true | false}

**Read-only** hinst attribute. Indicates whether a transformation (as described for the
lbr_seq_in_out_phase_opto attribute) did occur for this instance. Transformations can
only occur when you enabled the lbr_seq_in_out_phase_opto root attribute.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Note:** This attribute applies only to mapped instances.

**Related Information**

**is_macro**

is_macro {false | true}

**Read-only** hinst attribute. Specifies whether this instance is a macro cell.

**Related Information**

Related attribute: (design) insts on page 1151

Affected by this attribute: lbr_seq_in_out_phase_opto on page 1037

Related attribute: (inst) inverted_phase on page 1275

Related attributes: (base_cell) is_macro on page 265

```
(lib_cell) is_macro on page 301
(inst) is_macro on page 1273
```

```
Analysis—hinst Attributes
```
September 2017 1213 Product Version 17.1

**is_negative_level_sensitive**

is_negative_level_sensitive {false | true}

**Read-only** hinst attribute. Indicates whether the hierarchical instance is negative
level-sensitive.

**Related Information**

**is_physical**

is_physical {false | true}

**Read-only** hinst attribute. Indicates if the hierarchical instance is a physical instance.

**Related Information**

**is_positive_level_sensitive**

is_positive_level_sensitive {false | true}

**Read-only** hinst attribute. Indicates whether the hierarchical instance is positive
level-sensitive.

**Related Information**

**lib_cells**

lib_cells _base_cell_

**Read-only** hinst attribute. Returns the lib_cell for the mapped instances.

Related attribute: (inst) is_negative_level_sensitive on page 1274

Related attributes: (hpin) is_physical on page 1238

```
(inst) is_physical on page 1276
(pg_pin) is_physical on page 1304
(pin) is_physical on page 1320
```
Related attribute: (inst) is_positive_level_sensitive on page 1276


```
Analysis—hinst Attributes
```
September 2017 1214 Product Version 17.1

**Related Information**

**local_hinsts**

local_hinsts _list_of_hinsts_

**Read-only** hinst attribute. Returns a list of hierarchical instances at the top-level (local
level) of the hierarchical instance.

**Related Information**

**local_hnets**

local_hnets _list_of_hnets_

**Read-only** hinst attribute. Returns a list of all hierarchical nets at the top-level (local level)
of the hierarchical instance.

**Related Information**

**local_hpins**

local_hpins _list_of_hpins_

**Read-only** hinst attribute. Returns a list of all hierarchical pins at the top-level (local level)
of the hierarchical instance.

**Related Information**

Related attribute: (inst) lib_cells on page 1277

Related attribute: (design) local_hinsts on page 1153

Related attribute: (design) local_hnets on page 1153

Related attribute: (design) local_hpins on page 1153


```
Analysis—hinst Attributes
```
September 2017 1215 Product Version 17.1

**local_insts**

local_insts _lists_of_insts_

**Read-only** hinst attribute. Returns a list of all leaf instances at the top-level (local level) of
the hierarchical instance.

**Related Information**

**local_pins**

local_pins _list_of_pins_

**Read-only** hinst attribute. Returns a list of the pins of all leaf instances at the top-level
(local level) of the hierarchical instance.

**Related Information**

**module**

module string

**Read-only** hinst attribute. Returns the name of the module that is instantiated.

**net_area**

net_area _string_

**Read-only** hinst attribute. Returns the net area of the hierarchical instance. The area is
specified in terms of the units specified in the library. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the vls command
by default.

**Related Information**

Related attribute: (design) local_insts on page 1154

Related attribute: (design) local_pins on page 1154

Related command: report_area

Related attributes: (design) net_area on page 1158


```
Analysis—hinst Attributes
```
September 2017 1216 Product Version 17.1

**nets**

nets _list_of_nets_

**Read-only** hinst attribute. Returns the list of all nets in the hierarchical instance.

**Related Information**

**parent**

parent _string_

**Read-only** hinst attribute. Returns the name of the hierarchical instance or design to
which the hierarchical instance belongs.

**Related Information**

**pg_hnets**

pg_hnets _list_of_pg_hnets_

**Read-only** hinst attribute. Returns the list of pg_hnets in the hierarchical instance.

**Related Information**

**pg_nets**

pg_nets _list_of_pg_nets_

**Read-only** hinst attribute. Returns the list of pg_nets in the hierarchical instance.

```
(module) net_area on page 1291
```
Related attribute: (design) nets on page 1158

Related attribute: (inst) parent on page 1278

Related attribute: (inst) pg_pins on page 1278


```
Analysis—hinst Attributes
```
September 2017 1217 Product Version 17.1

**Related Information**

**pg_pins**

pg_pins _list_of_pg_pins_

**Read-only** hinst attribute. Returns the list of pg_pins in the hierarchical instance.

**Related Information**

**pin_count**

pin_count _integer_

**Read-only** hinst attribute. Returns the number of logical pins of the instance.

**pins**

pins _list_of_pins_

**Read-only** hinst attribute. Returns the list of leaf pins of the hierarchical instance. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

Related attribute: (inst) pg_pins on page 1278

Related attribute: (inst) pg_pins on page 1278

Related attributes: (design) pins on page 1161

```
(hdl_architecture) pins on page 1180
(hdl_component) pins on page 1189
(inst) pins on page 1279
```

```
Analysis—hinst Attributes
```
September 2017 1218 Product Version 17.1

**retime_original_registers**

retime_original_registers _register_name_

**Read-only** hinst attribute. Returns the original name of the specified retimed register.
Registers must first be marked with the trace_retime attribute before retiming
optimization.

**Related Information**

**slack**

slack {no_value | _float_ }

**Read-only** hinst attribute. Returns the slack of the instance in picoseconds. The resolution
is 1. This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

Related command: retime

Affected by this attribute: ttrace_retime on page 931

Related attributes: (inst) retime_original_registers on page 1280

```
dont_retime on page 918
(design) retime on page 879
(module) retime on page 949
retime_hard_region on page 950
retime_reg_naming_suffix on page 1070
```
Related command: report_timing

Related attributes: (cost_group) slack on page 1138

```
(design) slack on page 1163
(inst) slack on page 1280
(timing_path) slack on page 1380
```

```
Analysis—hinst Attributes
```
September 2017 1219 Product Version 17.1

**timing_case_disabled_arcs**

timing_case_disabled_arcs { _libarc_a libarc_b_ ...}

**Read-only** hinst attribute. Identifies the timing arcs that are disabled due to case analysis.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**timing_case_disabled_arcs_by_mode**

timing_case_disabled_arcs_by_mode { _mode_name_1_ { _libarc_a libarc_b_ ...}}
[ _mode_name_2_ { _libarc_c libarc_d..._ }]...}

**Read-only** hinst attribute. Returns a Tcl list of lists with timing arcs of library cells for an
instance that is disabled due to case analysis for each timing mode. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

Affects these commands: report_clocks

```
report_qor
read_sdc
report_timing
```
Affects this attribute: (hinst) timing_case_disabled_arcs_by_mode on
page 1219

Related attribute: (inst) timing_case_disabled_arcs on page 1281

```
(pin/port) timing_case_logic_value on page 770
```
Affects these commands: report_clocks

```
report_qor
read_sdc
report_timing
write_sdc
read_sdc
```

```
Analysis—hinst Attributes
```
September 2017 1220 Product Version 17.1

**unique_versions**

unique_versions _string_

**Read-only** hinst attribute. Returns a list of the unique uses of an instance from a collection
of instances. An object can have multiple object versions in the design. Use this attribute to
get all the objects it represents.

**Related Information**

Related attributes (inst) timing_case_disabled_arcs_by_mode on
page 1282
(hinst) timing_case_disabled_arcs on page 1219

Related command: report_timing

Related attributes: (constant) unique_versions on page 1135

```
(hnet) unique_versions on page 1225
(hpin) unique_versions on page 1249
(hport) unique_versions on page 1261
(inst) unique_versions on page 1283
(pin) unique_versions on page 1332
(pg_pin) unique_versions on page 1306
(port) unique_versions on page 1356
```

```
Analysis—hnet Attributes
```
September 2017 1221 Product Version 17.1

**hnet Attributes**

**design**

design _design_

**Read-only** hnet attribute. Returns the design to which this hnet belongs.

**drivers**

drivers _string_

**Read-only** hnet attribute. Returns the hierarchical path to the pin driving this net.

**Related Information**

**hinst**

hinst _hinst_

**Read-only** hnet attribute.Returns the hierarchical instance that the hierarchical net belongs
to.

**Related Information**

Related attributes: (hpin) drivers on page 1235

```
(hport) drivers on page 1258
(net) drivers on page 1294
(pg_pin) drivers on page 1302
```
Related attributes: (constant)) hinst on page 1134

```
(hinst) hinst on page 1208
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
(inst) hinst on page 1269
```

```
Analysis—hnet Attributes
```
September 2017 1222 Product Version 17.1

**is_constant**

is_constant {false | true}

**Read-only** hnet attribute. Indicates whether the specified net is driven by a constant.

**Related Information**

**is_driven_by_supply0**

is_driven_by_supply0 {true | false}

**Read-only** hnet attribute. Indicates whether the specified net is driven by a supply0 net
(ground net).

**Note:** This attribute is only supported in the structural flow.

**is_driven_by_supply1**

driven_by_supply1 {true | false}

**Read-only** hnet attribute. Indicates whether the specified net is driven by a supply1 net
(power net).

**Note:** This attribute is only supported in the structural flow.

**is_ideal**

is_ideal {true | false}

**Read-only** hnet attribute. Indicates whether the specified net is ideal.

Valid causes for a net being ideal are:

■ An ideal_driver attribute is set on a driver of the net

■ An ideal_network attribute is set on a driver in the fan in of the net

```
(net) hinst on page 1294
(pg_pin) hinst on page 1302
```
Related attribute (net) is_constant on page 1295


```
Analysis—hnet Attributes
```
September 2017 1223 Product Version 17.1

■ A clock pin for a sequential instance is on the net

■ A logic constant drives the net

■ The net is connected to a pin whose propagated_ideal_network attribute is set to
true.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**is_part_of_bus**

is_part_of_bus {false | true}

**Read-only** hnet attribute. Indicates whether the specified net is a single net or part of a bus.

**Related Information**

**loads**

loads _list_of_pins_

**Read-only** hnet attribute. Returns the hierarchical path to the pins loading this net.

**Related Information**

Affected by these attributes: (pin) ideal_driver on page 753

```
(port) ideal_driver on page 781
```
Affects this command: update_names

Related attributes: (hpin) loads on page 1239

```
(hport) loads on page 1260
(net) loads on page 1295
(pg_pin) loads on page 1304
```

```
Analysis—hnet Attributes
```
September 2017 1224 Product Version 17.1

**net**

net _hnet_

**Read-only** hnet attribute. Returns the flat net of this net.

**Related Information**

**num_drivers**

num_drivers _integer_

**Read-only** hnet attribute. Lists the number of drivers on the net.

**Related Information**

**num_loads**

num_loads _integer_

**Read-only** hnet attribute. Lists the number of loads on the net.

**Related Information**

Related attributes: (hpin) net on page 1240

```
(hport) net on page 1260
(pin) net on page 1322
(pg_pin) net on page 1305
(port) net on page 1348
```
Related attribute: (net) num_drivers on page 1296

Related attribute: (net) num_loads on page 1296


```
Analysis—hnet Attributes
```
September 2017 1225 Product Version 17.1

**type**

type {wire | wand | wor | supply0 | supply1}

_Default_ : wire

**Read-write** hnet attribute. Returns the type of the net.

**unique_versions**

unique_versions _string_

**Read-only** hnet attribute. Returns a list of the unique uses of a net from a collection of nets.
An object can have multiple object versions in the design. Use this attribute to get all the
objects it represents.

**Related Information**

Related command: report_timing

Related attributes: (constant) unique_versions on page 1135

```
(hinst) unique_versions on page 1220
(hpin) unique_versions on page 1249
(hport) unique_versions on page 1261
(inst) unique_versions on page 1283
(pin) unique_versions on page 1332
(pg_pin) unique_versions on page 1306
(port) unique_versions on page 1356
```

```
Analysis—hpin Attributes
```
September 2017 1226 Product Version 17.1

**hpin Attributes**

**arrival_max_fall**

arrival_max_fall _delay_

**Read-only** hpin attribute. Returns the fall delay applied for setup analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**arrival_max_rise**

arrival_max_rise _delay_

**Read-only** hpin attribute. Returns the rise delay applied for setup analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**arrival_min_fall**

arrival_min_fall _delay_

**Read-only** hpin attribute. Returns the fall delay applied for hold analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Note:** Genus does not support hold analysis.

**arrival_min_rise**

arrival_min_rise _delay_

**Read-only** hpin attribute. Returns the rise delay applied for hold analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Note:** Genus does not support hold analysis.


```
Analysis—hpin Attributes
```
September 2017 1227 Product Version 17.1

**boundary_optimize_hpin_invertible**

boundary_optimize_hpin_invertible {true | false}

**Read-only** hpin attribute. Indicates whether the pin can be inverted during boundary
optimization.

Preserved pins, pins of preserved nets, and pins of preserved instances are not invertible. In
addition, there are internal restrictions (such as multibit ports/busses, pins with timing
exceptions or pins were a clock is defined on) that do not allow inversion of a pin.

**Note:** This attribute is set to false for pins that are not hierarchical boundary pins.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** hpin attribute. Returns the maximum capacitance of the net driving this pin for
a fall transition on the pin. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by these attributes: (hpin) boundary_optimize_invert_hpins on page 909

```
(module) boundary_optimize_invert_hpins on page 936
(root) boundary_optimize_invert_hpins on page 971
```
Related attributes: (hport) boundary_optimize_hpin_invertible on
page 1255

Related attributes: (constant) capacitance_max_fall on page 1132

```
(hport) capacitance_max_fall on page 1256
(pin) capacitance_max_fall on page 1309
```

```
Analysis—hpin Attributes
```
September 2017 1228 Product Version 17.1

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** hpin attribute. Returns the maximum capacitance of the net driving this pin for
a rise transition on the pin. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** hpin attribute. Returns the minimum capacitance of the net driving this pin for a
fall transition on the pin. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

```
(port) capacitance_max_fall on page 1338
```
Related attributes: (constant) capacitance_max_rise on page 1132

```
(hport) capacitance_max_rise on page 1256
(pin) capacitance_max_rise on page 1309
(port) capacitance_max_rise on page 1338
```
Related attributes: (constant) capacitance_min_fall on page 1133

```
(hport) capacitance_min_fall on page 1256
(pin) capacitance_min_fall on page 1310
(port) capacitance_min_fall on page 1339
```

```
Analysis—hpin Attributes
```
September 2017 1229 Product Version 17.1

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** hpin attribute. Returns the minimum capacitance of the net driving this pin for a
rise transition on the pin. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**capturer**

capturer {true | false}

**Read-only** hpin attribute. Indicates if the pin’s required time was derived through static
analysis from a setup check (false) or user-defined output delay constraint (true). This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**causes_ideal_net**

causes_ideal_net {true | false}

**Read-only** hpin attribute. Indicates whether the specified pin causes its net to become an
ideal net.

Genus implicitly sets an ideal net if some pin is

■ A pin of a sequential element that is an asynchronous set or reset.

■ A pin of a sequential element that is a clock pin.

Related attributes: (constant) capacitance_min_rise on page 1133

```
(hport) capacitance_min_rise on page 1257
(pin) capacitance_min_rise on page 1310
(port) capacitance_min_rise on page 1339
```
Related command: report_timing

Related attributes: (pin) capturer on page 1310

```
(port) capturer on page 1339
```

```
Analysis—hpin Attributes
```
September 2017 1230 Product Version 17.1

■ Any input pin of a sequential element that has no setup arc. That is, any sequential
element that may be asynchronous.

**Related Information**

**clock_sense_logical_stop_propagation**

clock_sense_logical_stop_propagation {hpin|pin|constant|pg_pin|hport|port}...

**Read-only** hpin attribute. Returns the clocks whose propagation is stopped at this pin.

**clock_sense_negative**

clock_sense_negative _clock_ ...

**Read-only** hpin attribute. Returns the clocks that are propagated with a negative clock
sense at this pin.

**Related Information**

**clock_sense_positive**

clock_sense_positive _clock_ ...

**Read-only** hpin attribute. Returns the clocks that are propagated with a positive clock
sense at this pin.

Related attributes: (hport) causes_ideal_net on page 1257

```
(pin) causes_ideal_net on page 1311
(port) causes_ideal_net on page 1340
ideal_seq_async_pins on page 710
ttime_recovery_arcs on page 813
```
Set by this command: set_clock_sense -negative

Related attributes: (clock) clock_sense_negative on page 1121

```
(pin) clock_sense_negative on page 1312
(hpin) clock_sense_positive on page 1230
(hpin) clock_sense_stop_propagation on page 1231
```

```
Analysis—hpin Attributes
```
September 2017 1231 Product Version 17.1

**Related Information**

**clock_sense_stop_propagation**

clock_sense_stop_propagation _clock_ ...

**Read-only** hpin attribute. Returns the clocks that stop propagatiing at this pin.

**Related Information**

**clock_sources_inverted**

clock_sources_inverted _string_

**Read-only** hpin attribute. Returns a Tcl list of clock objects that were applied in the inverted
sense to the specified pin.

**Related Information**

Set by this command: set_clock_sense -positive

Related attributes: (hpin) clock_sense_positive on page 1230

```
(pin) clock_sense_positive on page 1312
(hpin) clock_sense_negative on page 1230
(hpin) clock_sense_stop_propagation on page 1231
```
Set by this command: set_clock_sense -stop_propagation

Related attributes: (clock) clock_sense_stop_propagation on page 1121

```
(pin) clock_sense_stop_propagation on page 1312
(hpin) clock_sense_negative on page 1230
(hpin) clock_sense_positive on page 1230
```
Related attributes (pin) clock_sources_inverted on page 1313

```
(port) clock_sources_inverted on page 1340
```
```
inverted_sources on page 690
```

```
Analysis—hpin Attributes
```
September 2017 1232 Product Version 17.1

**clock_sources_non_inverted**

clock_sources_non_inverted _string_

**Read-only** hpin attribute. Returns a Tcl list of clock objects that were applied in the
non-inverted sense to the specified pin or port.

**Related Information**

**clocks**

clocks _list_of_clocks_

**Read-only** hpin attribute. Returns a list of clocks arriving at this pin. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**connect_delay**

connect_delay { {no_value no_value} | { _float float_ }}

**Read-only** hpin attribute. Returns the rise and fall connect delay to this pin in picoseconds.
Resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related attributes (pin) clock_sources_non_inverted on page 1313

```
(port) clock_sources_non_inverted on page 1341
non_inverted_sources on page 696
```
Related attributes: (pin) clocks on page 1314

```
(port) clocks on page 1341
```
Related command: report_timing

Related attributes: (pin) connect_delay on page 1314

```
(port) connect_delay on page 1341
```

```
Analysis—hpin Attributes
```
September 2017 1233 Product Version 17.1

**delay_max_fall**

delay_max_fall _delay_

**Read-only** hpin attribute. Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**delay_max_rise**

delay_max_rise _delay_

**Read-only** hpin attribute. Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a rising edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**delay_min_fall**

delay_min_fall _delay_

**Read-only** hpin attribute. Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Note:** This delay is not supported by Genus.

Related attributes: (clock) delay_max_fall on page 1122

```
(pin) delay_max_fall on page 1314
(port) delay_max_fall on page 1342
```
Related attributes: (clock) delay_max_rise on page 1122

```
(pin) delay_max_rise on page 1315
(port) delay_max_rise on page 1342
```

```
Analysis—hpin Attributes
```
September 2017 1234 Product Version 17.1

**Related Information**

**delay_min_rise**

delay_min_rise _delay_

**Read-only** hpin attribute. Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a rising edge at this pin. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the vls command
by default.

**Note:** This delay is not supported by Genus.

**Related Information**

**direction**

direction {internal | in | out | inout}

**Read-only** hpin attribute. Returns the direction of the pin.

**Related Information**

Related attributes: (clock) delay_min_fall on page 1123

```
(pin) delay_min_fall on page 1315
(port) delay_min_fall on page 1343
```
Related attributes: (clock) delay_min_rise on page 1123

```
(pin) delay_min_rise on page 1316
(port) delay_min_rise on page 1343
```
Related Attributes: (hpin_bus) direction on page 1253

```
(hport) direction on page 1258
(hport_bus) direction on page 1264
(pg_pin) direction on page 1301
(pin) direction on page 1316
(port) direction on page 1344
(port_bus) direction on page 1359
```

```
Analysis—hpin Attributes
```
September 2017 1235 Product Version 17.1

**drivers**

drivers {constant | pin | port | hport}

**Read-only** hpin attribute. Returns the drivers for the pin.

**Related Information**

**endpoint**

endpoint {true | false}

**Read-only** hpin attribute. Indicates if the pin is the endpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**exceptions**

exceptions _string_

**Read-only** hpin attribute. Returns a list of all the timing exceptions that were applied to the
specified pin.

**Related Information**

Related attributes: (hnet) drivers on page 1221

```
(hport) drivers on page 1258
(net) drivers on page 1294
```
```
(pg_pin) drivers on page 1302
```
Related command: report_timing

Related attributes: (pin) endpoint on page 1317

```
(port) endpoint on page 1344
(timing_path) endpoint on page 1379
```
Affected by these commands: path_adjust

```
path_group
```

```
Analysis—hpin Attributes
```
September 2017 1236 Product Version 17.1

**external_delays**

external_delays _string_

**Read-only** hpin attribute. Returns a list of the external delay objects associated with this
pin.

**Related Information**

**external_net_wire_capacitance**

external_net_wire_capacitance {no_value | _float_ }

**Read-only** hpin attribute. Returns the external wire capacitance (in femtofarad) seen at this
hpin. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

```
set_disable_timing
set_max_delay
set_multicycle_path
```
Related attributes: (clock) exceptions on page 1126

```
(cost_group) exceptions on page 1137
(external_delay) exceptions on page 1174
(hinst) exceptions on page 1207
(inst) exceptions on page 1268
(pin) exceptions on page 1317
(port) exceptions on page 1344
(timin_path) exceptions on page 1379
```
Set by these commands: set_input_delay

```
set_output_delay
```
Related attributes: (design) external_delays on page 1145

```
(pin) external_delays on page 1318
(port) external_delays on page 1345
```

```
Analysis—hpin Attributes
```
September 2017 1237 Product Version 17.1

**Related Information**

**generates_clocks**

generates_clocks _clock_list_

**Read-only** hpin attribute. Returns the clock objects that were generated from this
hierarchical pin using the create_generated_clock command.

**Related Information**

**hinst**

hinst _hinst_

**Read-only** hpin attribute. Returns the hierarchical instance that the hpin belongs to.

**Related Information**

Related attributes: (constant) external_net_wire_capacitance on page 1134

```
(hport) external_net_wire_capacitance on page 1259
(pin) external_net_wire_capacitance on page 1318
(port) external_net_wire_capacitance on page 1346
```
Related attributes (pin) generates_clocks on page 1318

```
(port) generates_clocks on page 1346
```
Related attributes: (constant)) hinst on page 1134

```
(hinst) hinst on page 1208
(hnet) hinst on page 1221
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
(inst) hinst on page 1269
(net) hinst on page 1294
(pg_pin) hinst on page 1302
```

```
Analysis—hpin Attributes
```
September 2017 1238 Product Version 17.1

**hnet**

hnet _hnet_

**Read-only** hpin attribute. Returns the hierarchical net connected to this hpin.

**Related Information**

**hport**

hport _hport_

**Read-only** hpin attribute. Returns the hierarchical port associated with this hpin.

**is_physical**

is_physical {false | true}

**Read-only** hpin attribute. Indicates if the hierarchical pin is a physical pin.

**Related Information**

**launcher**

launcher {true | false}

**Read-only** hpin attribute. Indicates if the arrival time at this pin was derived through static
analysis from a clock signal arriving at an edge-triggered or level-sensitive point, or from a

Related attributes: (hport) hnet on page 1259

```
(pin) hnet on page 1319
(port) hnet on page 1346
(pg_pin) hnet on page 1302
```
Related attributes: (hinst) is_physical on page 1213

```
(inst) is_physical on page 1276
(pg_pin) is_physical on page 1304
(pin) is_physical on page 1320
```

```
Analysis—hpin Attributes
```
September 2017 1239 Product Version 17.1

user-defined input delay. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**lib_pins**

lib_pins { _lib_pin_ | _pg_lib_pin_ }

**Read-only** hpin attribute. Returns the library base_pin associated with a pin of a mapped
instance.

**Related Information**

**loads**

loads _list_of_pins_

**Read-only** hpin attribute. Returns the hierarchical path to the pins or ports loading this pin.

**Related Information**

**min_slew**

min_slew _Tcl_list_

**Read-only** hpin attribute. Returns a Tcl list containing the computed rise and fall minimum
slew values, respectively, in picoseconds. This attribute is only computed if the minimum

Related command: report_timing

Related attributes: (pin) launcher on page 1320

```
(port) launcher on page 1347
```
Related attributes: (pin) lib_pins on page 1321

```
(port) lib_pins on page 1347
```
Related attributes: (hnet) loads on page 1223

```
(hport) loads on page 1260
(net) loads on page 1295
(pg_pin) loads on page 1304
```

```
Analysis—hpin Attributes
```
September 2017 1240 Product Version 17.1

delay must be computed for the pin to honor the data-to-data timing constraints. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**min_timing_arcs**

min_timing_arcs _string_

**Read-only** hpin attribute. Returns the minimum delay timing arcs to this pin. This attribute
is only computed if the pin requires to have the minimum delay computed to honor the
data-to-data timing constraints.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default

**Related Information**

**net**

net _string_

**Read-only** hpin attribute. Returns the net connected to the hpin.

**Related Information**

Related command: report_timing

Related attributes: (pin) min_slew on page 1321

```
(port) net on page 1348
```
Related attributes: (pin) min_timing_arcs on page 1322

```
(hpin) timing_arcs on page 1246
```
Related attributes: (hnet) net on page 1224

```
(hport) net on page 1260
(pin) net on page 1322
(pg_pin) net on page 1305
(port) net on page 1348
```

```
Analysis—hpin Attributes
```
September 2017 1241 Product Version 17.1

**pg_hnet**

pg_hnet _string_

**Read-only** hpin attribute. Returns the pg_hnet connected to the hpin.

**Related Information**

**pg_net**

pg_net _string_

**Read-only** hpin attribute. Returns the pg_net connected to the hpin.

**Related Information**

**propagated_clocks**

propagated_clocks _pin_name_

**Read-only** hpin attribute. Returns a Tcl list of clock information that has propagated to the
specified pin. Each element of the list contains information about a single clock that was
propagated.

The clock information contained in the Tcl list can be easily converted into an associative
array using the Tcl command array get. This provides a convenient method to query for
information about propagated clocks in a design. The keys of the associative array are:

■ clock — The clock object that has been propagated.

■ phase — A string value indicating whether the clock has been inverted ("+" or "-").

Related attributes: (hport) pg_hnet on page 1261

```
(pin) pg_hnet on page 1323
(pg_pin) pg_hnet on page 1305
(port) pg_hnet on page 1348
```
Related attributes: (hport) pg_net on page 1261

```
(pin) pg_net on page 1323
(pg_pin) pg_net on page 1305
(port) pg_net on page 1349
```

```
Analysis—hpin Attributes
```
September 2017 1242 Product Version 17.1

■ clock_source_late_latency — A Tcl list containing any source latency values that
have been picked up from the clock_source_late_latency attribute on pins or
ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_network_late_latency — A Tcl list containing any network latency values
that have been picked up from the clock_network_late_latency attribute on pins
or ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_setup_uncertainty — A Tcl list containing any uncertainty values that have
been picked up from the clock_setup_uncertainty attribute on pins or ports in the
clock network. This does not include uncertainty values from the clock object itself.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

Affects these commands: report_clocks

```
report_qor
report_timing
write_design -innovus
write_sdc
```
Related commands: read_sdc

Related attributes: (pin) propagated_clocks on page 1324

```
(port) propagated_clocks on page 1349
disabled_arcs on page 743
(pin) external_delays on page 1236
```

```
Analysis—hpin Attributes
```
September 2017 1243 Product Version 17.1

**propagated_ideal_network**

propagated_ideal_network {true | false }

**Read-only** hpin attribute. Indicates whether the specified pin is ideal. Specifically, the
attribute checks whether the specified pin is in the fanout of another pin with the
ideal_network attribute set to true.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Propagation Rules**

The propagation of the ideal_network attribute follows these rules:

■ A pin is treated as ideal if it is either a:

```
❑ Pin specified in the object list of the ideal_network attribute.
```
```
❑ Driver pin and its cell is ideal.
```
```
❑ Load pin attached to an ideal net.
```
■ A net is treated as ideal if all its driving cells are ideal.

■ A combinational cell is treated as ideal if all its input pins are ideal.

```
Note: A hierarchical pin can propagate the ideal_network attribute.
```
Propagation stops at the pins where these conditions are not met. These pins are referred to
as network boundary pins, and they are ideal pins.

**Related Information**

**rf_slack**

rf_slack _rise fall_

**Read-only** hpin attribute. Returns the slack for the rising and falling edges in picoseconds.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

Affected by these attributes: (pin) ideal_network on page 754

```
(port) ideal_network on page 782
```
Related attribute: (pin) propagated_ideal_network on page 1325


```
Analysis—hpin Attributes
```
September 2017 1244 Product Version 17.1

**Related Information**

**slack_max**

slack_max {no_value | _float_ }

**Read-only** hpin attribute. Returns the maximum slack of the hpin in picoseconds. The
resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**slack_max_edge**

slack_max_edge _string_

**Read-only** hpin attribute. Returns the edge (rise or fall) of the worst slack-causing path at
this hpin in late mode.in picoseconds. The resolution is 1. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**slack_max_fall**

slack_max_fall {no_value | _float_ }

**Read-only** hpin attribute. Returns the maximum falling slack of the hpin in picoseconds.
The resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

Related attributes: (pin) rf_slack on page 1326

Related command: report_timing

Related attributes: (pin) slack_max on page 1326

```
(port) slack_max on page 1350
```
Related attribute: (pin) slack_max_edge on page 1326

```
(port) slack_max_edge on page 1351
```

```
Analysis—hpin Attributes
```
September 2017 1245 Product Version 17.1

**Related Information**

**slack_max_rise**

slack_max_rise {no_value | _float_ }

**Read-only** hpin attribute. Returns the maximum rising slack of the hpin in picoseconds.
The resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**slew**

slew { _rise fall_ }

**Read-only** hpin attribute. Returns the computed rise and fall slew values, respectively, in
picoseconds. The values are returned as a Tcl list.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: (pin) slack_max_fall on page 1327

```
(port) slack_max_fall on page 1351
```
Related command: report_timing

Related attributes: (pin) slack_max_rise on page 1327

```
(port) slack_max_rise on page 1352
```
Related command: report_timing

Related attributes: (pin) slew on page 1327


```
Analysis—hpin Attributes
```
September 2017 1246 Product Version 17.1

**slew_by_mode**

slew_by_mode {{ _mode_name_1 rise fall_ } [{ _mode_name_2 rise fall_ }]...}

**Read-only** hpin attribute. Returns a Tcl list of lists. Each list contains the mode name
followed by the computed rise and fall slew values for the pin for that mode, in picoseconds.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**startpoint**

startpoint {true | false}

**Read-only** hpin attribute. Indicates if the pin is the startpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**timing_arcs**

timing_arcs _string_

**Read-only** hpin attribute. Returns the timing arcs to this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

Related command: report_timing

Related attributes: (pin) slew_by_mode on page 1328

```
(port) slew_by_mode on page 1352
```
Related command: report_timing

Related attributes: (pin) startpoint on page 1328

```
(port) startpoint on page 1352
(timing_path) startpoint on page 1380
```

```
Analysis—hpin Attributes
```
September 2017 1247 Product Version 17.1

**Related Information**

**timing_case_computed_value**

timing_case_computed_value {0 | 1 | no_value}

**Read-only** hpin attribute. Indicates if the value of this pin was computed to have a constant
logic value. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**timing_info**

timing_info _string_

**Read-only** hpin attribute. Returns a Tcl list containing other Tcl lists about timing path
information. If the pin is both a timing startpoint and an endpoint, then this attribute returns
information from the endpoint.The outer Tcl list corresponds to a set of timing paths that share
a common set of launching clock edge, capturing clock edge, and timing exceptions that are
being applied. The inner Tcl lists correspond to name/value pairs that provide information
about that particular set of timing paths. The ted name/value pairs are:

■ name: launch

Related command: report_timing

Related attributes: (pin) timing_arcs on page 1329

Affects these commands: report_clocks

```
report_qor
report_timing
write_design -innovus
write_sdc
```
Related commands: read_sdc

Related attributes: (pin) timing_case_computed_value on page 1329

```
(port) timing_case_computed_value on page 1353
(hpin) timing_case_computed_value on page 1247
```

```
Analysis—hpin Attributes
```
September 2017 1248 Product Version 17.1

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the launching clock edge is the rising or falling edge of the clock waveform. If the launch
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: capture

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the capturing clock edge is the rising or falling edge of the clock waveform. If the capture
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: cost_group

```
value: The cost_group object that this particular set of timing paths is being applied to.
Unconstrained paths are always applied to the default cost group.
```
■ name: exceptions

```
value: A Tcl list of exception objects that are being applied to the timing paths. The list is
empty if no timing exceptions are being applied.
```
■ name: mode

```
value: The mode object that the set of paths belong to. This value is provided only in the
presence of multi-mode constraints.
```
■ name: constraint

```
value: The timing constraint value for this set of paths is in picoseconds. If the paths are
unconstrained, then the value is listed as no_value.
```
■ name: slack

```
value: A Tcl list containing the worst timing slack for this set of paths for rising and falling
transitions at the pin. The values are in picoseconds. If a particular transition is
unconstrained, then the value is listed as no_value.
```
■ name: input_delay

```
value: A Tcl list containing the input delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular input delay is not valid,
then the value is listed as no_value.
```
■ name: output_delay

```
value: A Tcl list containing the output delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular output path is not valid,
then the value is listed as no_value.
```

```
Analysis—hpin Attributes
```
September 2017 1249 Product Version 17.1

For certain pins in the design, the timer has two sets of path information. These are pins that
are both timing startpoints and also timing endpoints. The startpoint and endpoint attributes
can be used to locate such pins, but these are typically clock inputs of sequential cells, D pins
of latches, or pins at which timing paths have been broken using the break_timing_paths
attribute. At these special pins the timing_info attribute will return information about the
paths ending at that particular pin. To query about the paths that start at the particular pin
instead, use the timing_info_favor_startpoint attribute. At pins and ports in the design that are
not both timing startpoints and endpoints, the timing_info and the
timing_info_favor_startpoint attributes return the same information.

**Related Information**

**timing_info_favor_startpoint**

timing_info_favor_startpoint _Tcl_list_

**Read-only** hpin attribute. Returns a Tcl list of information about timing paths. If the pin is
both a timing startpoint and an endpoint, then this attribute returns information from the
startpoint.

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** hpin attribute. Returns a list of the unique uses of a pin from a collection of pins.
An object can have multiple object versions in the design. Use this attribute to get all the

Related command: report_timing

Related attributes: (pin) timing_info on page 1330

```
(port) timing_info on page 1354
(hpin) timing_info_favor_startpoint on page 1249
```
Related command: report_timing

Related attributes: (pin) timing_info_favor_startpoint on page 1331

```
(port) timing_info_favor_startpoint on page 1356
(hpin) timing_info on page 1247
```

```
Analysis—hpin Attributes
```
September 2017 1250 Product Version 17.1

objects it represents. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

**wire_capacitance**

wire_capacitance {no_value | _float_ }

**Read-only** hpin attribute. Returns the net capacitance for the pin in femtofarads. Resolution
is 1/10. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: (constant) unique_versions on page 1135

```
(hinst) unique_versions on page 1220
(hnet) unique_versions on page 1225
(hport) unique_versions on page 1261
(inst) unique_versions on page 1283
(pin) unique_versions on page 1332
(pg_pin) unique_versions on page 1306
(port) unique_versions on page 1356
```
Related attributes: (constant) wire_capacitance

```
(hport) wire_capacitance
(pin) wire_capacitance
(port) wire_capacitance
```

```
Analysis—hpin Attributes
```
September 2017 1251 Product Version 17.1

**wire_length**

wire_length {no_value | _float_ }

**Read-only** hpin attribute. Returns the wire length of the net connected to the pin. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**wire_resistance**

wire_resistance {no_value | _float_ }

**Read-only** hpin attribute. Returns the net resistance for the pin in kilohms. Resolution is
1/1000. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**wireload_model**

wireload_model _string_

**Read-only** hpin attribute. Retrieves the wire-load model of the parent module. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

Related attributes: (constant) wire_length on page 1136

```
(hport) wire_length on page 1263
(pin) wire_length on page 1334
(port) wire_length on page 1357
```
Related attributes: (constant) wire_resistance

```
(hport) wire_resistance
(pin) wire_resistance
(port) wire_resistance
```

```
Analysis—hpin Attributes
```
September 2017 1252 Product Version 17.1

**Related Information**

Related attribute: (pin) wireload_model on page 1334


```
Analysis—hpin_bus Attributes
```
September 2017 1253 Product Version 17.1

**hpin_bus Attributes**

**bits**

bits _string_

**Read-only** hpin_bus attribute. Returns a list of individual bits that constitute the hport bus.
This list includes the full pathnames of each individual hport object.

**Related Information**

**direction**

direction {internal | in | out | inout}

**Read-only** hpin_bus attribute. Returns the direction of the hport bus.

**Related Information**

**hinst**

hinst

**Read-only** hpin_bus attribute. Returns the hierarchical instance that the hpin_bus belongs.

Related attributes: (hport_bus) bits on page 1264

```
(port_bus) bits on page 1359
```
Related attributes: (hpin) direction on page 1234

```
(hport) direction on page 1258
(hport_bus) direction on page 1264
(pg_pin) direction on page 1301
(pin) direction on page 1316
(port) direction on page 1344
(port_bus) direction on page 1359
```

```
Analysis—hpin_bus Attributes
```
September 2017 1254 Product Version 17.1

**Related Information**

**hport_bus**

hport_bus _hport_bus_

**Read-only** hpin_bus attribute. Returns an hport bus of the hpin_bus.

Related attributes: (constant)) hinst on page 1134

```
(hinst) hinst on page 1208
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
(inst) hinst on page 1269
(net) hinst on page 1294
(pg_pin) hinst on page 1302
```

```
Analysis—hport Attributes
```
September 2017 1255 Product Version 17.1

**hport Attributes**

**boundary_optimize_hpin_invertible**

boundary_optimize_hpin_invertible {true | false}

**Read-only** hport attribute. Indicates whether the hport can be inverted during boundary
optimization.

Preserved pins, pins of preserved nets, and pins of preserved modules are not invertible. In
addition, there are internal restrictions (such as multibit ports/busses, pins with timing
exceptions or pins were a clock is defined on) that do not allow inversion of a pin.

**Related Information**

**bus**

bus _string_

**Read-write** hport attribute. Returns the full path name of the bus object to which the hport
belongs.

**Related Information**

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by these attributes: (hpin) boundary_optimize_invert_hpins on page 909

```
(module) boundary_optimize_invert_hpins on page 936
(root) boundary_optimize_invert_hpins on page 971
```
Related attributes: (hpin) boundary_optimize_hpin_invertible on page 1227

Related attributes: (port) bus on page 1338


```
Analysis—hport Attributes
```
September 2017 1256 Product Version 17.1

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** hport attribute. Returns the maximum capacitance of the net driving this hport
for a fall transition on the hport. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** hport attribute. Returns the maximum capacitance of the net driving this hport
for a rise transition on the hport. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** hport attribute. Returns the minimum capacitance of the net driving this hport
for a fall transition on the hport. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

Related attributes: (constant) capacitance_max_fall on page 1132

```
(hpin) capacitance_max_fall on page 1227
(pin) capacitance_max_fall on page 1309
(port) capacitance_max_fall on page 1338
```
Related attributes: (constant) capacitance_max_rise on page 1132

```
(hpin) capacitance_max_rise on page 1228
(pin) capacitance_max_rise on page 1309
(port) capacitance_max_rise on page 1338
```

```
Analysis—hport Attributes
```
September 2017 1257 Product Version 17.1

**Related Information**

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** hport attribute. Returns the minimum capacitance of the net driving this hport
for a rise transition on the hport. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**causes_ideal_net**

causes_ideal_net {true | false}

**Read-write** hport attribute.Indicates whether the specified hport is causing its net to
become an ideal net.

Genus implicitly sets an ideal net if some hport is

■ A pin of a sequential element that is an asynchronous set or reset.

■ A pin of a sequential element that is a clock pin.

■ Any input pin of a sequential element that has no setup arc. That is, any sequential
element that may be asynchronous.

Related attributes: (constant) capacitance_min_fall on page 1133

```
(hpin) capacitance_min_fall on page 1228
(pin) capacitance_min_fall on page 1310
(port) capacitance_min_fall on page 1339
```
Related attributes: (constant) capacitance_min_rise on page 1133

```
(hpin) capacitance_min_rise on page 1229
(pin) capacitance_min_rise on page 1310
(port) capacitance_min_rise on page 1339
```

```
Analysis—hport Attributes
```
September 2017 1258 Product Version 17.1

**Related Information**

**direction**

direction {internal | in | out| inout}

**Read-write** hport attribute.Returns the direction of the hport.

**Related Information**

**drivers**

drivers {constant | pin | port | hport}

**Read-write** hport attribute.Returns the drivers for the hport.

**Related Information**

Related attributes: (hpin) causes_ideal_net on page 1229

```
(pin) causes_ideal_net on page 1311
(port) causes_ideal_net on page 1340
ideal_seq_async_pins on page 710
ttime_recovery_arcs on page 813
```
Related attributes: (hpin) direction on page 1234

```
(hpin_bus) direction on page 1253
(hport_bus) direction on page 1264
(pg_pin) direction on page 1301
(pin) direction on page 1316
(port) direction on page 1344
(port_bus) direction on page 1359
```
Related attributes: (hnet) drivers on page 1221

```
(hpin) drivers on page 1235
(net) drivers on page 1294
(pg_pin) drivers on page 1302
```

```
Analysis—hport Attributes
```
September 2017 1259 Product Version 17.1

**external_net_wire_capacitance**

external_net_wire_capacitance {no_value | _float_ }

**Read-only** hport attribute. Returns the external wire capacitance (in femtofarad) seen at
this hport. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**hinst**

hinst _hinst_

**Read-only** hport attribute. Returns the hierarchical instance that the hport belongs to.

**Related Information**

**hnet**

hnet _hnet_

**Read-only** hport attribute. Returns the hierarchical net connected to this hport.

Related attributes: (constant) external_net_wire_capacitance on page 1134

```
(hpin) external_net_wire_capacitance on page 1236
(pin) external_net_wire_capacitance on page 1318
(port) external_net_wire_capacitance on page 1346
```
Related attributes: (constant)) hinst on page 1134

```
(hinst) hinst on page 1208
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport_bus) hinst on page 1264
(inst) hinst on page 1269
(net) hinst on page 1294
(pg_pin) hinst on page 1302
```

```
Analysis—hport Attributes
```
September 2017 1260 Product Version 17.1

**Related Information**

**hpin**

hpin _hpin_

**Read-only** hport attribute. Returns the hpin of the hport.

**loads**

loads _list_of_pins_

**Read-only** hport attribute. Returns the hierarchical path to the pins or ports loading this
hport.

**Related Information**

**net**

net _string_

**Read-only** hport attribute. Returns the name of the net connected to the hport.

**Related Information**

Related attributes: (hpin) hnet on page 1238

```
(pin) hnet on page 1319
(port) hnet on page 1346
(pg_pin) hnet on page 1302
```
Related attributes: (hnet) loads on page 1223

```
(hpin) loads on page 1239
(net) loads on page 1295
(pg_pin) loads on page 1304
```
Related attributes: (hnet) net on page 1224

```
(hpin) net on page 1240
(pin) net on page 1322
```

```
Analysis—hport Attributes
```
September 2017 1261 Product Version 17.1

**pg_hnet**

pg_hnet _string_

**Read-only** hport attribute. Returns the pg_hnet connected to the hport.

**Related Information**

**pg_net**

pg_net _string_

**Read-only** hport attribute. Returns the pg_net connected to the hport.

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** hport attribute. Returns a list of the unique uses of a hport from a collection of
hports. An object can have multiple object versions in the design. Use this attribute to get all
the objects it represents.

```
(pg_pin) net on page 1305
(port) net on page 1348
```
Related attributes: (hpin) pg_hnet on page 1241

```
(pin) pg_hnet on page 1323
(pg_pin) pg_hnet on page 1305
(port) pg_hnet on page 1348
```
Related attributes: (hpin) pg_net on page 1241

```
(pin) pg_net on page 1323
(pg_pin) pg_net on page 1305
(port) pg_net on page 1349
```

```
Analysis—hport Attributes
```
September 2017 1262 Product Version 17.1

**Related Information**

**wire_capacitance**

wire_capacitance {no_value | _float_ }

**Read-only** hport attribute. Returns the net capacitance for the hport in femtofarads.
Resolution is 1/10. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: (constant) unique_versions on page 1135

```
(hinst) unique_versions on page 1220
(hnet) unique_versions on page 1225
(hpin) unique_versions on page 1249
(inst) unique_versions on page 1283
(pin) unique_versions on page 1332
(pg_pin) unique_versions on page 1306
(port) unique_versions on page 1356
```
Related attributes: (constant) wire_capacitance

```
(hpin) wire_capacitance
(pin) wire_capacitance
(port) wire_capacitance
```

```
Analysis—hport Attributes
```
September 2017 1263 Product Version 17.1

**wire_length**

wire_length {no_value | _float_ }

**Read-only** hport attribute. Returns the wire length of the net connected to the hport. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**wire_resistance**

wire_resistance {no_value | _float_ }

**Read-only** hport attribute. Returns the net resistance for the hport in kilohms. Resolution
is 1/1000. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related attributes: (constant) wire_length on page 1136

```
(hpin) wire_length on page 1251
(pin) wire_length on page 1334
(port) wire_length on page 1357
```
Related attributes: (constant) wire_resistance

```
(hpin) wire_resistance
(pin) wire_resistance
(port) wire_resistance
```

```
Analysis—hport_bus Attributes
```
September 2017 1264 Product Version 17.1

**hport_bus Attributes**

**bits**

bits _string_

**Read-only** hport_bus attribute. Returns a list of individual bits that constitute the hport bus.
This list includes the full pathnames of each individual hport object.

**Related Information**

**direction**

direction {internal | in | out | inout}

**Read-only** hport_bus attribute. Returns the direction of the hport bus.

**Related Information**

**hinst**

hinst

**Read-only** hport_bus attribute. Returns the hierarchical instance that the hport_bus
belongs.

Related attributes: (hpin_bus) bits on page 1253

```
(port_bus) bits on page 1359
```
Related attributes: (hpin) direction on page 1234

```
(hpin_bus) direction on page 1253
(hport) direction on page 1258
(pg_pin) direction on page 1301
(pin) direction on page 1316
(port) direction on page 1344
(port_bus) direction on page 1359
```

```
Analysis—hport_bus Attributes
```
September 2017 1265 Product Version 17.1

**Related Information**

**hpin_bus**

hpin_bus

**Read-only** hport_bus attribute. Returns an hpin bus of the hport_bus.

**order**

order _integer_

**Read-only** hport_bus attribute. Returns the order of the bus in the design port declaration
list, the value of the leftmost bit being the first. The order value of the first bus is 0.

**Related Information**

Related attributes: (constant)) hinst on page 1134

```
(hinst) hinst on page 1208
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(inst) hinst on page 1269
(net) hinst on page 1294
(pg_pin) hinst on page 1302
```
Related attribute: (port_bus) order on page 1360


```
Analysis—inst Attributes
```
September 2017 1266 Product Version 17.1

**inst Attributes**

**area**

area _float_

**Read-only** inst attribute. Returns the cell area of the instance. An estimate is used for
unmapped logic. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**base_cell**

base_cell _base_cell_

**Read-write** inst attribute. Returns the base_cell for the mapped instance.

**design**

design _design_

**Read-only** inst attribute. Returns the design to which this instance belongs.

**dont_touch_effective**

dont_touch_effective {const_prop_delete_ok | const_prop_size_delete_ok | delete_ok
| map_size_ok | size_delete_ok | size_ok | size_same_height_ok | none | false
| true }

**Read-only** inst attribute. Defines the effective (most pessimistic) preservation status of a
instance during optimization based on the sources found in the dont_touch_sources
attribute. This attribute can have the following values:

Related attribute: (hinst) area on page 1205

const_prop_delete_ok Indicates that the instance can be deleted and that
constants can be propagated through it.

const_prop_size_delete_ok Indicates that the instance can be resized or deleted
and that constants can be propagated through it.


```
Analysis—inst Attributes
```
September 2017 1267 Product Version 17.1

**Related Information**

**dont_touch_sources**

dont_touch_sources **{{** source value **}** ... **}**

**Read-only** inst attribute. Returns the list of {source value} pairs contributing to the value of
the dont_touch_effective attribute for this object:

{{user _value_ } {lib _value_ } {parent _value_ } {scan _value_ }}

■ user—This inst dont_touch value

■ lib—The base_cell dont_touch value

■ parent—The dont_touch value from an hinst above (the closest hinst above that is not
false)

■ scan—Is this inst part of a scan-chain (value is either size_ok or false).

delete_ok Indicates that the instance can be deleted if it has no
fanout, but cannot be resized.

false Indicates that the instance can be mapped, sized,
deleted, and that constants can be propagated through
it.

map_size_ok Indicates that the instance can be mapped or sized (but
not deleted).

none Indicates that the instance is unconstrained.

size_delete_ok Indicates that the instance can be resized or deleted if it
has no fanout.

size_ok Indicates that the instance can only be resized.

size_same_height_ok Indicates that the instance can only be resized to a cell
of the same height.

true Indicates that the instance can not be touched or
optimized.

Affected by this attribute: (inst) dont_touch_sources on page 1267

Related attribute: (design) dont_touch_effective on page 1144

```
(hinst) dont_touch_effective on page 1206
(net) dont_touch_effective on page 1293
```

```
Analysis—inst Attributes
```
September 2017 1268 Product Version 17.1

**Related Information**

**exceptions**

exceptions _string_

**Read-only** inst attribute. Returns a list of all the timing exceptions that were applied to the
specified instance.

**Related Information**

**hdl_instantiated**

hdl_instantiated {true | false}

**Read-only** inst attribute. Indicates whether the instance is present in the input RTL
description (true) or generated by Genus during synthesis (false).

Affects this attribute: (inst) dont_touch_effective on page 1266

Related attributes: (hinst) dont_touch_sources on page 1207

Affected by these commands: path_adjust

```
set_max_delay
set_disable_timing
path_group
set_multicycle_path
```
Related attributes: (clock) exceptions on page 1126

```
(cost_group) exceptions on page 1137
(external_delay) exceptions on page 1174
(hinst) exceptions on page 1207
(hpin) exceptions on page 1235
(pin) exceptions on page 1317
(port) exceptions on page 1344
(timin_path) exceptions on page 1379
```

```
Analysis—inst Attributes
```
September 2017 1269 Product Version 17.1

**Related Information**

**hinst**

hinst _hinst_

**Read-only** inst attribute. Returns the hierarchical instance that the instance belongs to.

**Related Information**

**inherited_preserve**

inherited_preserve {const_prop_delete_ok | const_prop_size_delete_ok | delete_ok |
false | true | map_ok | map_size_ok | size_ok | size_delete_ok}

**Read-only** inst attribute. Returns the effective preserve value that is seen by the tool.
The preserve value could have been set explicitly set on this instance, or this instance
inherited the value from its parent module or hierarchical instance, or the instance could have
been preserved internally for various reasons. The attribute can have the following values:

Set by these commands: elaborate

```
read_netlist
```
Related attributes: (constant)) hinst on page 1134

```
(hinst) hinst on page 1208
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
(net) hinst on page 1294
(pg_pin) hinst on page 1302
```
const_prop_delete_ok Allows deleting a mapped instance and constant
propagation through the mapped instance, but not
resizing, renaming or remapping it.


```
Analysis—inst Attributes
```
September 2017 1270 Product Version 17.1

When the preserve attribute is set on an instance and its parent module, the most restrictive
value is inherited.

**Example**

Assuming that preserve was set to delete_ok on an instance and set to size_ok on the
parent module, the value of inherited_preserve would be true.

**Related Information**

const_prop_size_delete_ok Allows deleting and resizing a mapped instance, or
constant propagation through a mapped instance, but
not renaming or remapping it.

delete_ok Allows deleting a mapped instance during optimization,
but not resizing, renaming, or remapping it.

false Allows logic changes to a mapped instance in the design
during optimization.

map_ok Allows mapping, and remapping of unmapped
sequential instances during optimization, but not
deleting, renaming or resizing them.

map_size_ok Allows mapping, resizing, and remapping of unmapped
sequential instances during optimization, but not
renaming or deleting them.

size_delete_ok Allows resizing or deleting a mapped instance during
optimization, but not renaming or remapping it.

size_ok Allows resizing a mapped instance during optimization,
but not deleting, renaming, or remapping it.

true Prevents logic changes to a mapped instance in the
design during optimization.

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affected by this attribute: preserve on page 929

Related attribute: (hinst) inherited_preserve on page 1210


```
Analysis—inst Attributes
```
September 2017 1271 Product Version 17.1

**is_black_box**

is_black_box {true | false}

**Read-only** inst attribute. Indicates if the instance is a black box.. This implies that the
timing is understood, but not the function of the instance.

**Related Information**

**is_buffer**

is_buffer {true | false}

**Read-only** inst attribute. Indicates if the instance is a buffer.

**Related Information**

**is_combinational**

is_combinational {false | true}

**Read-only** inst attribute. Indicates if the instance is a combinational or tristate instance.

**Related Information**

**is_flop**

is_flop {true | false}

**Read-only** inst attribute. Indicates if the instance is a flip-flop (or edge-triggered sequential
element).

Related attributes: (base_cell) is_black_box on page 261

```
(lib_cell) is_black_box on page 297
```
Related attributes: (base_cell) is_buffer on page 261

```
(lib_cell) is_buffer on page 298
```
Related attributes: (base_cell) is_combinational on page 262

```
(lib_cell) is_combinational on page 298
```

```
Analysis—inst Attributes
```
September 2017 1272 Product Version 17.1

**Related Information**

**is_integrated_clock_gating**

is_integrated_clock_gating {false| true}

**Read-only** inst attribute. Indicates whether the instance is an integrated clock_gating cell.

**Related Information**

**is_interface_timing**

is_interface_timing {false | true}

**Read-only** inst attribute. Indicates whether the instance has the interface_timing
Liberty cell attribute.

**Related Information**

**is_inverter**

is_inverter {true | false}

**Read-only** inst attribute. Indicates if the instance is an inverter.

**Related Information**

Related attribute: (lib_cell) is_flop on page 299

Related attributes: (base_cell ) is_integrated_clock_gating on page 263

```
(lib_cell) is_integrated_clock_gating on page 1272
```
Related attributes: (base_cell ) is_interface_timing on page 263

```
(lib_cell) is_interface_timing on page 1272
```
Related attributes: (base_cell ) is_inverter on page 263

```
(lib_cell) is_inverter on page 1272
```

```
Analysis—inst Attributes
```
September 2017 1273 Product Version 17.1

**is_isolation_cell**

is_isolation_cell {false | true}

**Read-only** inst attribute. Indicates if the instance is an isolation cell..

**Related Information**

**is_latch**

is_latch {true | false}

**Read-only** inst attribute. Indicates if the instance is a latch (or level-sensitive sequential
element).

**Related Information**

**is_macro**

is_macro {false | true}

_Default_ : false

**Read-only** inst attribute. Specifies whether this instance is a macro cell.

**Related Information**

Related attributes: (base_cell) is_isolation_cell on page 264

```
(lib_cell) is_isolation_cell on page 300
```
Related attributes: (base_cell) is_latch on page 264

```
(lib_cell) is_latch on page 301
```
Related attributes: (base_cell) is_macro on page 265

```
(lib_cell) is_macro on page 301
(hinst) is_macro on page 1212
```

```
Analysis—inst Attributes
```
September 2017 1274 Product Version 17.1

**is_master_slave_flop**

is_master_slave_flop {false | true}

**Read-only** inst attribute. Indicates if the instance is a master-slave flip-flop.

**Related Information**

**is_master_slave_lssd_flop**

is_master_slave_lssd_flop {false | true}

**Read-only** inst attribute. Indicates if the instance is a master-slave LSSD flip-flop.

**Related Information**

**is_memory**

is_memory {false | true}

**Read-only** inst attribute. Specifies that this instance is a memory. You should only set this
if the cell has address, data, and enable pins.

**Related Information**

**is_negative_level_sensitive**

is_negative_level_sensitive {false | true}

**Read-only** inst attribute. Indicates whether the instance is negative level-sensitive.

Related attributes: (base_cell) is_master_slave_flop on page 265

```
(lib_cell) is_master_slave_flop on page 302
```
Related attributes: (base_cell) is_master_slave_lssd_flop on page 265

```
(lib_cell) is_master_slave_lssd_flop on page 302
```
Related attributes: (base_cell) is_memory on page 266

```
(lib_cell) is_memory on page 303
```

```
Analysis—inst Attributes
```
September 2017 1275 Product Version 17.1

**Related Information**

**is_pad**

is_pad {false | true}

**Read-only** inst attribute. Indicates if the base_cell is a pad cell.

The attribute value will be set to true if the cell has a corresponding cell in the LEF library
defined as CLASS PAD.

**Related Information**

**inverted_phase**

inverted_phase {true | false}

**Read-only** inst attribute. Indicates whether a transformation (as described for the
lbr_seq_in_out_phase_opto attribute) did occur for this instance. Transformations can
only occur when you enabled the lbr_seq_in_out_phase_opto root attribute.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Note:** This attribute applies only to mapped instances.

**Example**

genus@design:test> get_db inst:test/mul_130_25/g2539 .inverted_phase
false

The returned value indicates that there was no phase inversion for this instance.

**Related Information**

Related attribute: (hinst) is_negative_level_sensitive on page 1213

Related attributes: (base_cell) is_pad on page 266

```
(lib_cell) is_pad on page 303
```
Affected by this attribute: lbr_seq_in_out_phase_opto on page 1037

Related attribute: (hinst) inverted_phase on page 1212


```
Analysis—inst Attributes
```
September 2017 1276 Product Version 17.1

**is_physical**

is_physical {false | true}

**Read-only** inst attribute. Indicates if the instance is a physical instance.

**Related Information**

**is_positive_level_sensitive**

is_positive_level_sensitive {false | true}

**Read-only** inst attribute. Indicates whether the instance is positive level-sensitive.

**Related Information**

**is_sequential**

is_sequential {false | true}

**Read-only** inst attribute. Indicates if the base_cell is a sequential logic circuit.

**Related Information**

Related attributes: (hinst) is_physical on page 1213

```
(hpin) is_physical on page 1238
(pg_pin) is_physical on page 1304
(pin) is_physical on page 1320
```
Related attribute: (hinst) is_positive_level_sensitive on page 1213

Related attributes: (base_cell) is_sequential on page 269

```
(lib_cell) is_sequential on page 305
```

```
Analysis—inst Attributes
```
September 2017 1277 Product Version 17.1

**is_tristate**

is_tristate {true | false}

**Read-only** inst attribute. Indicates if the base_cell has at least one tristate output.

**Related Information**

**lib_cells**

lib_cells _base_cell_

**Read-only** inst attribute. Returns the base_cell for the mapped instance.

**Related Information**

**multibit_rejection_reason**

multibit_rejection_reason _string_

**Read-only** inst attribute. Reports the reason why the instance could not be merged into a
multibit cell. By default, the attribute value will be empty if no reason is set or if multibit
mapping was not run.

**negative_edge_clock**

negative_edge_clock {false |true}

**Read-only** inst attribute. When true, indicates that the flop instance was inferred from an
RTL statement triggered by a negedge (Verilog) or falling_edge (VHDL) condition.

Related attribute: (inst) tristate on page 1283

```
(lib_pin) tristate on page 352
```
Related attribute: (hinst) lib_cells on page 1213


```
Analysis—inst Attributes
```
September 2017 1278 Product Version 17.1

**Example**

Assume your RTL description has the following:

assign nclk = ~clk;
always @(posedge nclk)
begin
ou1 <= in;
end

always @(negedge clk)
begin
ou2 <= in;
end

After elaborate, the attribute values are:

genus@root:> get_db [get_db insts */ou1_reg] .negative_edge_clock
false
genus@root:> get_db [get_db insts */ou2_reg] .negative_edge_clock
true

**parent**

parent string

**Read-only** inst attribute. Returns the name of the hierarchical instance or design to which
the instance belongs.

**Related Information**

**pg_nets_ls**

pg_nets_ls _list_of_pg_nets_

**Read-only** inst attribute. Returns the list of pg_nets in the local scope of the instance.

**pg_pins**

pg_pins _list_of_pg_pins_

**Read-only** inst attribute. Returns the list of pg_pins in the instance.

Related attribute: (hinst) parent on page 1216


```
Analysis—inst Attributes
```
September 2017 1279 Product Version 17.1

**Related Information**

**pins**

pins _list_of_pins_

**Read-only** inst attribute. Returns the list of leaf pins of the hierarchical instance. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**primitive_function**

primitive_function _string_

**Read-only** inst attribute. Returns the primitive function if the instance is a primitive.
Possible values are and, nand, or, nor, buf, not, d_flop, latch, mux, bmux, xor,xnor,
bufif0, bufif1, notif0, notif1, and dc.

**Related Information**

Related attribute: (hinst) pg_pins on page 1217

Related attributes: (design) pins on page 1161

```
(hdl_architecture) pins on page 1180
(hdl_component) pins on page 1189
(hinst) pins on page 1217
```
Related command: create_primitive


```
Analysis—inst Attributes
```
September 2017 1280 Product Version 17.1

**relaxed_seq_map_constraints**

relaxed_seq_map_constraints _string_

**Read-only** inst attribute. Reports the the sequential requirements that were relaxed during
global mapping.

**Related Information**

**retime_original_registers**

retime_original_registers _register_name_

**Read-only** inst attribute. Returns the original name of the specified retimed register.
Registers must first be marked with the trace_retime attribute before retiming
optimization.

**Related Information**

**slack**

slack {no_value | _float_ }

**Read-only** inst attribute. Returns the slack of the instance in picoseconds. The resolution
is 1. This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

Related command: syn_map

Related command: retime

Affected by this attribute: ttrace_retime on page 931

Related attributes: (hinst) retime_original_registers on page 1218

```
dont_retime on page 918
(design) retime on page 879
(module) retime on page 949
retime_hard_region on page 950
retime_reg_naming_suffix on page 1070
```

```
Analysis—inst Attributes
```
September 2017 1281 Product Version 17.1

**Related Information**

**std_cell_main_rail_pin**

std_cell_main_rail_pin { _pg_pin_ | _pin_ }

**Read-only** inst attribute. Returns the pin which is the main rail primary power pin.

**Related Information**

**timing_case_disabled_arcs**

timing_case_disabled_arcs { _libarc_a libarc_b_ ...}

**Read-only** inst attribute. Identifies the timing arcs that are disabled due to case analysis.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: ( cost_group) slack on page 1138

```
(design) slack on page 1163
(hinst) slack on page 1218
(timing_path) slack on page 1380
```
Related attribute: (lib_cell) std_cell_main_rail_pin on page 319

Affects these commands: report_clocks

```
report_qor
read_sdc
report_timing
write_sdc
```
Affects this attribute: (inst) timing_case_disabled_arcs_by_mode on
page 1282

Related attribute: (hinst) timing_case_disabled_arcs on page 1219


```
Analysis—inst Attributes
```
September 2017 1282 Product Version 17.1

**timing_case_disabled_arcs_by_mode**

timing_case_disabled_arcs_by_mode { _mode_name_1_ { _libarc_a libarc_b_ ...}}
[ _mode_name_2_ { _libarc_c libarc_d..._ }]...}

**Read-only** inst attribute. Returns a Tcl list of lists with timing arcs of library cells for an
instance that is disabled due to case analysis for each timing mode.This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**timing_model**

timing_model {true | false}

**Read-only** inst attribute. Indicates if the instance has only a timing model. A timing model
is a library cell for which timing data is available, but no functional information.

**Related Information**

Affects these commands: report_clocks

```
report_qor
read_sdc
report_timing
write_sdc
read_sdc
```
Related attributes (hinst) timing_case_disabled_arcs_by_mode on page 1219

```
(inst) timing_case_disabled_arcs on page 1281
```
Related attribute: (lib_cell) timing_model_reason on page 321


```
Analysis—inst Attributes
```
September 2017 1283 Product Version 17.1

**tristate**

tristate {true | false}

**Read-only** inst attribute. Indicates if the instance has a tristate output pin.

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** inst attribute. Returns a list of the unique uses of an instance from a collection
of instances. An object can have multiple object versions in the design. Use this attribute to
get all the objects it represents.

**Related Information**

Related attribute: (lib_cell) tristate on page 321

Related command: report_ timing

Related attributes: (constant) unique_versions on page 1135

```
(hinst) unique_versions on page 1220
(hnet) unique_versions on page 1225
(hpin) unique_versions on page 1249
(hport) unique_versions on page 1261
(pin) unique_versions on page 1332
(pg_pin) unique_versions on page 1306
(port) unique_versions on page 1356
```

```
Analysis—message_group Attributes
```
September 2017 1284 Product Version 17.1

**message_group Attributes**

**is_user**

is_user {true | false}

**Read-only** message_group attribute. Indicates if a message is user-defined or is a member
of an internal group (created by Genus). Messages created by the user have the value true
while internal group messages have the value false.


```
Analysis—module Attributes
```
September 2017 1285 Product Version 17.1

**module Attributes**

**constant_0_loads**

constant_0_loads _list_of_pins_and_ports_

**Read-only** module attribute. Returns a list of pins, ports, and busses in the module driven
by constant 0. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**constant_0_nets**

constant_0_nets _list_of_nets_

**Read-only** module attribute. Returns a list of nets driven by constant 0. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**constant_1_loads**

constant_1_loads _list_of_pins_and_ports_

**Read-only** module attribute. Returns a list of pins, ports, and busses in the module driven
by constant 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related attributes: (design) constant_0_loads on page 1141

Related attributes: (design) constant_0_nets on page 1142

Related attributes: (design) constant_1_loads on page 920


```
Analysis—module Attributes
```
September 2017 1286 Product Version 17.1

**constant_1_nets**

constant_1_nets _list_of_nets_

**Read-only** module attribute. Returns a list of nets driven by constant 1. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**design**

design _design_

**Read-only** module attribute. Returns the design to which this module belongs.

**entity_name**

entity_name _string_

**Read-only** module attribute. Returns the name of the Verilog module or the VHDL entity
from which the design is derived.

**Related Information**

**hdl_all_filelist**

hdl_all_filelist **{** _hdl_library language_standard_ **{** _define_value_ ... **}
{** _hdl_file_ ... **} {** _search_path_ **}}** ...

**Read-only** module attribute. Stores the information required by the read_hdl command to
elaborate the module. The information is stored as a list of values that can be used as options
for the read_hdl command. The list of files includes any ‘include and package files read
into Genus for the specified design.

■ _hdl_library_ is the value for the -library option.

Related attributes: (design) constant_1_nets on page 1142

Related command: read_hdl

Related attribute: (design) entity_name on page 1145


```
Analysis—module Attributes
```
September 2017 1287 Product Version 17.1

■ _language_standard_ corresponds to one of the following: -v1995, -v2001,
-vhdl1987, -vhdl1193, -vhdl2008, or -sv.

```
For vhdl, the value of the hdl_vhdl_read_version attribute is appended to -vhdl.
```
■ _define_value_ is the value for the -define option (default: SYNTHESIS)

■ _hdl_file_ corresponds to the list of files required to elaborate the design.

■ _search_path_ is the directory of the location of the HDL files. An empty value signifies
the current directory.

Since the attribute contains only those files that have been used during elaboration, you can
use this attribute to prune unnecessary read_hdl commands from your scripts.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

**hdl_elab_command_params**

hdl_elab_command_params **{{** _parameter value_ **}** ... **}**

**Read-only** module attribute. Returns a Tcl-list of the {parameter value} pairs that were
specified as value for the -parameters option of the most recently executed elaborate
command.

**Related Information**

Related attributes: (design) hdl_all_filelist on page 1146

```
(module) hdl_filelist on page 426
```
Affects this command: elaborate

Related attribute: (design) hdl_elab_command_params on page 1147


```
Analysis—module Attributes
```
September 2017 1288 Product Version 17.1

**hdl_parameters**

hdl_parameters **{{** _parameter current_value cmdset default_value_ **}** ... **}**

**Read-only** module attribute. Returns a Tcl list of Tcl lists. There can be as many Tcl lists as
there are parameters and localparams in the specified module. The Tcl list contains four
elements:

■ The parameter or localparam name

■ The current parameter value

■ A binary number

```
If the binary number is 1, it indicates that the parameter value was set through the
elaborate -parameters command. For localparam, the status value will
always be 0 because it cannot be overwritten.
```
■ The default value of the parameter before it is overridden during instantiation or using the
elaborate command.

**Related Information**

**hdl_pipeline_comp**

hdl_pipeline_comp {false | true}

**Read-only** module attribute. Specifies whether the module represented by the particular
module object is a pipelined ChipWare component that needs to be retimed.

**Related Information**

Affected by this command: elaborate

Related attribute: (design) hdl_parameters on page 1148

Related attribute: (design) hdl_pipeline_comp on page 1148


```
Analysis—module Attributes
```
September 2017 1289 Product Version 17.1

**hdl_vdp_list**

hdl_vdp_list _string_

**Read-only** module attribute. Returns the list of Genus-ted datapath function primitives
which have been instantiated in this module.

**Related Information**

**hinsts**

hinsts _list_of_ hinst_

**Read-only** module attribute. Returns all hierarchical instances that refer to (instantiate) this
module.

**Related Information**

**insts_area**

insts_area float

**Read-only** module attribute. Returns the cell area of the module. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

Affected by this command: elaborate

Related attribute: (design) hdl_vdp_list on page 1149

Related attributes: (design) hinsts on page 1149

```
(hinst) hinsts on page 1209
```
Related attribute: (design) insts_area on page 1151


```
Analysis—module Attributes
```
September 2017 1290 Product Version 17.1

**language**

language _string_

**Read-only** module attribute. Specifies whether the module is a Verilog module or VHDL
entity.

**Related Information**

**library_name**

library_name _string_

**Read-only** module attribute. Returns the name of the Verilog or VHDL library in which the
module or entity definition is stored. This name corresponds to the name specified with the
-lib option of the read_hdl command. If this option was not specified, the name defaults
to default.

**Related Information**

**logic_abstract**

logic_abstract {false | true}

**Read-only** module attribute. Specifies whether the module is inferred as a logic abstract
from an empty module, an entity without an architecture, or an entity whose architecture is
empty in the input design description.

■ If the attribute value is true, the module is treated as an unresolved reference in the
design.

■ If the attribute value is false, the module is considered a normal module in the design
hierarchy and can be optimized by the generic optimization engine.

**Note:** This attribute is ted in the RTL and structural flows.

Related command: read_hdl

Related attribute: (design) language on page 1152

Related command: read_hdl

Related attribute: (design) library_name on page 1153


```
Analysis—module Attributes
```
September 2017 1291 Product Version 17.1

**Related Information**

**logical_hier**

logical_hier {true | false}

_Default:_ true

**Read-write** module attribute. Indicates if the module is a logical hierarchy object, that is, it
corresponds to a user-defined entity (in VHDL) or user-defined module (in Verilog).

**Related Information**

**net_area**

net_area _string_

**Read-only** module attribute. Returns the net area of the module. The area is specified in
terms of the units specified in the library. This is a computed attribute. Computed attributes
are potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**physical_cell_area**

physical_cell_area {no_value | _float_ }

**Read-only** module attribute. Computes the cell area of the module using the LEF area
values. The area is specified in terms of the units specified in the library. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

Affected by this command: elaborate

Related attribute: (design) logic_abstract on page 1154

Related command: report_area

Related command: report_area

Related attributes: (design) net_area on page 1158

```
(hinst) net_area on page 1215
```

```
Analysis—module Attributes
```
September 2017 1292 Product Version 17.1

**Related Information**

**protected**

protected {false | true}

**Read-only** module attribute. This attribute is set to true if the module object represents a
module or entity whose HDL source code is encrypted or only partially encrypted.

**Related Information**

**wireload**

wireload _string_

**Read-only** module attribute. Returns the current wire-load model for the module. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

Related command: report_area

Related attribute: (design) physical_cell_area on page 1161

Affects these commands: write_hdl

```
report_dp
```
Related attributes: (design) protected on page 1162

```
(hdl_architecture) protected on page 1181
```
Affected by these attributes: (module) force_wireload on page 751

```
wireload_selection on page 824
```
Related attribute: (design) wireload on page 1166

```
wireload_mode on page 823
```

```
Analysis—net Attributes
```
September 2017 1293 Product Version 17.1

**net Attributes**

**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-only** net attribute. Returns the type of constant that drives the net.

**design**

design _design_

**Read-only** net attribute. Returns the design to which this net belongs.

**dont_touch_effective**

dont_touch_effective {delete_ok | false | true }

**Read-only** net attribute. Defines the effective (most pessimistic) preservation status of a
net during optimization. This attribute can have the following values:

**Related Information**

constant_0 Specifies that the net is driven by a constant 0.

constant_1 Specifies that the net is driven by a constant 1.

no_constant Specifies that the net is not driven by a constant.

delete_ok Indicates that the instance can be deleted if it has no fanout, but
cannot be resized.

false Indicates that the instance can be mapped, sized, deleted, and
that constants can be propagated through it.

true Indicates that the instance can not be touched or optimized.

Related attributes: (design) dont_touch_effective on page 1144

```
(hinst) dont_touch_effective on page 1206
(inst) dont_touch_effective on page 1266
```

```
Analysis—net Attributes
```
September 2017 1294 Product Version 17.1

**drivers**

drivers _string_

**Read-only** net attribute. Returns the hierarchical path to the pin driving this net.

**Related Information**

**hinst**

hinst _hinst_

**Read-only** net attribute. Returns the hierarchical instance that the net belongs to.

**Related Information**

**hnets**

hnets _list_of_hnets_

**Read-only** net attribute. Returns the segments of the net.

Related attributes: (hnet) drivers on page 1221

```
(hpin) drivers on page 1235
(hport) drivers on page 1258
```
```
(pg_pin) drivers on page 1302
```
Related attributes: (constant)) hinst on page 1134

```
(hinst) hinst on page 1208
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
(inst) hinst on page 1269
(pg_pin) hinst on page 1302
```

```
Analysis—net Attributes
```
September 2017 1295 Product Version 17.1

**Related Information**

**is_constant**

is_constant {false | true)

**Read-only** net attribute. Indicates whether the net is driven by a constant.

**is_ideal**

is_ideal {true | false}

**Read-only** net attribute. Indicates whether the specified net is ideal.

Valid causes for a net being ideal are:

■ An ideal_driver attribute is set on a driver of the net

■ An ideal_network attribute is set on a driver in the fan in of the net

■ A clock pin for a sequential instance is on the net

■ A logic constant drives the net

■ The net is connected to a pin whose propagated_ideal_network attribute is set to
true.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**loads**

loads _list_of_pins_

**Read-only** net attribute. Returns the hierarchical path to the pins loading this net.

Related attributes: (design) hnets on page 1149

```
(hinst) hnets on page 1209
```
Affected by these attributes: (pin) ideal_driver on page 753

```
(port) ideal_driver on page 781
```

```
Analysis—net Attributes
```
September 2017 1296 Product Version 17.1

**Related Information**

**num_drivers**

num_drivers _integer_

**Read-only** net attribute. Lists the number of drivers on the net.

**Related Information**

**num_loads**

num_loads _integer_

**Read-only** net attribute. Lists the number of loads on the net.

**Related Information**

Related attributes: (hnet) loads on page 1223

```
(hpin) loads on page 1239
(hport) loads on page 1260
(pg_pin) loads on page 1304
```
Related attributes: (hnet) num_drivers on page 1224

Related attributes: (hnet) num_loads on page 1224


```
Analysis—pcell Attributes
```
September 2017 1297 Product Version 17.1

**pcell Attributes**

**design**

design _design_

**Read-only** pcell attribute. Returns the design to which this pcell belongs.


```
Analysis—pg_hnet Attributes
```
September 2017 1298 Product Version 17.1

**pg_hnet Attributes**

**design**

design _design_

**Read-only** pg_hnet attribute. Returns the design to which this pg_hnet belongs.

**hinst**

hinst _hinst_

**Read-only** pg_hnet attribute. Returns the hierarchical instance that the pg_hnet belongs to.

**Related Information**

**pins**

pins _list_of_pins_

**Read-only** pg_hnet attribute. Returns the pins that belong to this this pg_hnet.

**Related Information**

Related attributes: (constant) hinst on page 1134

```
(hinst) hinst on page 1208
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
(inst) hinst on page 1269
(net) hinst on page 1294
(pg_net) hinst on page 1299
(pg_pin) hinst on page 1302
```
Related attribute: (pg_net) pins on page 1300


```
Analysis—pg_net Attributes
```
September 2017 1299 Product Version 17.1

**pg_net Attributes**

**design**

design _design_

**Read-only** pg_net attribute. Returns the design to which this pg_net belongs.

**hinst**

hinst _hinst_

**Read-only** pg_net attribute. Returns the hierarchical instance that the pg_net belongs to.

**Related Information**

**inst**

inst _inst_

**Read-only** pg_net attribute. Returns the instance that this pg_net belongs to.

Related attributes: (constant) hinst on page 1134

```
(hinst) hinst on page 1208
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
(inst) hinst on page 1269
(net) hinst on page 1294
(pg_hnet) hinst on page 1298
(pg_pin) hinst on page 1302
```

```
Analysis—pg_net Attributes
```
September 2017 1300 Product Version 17.1

**Related Information**

**pins**

pins _list_of_pins_

**Read-only** pg_net attribute. Returns the pins that are connected to this this pg_net.

**Related Information**

**sub_pg_nets**

sub_pg_nets _list_of_pg_nets_

**Read-only** pg_net attribute. Returns the list of all segments of this pg_net in the lower
scopes.

**upper_pg_net**

upper_pg_net _pg_net_

**Read-only** pg_net attribute. Returns the segment of the pg_net in the upper scope.

Related attribute: (pg_pin) inst on page 1303

```
(pin) inst on page 1319
```
Related attribute: (pg_hnet) pins on page 1298


```
Analysis—pg_pin Attributes
```
September 2017 1301 Product Version 17.1

**pg_pin Attributes**

**base_pin**

base_pin _base_pin_

**Read-only** pg_pin attribute. Returns the base_pin associated with the pin of the mapped
instance.

**Related Information**

**design**

design _design_

**Read-only** pg_pin attribute. Returns the design to which this pg_pin belongs.

**direction**

direction {internal | in | out | inout}

**Read-only** pg_pin attribute. Returns the direction of the pg_pin.

**Note:** If the direction attribute of a pg_pin is missing in the Liberty library, Genus sets the
direction to inout by default.

**Related Information**

Related attributes: (pin) base_pin on page 1309

Related attributes: (hpin) direction on page 1234

```
(hpin_bus) direction on page 1253
(hport) direction on page 1258
(hport_bus) direction on page 1264
(pin) direction on page 1316
(port) direction on page 1344
(port_bus) direction on page 1359
```

```
Analysis—pg_pin Attributes
```
September 2017 1302 Product Version 17.1

**drivers**

drivers {constant | pin | port | hport}

**Read-only** pg_pin attribute. Returns the drivers for the pg_pin.

**Related Information**

**hinst**

hinst _hinst_

**Read-only** pg_pin attribute. Returns the hierarchical instance that the pg_pin belongs to.

**Related Information**

**hnet**

hnet _hnet_

**Read-only** pg_pin attribute. Returns the hierarchical net connected to this pg_pin.

Related attributes: (hnet) drivers on page 1221

```
(hpin) drivers on page 1235
(hport) drivers on page 1258
(net) drivers on page 1294
```
Related attributes: (constant) hinst on page 1134

```
(hinst) hinst on page 1208
(hnet) hinst on page 1221
(hpin) hinst on page 1237
(hpin_bus) hinst on page 1253
(hport) hinst on page 1259
(hport_bus) hinst on page 1264
(inst) hinst on page 1269
(net) hinst on page 1294
```

```
Analysis—pg_pin Attributes
```
September 2017 1303 Product Version 17.1

**Related Information**

**inst**

inst _inst_

**Read-only** pg_pin attribute. Returns the instance that this pg_pin belongs to.

**Related Information**

**is_async**

is_async {false| true}

**Read-only** pg_pin attribute. Indicates whether this pin is an asynchronous pin.

**Related Information**

**is_clock**

is_clock {false | true}

**Read-only** pg_pin attribute. Indicates whether this pin is a clock pin.

**Related Information**

Related attributes: (hpin) hnet on page 1238

```
(hport) hnet on page 1259
(pin) hnet on page 1319
(port) hnet on page 1346
```
Related attribute: (pin) inst on page 1319

Related attribute: (pin) is_async on page 1319

Related attribute: (pin) is_clock on page 1320


```
Analysis—pg_pin Attributes
```
September 2017 1304 Product Version 17.1

**is_data**

is_data {false| true}

**Read-only** pg_pin attribute. Indicates whether this pin is a data pin.

**Related Information**

**is_physical**

is_physical {false | true}

**Read-only** pg_pin attribute. Indicates whether this pgpin is a pure physical pin or not. Pure
physical pins are only defined in the LEF library.

**Related Information**

**is_std_cell_main_rail**

is_std_cell_main_rail {false | true}

**Read-only** pg_pin attribute. Indicates whether this power pin is a primary power pin on the
main rail.

**loads**

loads _list_of_pins_

**Read-only** pg_pin attribute. Returns the hierarchical path to the pins or ports loading this
pg_pin.

Related attribute: (pin) is_data on page 1320

Related attributes: (hinst) is_physical on page 1213

```
(hpin) is_physical on page 1238
(inst) is_physical on page 1276
(pin) is_physical on page 1320
```

```
Analysis—pg_pin Attributes
```
September 2017 1305 Product Version 17.1

**Related Information**

**net**

net _net_

**Read-only** pg_pin attribute. Returns the net connected to the pg_pin.

**Related Information**

**pg_hnet**

pg_hnet _pg_hnet_

**Read-only** pg_pin attribute. Returns the pg_hnet connected to the pg_pin.

**Related Information**

**pg_net**

pg_net _pg_net_

Related attributes: (hnet) loads on page 1223

```
(hpin) loads on page 1239
(hport) loads on page 1260
(net) loads on page 1295
```
Related attributes: (hnet) net on page 1224

```
(hpin) net on page 1240
(hport) net on page 1260
(pin) net on page 1322
(port) net on page 1348
```
Related attributes: (hpin) pg_hnet on page 1241

```
(hport) pg_hnet on page 1261
(pin) pg_hnet on page 1323
(port) pg_net on page 1349
```

```
Analysis—pg_pin Attributes
```
September 2017 1306 Product Version 17.1

**Read-only** pg_pin attribute. Returns the pg_net connected to the pg_pin.

**Related Information**

**pg_type**

pg_type _pg_type_

**Read-only** pg_pin attribute. Returns the pg_type (power or ground) of the pg_pin.

**physical**

physical {false | true}

**Read-only** pg_pin attribute. Indicates whether this pgpin is a pure physical pin or not. Pure
physical pins are only defined in the LEF library.

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** pg_pin attribute. Returns a list of the unique uses of a pin from a collection of
pins. An object can have multiple object versions in the design. Use this attribute to get all the
objects it represents.

**Related Information**

Related attributes: (hpin) pg_net on page 1241

```
(hport) pg_net on page 1261
(pin) pg_net on page 1323
(port) pg_net on page 1349
```
Related attribute: (pin) physical on page 1323

Related command: report_timing

Related attributes: (constant) unique_versions on page 1135

```
(hinst) unique_versions on page 1220
```

```
Analysis—pg_pin Attributes
```
September 2017 1307 Product Version 17.1

```
(hnet) unique_versions on page 1225
(hpin) unique_versions on page 1249
(hport) unique_versions on page 1261
(inst) unique_versions on page 1283
(pin) unique_versions on page 1332
(port) unique_versions on page 1356
```

```
Analysis—pin Attributes
```
September 2017 1308 Product Version 17.1

**pin Attributes**

**arrival_max_fall**

arrival_max_fall _delay_

**Read-only** pin attribute. Returns the fall delay applied for setup analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**arrival_max_rise**

arrival_max_rise _delay_

**Read-only** pin attribute. Returns the rise delay applied for setup analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**arrival_min_fall**

arrival_min_fall _delay_

**Read-only** pin attribute. Returns the fall delay applied for hold analysis. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Note:** Genus does not support hold analysis.

**arrival_min_rise**

arrival_min_rise _delay_

**Read-only** pin attribute. Returns the rise delay applied for hold analysis. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Note:** Genus does not support hold analysis.


```
Analysis—pin Attributes
```
September 2017 1309 Product Version 17.1

**base_pin**

base_pin _base_pin_

**Read-only** pin attribute. Returns the base_pin associated with the pin of the mapped
instance.

**Related Information**

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** pin attribute. Returns the maximum capacitance of the net driving this pin for a
fall transition on the pin. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** pin attribute. Returns the maximum capacitance of the net driving this pin for a
rise transition on the pin. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

Related attribute: (pg_pin) base_pin on page 1301

Related attributes: (constant) capacitance_max_fall on page 1132

```
(hpin) capacitance_max_fall on page 1227
(hport) capacitance_max_fall on page 1256
(port) capacitance_max_fall on page 1338
```
Related attributes: (constant) capacitance_max_rise on page 1132

```
(hpin) capacitance_max_rise on page 1228
(hport) capacitance_max_rise on page 1256
(port) capacitance_max_rise on page 1338
```

```
Analysis—pin Attributes
```
September 2017 1310 Product Version 17.1

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** pin attribute. Returns the minimum capacitance of the net driving this pin for a
fall transition on the pin. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** pin attribute. Returns the minimum capacitance of the net driving this pin for a
rise transition on the pin. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**capturer**

capturer {true | false}

**Read-only** pin attribute. Indicates if the pin’s required time was derived through static
analysis from a setup check (false) or user-defined output delay constraint (true). This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

Related attributes: (constant) capacitance_min_fall on page 1133

```
(hpin) capacitance_min_fall on page 1228
(hport) capacitance_min_fall on page 1256
(port) capacitance_min_fall on page 1339
```
Related attributes: (constant) capacitance_min_rise on page 1133

```
(hpin) capacitance_min_rise on page 1229
(hport) capacitance_min_rise on page 1257
(port) capacitance_min_rise on page 1339
```

```
Analysis—pin Attributes
```
September 2017 1311 Product Version 17.1

**Related Information**

**causes_ideal_net**

causes_ideal_net {true | false}

**Read-only** pin attribute. Indicates whether the specified pin causes its net to become an
ideal net.

Genus implicitly sets an ideal net if some pin is

■ A pin of a sequential element that is an asynchronous set or reset..

■ A pin of a sequential element that is a clock pin.

■ Any input pin of a sequential element that has no setup arc. That is, any sequential
element that may be asynchronous.

**Related Information**

**clock_sense_logical_stop_propagation**

clock_sense_logical_stop_propagation {hpin|pin|constant|pg_pin|hport|port}...

**Read-only** pin attribute. Returns the clocks whose propagation is stopped at this pin.

Related command: report_timing

Related attributes (hpin) capturer on page 1229

```
(port) capturer on page 1339
```
Related attributes: (hpin) causes_ideal_net on page 1229

```
(hport) causes_ideal_net on page 1257
(port) causes_ideal_net on page 1340
ideal_seq_async_pins on page 710
ttime_recovery_arcs on page 813
```

```
Analysis—pin Attributes
```
September 2017 1312 Product Version 17.1

**clock_sense_negative**

clock_sense_negative _clock_ ...

**Read-only** pin attribute. Returns the clocks that are propagated with a negative clock
sense at this pin.

**Related Information**

**clock_sense_positive**

clock_sense_positive _clock_ ...

**Read-only** pin attribute. Returns the clocks that are propagated with a positive clock sense
at this pin.

**Related Information**

**clock_sense_stop_propagation**

clock_sense_stop_propagation _clock_ ...

**Read-only** pin attribute. Returns the clocks that stop propagatiing at this pin.

Set by this command: set_clock_sense -negative

Related attributes: (clock) clock_sense_negative on page 1121

```
(hpin) clock_sense_negative on page 1230
(pin) clock_sense_positive on page 1312
(pin) clock_sense_stop_propagation on page 1312
```
Set by this command: set_clock_sense -positive

Related attributes: (clock) clock_sense_positive on page 1121

```
(hpin) clock_sense_positive on page 1230
(pin) clock_sense_negative on page 1312
(pin) clock_sense_stop_propagation on page 1312
```

```
Analysis—pin Attributes
```
September 2017 1313 Product Version 17.1

**Related Information**

**clock_sources_inverted**

clock_sources_inverted _string_

**Read-only** pin attribute. Returns a Tcl list of clock objects that were applied in the inverted
sense to the specified pin.

**Related Information**

**clock_sources_non_inverted**

clock_sources_non_inverted _string_

**Read-only** pin attribute. Returns a Tcl list of clock objects that were applied in the
non-inverted sense to the specified pin or port.

**Related Information**

Set by this command: set_clock_sense -stop_propagation

Related attributes: (clock) clock_sense_stop_propagation on page 1121

```
(hpin) clock_sense_stop_propagation on page 1231
(pin) clock_sense_negative on page 1312
(pin) clock_sense_positive on page 1312
```
Related attributes (hpin) clock_sources_inverted on page 1231

```
(port) clock_sources_inverted on page 1340
(pin) clock_sources_non_inverted on page 1313
inverted_sources on page 690
```
Related attributes (hpin) clock_sources_non_inverted on page 1232

```
(port) clock_sources_non_inverted on page 1341
(pin) clock_sources_inverted on page 1313
non_inverted_sources on page 696
```

```
Analysis—pin Attributes
```
September 2017 1314 Product Version 17.1

**clocks**

clocks _list_of_clocks_

**Read-only** pin attribute. Returns a list of clocks arriving at this pin. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**connect_delay**

connect_delay { {no_value no_value} | { _float float_ }}

**Read-only** pin attribute. Returns the rise and fall connect delay to this pin in picoseconds.
Resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**delay_max_fall**

delay_max_fall _delay_

**Read-only** pin attribute. Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

Related attributes (hpin) clocks on page 1232

```
(port) clocks on page 1341
```
Related command: report_timing

Related attributes: (hpin) connect_delay on page 1232

```
(port) connect_delay on page 1341
```
Related attributes: (clock) delay_max_fall on page 1122

```
(hpin) delay_max_fall on page 1233
```

```
Analysis—pin Attributes
```
September 2017 1315 Product Version 17.1

**delay_max_rise**

delay_max_rise _delay_

**Read-only** pin attribute. Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a rising edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**delay_min_fall**

delay_min_fall _delay_

**Read-only** pin attribute. Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Note:** This delay is not supported by Genus.

**Related Information**

```
(port) delay_max_fall on page 1342
```
Related attributes: (clock) delay_max_rise on page 1122

```
(hpin) delay_max_rise on page 1233
(port) delay_max_rise on page 1342
```
Related attributes: (clock) delay_min_fall on page 1123

```
(hpin) delay_min_fall on page 1233
(port) delay_min_fall on page 1343
```

```
Analysis—pin Attributes
```
September 2017 1316 Product Version 17.1

**delay_min_rise**

delay_min_rise _delay_

**Read-only** pin attribute. Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a rising edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Note:** This delay is not supported by Genus.

**Related Information**

**direction**

direction {internal | in | out | inout}

**Read-only** pin attribute. Returns the direction of the pin.

**Related Information**

Related attributes: (clock) delay_min_rise on page 1123

```
(hpin) delay_min_rise on page 1234
(port) delay_min_rise on page 1343
```
Related attributes: (hpin) direction on page 1234

```
(hpin_bus) direction on page 1253
(hport) direction on page 1258
(hport_bus) direction on page 1264
(pg_pin) direction on page 1301
(port) direction on page 1344
(port_bus) direction on page 1359
```

```
Analysis—pin Attributes
```
September 2017 1317 Product Version 17.1

**endpoint**

endpoint {true | false}

**Read-only** pin attribute. Indicates if the pin is the endpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**exceptions**

exceptions _string_

**Read-only** pin attribute. Returns a list of all the timing exceptions that were applied to the
specified pin.

**Related Information**

Related command: report_timing

Related attributes: (hpin) endpoint on page 1235

```
(port) endpoint on page 1344
(timing_path) endpoint on page 1379
```
Affected by these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
```
Related attributes: (clock) exceptions on page 1126

```
(cost_group) exceptions on page 1137
(external_delay) exceptions on page 1174
(hinst) exceptions on page 1207
(hpin) exceptions on page 1235
(inst) exceptions on page 1268
(port) exceptions on page 1344
```

```
Analysis—pin Attributes
```
September 2017 1318 Product Version 17.1

**external_delays**

external_delays _string_

**Read-only** pin attribute. Returns a list of the external delay objects associated with this pin.

**Related information**

**external_net_wire_capacitance**

external_net_wire_capacitance {no_value | _float_ }

**Read-only** pin attribute. Returns the external wire capacitance (in femtofarad) seen at this
pin. This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**generates_clocks**

generates_clocks _clock_list_

**Read-only** pin attribute. Returns the clock objects that were generated from this pin using
the create_generated_clock command.

```
(timin_path) exceptions on page 1379
```
Set by these commands: set_input_delay

```
set_output_delay
```
Related attributes: (design) external_delays on page 1145

```
(hpin) external_delays on page 1236
(port) external_delays on page 1345
```
Related attributes: (constant) external_net_wire_capacitance on page 1134

```
(hpin) external_net_wire_capacitance on page 1236
(hport) external_net_wire_capacitance on page 1259
(port) external_net_wire_capacitance on page 1346
```

```
Analysis—pin Attributes
```
September 2017 1319 Product Version 17.1

**Related Information**

**hnet**

hnet _hnet_

**Read-only** pin attribute.Returns the hierarchical net connected to this pin.

**Related Information**

**inst**

inst _inst_

**Read-only** pin attribute. Returns the instance that this pin belongs to.

**Related Information**

**is_async**

is_async {false| true}

**Read-only** pin attribute. Indicates whether this pin is an asynchronous pin.

**Related Information**

Related attributes (hpin) generates_clocks on page 1237

```
(port) generates_clocks on page 1346
```
Related attributes: (hpin) hnet on page 1238

```
(hport) hnet on page 1259
(port) hnet on page 1346
(pg_pin) hnet on page 1302
```
Related attribute: (pg_net) inst on page 1299

```
(pg_pin) inst on page 1303
```
Related attribute: (pg_pin) is_async on page 1303


```
Analysis—pin Attributes
```
September 2017 1320 Product Version 17.1

**is_clock**

is_clock {false | true}

**Read-only** pin attribute. Indicates whether this pin is an asynchronous pin.

**Related Information**

**is_data**

is_data {false| true}

**Read-only** pin attribute. Indicates whether this pin is a data pin.

**Related Information**

**is_physical**

is_physical {false | true}

**Read-only** pin attribute. Indicates whether this is a pure physical pin or not. Pure physical
pins are only defined in the LEF library.

**Related Information**

**launcher**

launcher {true | false}

**Read-only** pin attribute. Indicates if the arrival time at this pin was derived through static
analysis from a clock signal arriving at an edge-triggered or level-sensitive point, or from a

Related attribute: (pg_pin) is_clock on page 1303

Related attribute: (pg_pin) is_async on page 1303

Related attributes: (hinst) is_physical on page 1213

```
(hpin) is_physical on page 1238
(inst) is_physical on page 1276
(pg_pin) is_physical on page 1304
```

```
Analysis—pin Attributes
```
September 2017 1321 Product Version 17.1

user-defined input delay. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**lib_pins**

lib_pins { _lib_pin_ | _pg_lib_pin_ }

**Read-only** pin attribute. Returns the library base_pin associated with a pin of a mapped
instance.

**Related Information**

**min_slew**

min_slew _Tcl_list_

**Read-only** pin attribute. Returns a Tcl list containing the computed rise and fall minimum
slew values, respectively, in picoseconds. This attribute is only computed if the minimum
delay must be computed for the pin to honor the data-to-data timing constraints. You can use
the has_min_delay pin attribute to check if the min_slew attribute has beencomputed.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

834.8 662.0

**Related Information**

Related command: report_timing

Related attributes: (hpin) launcher on page 1238

```
(port) launcher on page 1347
```
Related attributes: (hpin) lib_pins on page 1239

```
(port) lib_pins on page 1347
```
Related command: report_timing

Related attributes: (hpin) min_slew on page 1239

```
(port) net on page 1348
```

```
Analysis—pin Attributes
```
September 2017 1322 Product Version 17.1

**min_timing_arcs**

min_timing_arcs _string_

**Read-only** pin attribute. Returns the minimum delay timing arcs to this pin. This attribute
is only computed if the pin requires to have the minimum delay computed to honor the
data-to-data timing constraints.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default

**Related Information**

**net**

net _string_

**Read-only** pin attribute. Returns the net connected to the pin.

**Related Information**

```
(pin) slew on page 1327
```
Related attributes: (hpin) min_timing_arcs on page 1240

```
(pin) timing_arcs on page 1329
```
Related attributes: (hnet) net on page 1224

```
(hpin) net on page 1240
(hport) net on page 1260
(pg_pin) net on page 1305
(port) net on page 1348
```

```
Analysis—pin Attributes
```
September 2017 1323 Product Version 17.1

**pg_hnet**

pg_hnet _string_

**Read-only** pin attribute. Returns the pg_hnet connected to the pin.

**Related Information**

**Related Information**

**pg_net**

pg_net _string_

**Read-only** pin attribute. Returns the pg_net connected to the pin.

**Related Information**

**physical**

physical {false | true}

**Read-only** pin attribute. Indicates whether this is a pure physical pin or not. Pure physical
pins are only defined in the LEF library.

**Related Information**

Related attributes: (hpin) pg_hnet on page 1241

```
(hport) pg_hnet on page 1261
(pg_pin) pg_hnet on page 1305
(port) pg_net on page 1349
```
Related attributes: (hpin) pg_hnet on page 1241

```
(hport) pg_hnet on page 1261
(pg_pin) pg_net on page 1305
(port) pg_net on page 1349
```
Related attribute: (pg_pin) physical on page 1306


```
Analysis—pin Attributes
```
September 2017 1324 Product Version 17.1

**propagated_clocks**

propagated_clocks _pin_name_

**Read-only** pin attribute. Returns a Tcl list of clock information that has propagated to the
specified pin. Each element of the list contains information about a single clock that was
propagated.

The clock information contained in the Tcl list can be easily converted into an associative
array using the Tcl command array get. This provides a convenient method to query for
information about propagated clocks in a design. The keys of the associative array are:

■ clock — The clock object that has been propagated.

■ phase — A string value indicating whether the clock has been inverted ("+" or "-").

■ clock_source_late_latency — A Tcl list containing any source latency values that
have been picked up from the clock_source_late_latency attribute on pins or
ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_network_late_latency — A Tcl list containing any network latency values
that have been picked up from the clock_network_late_latency attribute on pins
or ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_setup_uncertainty — A Tcl list containing any uncertainty values that have
been picked up from the clock_setup_uncertainty attribute on pins or ports in the
clock network. This does not include uncertainty values from the clock object itself.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

Affects these commands: report_clocks

```
report_qor
report_timing
write_design -innovus
write_sdc
```
Related commands: read_sdc

Related attributes: (hpin) propagated_clocks on page 1241


```
Analysis—pin Attributes
```
September 2017 1325 Product Version 17.1

**propagated_ideal_network**

propagated_ideal_network {true | false }

**Read-only** pin attribute. Indicates whether the specified pin is ideal. Specifically, the
attribute checks whether the specified pin is in the fanout of another pin with the
ideal_network attribute set to true.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Propagation Rules**

The propagation of the ideal_network attribute follows these rules:

■ A pin is treated as ideal if it is either a:

```
❑ Pin specified in the object list of the ideal_network attribute.
```
```
❑ Driver pin and its cell is ideal.
```
```
❑ Load pin attached to an ideal net.
```
■ A net is treated as ideal if all its driving cells are ideal.

■ A combinational cell is treated as ideal if all its input pins are ideal.

```
Note: A hierarchical pin can propagate the ideal_network attribute.
```
Propagation stops at the pins where these conditions are not met. These pins are referred to
as network boundary pins, and they are ideal pins.

**Related Information**

```
(port) propagated_clocks on page 1349
disabled_arcs on page 743
(pin) external_delays on page 1318
```
Affected by these attributes: (pin) ideal_network on page 754

```
(port) ideal_network on page 782
```
Related attribute: (hpin) propagated_ideal_network on page 1243


```
Analysis—pin Attributes
```
September 2017 1326 Product Version 17.1

**rf_slack**

rf_slack _rise fall_

**Read-only** pin attribute. Returns the slack for the rising and falling edges in picoseconds.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**slack_max**

slack_max {no_value | _float_ }

**Read-only** pin attribute. Returns the maximum slack of the pin in picoseconds. The
resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**slack_max_edge**

slack_max_edge _string_

**Read-only** pin attribute. Returns the edge (rise or fall) of the worst slack-causing path at
this pin in late mode.in picoseconds. The resolution is 1. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

Related attributes: (hpin) rf_slack on page 1243

Related command: report_timing

Related attributes: (hpin) slack_max on page 1244

```
(port) slack_max on page 1350
```
Related command: report_timing

Related attributes: (hpin) slack_max_edge on page 1244

```
(port) slack_max_edge on page 1351
```

```
Analysis—pin Attributes
```
September 2017 1327 Product Version 17.1

**slack_max_fall**

slack_max_fall {no_value | _float_ }

**Read-only** pin attribute. Returns the maximum slack for the falling transition at the pin in
picoseconds. The resolution is 1. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**slack_max_rise**

slack_max_rise {no_value | _float_ }

**Read-only** pin attribute. Returns the maximum rising slack of the pin in picoseconds. The
resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**slew**

slew { _rise fall_ }

**Read-only** pin attribute. Returns the computed rise and fall slew values, respectively, in
picoseconds. The values are returned as a Tcl list.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

Related command: report_timing

Related attributes: (hpin) slack_max_fall on page 1244

```
(port) slack_max_fall on page 1351
(pin) slack_max_rise on page 1327
```
Related command: report_timing

Related attributes: (hpin) slack_max_rise on page 1245

```
(port) slack_max_rise on page 1352
```

```
Analysis—pin Attributes
```
September 2017 1328 Product Version 17.1

**Related Information**

**slew_by_mode**

slew_by_mode {{ _mode_name_1 rise fall_ } [{ _mode_name_2 rise fall_ }]...}

**Read-only** pin attribute. Returns a Tcl list of lists. Each list contains the mode name
followed by the computed rise and fall slew values for the pin for that mode, in picoseconds.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**startpoint**

startpoint {true | false}

**Read-only** pin attribute. Indicates if the pin is the startpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: (hpin) slew on page 1245

Related command: report_timing

Related attributes: (hpin) slew_by_mode on page 1246

```
(port) slew_by_mode on page 1352
```
Related command: report_timing

Related attributes: (hpin) startpoint on page 1246

```
(port) startpoint on page 1352
(timing_path) startpoint on page 1380
```

```
Analysis—pin Attributes
```
September 2017 1329 Product Version 17.1

**timing_arcs**

timing_arcs _string_

**Read-only** pin attribute. Returns the timing arcs to this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**timing_case_computed_value**

timing_case_computed_value {0 | 1 | no_value}

**Read-only** pin attribute. Indicates if the value of this pin was computed to have a constant
logic value. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: (hpin) timing_arcs on page 1246

Affects these commands: report_clocks

```
report_qor
report_timing
write_design -innovus
write_sdc
```
Related commands: read_sdc

Related attributes: (hpin) timing_case_computed_value on page 1247

```
(port) timing_case_computed_value on page 1353
```

```
Analysis—pin Attributes
```
September 2017 1330 Product Version 17.1

**timing_info**

timing_info _string_

**Read-only** pin attribute. Returns a Tcl list containing other Tcl lists about timing path
information. If the pin is both a timing startpoint and an endpoint, then this attribute returns
information from the endpoint.The outer Tcl list corresponds to a set of timing paths that share
a common set of launching clock edge, capturing clock edge, and timing exceptions that are
being applied. The inner Tcl lists correspond to name/value pairs that provide information
about that particular set of timing paths. The ted name/value pairs are:

■ name: launch

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the launching clock edge is the rising or falling edge of the clock waveform. If the launch
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: capture

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the capturing clock edge is the rising or falling edge of the clock waveform. If the capture
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: cost_group

```
value: The cost_group object that this particular set of timing paths is being applied to.
Unconstrained paths are always applied to the default cost group.
```
■ name: exceptions

```
value: A Tcl list of exception objects that are being applied to the timing paths. The list is
empty if no timing exceptions are being applied.
```
■ name: mode

```
value: The mode object that the set of paths belong to. This value is provided only in the
presence of multi-mode constraints.
```
■ name: constraint

```
value: The timing constraint value for this set of paths is in picoseconds. If the paths are
unconstrained, then the value is listed as no_value.
```
■ name: slack


```
Analysis—pin Attributes
```
September 2017 1331 Product Version 17.1

```
value: A Tcl list containing the worst timing slack for this set of paths for rising and falling
transitions at the pin. The values are in picoseconds. If a particular transition is
unconstrained, then the value is listed as no_value.
```
■ name: input_delay

```
value: A Tcl list containing the input delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular input delay is not valid,
then the value is listed as no_value.
```
■ name: output_delay

```
value: A Tcl list containing the output delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular output path is not valid,
then the value is listed as no_value.
```
For certain pins in the design, the timer has two sets of path information. These are pins that
are both timing startpoints and also timing endpoints. The startpoint and endpoint attributes
can be used to locate such pins, but these are typically clock inputs of sequential cells, D pins
of latches, or pins at which timing paths have been broken using the break_timing_paths
attribute. At these special pins the timing_info attribute will return information about the
paths ending at that particular pin. To query about the paths that start at the particular pin
instead, use the timing_info_favor_startpoint attribute. At pins and ports in the design that are
not both timing startpoints and endpoints, the timing_info and the
timing_info_favor_startpoint attributes return the same information.

**Related Information**

**timing_info_favor_startpoint**

timing_info_favor_startpoint _Tcl_list_

**Read-only** pin attribute. Returns a Tcl list of information about timing paths. If the pin is
both a timing startpoint and an endpoint, then this attribute returns information from the
startpoint.

Related command: report_timing

Related attributes: (hpin) timing_info on page 1247

```
(port) timing_info on page 1354
(pin) timing_info_favor_startpoint on page 1331
```

```
Analysis—pin Attributes
```
September 2017 1332 Product Version 17.1

**Example**

■ The following example finds timing startpoints of paths that are disabled by the
path_disable exception called my_disable:
# find all timing startpoints (actually launch points)
foreach p {pins ports} {
get_db $p –if {.launcher} –foreach {
set seen 0
foreach path_set [get_db $object
.timing_info_favor_startpoint] {
# collect name value pairs into an array for easier processing
array set values $path_set
# loop over all exceptions here
foreach except $values(exceptions) {
if {[string equal [file tail $except] "my_disable"]} {
# found "my_disable"
puts "startpoint $object"
set seen 1
break
}
}
if {$seen} {
# already saw my_disable here
break
}
}
}
}
}

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** pin attribute. Returns a list of the unique uses of a pin from a collection of pins.
An object can have multiple object versions in the design. Use this attribute to get all the
objects it represents.

Related command: report_timing

Related attributes: (hpin) timing_info_favor_startpoint on page 1249

```
(port) timing_info_favor_startpoint on page 1356
(pin) timing_info on page 1330
```

```
Analysis—pin Attributes
```
September 2017 1333 Product Version 17.1

**Related Information**

**wire_capacitance**

wire_capacitance {no_value | _float_ }

**Read-only** pin attribute. Returns the net capacitance for the pin in femtofarads. Resolution
is 1/10. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: (constant) unique_versions on page 1135

```
(hinst) unique_versions on page 1220
(hnet) unique_versions on page 1225
(hpin) unique_versions on page 1249
(hport) unique_versions on page 1261
(inst) unique_versions on page 1283
(pg_pin) unique_versions on page 1306
(port) unique_versions on page 1356
```
Related attributes: (constant) wire_capacitance

```
(hpin) wire_capacitance
(hport) wire_capacitance
(port) wire_capacitance
```

```
Analysis—pin Attributes
```
September 2017 1334 Product Version 17.1

**wire_length**

wire_length {no_value | _float_ }

**Read-only** pin attribute. Returns the wire length of the net connected to the pin. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**wire_resistance**

wire_resistance {no_value | _float_ }

**Read-only** pin attribute. Returns the net resistance for the pin in kilohms. Resolution is
1/1000. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**wireload_model**

wireload_model _string_

**Read-only** pin attribute. Retrieves the wire-load model of the parent module. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

Related attributes: (constant) wire_length on page 1136

```
(hpin) wire_length on page 1251
(hport) wire_length on page 1263
(port) wire_length on page 1357
```
Related attributes: (constant) wire_resistance

```
(hpin) wire_resistance
(hport) wire_resistance
(port) wire_resistance
```

```
Analysis—pin Attributes
```
September 2017 1335 Product Version 17.1

**Related Information**

Related attribute: (hpin) wireload_model on page 1251


```
Analysis—pnet Attributes
```
September 2017 1336 Product Version 17.1

**pnet Attributes**

**design**

design _design_

**Read-only** pnet attribute. eturns the design to which this pnet belongs.


```
Analysis—port Attributes
```
September 2017 1337 Product Version 17.1

**port Attributes**

**arrival_max_fall**

arrival_max_fall _delay_

**Read-only** port attribute. Returns the fall delay applied for setup analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**arrival_max_rise**

arrival_max_rise _delay_

**Read-only** port attribute. Returns the rise delay applied for setup analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**arrival_min_fall**

arrival_min_fall _delay_

**Read-only** port attribute. Returns the fall delay applied for hold analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Note:** Genus does not support hold analysis.

**arrival_min_rise**

arrival_min_rise _delay_

**Read-only** port attribute. Returns the rise delay applied for hold analysis. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Note:** Genus does not support hold analysis.


```
Analysis—port Attributes
```
September 2017 1338 Product Version 17.1

**bus**

bus _string_

**Read-only** port attribute. Specifies the name of the bus that this port belongs to.

**Related Information**

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** port attribute. Returns the maximum capacitance of the net driving this port for
a fall transition on the port. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** port attribute. Returns the maximum capacitance of the net driving this port for
a rise transition on the port. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

Related attributes: (hport) bus on page 1255

Related attributes: (constant) capacitance_max_fall on page 1132

```
(hpin) capacitance_max_fall on page 1227
(hport) capacitance_max_fall on page 1256
(pin) capacitance_max_fall on page 1309
```
Related attributes: (constant) capacitance_max_rise on page 1132

```
(hpin) capacitance_max_rise on page 1228
(hport) capacitance_max_rise on page 1256
(pin) capacitance_max_rise on page 1309
```

```
Analysis—port Attributes
```
September 2017 1339 Product Version 17.1

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** port attribute. Returns the minimum capacitance of the net driving this port for
a fall transition on the port. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** port attribute. Returns the minimum capacitance of the net driving this port for
a rise transition on the port. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**capturer**

capturer {true | false}

**Read-only** port attribute. Indicates if the pin’s required time was derived through static
analysis from a setup check (false) or user-defined output delay constraint (true). This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

Related attributes: (constant) capacitance_min_fall on page 1133

```
(hpin) capacitance_min_fall on page 1228
(hport) capacitance_min_fall on page 1256
(pin) capacitance_min_fall on page 1310
```
Related attributes: (constant) capacitance_min_rise on page 1133

```
(hpin) capacitance_min_rise on page 1229
(hport) capacitance_min_rise on page 1257
(pin) capacitance_min_rise on page 1310
```

```
Analysis—port Attributes
```
September 2017 1340 Product Version 17.1

**Related Information**

**causes_ideal_net**

causes_ideal_net {true | false}

**Read-only** port attribute. Indicates whether the specified port is causing its net to become
an ideal net.

Genus implicitly sets an ideal net if some port is

■ A pin of a sequential element that is an asynchronous set or reset.

■ A pin of a sequential element that is a clock pin.

■ Any input pin of a sequential element that has no setup arc. That is, any sequential
element that may be asynchronous.

**Related Information**

**clock_sources_inverted**

clock_sources_inverted _string_

**Read-only** port attribute. Returns a Tcl list of clock objects that were applied in the inverted
sense to the specified port.

**Related Information**

Related command: report_timing

Related attributes (hpin) capturer on page 1229

```
(pin) capturer on page 1310
```
Related attributes: (hpin) causes_ideal_net on page 1229

```
(hport) causes_ideal_net on page 1257
(pin) causes_ideal_net on page 1311
ideal_seq_async_pins on page 710
ttime_recovery_arcs on page 813
```
Related attributes (hpin) clock_sources_inverted on page 1231


```
Analysis—port Attributes
```
September 2017 1341 Product Version 17.1

**clock_sources_non_inverted**

clock_sources_non_inverted _string_

**Read-only** port attribute. Returns a Tcl list of clock objects that were applied in the
non-inverted sense to the specified port.

**Related Information**

**clocks**

clocks _list_of_clocks_

**Read-only** port attribute. Returns a list of clocks arriving at this port. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**connect_delay**

connect_delay {{no_value no_value}| { _float float_ }}

**Read-only** port attribute. Returns the rise and fall connect delay to this port in
picoseconds. Resolution is 1. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

```
(pin) clock_sources_inverted on page 1313
(port) clock_sources_non_inverted on page 1341
inverted_sources on page 690
```
Related attributes (hpin) clock_sources_non_inverted on page 1232

```
(pin) clock_sources_non_inverted on page 1313
(port) clock_sources_inverted on page 1340
inverted_sources on page 690
```
Related attributes (hpin) clocks on page 1232

```
(pin) clocks on page 1314
```

```
Analysis—port Attributes
```
September 2017 1342 Product Version 17.1

**Related Information**

**delay_max_fall**

delay_max_fall _delay_

**Read-only** port attribute. Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**delay_max_rise**

delay_max_rise _delay_

**Read-only** port attribute.Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a rising edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

Related command: report_timing

Related attributes: (hpin) connect_delay on page 1232

```
(pin) connect_delay on page 1314
(port) port_delay on page 1349
```
Related attributes: (clock) delay_max_fall on page 1122

```
(hpin) delay_max_fall on page 1233
(pin) delay_max_fall on page 1314
```
Related attributes: (clock) delay_max_rise on page 1122

```
(hpin) delay_max_rise on page 1233
(pin) delay_max_rise on page 1315
```

```
Analysis—port Attributes
```
September 2017 1343 Product Version 17.1

**delay_min_fall**

delay_min_fall _delay_

**Read-only** port attribute.Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Note:** This delay is not supported by Genus.

**Related Information**

**delay_min_rise**

delay_min_rise _delay_

**Read-only** port attribute.Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a rising edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Note:** This delay is not supported by Genus.

**Related Information**

**design**

design _design_

**Read-only** port attribute. Returns the design to which this port belongs.

Related attributes: (clock) delay_min_fall on page 1123

```
(hpin) delay_min_fall on page 1233
(pin) delay_min_fall on page 1315
```
Related attributes: (clock) delay_min_rise on page 1123

```
(hpin) delay_min_rise on page 1234
(pin) delay_min_rise on page 1316
```

```
Analysis—port Attributes
```
September 2017 1344 Product Version 17.1

**direction**

direction {internal | in | out | inout}

**Read-only** port attribute. Returns the direction of the port.

**Related Information**

**endpoint**

endpoint {true | false}

**Read-only** port attribute. Indicates if the port is the endpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**exceptions**

exceptions _string_

**Read-only** port attribute. Returns a list of all the timing exceptions that were applied to the
specified port.

Related attributes: (hpin) direction on page 1234

```
(hpin_bus) direction on page 1253
(hport) direction on page 1258
(hport_bus) direction on page 1264
(pg_pin) direction on page 1301
(pin) direction on page 1316
(port_bus) direction on page 1359
```
Related command: report_timing

Related attributes: (hpin) endpoint on page 1235

```
(pin) endpoint on page 1317
(timing_path) endpoint on page 1379
```

```
Analysis—port Attributes
```
September 2017 1345 Product Version 17.1

**Related Information**

**external_delays**

external_delays _string_

**Read-only** port attribute. Returns a list of the external delay objects associated with this
port.

**Related information**

Affected by these commands: path_adjust

```
path_group
set_disable_timing
set_max_delay
set_multicycle_path
```
Related attributes: (clock) exceptions on page 1126

```
(cost_group) exceptions on page 1137
(external_delay) exceptions on page 1174
(hinst) exceptions on page 1207
(hpin) exceptions on page 1235
(inst) exceptions on page 1268
(pin) exceptions on page 1317
(timin_path) exceptions on page 1379
```
Set by these commands: set_input_delay

```
set_output_delay
```
Related attributes: (design) external_delays on page 1145

```
(hpin) external_delays on page 1236
(pin) external_delays on page 1318
```

```
Analysis—port Attributes
```
September 2017 1346 Product Version 17.1

**external_net_wire_capacitance**

external_net_wire_capacitance {no_value | _float_ }

**Read-only** port attribute. Returns the external wire capacitance (in femtofarad) seen at this
port. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**Related Information**

**generates_clocks**

generates_clocks _clock_list_

**Read-only** port attribute. Returns the clock objects that were generated from this port using
the create_generated_clock command.

**Related Information**

**hnet**

hnet _hnet_

**Read-only** port attribute.Returns the hierarchical net connected to this port.

**Related Information**

Related attributes: (constant) external_net_wire_capacitance on page 1134

```
(hpin) external_net_wire_capacitance on page 1236
(hport) external_net_wire_capacitance on page 1259
(pin) external_net_wire_capacitance on page 1318
```
Related attributes (hpin) generates_clocks on page 1237

```
(pin) generates_clocks on page 1318
```
Related attributes: (hpin) hnet on page 1238

```
(hport) hnet on page 1259
(pin) hnet on page 1319
(pg_pin) hnet on page 1302
```

```
Analysis—port Attributes
```
September 2017 1347 Product Version 17.1

**launcher**

launcher {true | false}

**Read-only** port attribute. Indicates if the arrival time at this port was derived through static
analysis from a clock signal arriving at an edge-triggered or level-sensitive point, or from a
user-defined input delay. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**lib_pins**

lib_pins { _lib_pin_ | _pg_lib_pin_ }

**Read-only** port attribute. Returns the library base_pin associated with a pin of a mapped
instance.

**Related Information**

**min_port_delay**

min_port_delay _Tcl_list_

**Read-only** port attribute. Returns a Tcl list containing the computed rise and fall minimum
delay values, respectively, in picoseconds. This attribute is only computed if the minimum
delay must be computed for this port to honor the data-to-data timing constraints. You can use
the has_min_delay port attribute to check if the min_port_delay attribute has been
computed.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

Related command: report_timing

Related attributes: (hpin) launcher on page 1238

```
(pin) launcher on page 1320
```
Related attributes: (hpin) lib_pins on page 1239

```
(pin) lib_pins on page 1321
```

```
Analysis—port Attributes
```
September 2017 1348 Product Version 17.1

**Related Information**

**net**

net _string_

**Read-only** port attribute. Returns the net connected to the port.

**Related Information**

**pg_hnet**

pg_hnet _string_

**Read-only** port attribute. Returns the pg_hnet connected to the port.

**Related Information**

Related command: report_timing

Related attribute: (port) connect_delay on page 1341

Related attributes: (hnet) net on page 1224

```
(hpin) net on page 1240
(hport) net on page 1260
(pg_pin) net on page 1305
(pin) net on page 1322
```
Related attributes: (hpin) pg_hnet on page 1241

```
(hport) pg_hnet on page 1261
(pin) pg_hnet on page 1323
(pg_pin) pg_hnet on page 1305
```

```
Analysis—port Attributes
```
September 2017 1349 Product Version 17.1

**pg_net**

pg_net _string_

**Read-only** port attribute. Returns the pg_net connected to the port.

**Related Information**

**port_delay**

port_delay { _rise fall_ }

**Read-only** port attribute. Returns the rise and fall delay value in picoseconds that is
attributed to this port in picoseconds. Resolution is 1. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the vls command
by default.

**Related Information**

**propagated_clocks**

propagated_clocks _clcok_

**Read-only** port attribute. Returns a Tcl list of clock information that has propagated to the
specified port. Each element of the list contains information about a single clock that was
propagated.

The clock information contained in the Tcl list can be easily converted into an associative
array using the Tcl command array get. This provides a convenient method to query for
information about propagated clocks in a design. The keys of the associative array are:

■ clock — The clock object that has been propagated.

■ phase — A string value indicating whether the clock has been inverted ("+" or "-").

Related attributes: (hpin) pg_net on page 1241

```
(hport) pg_net on page 1261
(pin) pg_net on page 1323
(pg_pin) pg_net on page 1305
```
Related command: report_timing

Related attribute: (port) connect_delay on page 1341


```
Analysis—port Attributes
```
September 2017 1350 Product Version 17.1

■ clock_source_late_latency — A Tcl list containing any source latency values that
have been picked up from the clock_source_late_latency attribute on pins or
ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_network_late_latency — A Tcl list containing any network latency values
that have been picked up from the clock_network_late_latency attribute on pins
or ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_setup_uncertainty — A Tcl list containing any uncertainty values that have
been picked up from the clock_setup_uncertainty attribute on pins or ports in the
clock network. This does not include uncertainty values from the clock object itself.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**slack_max**

slack_max {no_value | _float_ }

**Read-only** port attribute. Returns the maximum slack of the hpin in picoseconds. The
resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

Affects these commands: report_clocks

```
report_qor
report_timing
write_design -innovus
write_sdc
```
Related command: read_sdc

Related attributes: (hpin) propagated_clocks on page 1241

```
(pin) propagated_clocks on page 1324
disabled_arcs on page 743
(port) external_delays on page 1345
```

```
Analysis—port Attributes
```
September 2017 1351 Product Version 17.1

**Related Information**

**slack_max_edge**

slack_max_edge _string_

**Read-only** port attribute. Returns the edge (rise or fall) of the worst slack-causing path at
this hpin in late mode.in picoseconds. The resolution is 1. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**slack_max_fall**

slack_max_fall {no_value | _float_ }

**Read-only** port attribute. Returns the maximum falling slack of the hpin in picoseconds.
The resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related command: report_timing

Related attributes: (hpin) slack_max on page 1244

```
(pin) slack_max on page 1326
```
Related attributes: (hpin) slack_max_edge on page 1244

```
(pin) slack_max_edge on page 1326
```
Related command: report_timing

Related attributes: (hpin) slack_max_fall on page 1244

```
(pin) slack_max_fall on page 1327
```

```
Analysis—port Attributes
```
September 2017 1352 Product Version 17.1

**slack_max_rise**

slack_max_rise {no_value | _float_ }

**Read-only** port attribute. Returns the maximum rising slack of the hpin in picoseconds.
The resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**slew_by_mode**

slew_by_mode {{ _mode_name_1 rise fall_ } [{ _mode_name_2 rise fall_ }]...}

**Read-only** port attribute. Returns a Tcl list of lists. Each list contains the mode name
followed by the computed rise and fall slew values for the port for that mode, in picoseconds.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**startpoint**

startpoint {true | false}

**Read-only** port attribute. Indicates if the pin is the startpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

Related command: report_timing

Related attributes: (hpin) slack_max_rise on page 1245

```
(pin) slack_max_rise on page 1327
```
Related command: report_timing

Related attributes: (hpin) slew_by_mode on page 1246

```
(pin) slew_by_mode on page 1328
```

```
Analysis—port Attributes
```
September 2017 1353 Product Version 17.1

**Related Information**

**timing_case_computed_value**

timing_case_computed_value {0 | 1 | no_value}

**Read-only** port attribute. Indicates if the value of this port was computed to have a
constant logic value. You can use this attribute to create a case analysis report. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

Related command: report_timing

```
(hpin) startpoint on page 1246
(pin) startpoint on page 1328
(timing_path) startpoint on page 1380
```
Affects these commands: report_clocks

```
report_qor
report_timing
write_design -innovus
write_sdc
```
Related commands: read_sdc

Related attributes: (hpin) timing_case_computed_value on page 1247

```
(pin) timing_case_computed_value on page 1329
```

```
Analysis—port Attributes
```
September 2017 1354 Product Version 17.1

**timing_info**

timing_info _string_

**Read-only** port attribute. Returns a Tcl list containing other Tcl lists about timing path
information. If the port is both a timing startpoint and an endpoint, then this attribute returns
information from the endpoint.The outer Tcl list corresponds to a set of timing paths that share
a common set of launching clock edge, capturing clock edge, and timing exceptions that are
being applied. The inner Tcl lists correspond to name/value pairs that provide information
about that particular set of timing paths. The ted name/value pairs are:

■ name: launch

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the launching clock edge is the rising or falling edge of the clock waveform. If the launch
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: capture

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the capturing clock edge is the rising or falling edge of the clock waveform. If the capture
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: cost_group

```
value: The cost_group object that this particular set of timing paths is being applied to.
Unconstrained paths are always applied to the default cost group.
```
■ name: exceptions

```
value: A Tcl list of exception objects that are being applied to the timing paths. The list is
empty if no timing exceptions are being applied.
```
■ name: mode

```
value: The mode object that the set of paths belong to. This value is provided only in the
presence of multi-mode constraints.
```
■ name: constraint

```
value: The timing constraint value for this set of paths is in picoseconds. If the paths are
unconstrained, then the value is listed as no_value.
```

```
Analysis—port Attributes
```
September 2017 1355 Product Version 17.1

■ name: slack

```
value: A Tcl list containing the worst timing slack for this set of paths for rising and falling
transitions at the pin or port. The values are in picoseconds. The value is listed as
no_value if a particular transition is unconstrained.
```
■ name: input_delay

```
value: A Tcl list containing the input delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular input delay is not valid,
then the value is listed as no_value.
```
■ name: output_delay

```
value: A Tcl list containing the output delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular output path is not valid,
then the value is listed as no_value.
```
For certain ports in the design, the timer has two sets of path information. These are ports
that are both timing startpoints and also timing endpoints. The startpoint and endpoint
attributes can be used to locate such ports, but these are typically clock inputs of sequential
cells, D pins of latches, or ports at which timing paths have been broken using the
break_timing_paths attribute. At these special ports the timing_info attribute will return
information about the paths ending at that particular port. To query about the paths that start
at the particular port instead, use the timing_info_favor_startpoint attribute. For ports in the
design that are not both timing startpoints and endpoints, the timing_info and the
timing_info_favor_startpoint attributes return the same information.

**Related Information**

Related command: report_timing

Related attributes: (hpin) timing_info on page 1247

```
(pin) timing_info on page 1330
(port) timing_info_favor_startpoint on page 1356
```

```
Analysis—port Attributes
```
September 2017 1356 Product Version 17.1

**timing_info_favor_startpoint**

timing_info_favor_startpoint _Tcl_list_

**Read-only** port attribute. Returns a Tcl list of information about timing paths. If the port is
both a timing startpoint and an endpoint, then this attribute returns information from the
startpoint.

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** port attribute. Returns a list of the unique uses of a port from a collection of
ports. An object can have multiple object versions in the design. Use this attribute to get all
the objects it represents.

**Related Information**

Related command: report_timing

Related attributes: (hpin) timing_info_favor_startpoint on page 1249

```
(pin) timing_info_favor_startpoint on page 1331
(port) timing_info on page 1354
```
Related command: report_timing

Related attributes: (constant) unique_versions on page 1135

```
(hinst) unique_versions on page 1220
(hnet) unique_versions on page 1225
(hpin) unique_versions on page 1249
(hport) unique_versions on page 1261
(inst) unique_versions on page 1283
(pin) unique_versions on page 1332
(pg_pin) unique_versions on page 1306
```

```
Analysis—port Attributes
```
September 2017 1357 Product Version 17.1

**wire_capacitance**

wire_capacitance {no_value | _float_ }

**Read-only** port attribute. Returns the net capacitance for the port in femtofarads.
Resolution is 1/10. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**wire_length**

wire_length {no_value | _float_ }

**Read-only** port attribute. Returns the wire length of the net connected to the port. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

Related attributes: (constant) wire_capacitance

```
(hpin) wire_capacitance
(hport) wire_capacitance
(pin) wire_capacitance
```
Related attributes: (constant) wire_length on page 1136

```
(hpin) wire_length on page 1251
(hport) wire_length on page 1263
(pin) wire_length on page 1334
```

```
Analysis—port Attributes
```
September 2017 1358 Product Version 17.1

**wire_resistance**

wire_resistance {no_value | _float_ }

**Read-only** port attribute. Returns the net resistance for the port in kilohms. Resolution is
1/1000. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related attributes: (constant) wire_resistance

```
(hpin) wire_resistance
(hport) wire_resistance
(pin) wire_resistance
```

```
Analysis—port_bus Attributes
```
September 2017 1359 Product Version 17.1

**port_bus Attributes**

**bits**

bits _string_

**Read-only** port_bus attribute. Returns a list of individual bits that constitute the bus. The
list includes the full pathnames of each individual port object.

**Related Information**

**design**

design _design_

**Read-only** port_bus attribute. Returns the design to which this port_bus belongs.

**direction**

direction {internal | in | out | inout}

**Read-only** port_bus attribute. Returns the direction of the port.

**Related Information**

Related attributes: (hpin_bus) bits on page 1253

```
(hport_bus) bits on page 1264
```
Related attributes: (hpin) direction on page 1234

```
(hpin_bus) direction on page 1253
(hport) direction on page 1258
(hport_bus) direction on page 1264
(pg_pin) direction on page 1301
(pin) direction on page 1316
(port) direction on page 1344
```

```
Analysis—port_bus Attributes
```
September 2017 1360 Product Version 17.1

**order**

order _integer_

**Read-only** port_bus attribute. Returns the order of the bus in the design port declaration
list, the value of the leftmost being the first. The order value of the first bus is 0.

**Related Information**

Related attribute: (hport_bus) order on page 1265


```
Analysis—region Attributes
```
September 2017 1361 Product Version 17.1

**region Attributes**

**design**

design _design_

**Read-only** region attribute. Returns the design to which this region belongs.


```
Analysis—root Attributes
```
September 2017 1362 Product Version 17.1

**root Attributes**

**active_operating_conditions**

active_operating_conditions _string_

**Read-only** root attribute. Returns the complete path to the operating conditions that were
set with the operating_conditions attribute and forces the tool to load the operating
conditions if they were not loaded yet or if they became invalid. Any problems found while
loading are reported.

If the operating conditions cannot be loaded, then the attribute returns an empty string. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**attributes**

attributes _list_of_attributes_

**Read-only** root attribute. Returns the list of all attribute objects.

**base_cells**

base_cells _list_of_base_cells_

**Read-only** root attribute. Returns a list of all base_cell objects. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

Affects these commands: report_timing

```
syn_generic
syn_map
syn_opt
```
Affected by these attributes: library on page 273

```
operating_conditions on page 808
```
Related attribute: (library_domain) active_operating_conditions on
page 363


```
Analysis—root Attributes
```
September 2017 1363 Product Version 17.1

**commands**

commands _list_of_commands_

**Read-only** root attribute. Returns the list of all commands.

**cpu_runtime**

cpu_runtime _float_

**Read-only** root attribute. Returns the total runtime (in seconds) which is computed as the
sum of the cpu time of the main/foreground process and the cpu time across all background
threads for a super-threaded session. In a single-threaded run, this will be the runtime
consumed by the main process. This is a computed attribute.

**Note:** Since this attribute keeps track of total CPU seconds, it is very dependent on the
processor and clock-speed. Faster processors will generally have lower run-times, all else
being equal. Run-time is affected by machine-loading to the order of 10-15% because
increased loading leads to more context-switching, which in turn contributes to more stalls
and general inefficiency in the program’s execution. Run-time is also affected more
significantly by memory. Processes that start to page affect the CPU run-time.

**current_design**

current_design _object_

**Read-only** root attribute. Returns the current top design object.

**designs**

designs _list_of_designs_

**Read-only** root attribute. Returns the list of design objects.

**elapsed_runtime**

elapsed_runtime _integer_

**Read-only** root attribute. Returns the elapsed wall clock time (in seconds) for the current
Genus session.


```
Analysis—root Attributes
```
September 2017 1364 Product Version 17.1

**hdl_libraries**

hdl_libraries _list_of_hdl_libs_

**Read-only** root attribute. Returns a list of hdl_lib objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**init_physical_only**

init_physical_only {false | true}

**Read-only** root attribute. Indicates whether the tool is in physical-only mode.

**init_prototype_design**

init_prototype_design {false | true}

**Read-only** root attribute. Indicates whether the design is a prototype.

**init_state**

init_state _state_

**Read-only** root attribute. Returns the current state of the initialization. The attribute can
have the following values:

design_initialized State of the initialization process after successfully reading
the HDL files, netlist, or after elaborating.

initialization_complete State of the initialization process when the design is
consistent after successfully completing init_design.

physical_initialized State of the initialization process when the physical data is
loaded after successfully completing read_physical.

power_initialized State of the initialization process after successfully
completing read_power_intent.

timing_initialized State of the initialization process when the libaries are
loaded after successfully completing read_mmmc.

uninitialized Default value when you start the tool.


```
Analysis—root Attributes
```
September 2017 1365 Product Version 17.1

**Related Information**

**init_timing_enabled**

init_timing_enabled {false | true}

**Read-only** root attribute. Indicates whether the tool is in timing mode.

**layers**

layers _list_of_layers_

**Read-only** root attribute. Returns the list of all layer objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**level_shifter_groups**

level_shifter_groups _list_of_level_shifter_groups_

**Read-only** root attribute. Returns the list of all level_shifter_group objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**lib_cell_sets**

lib_cell_sets _list_of_lib_cell_sets_

**Read-only** root attribute. Returns the list of all lib_cell_sets objects. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**libraries**

libraries _list_of_libraries_

**Read-only** root attribute. Returns the list of all library objects.

Related attribute: (design) init_state on page 1150


```
Analysis—root Attributes
```
September 2017 1366 Product Version 17.1

**library_domains**

library_domains _list_of_library_domains_

**Read-only** root attribute. Returns the list of all library_domain objects.

**library_sets**

library_sets _library_sets_

**Read-only** root attribute.Returns the list of all library_set objects.

**load_average**

load_average _float_

**Read-only** root attribute. Returns the load average of this server for the last 15 minutes.

**memory_usage**

memory_usage _integer_

**Read-only** root attribute. Returns the current memory consumption (in megabytes) by
Genus for this process. This can be useful in Tcl scripts.

**Example**

genus@root:/> get_db / .memory_usage
25.26

**messages**

messages _list_of_message_groups_

**Read-only** root attribute. Returns a list of message_group objects.

**mmmc_designs_spec**

mmmc_designs_spec _list_of_mmmc_designs_

**Read-only** root attribute. Returns a list of mmmc_design objects.


```
Analysis—root Attributes
```
September 2017 1367 Product Version 17.1

**oa_ref_lib**

oa_ref_lib _string_

**Read-only** root attribute. Returns the list of OA libraries that were loaded.

**obj_types**

obj_types _list_of_object_types_

**Read-only** root attribute. Returns a list of object_types.

**opconds**

opconds _list_of_opconds_

**Read-only** root attribute. Returns the list of all opcond objects. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**peak_memory**

peak_memory _float_

**Read-only** root attribute. Returns the peak memory consumption (in Mbytes) for this
process (either the main process in a non-superthreaded run, or the foreground process in a
super-threaded run).

**peak_physical_memory_usage**

peak_physical_memory_usage _float_

**Read-only** root attribute. Returns the maximum of the physical_memory_usage attribute
collected every 30 seconds. This is the memory requirement for LSF jobs.

The peak physical_memory_usage is also reported with source -verbose and with the
heartbeat root attribute.

**Note:** OpenLava does not report physical memory but combines the virtual memory of all
processes, resulting in an extreme overestimation for Genus.


```
Analysis—root Attributes
```
September 2017 1368 Product Version 17.1

**physical_memory_usage**

physical_memory_usage _float_

**Read-only** root attribute. Returns the physical memory (in Mb) for this process and all its
children and their children.

**platform_wordsize**

platform_wordsize _integer_

**Read-only** root attribute. Returns the word size of the program in bits. Value is 32 or 64.

**rc_corners**

rc_corners _list_of_rc_corners_

**Read-only** root attribute. Returns the list of rc_corner objects.

**real_runtime**

real_runtime _float_

**Read-only** root attribute. Returns the runtime (in seconds) which is computed as the sum
of the cpu time of the foreground process and the cpu time spent in the longest thread
amongst the super-thread servers. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Note:** Since this attribute keeps track of total CPU seconds, it is very dependent on the
processor and clock-speed. Faster processors will generally have lower run-times, all else
being equal. Run-time is affected by machine-loading to the order of 10-15% because
increased loading leads to more context-switching, which in turn contributes to more stalls
and general inefficiency in the program’s execution. Run-time is also affected more
significantly by memory. Processes that start to page affect the CPU run-time.

**sites**

sites _list_sites_

**Read-only** root attribute. Returns the list of site objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.


```
Analysis—root Attributes
```
September 2017 1369 Product Version 17.1

**source_of_via_resistance**

source_of_via_resistance _string_

**Read-only** root attribute. Returns the source of the via resistance. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**super_thread_peak_memory**

super_thread_peak_memory _real_

**Read-only** root attribute. Returns a conservative estimate of the total memory consumption
(in Mbytes) by the current session. The value is the sum of the peak memory used by the
foreground process and each of the super-threaded background processes. At any time, the
required memory will always be less than the value returned by this attribute for both
super-threading and non super-threading modes since the likelihood of the foreground
process and background processes being at their peak memory consumption would be quite
small. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**Related Information**

**super_thread_runtime**

super_thread_runtime _float_

**Read-only** root attribute. Returns the real runtime when super-threading is enabled. It is
computed as the sum of the foreground process and the longest runtime spent in the
super-thread servers. The runtime attribute returns only the time spent in the main process
(foreground process).

**Related Information**

Related attribute: peak_memory on page 1367

```
super_thread_runtime on page 1369
```
Related attributes: super_thread_batch_command on page 1074

```
super_thread_cache on page 1075
super_thread_debug_directory on page 1075
```

```
Analysis—root Attributes
```
September 2017 1370 Product Version 17.1

**timing_conditions**

timing_conditions _list_of_timing_conditions_

**Read-only** root attribute. Returns the list of timing_condition objects.

**via_resistance**

via_resistance _float_

**Read-only** root attribute. Returns the average resistance of vias between metal1 and
metal2 layers and betwen metal2 and metal3 layers. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the vls command
by default.

**Related Information**

**vias**

vias _list_of_vias_

**Read-only** root attribute. Returns the list of via objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

```
super_thread_equivalent_licenses on page 1076
super_thread_kill_command on page 1077
super_thread_rsh_command on page 1078
super_thread_servers on page 1078
super_thread_status_command on page 1079
```
Related attributes: cap_table_file on page 603

```
lef_library on page 617
force_via_resistance on page 605
```

```
Analysis—route_rule Attributes
```
September 2017 1371 Product Version 17.1

**route_rule Attributes**

**design**

design _design_

**Read-only** route_rule attribute. Returns the design to which this route_rule belongs.


```
Analysis—row Attributes
```
September 2017 1372 Product Version 17.1

**row Attributes**

**design**

design _design_

**Read-only** row attribute. Returns the design to which this row belongs.


```
Analysis—slot Attributes
```
September 2017 1373 Product Version 17.1

**slot Attributes**

**design**

design _design_

**Read-only** slot attribute. Returns the design to which this slot belongs.


```
Analysis—specialnet Attributes
```
September 2017 1374 Product Version 17.1

**specialnet Attributes**

**design**

design _design_

**Read-only** specialnet attribute. Returns the design to which the specialnet belongs.


```
Analysis—style Attributes
```
September 2017 1375 Product Version 17.1

**style Attributes**

**design**

design _design_

**Read-only** style attribute. Returns the design to which the style belongs.


```
Analysis—track Attributes
```
September 2017 1376 Product Version 17.1

**track Attributes**

**design**

design _design_

**Read-only** track attribute. Returns the design to which the track belongs.


```
Analysis—timing_bin Attributes
```
September 2017 1377 Product Version 17.1

**timing_bin Attributes**

**design**

design _design_

**Read-only** timing_bin attribute. Returns the design to which this timing_bin belongs.

**is_sub_bin**

is_sub_bin {false | true}

**Read-only** timing_bin attribute. Specifies whether this timing bin is a sub-bin, that is derived
from a parent timing bin. This attribute is true for a sub-bin and false for a parent bin.

**Related Information**

**path_count**

path_count _integer_

**Read-only** timing_bin attribute. Returns the number of paths in the timing bin.

**Related Information**

Set by this command: create_timing_bin

Related attributes: path_count on page 1377

```
root on page 1378
```
Set by this command: create_timing_bin

Related attributes: iis_sub_bin on page 1377

```
root on page 1378
```

```
Analysis—timing_bin Attributes
```
September 2017 1378 Product Version 17.1

**paths**

paths _list_of_timing_paths_

**Read-only** timing_bin attribute. Returns the list of timing_path objects in the
timing_bin.This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**root**

root _string_

**Read-only** timing_bin attribute. Returns the name of the parent timing bin, which was
specified using the -parent option of the create_timing_bin when the sub -bin was
created.

**Note:** This attribute applies to sub bins only. For parent timing bins, this attribute had no value

**Related Information**

**sub_bins**

sub_bins _list_of_timing_bins_

**Read-only** timing_bin attribute. Returns the list of timing_bin objects in this timing_bin.

**timing_bin**

timing_bin _timing_bin_

**Read-only** timing_bin attribute. Returns the parent timing_bin of this timing_bin.

Set by this command: create_timing_bin

Related attributes: is_sub_bin on page 1377

```
path_count on page 1377
```

```
Analysis—timing_path Attributes
```
September 2017 1379 Product Version 17.1

**timing_path Attributes**

**bin**

bin _string_

**Read-only** timing_path attribute. Returns the name of the parent timing bin or sub-bin
within which this path is contained.

**Related Information**

**endpoint**

endpoint _string_

**Read-only** timing_path attribute. Returns the end point of this timing path.

**Related Information**

**exceptions**

exceptions _string_

**Read-only** timing_path attribute. Returns a list of all timing exceptions associated with the
specified timing path.

**Related Information**

Set by this command: create_timing_bin

Set by this command: create_timing_bin

Related attributes: (hpin) endpoint on page 1235

```
(pin) endpoint on page 1317
(port) endpoint on page 1344
```
Set by this command: create_timing_bin

Affected by these commands: set_multicycle_path

```
path_adjust
```

```
Analysis—timing_path Attributes
```
September 2017 1380 Product Version 17.1

**slack**

slack _string_

**Read-only** timing_path attribute. Returns the slack of this timing path.

**Related Information**

**startpoint**

startpoint _string_

**Read-only** timing_path attribute. Returns the starting point of this timing path.

```
set_max_delay
set_disable_timing
path_group
```
Related attributes: (clock) exceptions on page 1126

```
(cost_group) exceptions on page 1137
(external_delay) exceptions on page 1174
(hinst) exceptions on page 1207
(hpin) exceptions on page 1235
(inst) exceptions on page 1268
(pin) exceptions on page 1317
(port) exceptions on page 1344
```
Set by this command: create_timing_bin

Related attributes: (cost_group) slack on page 1138

```
(design) slack on page 1163
(hinst) slack on page 1218
(inst) slack on page 1280
```

```
Analysis—timing_path Attributes
```
September 2017 1381 Product Version 17.1

**Related Information**

**timing_bin**

timing_bin _timing_bin_

**Read-only** timing_path attribute. Returns the parent timing_bin of this timing_path.

Set by this command: create_timing_bin

Related attributes: (hpin) startpoint on page 1246

```
(pin) startpoint on page 1328
(port) startpoint on page 1352
```

```
Analysis—timing_path Attributes
```
September 2017 1382 Product Version 17.1


September 2017 1383 Product Version 17.1

# 14

## Design For Test

**List**
**_actual_scan_chain Attributes_**

■ analyzed on page 1407

■ compressed on page 1407

■ connected_shift_enable on page 1408

■ design on page 1408

■ dft_hookup_pin_sdi on page 1408

■ dft_hookup_pin_sdo on page 1409

■ domain on page 1409

■ edge on page 1409

■ elements on page 1410

■ head_lockup on page 1410

■ mode_name on page 1410

■ non_shared_scan_out on page 1411

■ other_clocks on page 1411

■ power_domain on page 1411

■ reg_count on page 1412

■ scan_clock_a on page 1412

■ scan_clock_b on page 1412

■ scan_in on page 1413

■ scan_out on page 1413

■ shared_output on page 1414


```
Design For Test—List
```
September 2017 1384 Product Version 17.1

■ shared_select on page 1414

■ shift_enable on page 1415

■ terminal_lockup on page 1415

**_actual_scan_segment Attributes_**

■ active on page 1416

■ clock on page 1416

■ clock_edge on page 1417

■ connected_scan_clock_a on page 1417

■ connected_scan_clock_b on page 1417

■ connected_shift_enable on page 1418

■ core_wrapper on page 1418

■ design on page 1418

■ dft_tail_test_clock on page 1419

■ dft_tail_test_clock_edge on page 1419

■ dft_test_clock on page 1420

■ dft_test_clock_edge on page 1420

■ elements on page 1421

■ head_skew_safe on page 1421

■ instance on page 1421

■ other_clocks on page 1422

■ reg_count on page 1422

■ reorderable on page 1423

■ scan_clock_a on page 1423

■ scan_clock_b on page 1424

■ scan_in on page 1424

■ scan_out on page 1424


```
Design For Test—List
```
September 2017 1385 Product Version 17.1

■ shift_enable on page 1425

■ skew_safe on page 1425

■ tail_clock on page 1426

■ tail_clock_edge on page 1426

■ type on page 1427

**_boundary_scan_segment Attributes_**

■ acdcsel_11496 on page 1428

■ acpclk_11496 on page 1428

■ acpsen_11496 on page 1428

■ acptrenbl_11496 on page 1429

■ acpulse_11496 on page 1429

■ bsdl on page 1430

■ capturedr on page 1430

■ clockdr on page 1431

■ design on page 1431

■ differential_pairs on page 1431\

■ highz on page 1432

■ instance on page 1432

■ mode_a on page 1433

■ mode_b on page 1433

■ mode_c on page 1433

■ shiftdr on page 1434

■ tdi on page 1434

■ tdo on page 1435

■ updatedr on page 1435


```
Design For Test—List
```
September 2017 1386 Product Version 17.1

**_design Attributes_**

■ actual_scan_chains on page 1436

■ actual_scan_segments on page 1436

■ boundary_scan on page 1436

■ boundary_scan_segments on page 1436

■ boundary_type on page 1437

■ dft_boundary_scan_exists on page 1437

■ dft_clock_edge_for_head_of_scan_chains on page 1438

■ dft_clock_edge_for_tail_of_scan_chains on page 1439

■ dft_configuration_modes on page 1440

■ dft_connect_scan_data_pins_during_mapping on page 1440

■ dft_connect_shift_enable_during_mapping on page 1441

■ dft_dont_scan on page 1442

■ dft_locations_for_shared_wrapper_processing on page 1442

■ dft_lockup_element_type on page 1443

■ dft_lockup_element_type_for_tail_of_scan_chains on page 1444

■ dft_max_length_of_scan_chains on page 1445

■ dft_min_number_of_scan_chains on page 1445

■ dft_mix_clock_edges_in_scan_chains on page 1446

■ dft_scan_map_mode on page 1447

■ dft_scan_output_preference on page 1449

■ dft_shared_wrapper_exclude_port on page 1449

■ dft_shared_wrapper_input_threshold on page 1450

■ dft_shared_wrapper_output_threshold on page 1450

■ dft_tap_tck_period on page 1450

■ direct_access on page 1451

■ domain_macro_parameters on page 1451


```
Design For Test—List
```
September 2017 1387 Product Version 17.1

■ fuse_cells on page 1451

■ insert_pmbist_without_liberty_files on page 1452

■ jtag_instructions on page 1452

■ jtag_macros on page 1452

■ jtag_ports on page 1452

■ mbist_clock_domains on page 1452

■ mbist_enable_shared_library_domain_set on page 1453

■ memory_lib_cells on page 1453

■ opcg_domains on page 1453

■ opcg_modes on page 1454

■ opcg_triggers on page 1454

■ osc_sources on page 1454

■ pmbist_hri_async_reset on page 1454

■ scan_chains on page 1454

■ scan_in_pipeline_clock_edge on page 1455

■ scan_out_pipeline_clock_edge on page 1455

■ scan_segments on page 1455

■ tap_ports on page 1455

■ test_bus_interfaces on page 1456

■ test_bus_ports on page 1456

■ test_clock_domains on page 1456

■ test_signals on page 1456

■ violations on page 1456

**_dft_configuration_mode Attributes_**

■ current_mode on page 1457

■ decoded_pin on page 1457


```
Design For Test—List
```
September 2017 1388 Product Version 17.1

■ design on page 1458

■ jtag_instruction on page 1458

■ mode_enable_high on page 1458

■ mode_enable_low on page 1459

■ type on page 1460

■ usage on page 1460

■ user_defined on page 1461

**_domain_macro_parameters Attributes_**

■ counter_length on page 1462

■ design on page 1462

■ max_num_pulses on page 1462

■ target_period on page 1463

■ trigger_delay on page 1463

**_fuse_cell Attributes_**

■ memory_lib_cell on page 1464

■ port_access on page 1464

■ port_action on page 1464

■ port_alias on page 1464

■ wrapper on page 1465

**_hinst Attributes_**

■ dft_abstract_dont_scan on page 1466

■ dft_dont_scan on page 1466

■ dft_force_blackbox_for_atpg on page 1467

■ dft_hier_instance_for_dedicated_wrapper on page 1467

■ dft_is_blackbox_for_atpg on page 1468


```
Design For Test—List
```
September 2017 1389 Product Version 17.1

■ dft_part_of_segment on page 1468

■ dft_status on page 1469

■ pmbist_instruction_set on page 1469

**_hnet Attributes_**

■ dft_clock_domain_info on page 1471

■ dft_constant_value on page 1471

**_hpin Attributes_**

■ dft_constant_value on page 1472

■ dft_controllable on page 1472

■ dft_driven_by_clock on page 1473

■ dft_opcg_domain_clock_pin on page 1473

■ dft_opcg_domain_fanout_pin on page 1474

■ dft_opcg_domain_launch_clock on page 1474

■ dft_opcg_domain_se_input_pin on page 1475

■ dft_opcg_domain_unfenced_capture on page 1476

■ user_differential_negative_pin on page 1477

■ user_from_core_data on page 1477

■ user_from_core_enable on page 1477

■ user_test_receiver_acmode on page 1478

■ user_test_receiver_data_output on page 1478

■ user_test_receiver_init_clock on page 1478

■ user_test_receiver_init_data on page 1478

■ user_to_core_data on page 1479

■ user_to_core_enable on page 1479

■ wrapper_control on page 1480


```
Design For Test—List
```
September 2017 1390 Product Version 17.1

■ wrapper_segment on page 1480

■ wrapper_type on page 1481

**_hport Attributes_**

■ dft_driven_by_clock on page 1482

■ dft_opcg_domain_clock_pin on page 1482

■ dft_opcg_domain_fanout_pin on page 1482

■ dft_opcg_domain_launch_clock on page 1483

■ dft_opcg_domain_se_input_pin on page 1484

■ dft_opcg_domain_unfenced_capture on page 1484

■ wrapper_control on page 1485

■ wrapper_segment on page 1485

■ wrapper_type on page 1486

**_inst Attributes_**

■ dft_abstract_dont_scan on page 1487

■ dft_custom_se on page 1487

■ dft_dont_scan on page 1488

■ dft_exclude_from_shift_register on page 1488

■ dft_exempt_from_system_clock_check on page 1489

■ dft_force_blackbox_for_atpg on page 1489

■ dft_is_blackbox_for_atpg on page 1490

■ dft_mapped on page 1490

■ dft_part_of_segment on page 1491

■ dft_scan_chain on page 1491

■ dft_shared_wrapper_flop on page 1491

■ dft_status on page 1492


```
Design For Test—List
```
September 2017 1391 Product Version 17.1

■ dft_test_clock on page 1493

■ dft_test_clock_edge on page 1493

■ dft_test_clock_source on page 1494

■ dft_violation on page 1494

■ pmbist_instruction_set on page 1495

■ pmbist_instruction_set on page 1495

**_jtag_instruction Attributes_**

■ capture on page 1496

■ design on page 1496

■ length on page 1496

■ opcode on page 1496

■ private on page 1497

■ register on page 1497

■ register_capturedr on page 1497

■ register_capturedr_state on page 1498

■ register_clockdr on page 1498

■ register_decode on page 1498

■ register_reset on page 1499

■ register_reset_polarity

■ register_runidle on page 1500

■ register_shiftdr on page 1500

■ register_shiftdr_state on page 1500

■ register_shiftdr_polarity on page 1501

■ register_tck on page 1501

■ register_tdi on page 1501

■ register_tdo on page 1502


```
Design For Test—List
```
September 2017 1392 Product Version 17.1

■ register_updatedr on page 1502

■ register_updatedr_state on page 1502

■ tap_decode on page 1503

■ tap_tdo on page 1504

**_jtag_instruction_register Attributes_**

■ capture on page 1505

■ length on page 1505

**_jtag_macro Attributes_**

■ boundary_tdo on page 1506

■ bsr_clockdr on page 1506

■ bsr_shiftdr on page 1506

■ bsr_updatedr on page 1507

■ capturedr on page 1507

■ capturedr_state on page 1507

■ clockdr on page 1507

■ design on page 1508

■ dot6_acdcsel on page 1508

■ dot6_acpulse on page 1508

■ dot6_acpulse on page 1508

■ dot6_preset_clock on page 1508

■ dot6_trcell_enable on page 1509

■ exitdr on page 1509

■ highz on page 1509

■ instance on page 1510

■ mode_a on page 1510


```
Design For Test—List
```
September 2017 1393 Product Version 17.1

■ mode_b on page 1510

■ mode_c on page 1510

■ por on page 1511

■ reset on page 1511

■ runidle on page 1511

■ shiftdr on page 1512

■ shiftdr_state on page 1512

■ tck on page 1512

■ tdi on page 1512

■ tdo on page 1513

■ tdo_enable on page 1513

■ tms on page 1513

■ trst on page 1514

■ updatedr on page 1514

■ updatedr_state on page 1514

■ user_defined_macro on page 1515

**_jtag_port Attributes_**

■ aio_pin on page 1516

■ bcell_location on page 1516

■ bcell_required on page 1516

■ bcell_segment on page 1517

■ bcell_type on page 1517

■ bdy_enable on page 1518

■ bdy_in on page 1518

■ bdy_out on page 1518

■ bsr_dummy_after on page 1519


```
Design For Test—List
```
September 2017 1394 Product Version 17.1

■ bsr_dummy_before on page 1519

■ cell on page 1519

■ comp_enable on page 1520

■ custom_bcell on page 1520

■ differential on page 1520

■ index on page 1521

■ pin on page 1521

■ pinmap on page 1521

■ sys_enable on page 1522

■ sys_use on page 1522

■ test_use on page 1523

■ tr_bdy_in on page 1524

■ tr_cell on page 1524

■ trcell_acmode on page 1524

■ trcell_clock on page 1525

■ trcell_enable on page 1525

■ type on page 1525

**_mbist_clock Attributes_**

■ design on page 1526

■ dft_hookup_pin on page 1526

■ dft_hookup_polarity on page 1526

■ hookup_period on page 1527

■ internal on page 1527

■ is_jtag_tck on page 1527

■ is_srclk on page 1527

■ period on page 1528


```
Design For Test—List
```
September 2017 1395 Product Version 17.1

■ sources on page 1528

**_memory_data_bit_structure Attributes_**

■ column_order on page 1529

■ partial_row_order on page 1529

■ row_order on page 1529

**_memory_lib_cell Attributes_**

■ address_limit on page 1530

■ data_order on page 1530

■ memory_lib_cell on page 1530

■ parallel_access_groups on page 1531

■ port_action on page 1531

■ port_alias on page 1531

■ read_delay on page 1531

■ redundancy on page 1532

■ wrapper on page 1532

■ write_mask_binding on page 1532

**_memory_lib_pin_access Attributes_**

■ memory_lib_cell on page 1533

■ value on page 1533

**_memory_lib_pin_action Attributes_**

■ memory_lib_cell on page 1534

■ value on page 1534


```
Design For Test—List
```
September 2017 1396 Product Version 17.1

**_memory_lib_pin_alias Attributes_**

■ base_port_name on page 1535

■ memory_lib_cell on page 1535

■ user_defined on page 1535

**_memory_spare_column Attributes_**

■ address_bits on page 1536

■ banks on page 1536

■ data_bits on page 1536

■ enable on page 1537

■ memory_lib_cell on page 1537

■ srclk on page 1537

■ sre on page 1537

■ srsi on page 1538

■ srso on page 1538

■ srst on page 1538

**_memory_spare_column_map_address Attributes_**

■ address_logical_value on page 1539

■ address_port on page 1539

**_memory_spare_column_map_data Attributes_**

■ data_logical_value on page 1540

■ data_port on page 1540

**_memory_spare_row Attributes_**

■ address_bits on page 1541

■ banks on page 1541


```
Design For Test—List
```
September 2017 1397 Product Version 17.1

■ data_bits on page 1541

■ enable on page 1542

■ srclk on page 1542

■ sre on page 1543

■ srsi on page 1543

■ srso on page 1543

■ srst on page 1544

**_memory_spare_row_map_address Attributes_**

■ address_logical_value on page 1545

■ address_port on page 1545

■ address_port_value on page 1545

**_module Attributes_**

■ dft_dont_scan on page 1547

**_opcg_domain Attributes_**

■ divide_by on page 1548

■ domain_macro_parameter on page 1548

■ location on page 1548

■ min_domain_period on page 1549

■ opcg_trigger on page 1549

■ osc_source on page 1549

**_opcg_mode Attributes_**

■ jtag_controlled on page 1551

■ mode_init on page 1551


```
Design For Test—List
```
September 2017 1398 Product Version 17.1

**_opcg_trigger Attributes_**

■ active on page 1552

■ delay_cycles on page 1552

■ inside_inst on page 1553

■ osc_source on page 1553

■ pin on page 1553

■ scan_clock on page 1554

■ test_signal on page 1554

**_osc_source Attributes_**

■ design on page 1555

■ max_input_period on page 1555

■ max_output_period on page 1555

■ min_input_period on page 1556

■ min_output_period on page 1556

■ pin on page 1557

■ ref_clock_pin on page 1557

**_osc_source_reference Attributes_**

■ opcg_mode on page 1558

■ osc_source_period on page 1558

■ ref_clk_period on page 1558

**_pin Attributes_**

■ dft_constant_value on page 1559

■ dft_controllable on page 1559

■ dft_driven_by_clock on page 1560

■ dft_opcg_domain_clock_pin on page 1560


```
Design For Test—List
```
September 2017 1399 Product Version 17.1

■ dft_opcg_domain_fanout_pin on page 1560

■ dft_opcg_domain_launch_clock on page 1561

■ dft_opcg_domain_se_input_pin on page 1562

■ dft_opcg_domain_unfenced_capture on page 1562

■ user_differential_negative_pin on page 1563

■ user_from_core_data on page 1563

■ user_from_core_enable on page 1564

■ user_test_receiver_acmode on page 1564

■ user_test_receiver_data_output on page 1564

■ user_test_receiver_init_clock on page 1565

■ user_test_receiver_init_data on page 1565

■ user_to_core_data on page 1565

■ user_to_core_enable on page 1566

■ wrapper_control on page 1566

■ wrapper_segment on page 1567

■ wrapper_type on page 1567

**_port Attributes_**

■ dft_driven_by_clock on page 1568

■ dft_enable_hookup_pin on page 1568

■ dft_enable_hookup_polarity on page 1569

■ dft_opcg_domain_clock_pin on page 1569

■ dft_opcg_domain_fanout_pin on page 1570

■ dft_opcg_domain_launch_clock on page 1570

■ dft_opcg_domain_se_input_pin on page 1571

■ dft_opcg_domain_unfenced_capture on page 1572

■ dft_sdi_output_hookup_pin on page 1573


```
Design For Test—List
```
September 2017 1400 Product Version 17.1

■ dft_sdo_input_hookup_pin on page 1573

■ wrapper_control on page 1574

■ wrapper_segment on page 1574

■ wrapper_type on page 1574

**_programmable_direct_access_function Attributes_**

■ active on page 1575

■ design on page 1575

■ dft_hookup_pin on page 1575

■ dft_hookup_polarity on page 1575

■ source on page 1576

**_root Attributes_**

■ dft_apply_sdc_constraints on page 1577

■ dft_boundary_cell_module_prefix on page 1578

■ dft_clock_waveform_divide_fall on page 1578

■ dft_clock_waveform_divide_period on page 1578

■ dft_clock_waveform_divide_rise on page 1579

■ dft_clock_waveform_fall on page 1579

■ dft_clock_waveform_period on page 1580

■ dft_clock_waveform_rise on page 1580

■ dft_enable_opcg2_0 on page 1580

■ dft_enable_wir_function_check on page 1581

■ dft_exclude_tdrc_fail_seg on page 1581

■ dft_fence_slow_speed_domains on page 1581

■ dft_generate_et_no_testpoint_file on page 1582

■ dft_identify_internal_test_clocks on page 1582


```
Design For Test—List
```
September 2017 1401 Product Version 17.1

■ dft_identify_non_boundary_shift_registers on page 1583

■ dft_identify_shared_wrapper_cells on page 1583

■ dft_identify_test_signals on page 1584

■ dft_identify_top_level_test_clocks on page 1584

■ dft_identify_xsource_violations_from_timing_models on page 1585

■ dft_include_controllable_pins_in_abstract_model on page 1585

■ dft_include_test_signal_outputs_in_abstract_model on page 1586

■ dft_jtag_module_name on page 1587

■ dft_modedef_internal on page 1587

■ dft_opcg_block_input_to_flop_paths on page 1588

■ dft_opcg_domain_blocking on page 1588

■ dft_prefix on page 1589

■ dft_propagate_test_signals_from_hookup_pins_only on page 1589

■ dft_report_empty_test_clocks on page 1590

■ dft_scan_style on page 1591

■ dft_scanbit_waveform_analysis on page 1591

■ dft_sdc_input_port_delay on page 1592

■ dft_sdc_output_port_delay on page 1592

■ dft_shared_wrapper_through on page 1592

■ dft_shift_register_identification_mode on page 1593

■ dft_shift_register_max_length on page 1593

■ dft_shift_register_min_length on page 1594

■ dft_true_time_flow on page 1594

■ et_license_options on page 1595

■ pmbist_enable_multiple_views on page 1596

■ unmap_scan_flops on page 1596


```
Design For Test—List
```
September 2017 1402 Product Version 17.1

**_scan_chain Attributes_**

■ body on page 1598

■ complete on page 1598

■ dft_hookup_pin_sdi on page 1598

■ dft_hookup_pin_sdo on page 1599

■ domain on page 1599

■ edge on page 1599

■ head on page 1600

■ max_length on page 1600

■ non_shared_scan_out on page 1600

■ scan_clock_a on page 1601

■ scan_clock_b on page 1601

■ scan_in on page 1602

■ scan_out on page 1602

■ shared_output on page 1603

■ shared_select on page 1603

■ shift_enable on page 1603

■ tail on page 1604

■ terminal_lockup on page 1604

**_scan_segment Attributes_**

■ active on page 1605

■ clock on page 1605

■ clock_edge on page 1605

■ connected_scan_clock_a on page 1606

■ connected_scan_clock_b on page 1606

■ connected_shift_enable on page 1607


```
Design For Test—List
```
September 2017 1403 Product Version 17.1

■ core_wrapper on page 1607

■ core_wrapper_ports on page 1607

■ core_wrapper_type on page 1608

■ core_wrapper_usage on page 1608

■ dft_dont_scan on page 1609

■ dft_status on page 1610

■ dft_tail_test_clock on page 1610

■ dft_tail_test_clock_edge on page 1611

■ dft_test_clock on page 1611

■ dft_test_clock_edge on page 1612

■ dft_violation on page 1612

■ elements on page 1613

■ head_skew_safe on page 1613

■ instance on page 1614

■ other_clocks on page 1614

■ power_domain on page 1614

■ reg_count on page 1615

■ reorderable on page 1615

■ scan_clock_a on page 1616

■ scan_clock_b on page 1616

■ scan_in on page 1617

■ scan_out on page 1617

■ shift_enable on page 1618

■ skew_safe on page 1618

■ tail_clock on page 1618

■ tail_clock_edge on page 1619

■ test_modes on page 1619


```
Design For Test—List
```
September 2017 1404 Product Version 17.1

■ type on page 1620

■ user_defined_segment on page 1621

**_tap_port Attributes_**

■ dft_hookup_pin on page 1622

■ dft_hookup_polarity on page 1622

■ pin on page 1622

■ type on page 1623

**_test_bus_port Attributes_**

■ dft_hookup_pin on page 1624

■ function on page 1624

■ index on page 1624

■ pin on page 1625

■ wir_reset_value on page 1625

■ wir_signal on page 1625

■ wir_tm_value on page 1626

**_test_clock Attributes_**

■ at_speed on page 1627

■ blocking_se on page 1629

■ controllable on page 1629

■ dft_hookup_pin on page 1629

■ dft_hookup_polarity on page 1630

■ dft_mask_clock on page 1630

■ dft_misr_clock on page 1630

■ divide_fall on page 1631

■ divide_period on page 1631


```
Design For Test—List
```
September 2017 1405 Product Version 17.1

■ divide_rise on page 1632

■ fall on page 1632

■ off_state on page 1632

■ period on page 1633

■ rise on page 1633

■ root_source_pins on page 1634

■ root_source_polarity on page 1634

■ sources on page 1635

■ user_defined_signal on page 1635

**_test_signal Attributes_**

■ active on page 1636

■ atpg_use on page 1636

■ dedicated_pin on page 1637

■ default_shift_enable on page 1637

■ dft_compression_signal on page 1638

■ dft_hookup_pin on page 1639

■ dft_hookup_polarity on page 1639

■ divide_fall on page 1640

■ divide_period on page 1640

■ divide_rise on page 1640

■ fall on page 1641

■ function on page 1641

■ has_fanout on page 1642

■ ideal on page 1642

■ index on page 1642

■ lec_value on page 1643


```
Design For Test—List
```
September 2017 1406 Product Version 17.1

■ master_signal on page 1643

■ period on page 1644

■ pin on page 1644

■ pmbist_use on page 1645

■ rise on page 1646

■ scan_shift on page 1647

■ type on page 1648

■ user_defined_signal on page 1648

**_violation Attributes_**

■ description on page 1650

■ endpoints on page 1652

■ file_name on page 1653

■ fixed on page 1653

■ id on page 1654

■ line_number on page 1654

■ reg_count on page 1654

■ registers on page 1655

■ root_node on page 1655

■ segments on page 1655

■ tristate_net_drivers on page 1656

■ tristate_net_load on page 1656

■ type on page 1656

**_write_mask_bit Attributes_**

■ masked_bits on page 1657


```
Design For Test—actual_scan_chain Attributes
```
September 2017 1407 Product Version 17.1

**actual_scan_chain Attributes**

**analyzed**

analyzed {true | false}

**Read-only** actual_scan_chain attribute. Indicates that the connectivity of an existing
scan chain—a scan chain created in a previous Genus session—was analyzed in the current
session.

**Related Information**

**compressed**

compressed {true | false}

**Read-only** actual_scan_chain attribute. Identifies if test compression was applied to this
chain.

**Note:** Although this attribute is writable, you are expected not to change this attribute value.

**Related Information**

```
Set by this command: define_scan_chain
```
```
Set by this command: compress_scan_chains
Related attributes: dft_mask_clock on page 1630
dft_compression_signal on page 1638
```

```
Design For Test—actual_scan_chain Attributes
```
September 2017 1408 Product Version 17.1

**connected_shift_enable**

connected_shift_enable {true | false}

**Read-only** actual_scan_chain attribute. Indicates if the chain consists exclusively of a
preserved or abstract segment whose shift-enable signal was either internally generated or
driven by a non shift-enable test signal. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Related Information**

**design**

design _design_

**Read-only** actual_scan_chain attribute. Returns the design to which the actual scan
chain belongs.

**dft_hookup_pin_sdi**

dft_hookup_pin_sdi { _pin_ | _port_ }

**Read-only** actual_scan_chain attribute. Returns the pin or port used by the tool to make
the scan data input connection to the core logic.

**Related Information**

```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) shift_enable on page 1415
(actual_scan_segment) connected_shift_enable on
page 1418
(scan_segment) connected_shift_enable on page 1607
```
```
Affected by these commands: define dft abstract_segment
define_scan_chain
```

```
Design For Test—actual_scan_chain Attributes
```
September 2017 1409 Product Version 17.1

**dft_hookup_pin_sdo**

dft_hookup_pin_sdo { _pin_ | _port_ }

**Read-only** actual_scan_chain attribute. Returns the pin or port used by the tool to make
the the scan data output connection from the core logic.

**Related Information**

**domain**

domain _string_

**Read-only** actual_scan_chain attribute. Returns the DFT clock domain associated with
the tool-created scan chain.

**Related Information**

**edge**

edge {rise | fall | any}

**Read-only** actual_scan_chain attribute. Returns the edge of the DFT clock domain
associated with the tool-created scan chain.

**Related Information**

```
Affected by these commands: define dft abstract_segment
define_scan_chain
```
```
Set by these commands: connect_scan_chains
define_scan_chain
Related attribute: (scan_chain) domain on page 1599
```
```
Set by these commands: connect_scan_chains
define_scan_chain
Related attribute: (scan_chain) edge on page 1599
```

```
Design For Test—actual_scan_chain Attributes
```
September 2017 1410 Product Version 17.1

**elements**

elements _string_

**Read-only** actual_scan_chain attribute. Returns a Tcl list of the elements in the
tool-created scan chain.

**Related Information**

**head_lockup**

head_lockup _string_

**Read-only** actual_scan_chain attribute. Returns the instance of the head lockup
element inserted at the head of the actual scan chain during scan connection. A head lockup
is inserted when you set the dft_capture_clock_edge_for_head_of_scan_chains
attribute to leading.

**Related Information**

**mode_name**

mode_name _string_

**Read-only** actual_scan_chain attribute. Returns the configuration mode to which the
scan chain belongs.

**Related Information**

```
Set by these commands: connect_scan_chains
Related attributes: (actual_scan_segment) elements on page 1421
(scan_segment) elements on page 1613
```
```
Set by this command: connect_scan_chains
```
```
Set by these commands: connect_serial_scan_chains
connect_scan_chains
```

```
Design For Test—actual_scan_chain Attributes
```
September 2017 1411 Product Version 17.1

**non_shared_scan_out**

non_shared_scan_out {false | true}

**Read-write** actual_scan_chain attribute. Controls whether the scan-data output port of
this scan chain will be written as an "ignored output" pin constraint to the LEC do file. By
default, it is written as an "ignored output" pin constraint in the LEC do file.

You must set this attribute to true before starting formal verification.

**Related Information**

**other_clocks**

other_clocks _string_

**Read-only** actual_scan_chain attribute. Returns a Tcl list containing the other clock
pins of the chain and their active values.

**Related Information**

**power_domain**

power_domain _domain_

**Read-only** actual_scan_chain attribute. Returns the list of power domains to which this
scan chain belongs.

**Related Information**

```
Set by this command: connect_scan_chains
Related attribute: (scan_chain) other_clocks on page 1614
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_segment) other_clocks on page 1422
(scan_segment) other_clocks on page 1614
```
```
Set by this command: connect_scan_chains
Related command: report_scan_chains
Related attributes: (actual_scan_segment) power_domain on page 1422
(scan_segment) power_domain on page 1614
```

```
Design For Test—actual_scan_chain Attributes
```
September 2017 1412 Product Version 17.1

**reg_count**

reg_count _integer_

**Read-only** actual_scan_chain attribute. Returns the number of flops in the tool-created
scan chain.

**Related Information**

**scan_clock_a**

scan_clock_a _string_

**Read-only** actual_scan_chain attribute. Returns the path to the scan clock a (signal) of
the scan chain.

**Related Information**

**scan_clock_b**

scan_clock_b _string_

**Read-only** actual_scan_chain attribute. Returns the path to the scan clock b (signal) of
the scan chain.

```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_segment) reg_count on page 1422
(scan_segment) reg_count on page 1615
(violation) reg_count on page 1654
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_segment) scan_clock_a on page 1423
(scan_chain) scan_clock_a on page 1601
(scan_segment) scan_clock_a on page 1616
```

```
Design For Test—actual_scan_chain Attributes
```
September 2017 1413 Product Version 17.1

**Related Information**

**scan_in**

scan_in _string_

**Read-only** actual_scan_chain attribute. Returns the scan-data input pin associated with
the tool-created scan chain.

**Related Information**

**scan_out**

scan_out _string_

**Read-only** actual_scan_chain attribute. Returns the scan-data output pin associated
with the tool-created scan chain.

**Related Information**

```
Set by this command: connect_scan_chains
```
```
Related attributes: (actual_scan_segment) scan_clock_b on page 1424
(scan_chain) scan_clock_b on page 1601
(scan_segment) scan_clock_b on page 1616
```
```
Set by these commands: connect_scan_chains
define_scan_chain
Related attributes: (actual_scan_segment) scan_in on page 1424
(scan_chain) scan_in on page 1602
(scan_segment) scan_in on page 1617
```
```
Set by these commands: connect_scan_chains
define_scan_chain
Related attributes: (actual_scan_segment) scan_out on page 1424
(scan_chain) scan_out on page 1602
(scan_segment) scan_out on page 1617
```

```
Design For Test—actual_scan_chain Attributes
```
September 2017 1414 Product Version 17.1

**sdi_compression_signal**

sdi_compression_signal _string_

**Read-only** actual_scan_chain attribute. Indicates whether the scan data input pin of this
chain is shared with the mask enable signal. If the attribute returns mask_enable, the scan
data input pin of this chain is shared with the mask enable signal.

**Related Information**

**shared_output**

shared_output {true | false}

**Read-only** actual_scan_chain attribute. Indicates if the scan-data output port of this
scan chain is shared with a functional port.

**Related Information**

**shared_select**

shared_select _string_

**Read-only** actual_scan_chain attribute. Returns the control test signal for the mux of the
shared scan data output port.

**Related Information**

```
Set by this command: compress_scan_chains
Related attribute: (scan_chain) sdi_compression_signal on page 1602
```
```
Set by these commands: connect_scan_chains
define_scan_chain
Related attribute: (scan_chain) shared_output on page 1603
```
```
Set by these commands: connect_scan_chains
define_scan_chain
Related attribute: (scan_chain) shared_select on page 1603
```

```
Design For Test—actual_scan_chain Attributes
```
September 2017 1415 Product Version 17.1

**shift_enable**

shift_enable _string_

**Read-only** actual_scan_chain attribute. Returns the chain-specific shift-enable port or
pin for the muxed_scan scan style. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

**Note:** This attribute has no value if the connected_shift_enable attribute of this chain
is true.

**Related Information**

**terminal_lockup**

terminal_lockup _string_

**Read-only** actual_scan_chain attribute. Returns the instance of the terminal lockup
element in the scan chain.

**Related Information**

```
Set by these commands: connect_scan_chains
define_scan_chain
Related attributes: (actual_scan_chain) connected_shift_enable on
page 1408
(actual_scan_segment) shift_enable on page 1425
(scan_chain) shift_enable on page 1603
(scan_segment) shift_enable on page 1618
```
```
Set by these commands: connect_scan_chains
define_scan_chain
Related attribute: (scan_chain) terminal_lockup on page 1604
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1416 Product Version 17.1

**actual_scan_segment Attributes**

**active**

active {low | high}

**Read-only** actual_scan_segment attribute. Returns the active value of the shift-enable
port.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**clock**

clock _string_

**Read-only** actual_scan_segment attribute. Returns the clock port driving the flip-flops at
the head (shift-in position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

```
Set by this command: connect_scan_chains
Related attributes: (scan_segment) active on page 1605
(test signal) active on page 1636
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) clock on page 1605
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1417 Product Version 17.1

**clock_edge**

clock_edge {fall | rise}

**Read-only** actual_scan_segment attribute. Returns the active edge of the clock driving
the flip-flops at the head (shift-in position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**connected_scan_clock_a**

connected_scan_clock_a {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the scan clock a port of the
module boundary is driven by external logic (preconnected) or if the scan clock a signal is
internally generated within the module boundary.

**Related Information**

**connected_scan_clock_b**

connected_scan_clock_b {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the scan clock b port of the
module boundary is driven by external logic (preconnected) or if the scan clock b signal is
internally generated within the module boundary.

**Related Information**

```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) clock_edge on page 1605
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) connected_scan_clock_a on page 1606
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) connected_scan_clock_b on page 1606
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1418 Product Version 17.1

**connected_shift_enable**

connected_shift_enable {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the shift enable port of the
module boundary is driven by external logic (preconnected) or if the shift enable signal is
internally generated within the module boundary.

**Note:** This applies only to abstract segments and preserved segments. For other types of
segments this attribute has no value.

**Related Information**

**core_wrapper**

core_wrapper {true | false}

**Read-write** actual_scan_segment attribute. Indicates whether the segment was created
for a core wrapper cell.

**Related Information**

**design**

design _design_

**Read-write** actual_scan_segment attribute. Returns the design to which the actual scan
segment belongs.

```
Set by this command: connect_scan_chains
Related attribute: (actual_scan_chain) connected_shift_enable on
page 1408
(scan_segment) connected_shift_enable on page 1607
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) core_wrapper on page 1607
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1419 Product Version 17.1

**dft_tail_test_clock**

dft_tail_test_clock _string_

**Read-only** actual_scan_segment attribute. Returns the top-level clock object that
corresponds to the clock port driving the flip-flops at the tail (shift-out position) of this
segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

**dft_tail_test_clock_edge**

dft_tail_test_clock_edge {rise | fall}

**Read-only** actual_scan_segment attribute. Returns the active edge of the top-level clock
object that corresponds to the clock port driving the flip-flops at the tail (shift-out position) of
this segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

```
Set by these commands: connect_scan_chains
check_dft_rules
Related attribute: (scan_segment) dft_tail_test_clock on page 1610
```
```
Set by these commands: connect_scan_chains
check_dft_rules
Related attribute: (scan_segment) dft_tail_test_clock_edge on page 1611
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1420 Product Version 17.1

**dft_test_clock**

dft_test_clock _string_

**Read-only** actual_scan_segment attribute. Returns the top-level clock object that
corresponds to the clock port driving the flip-flops at the head (shift-in position) of this
segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

**dft_test_clock_edge**

dft_test_clock_edge {rise | fall}

**Read-only** actual_scan_segment attribute. Returns the active edge of the top-level clock
object that corresponds to the clock port driving the flip-flops at the head (shift-in position) of
this segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

```
Set by these commands: connect_scan_chains
check_dft_rules
Related attributes: (inst) dft_test_clock on page 1493
(scan_segment) dft_test_clock on page 1611
```
```
Set by these commands: connect_scan_chains
check_dft_rules
Related attributes: (inst) dft_test_clock_edge on page 1493
(scan_segment) dft_test_clock_edge on page 1612
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1421 Product Version 17.1

**elements**

elements _string_

**Read-only** actual_scan_segment attribute. Returns a Tcl list of the elements in the
tool-created scan segment.

**Related Information**

**head_skew_safe**

head_skew_safe {true | false}

**Read-only** actual_scan_segment attribute. Indicates whether the segment has a data
lockup element connected at the head of its scan segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide_

**instance**

instance _string_

**Read-only** actual_scan_segment attribute. Returns the instance name of the module for
which the abstract segment was defined.

**Related Information**

```
Set by this command: connect_scan_chains
Related attributes: (scan_chain) elements on page 1410
(scan_segment) elements on page 1613
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) head_skew_safe on page 1613
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) instance on page 1614
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1422 Product Version 17.1

**other_clocks**

other_clocks _string_

**Read-only** actual_scan_segment attribute. Returns a Tcl list containing the other clock
pins of the segment and their active values.

**Related Information**

**power_domain**

power_domain _domain_

**Read-only** actual_scan_segment attribute. Returns the power domain of this scan
segment.

**Note:** This attribute applies only to segments inserted by the add_core_wrapper_cell
command that also have the following actual_scan_segment attribute settings:

core_wrapper = true
type = preserved

**Related Information**

**reg_count**

reg_count _integer_

**Read-only** actual_scan_segment attribute. Returns the number of flops in the
tool-created scan segment.

```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) other_clocks on page 1411
(scan_segment) other_clocks on page 1614
```
```
Set by this command: add_core_wrapper_cell
Related attributes: (actual_scan_segment) core_wrapper on page 1418
(actual_scan_segment) type on page 1427
(actual_scan_chain) power_domain on page 1411
(scan_segment) power_domain on page 1614
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1423 Product Version 17.1

**Related Information**

**reorderable**

reorderable {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the preserved segment is
reorderable for scanDEF purposes.

**Note:** This attribute applies only to preserved segments. For other types of segments this
attribute has no value.

**Related Information**

**scan_clock_a**

scan_clock_a _string_

**Read-only** actual_scan_segment attribute. Returns the scan clock A pin for an abstract
segment.

**Related Information**

```
Set by this command: connect_scan_chains
```
```
Related attributes: (actual_scan_chain) reg_count on page 1412
(scan_segment) reg_count on page 1615
(violation) reg_count on page 1654
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) reorderable on page 1615
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) scan_clock_a on page 1412
(scan_chain) scan_clock_a on page 1601
```
```
(scan_segment) scan_clock_a on page 1616
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1424 Product Version 17.1

**scan_clock_b**

scan_clock_b _string_

**Read-only** actual_scan_segment attribute. Returns the scan clock B pin for an abstract
segment.

**Related Information**

**scan_in**

scan_in _string_

**Read-only** actual_scan_segment attribute. Returns the scan-data input pin associated
with the tool-created scan segment.

**Note:** This applies only to abstract segments and preserved segments. For other types of
segments this attribute has no value.

**Related Information**

**scan_out**

scan_out _string_

**Read-only** actual_scan_segment attribute. Returns the scan-data output pin associated
with the tool-created scan segment.

**Note:** This applies only to abstract segments and preserved segments. For other types of
segments this attribute has no value.

```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) scan_clock_b on page 1412
(scan_chain) scan_clock_b on page 1424
(scan_segment) scan_clock_b on page 1616
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) scan_in on page 1413
(scan_chain) scan_in on page 1602
(scan_segment) scan_in on page 1617
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1425 Product Version 17.1

**Related Information**

**shift_enable**

shift_enable _string_

**Read-only** actual_scan_segment attribute. Returns the segment-specific shift-enable
port or pin for the muxed_scan scan style.

**Note:** This applies only to abstract segments and preserved segments. For other types of
segments this attribute has no value.

**Related Information**

**skew_safe**

skew_safe {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the segment has a data lockup
element connected at the end of its scan chain.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

```
Set by this command: connect_scan_chains
```
```
Related attributes: (actual_scan_chain) scan_out on page 1413
(scan_chain) scan_out on page 1602
(scan_segment) scan_out on page 1617
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) shift_enable on page 1415
(scan_chain) shift_enable on page 1603
(scan_segment) shift_enable on page 1618
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) skew_safe on page 1618
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1426 Product Version 17.1

**tail_clock**

tail_clock _string_

**Read-only** actual_scan_segment attribute. Returns the clock port driving the flip-flops at
the tail (shift-out position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**tail_clock_edge**

tail_clock_edge {rise | fall}

**Read-only** actual_scan_segment attribute. Returns the active edge of the clock driving
the flip-flops at the tail (shift-out position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) tail_clock on page 1618
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) tail_clock_edge on page 1619
```

```
Design For Test—actual_scan_segment Attributes
```
September 2017 1427 Product Version 17.1

**type**

type {abstract | fixed | floating | preserve | shift_register}

**Read-only** actual_scan_segment attribute. Returns the type of the tool-created scan
segment. This attribute can have the following values:

**Related Information**

```
abstract Indicates that this segment is an abstract segment (that is,
embedded in a blackbox or logic abstract module, or defined for
a lib_cell timing model).
fixed Indicates that the elements in this segment are connected in the
user-specified order.
floating Indicates that the elements in this segment are not necessarily
connected in the user-specified order.
preserve Indicates that the order of the presumed connected elements
was preserved.
shift_register Indicates that this segment is a shift register. This implies that
the order of the elements in the segment is fixed.
```
```
Set by this command: connect_scan_chains
Related attributes: (scan_segment) type on page 1620
```

```
Design For Test—boundary_scan_segment Attributes
```
September 2017 1428 Product Version 17.1

**boundary_scan_segment Attributes**

**acdcsel_11496**

acdcsel_11496 { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACDCSEL pin on the IEEE
1149.6 JTAG_MACRO.

**Related Information**

**acpclk_11496**

acpclk_11496 { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACPSCLK pin on the IEEE
1149.6 JTAG_MACRO.

**Related Information**

**acpsen_11496**

acpsen_11496 { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACPSEN pin on the IEEE
1149.6 JTAG_MACRO.

```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```

```
Design For Test—boundary_scan_segment Attributes
```
September 2017 1429 Product Version 17.1

**Related Information**

**acptrenbl_11496**

acptrenbl_11496 { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACTRENBL pin on the IEEE
1149.6 JTAG_MACRO.

**Related Information**

**acpulse_11496**

acpulse_11496 { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACPULSE pin on the IEEE
1149.6 JTAG_MACRO.

**Related Information**

```
Set by this command: define_jtag_boundary_scan_segment
```
```
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```

```
Design For Test—boundary_scan_segment Attributes
```
September 2017 1430 Product Version 17.1

**bsdl**

bsdl _string_

**Read-write** boundary_scan_segment attribute. Stores the bsdl abstract information that
describes the function and position of the boundary cells embedded within a boundary-scan
segment and their associated ports.

**Note:** The attribute value corresponds to the information derived from the file specified for
the -bsdl_file option when the boundary-scan segment was defined.

**Related Information**

**capturedr**

capturedr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_CAPTUREDR pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -capturedr option
when the boundary-scan segment was defined.

**Related Information**

```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```

```
Design For Test—boundary_scan_segment Attributes
```
September 2017 1431 Product Version 17.1

**clockdr**

clockdr { _constant_ | _hpin_ | _hport_ | _pg_pin_ | _pin_ | _port_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_BOUNDARY_CLOCKDR pin on
the JTAG_MACRO.

The attribute value corresponds to the value specified for the -clockdr option when the
boundary-scan segment was defined.

**Related Information**

**design**

design _design_

**Read-write** boundary_scan_segment attribute. Returns the design to which the
boundary_scan_segment belongs.

**differential_pairs**

differential_pairs _string_

**Read-write** boundary_scan_segment attribute. Specifies the full list of differential pin
pairs on the boundary-scan segment.

**Note:** The attribute value corresponds to the value(s) specified for the
-differential_pair option(s) when the boundary-scan segment was defined.

**Related Information**

```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
```
```
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```

```
Design For Test—boundary_scan_segment Attributes
```
September 2017 1432 Product Version 17.1

**highz**

highz { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the
JTAG_INSTRUCTION_DECODE_CTRL_HIGHZ pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -highz option when the
boundary-scan segment was defined.

**Related Information**

**instance**

instance _string_

**Read-write** boundary_scan_segment attribute. Specifies the name of the hierarchical
instance associated to the boundary-scan segment.

**Note:** The attribute value corresponds to the value specified for the -instance option when
the boundary-scan segment was defined. Alternatively, if a boundary-scan segment has been
defined on either a lib_cell or a module, boundary-scan segment objects are created for each
instantiation and this attribute set for each boundary-scan segment with the appropriate
instance value.

**Related Information**

```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```

```
Design For Test—boundary_scan_segment Attributes
```
September 2017 1433 Product Version 17.1

**mode_a**

mode_a { _pin_ | _port_ }

**Read-write** boundary_scan_segment attribute.Specifies the name of the pin on the
boundary-scan segment that must be connected to the
JTAG_INSTRUCTION_DECODE_MODE_A pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -mode_a option when
the boundary-scan segment was defined.

**Related Information**

**mode_b**

mode_b { _pin_ | _port_ }

**Read-write** boundary_scan_segment attribute.Specifies the name of the pin on the
boundary-scan segment that must be connected to the
JTAG_INSTRUCTION_DECODE_MODE_B pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -mode_b option when
the boundary-scan segment was defined.

**Related Information**

**mode_c**

mode_c { _pin_ | _port_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the
JTAG_INSTRUCTION_DECODE_MODE_C pin on the JTAG_MACRO.

```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```

```
Design For Test—boundary_scan_segment Attributes
```
September 2017 1434 Product Version 17.1

**Note:** The attribute value corresponds to the value specified for the -mode_c option when
the boundary-scan segment was defined.

**Related Information**

**shiftdr**

shiftdr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_BOUNDARY_SHIFTDR pin on
the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -shiftdr option when
the boundary-scan segment was defined.

**Related Information**

**tdi**

tdi { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the TDI pin on the
boundary-scan segment that must be connected in the boundary-scan register.

**Note:** The attribute value corresponds to the value specified for the -tdi option when the
boundary-scan segment was defined.

```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```

```
Design For Test—boundary_scan_segment Attributes
```
September 2017 1435 Product Version 17.1

**Related Information**

**tdo**

tdo { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the TDO pin on the
boundary-scan segment that must be connected in the boundary-scan register.

**Note:** The attribute value corresponds to the value specified for the -tdo option when the
boundary-scan segment was defined.

**Related Information**

**updatedr**

updatedr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_BOUNDARY_UPDATEDR pin on
the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -updatedr option when
the boundary-scan segment was defined.

**Related Information**

```
Set by this command: define_jtag_boundary_scan_segment
```
```
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```
```
Set by this command: define_jtag_boundary_scan_segment
Affects these commands: add_jtag_boundary_scan
write_dft_bsdl
```

```
Design For Test—design Attributes
```
September 2017 1436 Product Version 17.1

**design Attributes**

**actual_scan_chains**

actual_scan_chains _list_of_actual_scan_chains_

**Read-only** design attribute. Returns a list of all actual_scan_chain objects in the design.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**actual_scan_segments**

actual_scan_segments _list_of_actual_scan_segments_

**Read-only** design attribute. Returns a list of all actual_scan_segment objects in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**boundary_scan**

boundary_scan list_of _jtag_instruction_registers_

**Read-only** design attribute. Returns a list of all jtag_instruction_register objects in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**boundary_scan_segments**

boundary_scan_segments list_of _boundary_scan_segments_

**Read-only** design attribute. Returns a list of all boundary_scan_segment objects in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.


```
Design For Test—design Attributes
```
September 2017 1437 Product Version 17.1

**boundary_type**

boundary_type {IEEE_11491 | IEEE_11496}

_Default:_ none

**Read-write** design attribute. Specifies either an IEEE 1149.1 or IEEE 1149.6 IEEE
boundary-scan architecture.

This attribute can have the following values:

**Related Information**

**dft_boundary_scan_exists**

dft_boundary_scan_exists {false | true}

_Default:_ false

**Read-write** design attribute. Indicates whether boundary-scan logic was inserted into the
design.

**Related Information**

```
IEEE_11491 Specifies an IEEE 1149.1 JTAG_Macro and boundary-scan
architecture
IEEE_11496 Specifies an IEEE 1149.6 JTAG_Macro and boundary-scan
architecture.
```
```
Affects these commands: add_jtag_boundary_scan
add_jtag_macro
```
```
Set by this command: add_jtag_boundary_scan
Affects this command: add_jtag_boundary_scan
```

```
Design For Test—design Attributes
```
September 2017 1438 Product Version 17.1

**dft_clock_edge_for_head_of_scan_chains**

dft_clock_edge_for_head_of_scan_chains {"" | leading}

_Default:_ ""

**Read-write** design attribute. Specifies the triggering edge of the first element of the actual
scan chains to build.

If the triggering edge of the first element of an actual scan chain does not match the value
specified for this attribute, the tool inserts a lockup flop at the beginning of the actual scan
chain. This lockup flop will be driven by the same clock that drives the first element in the
chain and will be triggered by the clock edge specified with this attribute.

For RTZ clock waveforms, leading edge refers to the rising edge.

For RT1 clock waveforms, leading edge refers to the falling edge.

This attribute can have the following values:

**Related Information**

```
"" Does not insert a lockup flop at the head of any actual scan
chain.
leading Inserts a leading edge-triggered lockup flop at the head of all
actual scan chains for which the first element is not leading
edge-triggered.
```
```
Affects these commands: connect_scan_chains
write_dft_abstract_model
Related attributes: dft_clock_edge_for_tail_of_scan_chains on page 1439
dft_lockup_element_type_for_tail_of_scan_chains on
page 1444
```

```
Design For Test—design Attributes
```
September 2017 1439 Product Version 17.1

**dft_clock_edge_for_tail_of_scan_chains**

dft_clock_edge_for_tail_of_scan_chains {"" | leading | trailing}

_Default:_ ""

**Read-write** design attribute. Specifies the triggering edge of the last element of the actual
scan chains to be built.

If the triggering edge of the last element of an actual scan chain does not match the value
specified for this attribute, the tool inserts a lockup element (flop or latch) at the end of the
actual scan chain. This lockup element will be driven by the same clock that drives the last
element in the chain and will be triggered by the clock edge specified with this attribute.

For RTZ clock waveforms, leading refers to the rising edge and trailing to the falling edge.

For RT1 clock waveforms, leading refers to the falling edge and trailing to the rising edge.

This attribute can have the following values:

**Related Information**

```
"" Does not insert a lockup element at the end of an actual scan
chain, unless the chain is built from a user-defined chain that is
defined with the -terminal_lockup option.
leading Inserts a leading edge-triggered lockup element at the end of all
actual scan chains for which the last element is not leading
edge-triggered.
trailing Inserts a trailing edge-triggered lockup element at the end of all
actual scan chains for which the last element is not trailing
edge-triggered.
```
```
Affects these commands: connect_scan_chains
write_dft_abstract_model
Related attributes: dft_clock_edge_for_head_of_scan_chains on
page 1438
dft_lockup_element_type_for_tail_of_scan_chains on
page 1444
```

```
Design For Test—design Attributes
```
September 2017 1440 Product Version 17.1

**dft_configuration_modes**

dft_configuration_modes _list_of_dft_configuration_modes_

**Read-only** design attribute. Returns a list of all dft_configuration_mode objects in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**dft_connect_scan_data_pins_during_mapping**

dft_connect_scan_data_pins_during_mapping {loopback | floating | ground | high}

_Default_ : loopback

**Read-write** design attribute. Starting from RTL, this attribute controls the connections of
the scan-data pins during an initial synthesis run (syn_map), when mapping generic flops to
their scan-equivalent flops.

Starting from a gate-level netlist, this attribute controls the connections of the scan-data pins
during an incremental synthesis run (syn_opt), when remapping non-scan flops to their
scan-equivalent flops.

This attribute can have the following values:

The recommended use model is to use loopback mode. This approach emulates a single
standard load seen by the timing engine during synthesis. This load emulates the additional
resistance and capacitance on the network, when the scan chains are subsequently
connected in the circuit using the connect_scan_chains command.

**Note:** Connection of the shift-enable pins is controlled by the
dft_connect_shift_enable_during_mapping attribute.

```
floating Leaves the scan-data input pins of the scan flops unconnected.
ground Connects the scan-data input pins of the scan flops to logic 0. If
available, a logic 0 net or equivalent library cell is used.
Otherwise a constant (1’b0) is used.
high Connects the scan-data input pins of the scan flops to logic 1. If
available, a logic 1 net or equivalent library cell is used.
Otherwise a constant (1’b1) is used.
loopback Connects a scan-data output pin of the scan flops to its own
scan-data input pin, emulating the loading effect on the
scan-data output without connecting the chain.
```

```
Design For Test—design Attributes
```
September 2017 1441 Product Version 17.1

**Related Information**

**dft_connect_shift_enable_during_mapping**

dft_connect_shift_enable_during_mapping {tie_off | floating}

_Default_ : tie_off

**Read-write** design attribute. Controls the connection of the following pins during an initial
synthesis run (syn_map), when mapping generic flops to their scan-equivalent flops:

■ Shift-enable pins of the scan flip-flops (when using the muxed scan style)

■ Scan clock pins of the scan flip-flops (when using the clocked LSSD scan style)

This attribute can have the following values:

**Related Information**

```
Affects this command: syn_map
```
```
Related attribute: dft_scan_map_mode on page 1447
```
```
floating Shift-enable (scan clock) pins are left unconnected.
tie_off Shift-enable (scan clock) pins are connected to their off state
(tied-to a low for active high enables, tied-to a high for active low
enables).
```
```
Affects this command: syn_map
Related attribute: dft_scan_map_mode on page 1447
```

```
Design For Test—design Attributes
```
September 2017 1442 Product Version 17.1

**dft_dont_scan**

dft_dont_scan {inherited | true | false}

_Default_ : inherited

**Read-write** design attribute. Controls scan replacement—for the purposes of test—of
flip-flops in the specified design. This attribute can have the following values:

You must set this attribute prior to running the check_dft_rules command.

**Related Information**

**dft_locations_for_shared_wrapper_processing**

dft_locations_for_shared_wrapper_processing _list_of_ports_

**Read-write** design attribute. Specifies the ports for which shared wrapper flops must be
identified. If not set, then every port in the design will be processed.

**Related Information**

```
false Allows scan replacement of the design.
inherited Allows scan replacement of the design.
```
```
Note: At the design level, the inherited value has the same
meaning as false.
true Prevents scan replacement of the design.
```
```
Affects these commands: check_dft_rules
connect_scan_chains
syn_map
Related attributes: (hinst) dft_dont_scan on page 1466
(inst) dft_dont_scan on page 1488
(module) dft_dont_scan on page 1547
(scan_segment) dft_dont_scan on page 1609
```
```
Affects this command: identify_shared_wrapper_cells_in_design
```

```
Design For Test—design Attributes
```
September 2017 1443 Product Version 17.1

**dft_lockup_element_type**

dft_lockup_element_type {preferred_level_sensitive | preferred_edge_sensitive
| edge_sensitive | level_sensitive}

_Default_ : preferred_level_sensitive

**Read-write** design attribute. Controls the type of component to be used as lockup element
when combining scan flops triggered by different clocks, or different edges of a test clock in
the same chain.This attribute can have the following values:

**Note:** This attribute applies only to the muxed scan style.

**Related Information**

```
edge_sensitive Requests to insert an edge-sensitive component
(D-flop).
```
```
Note: This could cause skew problems.
level_sensitive Requests to insert a level-sensitive component (latch).
```
```
Note: This could cause skew problems.
preferred_edge_sensitive Requests to insert lockup flops where possible, but
latches when required to avoid skew concerns between
the different test clocks.
preferred_level_sensitive Requests to insert lockup latches where possible, but
flops when required to avoid skew concerns between
the different test clocks.
```
```
Affects this command: connect_scan_chains
Related attribute: dft_mix_clock_edges_in_scan_chains on page 1446
```

```
Design For Test—design Attributes
```
September 2017 1444 Product Version 17.1

**dft_lockup_element_type_for_tail_of_scan_chains**

dft_lockup_element_type_for_tail_of_scan_chains {level_sensitive |
edge_sensitive}

_Default:_ level_sensitive

**Read-write** design attribute. Specifies the lockup element type to be added at the end of
actual scan chains when the dft_clock_edge_for_tail_of_scan_chains attribute is
set to a non null value. This attribute has no effect when the
dft_clock_edge_for_tail_of_scan_chains is not set.

For actual scan chains derived from user-defined scan chains defined with the
-terminal_lockup option, the lockup element type specified with the
-terminal_lockup option will override the lockup element type specified with this attribute.

This attribute can have the following values:

**Related Information**

```
edge_sensitive Inserts a lockup flop at the end of actual scan chain during scan
chain connection.
level_sensitive Inserts a lockup latch at the end of actual scan chain during
scan chain connection.
```
```
Affects these commands: connect_scan_chains
write_dft_abstract_model
Related attributes: dft_clock_edge_for_head_of_scan_chains on
page 1438
dft_clock_edge_for_tail_of_scan_chains on page 1439
```

```
Design For Test—design Attributes
```
September 2017 1445 Product Version 17.1

**dft_max_length_of_scan_chains**

dft_max_length_of_scan_chains _integer_

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum length of any scan chain. If necessary,
the test synthesis engine creates additional scan chains to keep each scan chain at or below
the required maximum length. By default, there is no limit to the maximum length of a scan
chain, unless you specified the maximum scan chain length explicitly using the
define_scan_chain constraint. The maximum length for a specific scan chain takes
precedence over the design-specific maximum scan chain length.

**Related Information**

**dft_min_number_of_scan_chains**

dft_min_number_of_scan_chains _integer_

_Default_ : no_value

**Read-write** design attribute. Specifies the minimum number of scan chains to be created.

**Related Information**

```
Affects this command: connect_scan_chains
```
```
Affects this command: connect_scan_chains
```

```
Design For Test—design Attributes
```
September 2017 1446 Product Version 17.1

**dft_mix_clock_edges_in_scan_chains**

dft_mix_clock_edges_in_scan_chains {false | true}

_Default_ : false

**Read-write** design attribute. Controls combining flip-flops from the same DFT domain—
which are triggered by either edge of the same test clock—on the same scan chain.

You can specify DFT domains and their assumed test clock waveforms during test mode
using the define_test_clock constraint. In the absence of defining the DFT domains
explicitly, the assignment of scan flops to their DFT domains is performed by running the
check_dft_rules command. By default, all rising and all falling edge-triggered scan flops
driven by the same logical clock source belong to the same DFT domain. A separate DFT
domain is created for each uniquely identified logical clock source.

The test synthesis engine evaluates the test clock waveforms when deciding how to order the
scan flops along the scan chain (rise-to-fall, fall-to-rise). It also evaluates where to include a
data lockup element when combining scan chain segments triggered by the different active
edges of the test clocks belonging to the same DFT domain. The type of lockup element
inserted into the scan chain is defined using the dft_lockup_element_type attribute.

Set this attribute to true if you want a single scan chain mixing edges from the same test
clock onto the same scan chain.

Set this attribute to false if you want a single scan chain per active clock edge per DFT
domain.

**Note:** This attribute applies only to the muxed scan style.

**Related Information**

```
Affects this command: connect_scan_chains
Related attribute: dft_lockup_element_type on page 1443
```

```
Design For Test—design Attributes
```
September 2017 1447 Product Version 17.1

**dft_scan_map_mode**

dft_scan_map_mode {tdrc_pass | force_all | preserve}

_Default_ : tdrc_pass

**Read-write** design attribute. Controls the mapping of the flip-flops to their scan-equivalent
flip-flops.

**Note:** Non-scan flip-flops marked with either a dft_dont_scan attribute or a preserve
attribute, or non-scan flip-flops instantiated in blocks marked with either a preserve or a
dft_dont_scan attribute, are not affected by the setting of the dft_scan_map_mode
attribute—these flip-flops will not be mapped to scan flip-flops.

```
force_all Controls mapping of all (non attributed) non-scan flip-flops to
their scan-equivalent flip-flops. Even though these flip-flops are
now mapped to scan flip-flops, only those flip-flops that pass
the DFT rule checks, are connected into a scan chain during
scan connection. You should only use this setting if you plan to
fix the violations.
Note: Since a subsequent synthesis run will not unmap a scan
flop which fails the DFT rule checks to its non-scan equivalent
flop, this approach can result in a Quality of Silicon (QoS)
degradation over the tdrc_pass approach.
preserve Preserves the flip-flop type (non-scan and scan) of previously
mapped flip-flops.
During synthesis scan mapping is bypassed.To prevent inferred
flip-flops from being mapped to scan flip-flops for functional use,
set the use_scan_seqs_for_non_dft root attribute to
false before you run initial synthesis on the design.
tdrc_pass Allows only flip-flops that pass the DFT rule checks to be
mapped during synthesis. Use this value when
■ Synthesizing from RTL.
To maximize fault coverage, fix any outstanding DFT
violations using the fix_dft_violations command,
prior to mapping (syn_map).
■ Performing an incremental optimization (syn_opt) on a
mapped netlist with the intent to replace any flip-flop which
passes the DFT rule checks with scan flops.
```

```
Design For Test—design Attributes
```
September 2017 1448 Product Version 17.1

**Related Information**

```
Note: You need to run the check_dft_rules command to
determine the DFT status of the flip-flops.
```
```
Affected by this command: check_dft_rules
Affects these commands: convert_to_scan
syn_map
Related attributes: dft_connect_scan_data_pins_during_mapping on
page 1440
dft_connect_shift_enable_during_mapping on
page 1441
```

```
Design For Test—design Attributes
```
September 2017 1449 Product Version 17.1

**dft_scan_output_preference**

dft_scan_output_preference {auto | non_inverted | inverted}

_Default_ : auto

**Read-write** design attribute. Controls which scan flip-flop output pin to use for the
scan-data path connection.

Depending on the scan flip-flop selected by the technology mapper during synthesis, a scan
flop can potentially have three output pins:

■ Q: a functional non-inverted output pin

■ QB: a functional inverted output pin

■ SO: a dedicated scan-data output pin

Whether a scan flip-flop output pin can be used for scan-data purposes is controlled through
a test attribute defined for each scan flip-flop in the technology library. The test attributes
defined in Liberty format are:

**Related Information**

**dft_shared_wrapper_exclude_port**

dft_shared_wrapper_exclude_port _list_of_ports_

**Read-write** design attribute. Specifies the ports to be excluded from processing while
identifying shared wrapper flops for ports.

```
auto Lets the tool choose the output pin based on the pin load or
impact on the timing.
inverted Selects the output pin with the test_scan_out_inverted
attribute or QB pin.
non_inverted Selects the output pin with the test_scan_out attribute or Q pin.
```
```
test_scan_out Specifies an output scan pin.
test_scan_out_inverted Specifies an output scan pin having inverted polarity.
```
```
Affects this command: syn_map
```

```
Design For Test—design Attributes
```
September 2017 1450 Product Version 17.1

**Related Information**

**dft_shared_wrapper_input_threshold**

dft_shared_wrapper_input_threshold _integer_

_Default_ : 10

**Read-write** design attribute. Specifies the maximum number of scannable flops at the
fanout of an input port which can be shared as wrapper cells for the input port.

**Related Information**

**dft_shared_wrapper_output_threshold**

dft_shared_wrapper_output_threshold _integer_

_Default_ : 10

**Read-write** design attribute. Specifies the maximum number of scannable flops at the fanin
of an output port which can be shared as wrapper cells for the output port.

**Related Information**

**dft_tap_tck_period**

dft_tap_tck_period _integer_

_Default_ : 50000

**Read-write** design attribute. Specifies the period of the Test Clock (TCK) on the TAP
Controller in picoseconds.

You can set this attribute directly, or the attribute value can be set through the -tck_period
option of the define_jtag_tap_port command.

```
Affects this command: identify_shared_wrapper_cells_in_design
```
```
Affects this command: identify_shared_wrapper_cells_in_design
```
```
Affects this command: identify_shared_wrapper_cells_in_design
```

```
Design For Test—design Attributes
```
September 2017 1451 Product Version 17.1

The write_dft_bsdl command will write out the TCK frequency in Hz in the BSDL file. The
default frequency is 20 MHz.

**direct_access**

direct_access _list_of_programmable_direct_access_functions_

**Read-only** design attribute. Returns a list of domain macro parameters (objects) in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**domain_macro_parameters**

domain_macro_parameters _list_of_domain_macro_parameters_

**Read-only** design attribute. Returns a list of programmable_direct_access_function
objects in the design. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

**formal_verification_constraints**

formal_verification_constraints _list_of_formal_verification_constraints_

**Read-only** design attribute. Returns a list of all jtag_instruction objects in the design.This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**fuse_cells**

fuse_cells _list_of_fuse_cells_

**Read-only** design attribute. Returns a list of fuse_cell objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

```
Set by this command: define_jtag_tap_port
Affects this command: write_dft_bsdl
```

```
Design For Test—design Attributes
```
September 2017 1452 Product Version 17.1

**insert_pmbist_without_liberty_files**

insert_pmbist_without_liberty_files {false | true}

_Default_ : false

**Read-write** design attribute. Enables to perform PMBIST insertion without memory liberty
files,

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

**jtag_instructions**

jtag_instructions _list_of_jtag_instructions_

**Read-only** design attribute. Returns a list of all jtag_instruction objects in the design. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**jtag_macros**

jtag_macros _list_of_jtag_macros_

**Read-only** design attribute. Returns a list of all jtag_macro objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**jtag_ports**

jtag_ports _list_of_jtag_ports_

**Read-only** design attribute. Returns a list of all jtag_port objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**mbist_clock_domains**

mbist_clock_domains _list_of_mbist_clock_domains_

```
Affects this command: add_pmbist
```

```
Design For Test—design Attributes
```
September 2017 1453 Product Version 17.1

**Read-only** design attribute. Returns a list of all mbist_clock_domain objects in the design.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**mbist_enable_shared_library_domain_set**

mbist_enable_shared_library_domain_set {""| _list_of_lists_ |all}

_Default_ : no_value

**Read-write** design attribute. Controls whether memories that have the same module name
but that belong to different library domains can share the same engine. By default, memories
present in different library domains cannot share an MBIST or PMBIST engine.

The value for this attribute is a list. Each element in this list is a list of library domains. The
memories present in this list of library domains can share an MBIST or PMBIST engine.

**Related Information**

**memory_lib_cells**

memory_lib_cells _list_of_memory_lib_cells_

**Read-only** design attribute. Returns a list of all memory_lib_cell objects in the design. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**opcg_domains**

opcg_domains _list_of_opcg_domains_

**Read-only** design attribute. Returns a list of all opcg_domain objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

```
Affects this command: add_pmbist
```

```
Design For Test—design Attributes
```
September 2017 1454 Product Version 17.1

**opcg_modes**

opcg_modes _list_of_opcg_modes_

**Read-only** design attribute. Returns a list of all opcg_mode objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**opcg_triggers**

opcg_triggers _list_of_opcg_triggers_

**Read-only** design attribute. Returns a list of all opcg_trigger objects in the design.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**osc_sources**

osc_sources _list_of_osc_sources_

**Read-only** design attribute. Returns a list of all osc_sources in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**pmbist_hri_async_reset**

pmbist_hri_async_reset { _pin_ | _port_ }

**Read-write** design attribute.Specifies the pin or port to be used to asynchronously reset
hard repair interface logic for programmable MBIST.

**Related Information**

**scan_chains**

scan_chains _list_of_scan_chains_

**Read-only** design attribute. Returns a list of all scan_chain objects in the design.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

```
Affects this command: add_pmbist
```

```
Design For Test—design Attributes
```
September 2017 1455 Product Version 17.1

**scan_in_pipeline_clock_edge**

scan_in_pipeline_clock_edge {fall | rise}

_Default_ : fall

**Read-write** design attribute. Specifies the clock edge triggering pipelines inserting at the
scan inputs.

**Related Information**

**scan_out_pipeline_clock_edge**

scan_in_pipeline_clock_edge {fall | rise}

_Default_ : fall

**Read-write** design attribute. Specifies the clock edge triggering pipelines inserting at the
scan outputs.

**Related Information**

**scan_segments**

scan_segments _list_of_scan_segments_

**Read-only** design attribute. Returns a list of all scan_segment objects in the design.This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**tap_ports**

tap_ports _list_of_tap_ports_

**Read-only** design attribute. Returns a list of all tap_port objects in the design.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

```
Affects this command: add_test_compression
```
```
Affects this command: add_test_compression
```

```
Design For Test—design Attributes
```
September 2017 1456 Product Version 17.1

**test_bus_interfaces**

test_bus_interfaces _list_of_test_bus_interfaces_

**Read-only** design attribute. Returns a list of all test_bus_interface objects in the
design.This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**test_bus_ports**

test_bus_ports _list_of_test_bus_ports_

**Read-only** design attribute. Returns a list of all test_bus_port objects in the design.This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**test_clock_domains**

test_clock_domains _list_of_clock_domains_

**Read-only** design attribute. Returns a list of all test_clock_domain objects in the
design.This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**test_signals**

test_signals _list_of_test_signals_

**Read-only** design attribute. Returns a list of all test_signal objects in the design.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**violations**

violations _list_of_violations_

**Read-only** design attribute. Returns a list of all violation objects in the design. This is a
computed attribute. Computed attribcp utes are potentially very time consuming to process
and not listed by the vls command by default.


```
Design For Test—dft_configuration_mode Attributes
```
September 2017 1457 Product Version 17.1

**dft_configuration_mode Attributes**

**current_mode**

current_mode {false | true}

_Default_ : false

**Read-only** dft_configuration_mode attribute. Indicates if the queried scan mode is the
current mode.

**Related Information**

**decoded_pin**

decoded_pin {pin| port}

**Read-write** dft_configuration_mode attribute. Specifies the output pin of the decoder
logic that will be activated when all the test signals that define this configuration mode (of type
wrapper) attain the value specified in the definition of this configuration mode.

This attribute is set to NULL when no decoder logic was inserted or if the configuration mode
is not of type wrapper.

**Related Information**

```
Set by this command: define_dft_cfg_mode
Affects these commands: check_dft_rules
check_dft_rules
compress_scan_chains
connect_serial_scan_chains
connect_scan_chains
```
```
Set by this command: add_core_wrapper_mode_decode_block
Affects these commands: connect_serial_scan_chains
connect_scan_chains
add_core_wrapper_cell
```

```
Design For Test—dft_configuration_mode Attributes
```
September 2017 1458 Product Version 17.1

**design**

design _design_

**Read-only** dft_configuration_mode attribute. Returns the design to which this
dft_configuration_mode belongs.

**jtag_instruction**

jtag_instruction _instruction_name_

**Read-only** dft_configuration_mode attribute. Returns the name of the user-defined
JTAG instruction associated with the configuration mode.

**Related Information**

**mode_enable_high**

mode_enable_high _test_signal_

**Read-only** dft_configuration_mode attribute. Specifies the test signals that are held to
active high value for the mode.

**Related Information**

```
Set by this command: define_dft_cfg_mode
compress_scan_chains
Related command: define dft jtag_instruction
```
```
Set by this command: define_dft_cfg_mode
Affects these commands: check_dft_rules
check_dft_rules
compress_scan_chains
connect_serial_scan_chains
connect_scan_chains
define_scan_abstract_segment
report_dft_chains
```

```
Design For Test—dft_configuration_mode Attributes
```
September 2017 1459 Product Version 17.1

**mode_enable_low**

mode_enable_low _test_signal_

**Read-only** dft_configuration_mode attribute. Specifies the test signals that are held to
active low value for the mode.

**Related Information**

```
write_dft_atpg_other_vendor_files
write_dft_abstract_model
write_dft_atpg
write_scandef
```
```
Set by this command: define_dft_cfg_mode
Affects these commands: check_dft_rules
compress_scan_chains
connect_serial_scan_chains
connect_scan_chains
define_scan_abstract_segment
report_dft_chains
write_dft_atpg_other_vendor_files
write_dft_abstract_model
write_dft_atpg
write_scandef
```

```
Design For Test—dft_configuration_mode Attributes
```
September 2017 1460 Product Version 17.1

**type**

type _string_

**Read-only** dft_configuration_mode attribute. Returns the type of the configuration
mode. Possible values are scan, mbist, compression., and wrapper.

**Related Information**

**usage**

usage _string_

**Read-only** dft_configuration_mode attribute. Returns the usage if the configuration
mode is of type wrapper. Possible values are mission, intest and extest.

**Note:** The attribute value corresponds to the value specified for the -usage option when the
wrapper configuration mode was defined.

```
Set by this command: define_dft_cfg_mode
Affects these commands: check_dft_rules
compress_scan_chains
connect_serial_scan_chains
connect_scan_chains
define_scan_abstract_segment
add_core_wrapper_cell
add_core_wrapper_mode_decode_block
report_dft_chains
write_dft_atpg_other_vendor_files
write_dft_abstract_model
write_dft_atpg
write_scandef
```

```
Design For Test—dft_configuration_mode Attributes
```
September 2017 1461 Product Version 17.1

**Related Information**

**user_defined**

user_defined _string_

**Read-only** dft_configuration_mode attribute. Returns the user-defined configuration
mode.

**Related Information**

```
Set by this command: define_dft_cfg_mode
```
```
Affects these commands: connect_serial_scan_chains
connect_scan_chains
add_core_wrapper_cell
add_core_wrapper_mode_decode_block
```
```
Set by this command: define_dft_cfg_mode
Affects these commands: check_dft_rules
compress_scan_chains
connect_serial_scan_chains
connect_scan_chains
define_scan_abstract_segment
report_dft_chains
write_dft_atpg_other_vendor_files
write_dft_abstract_model
write_dft_atpg
write_scandef
```

```
Design For Test—domain_macro_parameters Attributes
```
September 2017 1462 Product Version 17.1

**domain_macro_parameters Attributes**

**counter_length**

counter_length _integer_

**Read-only** domain_macro_parameter attribute. Returns the number of bits in the down
counter in the domain macro, which was specified using the -counter_length option of
the define_opcg_domain_macro_parameters command.

**Related Information**

**design**

design _design_

**Read-only** domain_macro_parameter attribute. Returns the design to which this
domain_macro_parameter belongs.

**max_num_pulses**

max_num_pulses _integer_

**Read-only** domain_macro_parameter attribute. Returns the number of pulses generated
by the domain macro, which was specified using the -max_num_pulses option of the
define_opcg_domain_macro_parameters command.

**Related Information**

```
Set by this constraint: define_opcg_domain_macro_parameters
```
```
Set by this constraint: define_opcg_domain_macro_parameters
```

```
Design For Test—domain_macro_parameters Attributes
```
September 2017 1463 Product Version 17.1

**target_period**

target_period _float_

**Read-only** domain_macro_parameter attribute. Returns the operating target period for
the domain macro in picoseconds, which was specified using the -min_target_period
option of the define_opcg_domain_macro_parameters command.

**Related Information**

**trigger_delay**

trigger_delay _float_

**Read-only** domain_macro_parameter attribute. Returns the time (in picoseconds) after
which the first pulse must be issued by the domain macro after receipt of the TRIGGERRUN
signal from the trigger macro, which was specified using the -max_trigger_delay option
of the define_opcg_domain_macro_parameters command.

**Related Information**

```
Set by this constraint: define_opcg_domain_macro_parameters
```
```
Set by this constraint: define_opcg_domain_macro_parameters
```

```
Design For Test—fuse_cell Attributes
```
September 2017 1464 Product Version 17.1

**fuse_cell Attributes**

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** fuse_cell attribute. Returns the path to the corresponding memory lib cell in
the library.

**Related Information**

**port_access**

port_access _list_of_memory_lib_pin_access_

**Read-only** fuse_cell attribute. Returns the list of all memory_lib_pin_access objects for
this fuse_cell.

**port_action**

port_action _list_of_memory_lib_pin_actions_

**Read-only** fuse_cell attribute. Returns the list of all memory_lib_pin_action objects for
this fuse_cell.

**port_alias**

port_alias _list_of_memory_lib_pin_alias_

**Read-only** fuse_cell attribute. Returns the list of all memory_lib_pin_alias objects for this
fuse_cell.

```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—fuse_cell Attributes
```
September 2017 1465 Product Version 17.1

**wrapper**

wrapper _string_

**Read-only** fuse_cell attribute. Returns the wrapper module that contains the actual fuse
cell, which was specified using the fuse_wrapper specification in the MBIST view file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—hinst Attributes
```
September 2017 1466 Product Version 17.1

**hinst Attributes**

**dft_abstract_dont_scan**

dft_abstract_dont_scan {true | false}

**Read-only** hinst attribute. Indicates whether an abstract segment was defined across the
boundaries of this hierarchical instance. If an abstract segment was defined on a module or
instance for which a netlist was also read in, none of the flip-flops in this instance will be
considered for scan replacement and will be excluded from scan chain connection if they
were not part of the abstract segment.

**Related Information**

**dft_dont_scan**

dft_dont_scan {inherited | true | false}

_Default_ : inherited

**Read-write** hinst attribute. Controls scan replacement of the flip-flop instance for the
purposes of test.

This attribute can have the following values:

You must set this attribute prior to running the check_dft_rules command.

```
Affects these commands: check_dft_rules
convert_to_scan
Related attribute: (inst) dft_abstract_dont_scan on page 1487
```
```
false Allows scan replacement of the flip-flop instance.
inherited Indicates that the instance does inherit the dft_dont_scan
status from its parent module or hierarchical instance.
true Prevents scan replacement of the flip-flop and excludes the
flip-flop from any scan chain.
```

```
Design For Test—hinst Attributes
```
September 2017 1467 Product Version 17.1

**Related Information**

**dft_force_blackbox_for_atpg**

dft_force_blackbox_for_atpg {none | false | true}

_Default:_ none

**Read-write** hinst attribute. Controls whether the specified hierarchical instance is to be
interpreted as a blackbox and a possible x-source generator by the DFT rule checker.

**Related Information**

**dft_hier_instance_for_dedicated_wrapper**

dft_hier_instance_for_dedicated_wrapper {false | true}

_Default:_ false

**Read-write** hinst attribute. Controls whether dedicated wrapper cells will be inserted in this
hierarchical instance. These dedicated wrapper cells will inherit the power domain of the
hierarchical instance.

**Note:** The hierarchical instance in which the wrapper cells will be inserted should be a
module hierarchy in the user RTL or a hierarchy created using the tool.

```
Affects these commands: check_dft_rules
```
```
syn_map
connect_scan_chains
add_jtag_macro
Related attributes: (design) dft_dont_scan on page 1442
(inst) dft_dont_scan on page 1488
(module) dft_dont_scan on page 1547
(scan_segment) dft_dont_scan on page 1609
```
```
Affects this command: check_dft_rules -advanced
```

```
Design For Test—hinst Attributes
```
September 2017 1468 Product Version 17.1

**Example**

■ If you have a user hierarchy in the RTL, set this attribute:

```
set_db hinst: topModuleName /mod1 .dft_hier_instance_for_dedicated_wrapper \
true
```
■ If you need to use the tool to create this hierarchy, do the following:

```
create_design -name ALL_DWCs
set new_hinst [create_inst -name all_dwcs design:ALL_DWCs
design: topModuleName ]
delete_obj design:ALL_DWCs
set_db hinst: topModuleName /all_dwcs \
.dft_hier_instance_for_dedicated_wrapper true
```
**dft_is_blackbox_for_atpg**

dft_is_blackbox_for_atpg {false | true}

_Default:_ false

**Read-only** hinst attribute. Indicates whether the specified instance is interpreted as a
blackbox and a possible x-source generator by the DFT rule checker command.

**Related Information**

**dft_part_of_segment**

dft_part_of_segment {abstract | fixed | floating | preserve | shift_register}

**Read-only** hinst attribute. Returns the type of scan segment a flip-flop belongs to.

**Note:** This attribute has no value for instances that are not flip-flops, and for flip-flops that are
not part of a scan segment.

**Related Information**

```
Affects this command: check_dft_rules -advanced
Related attribute: dft_force_blackbox_for_atpg on page 1467
```
```
Related attributes: (inst) dft_part_of_segment on page 1491
```

```
Design For Test—hinst Attributes
```
September 2017 1469 Product Version 17.1

**dft_status**

dft_status {Passes DFT rules | Fails DFT rules | Abstract Segment Dont scan
| Dont scan | Misc. non scan}

**Read-only** hinst attribute. Returns the DFT rule checker (scan) status of the flip-flop.

**Note:** This attribute has no value if the DFT rule checker has not yet been run, or for
instances that are not flip-flops.

**Related Information**

**pmbist_instruction_set**

pmbist_instruction_set _string_

_Default:_ none

**Read-write** hinst attribute. Defines the user-specific PMBIST instructions to be used for a
block instance in which PMBIST logic has been inserted.

```
Abstract Segment Dont scan
Indicates that the instance must not be mapped to a scan. The
instance can be an instance of a lib_cell for which an abstract
segment was defined, or can be a flip-flop that belongs to a
hierarchical instance for which an abstract segment was
defined. In either case, the scan chain information for the
instance is assumed from the abstract definition.
Dont scan Indicates that the flip-flop must not be mapped to a scan
flip-flop.
Fails DFT rules Indicates that the flip-flop failed the DFT rules.
Misc. non scan Indicates that the instance is a non-scan element. This applies
for example to lockup elements, or clock-gating elements.
Passes DFT rules Indicates that the flip-flop passed the DFT rules.
```
```
Set by these commands: check_dft_rules
fix_dft_violations
Related attribute: (scan_segment) dft_status on page 1610
```

```
Design For Test—hinst Attributes
```
September 2017 1470 Product Version 17.1

_string_ has the following format:

" _instruction_option instruction_ [ _instruction_option instruction_ ]..."

_instruction_option_ corresponds to the name of an add_pmbist command option
that specifies the user-defined instruction name and a corresponding test data register

_instruction_ is the name of the user-specific instruction.

**Note:** Use this attribute to specify which PMBIST instruction set must be used for design
blocks with PMBIST logic inserted, when more than one PMBIST instruction set is defined.
This is only needed in a bottom-up PMBIST flow when a block with PMBIST logic is
instantiated multiple times and you want to assign separate MBIST instruction sets to these
instances. Otherwise all instances of the block will be connected into a single MBIST
instruction set at the current processing level or will be assigned to the PMBIST instruction
set defined during PMBIST insertion.

**Related Information**

```
Affects this command: add_pmbist
Related attribute: (inst) pmbist_instruction_set on page 1495
```

```
Design For Test—hnet Attributes
```
September 2017 1471 Product Version 17.1

**hnet Attributes**

**dft_clock_domain_info**

dft_clock_domain_info {UNKNOWN | _pin_list_ }

**Read-only** hnet attribute. Returns the clock domain information that is propagated during
the scan connection step when the dft_opcg_domain_blocking root attribute is set to
true.

The value can be UNKNOWN if you set the dft_opcg_block_input_to_flop_paths root
attribute to true, allowing propagation of unknown clock information.

If you set the dft_opcg_asserted_domain attribute on an input port, the connected net
will have this clock information. Same is true for a net connected to a test clock pin.

**Related Information**

**dft_constant_value**

dft_constant_value {logic_0|logic_1|logic_z|no_value}

**Read-only** hnet attribute. Indicates whether the value of the net was propagated from a test
signal or a logic constant. A logic_z value indicates that the net is being driven by a tristate
buffer whose control signal is not active. A no_value value indicates that the net is not in the
path of a test signal or logic constant. The specified test signal value is propagated by running
the check_dft_rules command.

**Related Information**

```
Affected by this command: connect_scan_chains
Affect by these attributes: dft_opcg_domain_blocking
dft_opcg_block_input_to_flop_paths on page 1588
```
```
Affected by these constraints: define dft shift_enable
define_test_mode
Related attribute: (pin) dft_constant_value on page 1559
```

```
Design For Test—hpin Attributes
```
September 2017 1472 Product Version 17.1

**hpin Attributes**

**dft_constant_value**

dft_constant_value {logic_0|logic_1|logic_z|no_value}

**Read-only** hpin attribute. Indicates whether the value of the pin was propagated from a test
signal or a logic constant. A logic_z value indicates that the pin is being driven by a tristate
buffer whose control signal is not active. A no_value value indicates that the pin is not in the
path of a test signal or logic constant. The specified test signal value is propagated by running
the check_dft_rules command.

**Related Information**

**dft_controllable**

dft_controllable _string_

**Read-write** hpin attribute. Specifies the logical connectivity across the pins of a blackbox
module, from an input port to an output port. Otherwise, when your design has blackbox
modules on the test control path, such as the path to the clock, or asynchronous set/reset
pins, the check_dft_rules command cannot detect whether a direct path exists from a
primary input to the flip-flop’s clock pin, set pins, or reset pins of the module; and it reports a
DFT violation.

This attribute is set on the output pin of a direct path from an input port to an output port of a
blackbox. The attribute value has the following format:

" _input_pin_name_ {non_inverting|inverting}"

The value specifies the name of the input pin followed by an indication of whether the path to
the output pin is inverted or not.

You must define this attribute prior to running the check_dft_rules command.

**Related Information**

```
Affected by these constraints: define dft shift_enable
define_test_mode
Related attribute: (net) dft_constant_value on page 1471
```
```
Affects this command: check_dft_rules
Related attribute: (pin) dft_controllable on page 1559
```

```
Design For Test—hpin Attributes
```
September 2017 1473 Product Version 17.1

**dft_driven_by_clock**

dft_driven_by_clock {false | true}

**Read-only** hpin attribute. Indicates whether this pin is driven by a clock.

**Example**

genus:/designs/test> get_db [get_db pins */g471/A] .dft_driven_by_clock
false

**Related Information**

**dft_opcg_domain_clock_pin**

dft_opcg_domain_clock_pin {false | true}

_Default_ : false

**Read-write** hpin attribute. This attribute is set in the scan abstract and specifies whether
this input pin is connected to an OPCG test clock.

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

```
Affected by this command: connect_scan_chains
Related attributes: (port) dft_driven_by_clock on page 1568
(hport) dft_driven_by_clock on page 1482
```
```
Set by this command: write_dft_abstract_model
Related attributes: (port) dft_opcg_domain_clock_pin on page 1569
(hport) dft_opcg_domain_clock_pin on page 1482
```

```
Design For Test—hpin Attributes
```
September 2017 1474 Product Version 17.1

**dft_opcg_domain_fanout_pin**

dft_opcg_domain_fanout_pin _pin_list_

**Read-write** hpin attribute. This attribute is set in the scan abstract and returns a list of input
pins or ports that are directly feeding the output pin.

In this case, the clock domains propagated from this output port will be the same as the clock
domains from the corresponding input ports.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**dft_opcg_domain_launch_clock**

dft_opcg_domain_launch_clock _pin_list_

**Read-write** hpin attribute. This attribute is set in the scan abstract and returns a list of clock
pins that correspond to the clock domain that launch the data on this output pin. The
information is used to propagate the clock domain from this output port of the abstract model.

If the data is launched by an internal clock domain that has no corresponding output port, an
empty string will be included. In this case, UNKNOWN will be propagated from this output port
of the abstract model.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

```
Set by this command: write_dft_abstract_model
Related attributes: (hport) dft_opcg_domain_fanout_pin on page 1482
(pin) dft_opcg_domain_fanout_pin on page 1560
(port) dft_opcg_domain_fanout_pin on page 1570
```

```
Design For Test—hpin Attributes
```
September 2017 1475 Product Version 17.1

**Related Information**

**dft_opcg_domain_se_input_pin**

dft_opcg_domain_se_input_pin _se_pin_

**Read-write** hpin attribute. This attribute is set in the scan abstract and specifies the input
pin of the blocking shift enable signal that corresponds to this clock pin.

**Note:** This attribute applies only to clock input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

```
Set by this command: write_dft_abstract_model
```
```
Related attributes: (hport) dft_opcg_domain_launch_clock on page 1483
(pin) dft_opcg_domain_launch_clock on page 1561
(port) dft_opcg_domain_launch_clock on page 1570
```
```
Set by this command: write_dft_abstract_model
Related attributes: (hport) dft_opcg_domain_se_input_pin on page 1484
(pin) dft_opcg_domain_se_input_pin on page 1562
(port) dft_opcg_domain_se_input_pin on page 1571
```

```
Design For Test—hpin Attributes
```
September 2017 1476 Product Version 17.1

**dft_opcg_domain_unfenced_capture**

dft_opcg_domain_unfenced_capture { _clock_pin_list_ | NONE | INTERNAL | ""}

**Read-write** hpin attribute. This attribute is set in the scan abstract and indicates whether
additional domain blocking is required at this input pin of the abstract model.

The attribute can have the following values:

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

```
clock_pin_list Specifies the list of clock pins which capture the data without
fencing. When the pin is driven by a clock domain other than the
ones listed, additional fencing logic is required.
INTERNAL Indicates that the data is captured by an internal clock domain
that has no corresponding output port. In this case, additional
domain blocking will be required.
NONE Indicates that the data is not captured by any flop. It implies that
all endpoints of this pin are fenced.
"" An empty string will be treated like INTERNAL.
```
```
Set by this command: write_dft_abstract_model
Related attributes: (hport) dft_opcg_domain_unfenced_capture on
page 1484
(pin) dft_opcg_domain_unfenced_capture on
page 1562
(port) dft_opcg_domain_unfenced_capture on
page 1572
```

```
Design For Test—hpin Attributes
```
September 2017 1477 Product Version 17.1

**user_differential_negative_pin**

user_differential_negative_pin _string_

**Read-write** hpin attribute. Specifies the negative-leg pad pin that is associated with the pad
cell instance positive-leg pad pin.

_negative-leg_pad_pin_name pad_cell_instance_positive-leg_pad_pin_name_

**Related Information**

**user_from_core_data**

user_from_core_data _string_

**Read-write** hpin attribute. Specify the name of the corresponding from-core data pin of a
pad pin on an I/O pad instance. It is possible to specify different from-core data pins for I/O
pad cells that have more that one pad pin by setting this attribute on each of the I/O cells pad
pins. This can be useful in the case of multi-pad instances such as SERDES blocks.

_from_core_data_pin_name pad_cell_instance_pad_pin_name_

**Related Information**

**user_from_core_enable**

user_from_core_enable _string_

**Read-write** hpin attribute. Specify the name of the corresponding from-core enable pin of
a pad pin on an I/O pad instance. It is possible to specify different from-core enable pins for
I/O pad cells that have more that one pad pin by setting this attribute on each of the I/O cells
pad pins. This can be useful in the case of multi-pad instances such as SERDES blocks.

**Note:** An active low output enable is specified using the! character in front of the
output_enable pin name.

**Related Information**

```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```

```
Design For Test—hpin Attributes
```
September 2017 1478 Product Version 17.1

**user_test_receiver_acmode**

user_test_receiver_acmode _string_

**Read-write** hpin attribute. Specifies the name of the test receiver pin for AC and DC mode
control.

**Related Information**

**user_test_receiver_data_output**

user_test_receiver_data_output _string_

**Read-write** hpin attribute. Specifies the name of the test receiver input from the boundary
cell.

**Related Information**

**user_test_receiver_init_clock**

user_test_receiver_init_clock _string_

**Read-write** hpin attribute. Specifies the name of the test receiver clock to latch data from
the boundary cell.

**Related Information**

**user_test_receiver_init_data**

user_test_receiver_init_data _string_

**Read-write** hpin attribute. Specifies the name of the test receiver input from the boundary
cell.

```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```

```
Design For Test—hpin Attributes
```
September 2017 1479 Product Version 17.1

**Related Information**

**user_to_core_data**

user_to_core_data _string_

**Read-write** hpin attribute. Specify the name of the corresponding to-core data pin of a pad
pin on an I/O pad instance. It is possible to specify different to-core data pins for I/O pad cells
that have more that one pad pin by setting this attribute on each of the I/O cells pad pins. This
can be useful in the case of multi-pad instances such as SERDES blocks.

_to_core_data_pin_name pad_cell_instance_pad_pin_name_

**Note:** An inversion on the data path is specified using the! character in front of the to_core
pin name.

**Related Information**

**user_to_core_enable**

user_to_core_enable _string_

_Default:_ none

**Read-write** hpin attribute. Specify the name of the corresponding to-core enable pin of a
pad pin on an I/O pad instance. It is possible to specify different to-core enable pins for I/O
pad cells that have more that one pad pin by setting this attribute on each of the I/O cells pad
pins. This can be useful in the case of multi-pad instances such as SERDES blocks.

**Related Information**

```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```

```
Design For Test—hpin Attributes
```
September 2017 1480 Product Version 17.1

**wrapper_control**

wrapper_control {false | true }

_Default:_ false

**Read-write** hpin attribute. Specifies that a wrapper control signal is applied to the pin.

**Related Information**

**wrapper_segment**

wrapper_segment _string_

**Read-write** hpin attribute. Lists the wrapper segments associated with the pin.

**Related Information**

```
Related attributes: (hport) wrapper_control on page 1485
(pin) wrapper_control on page 1566
(port) wrapper_control on page 1574
```
```
Set by this command: add_core_wrapper_cell
Related attributes: (hport) wrapper_segment on page 1485
(pin) wrapper_segment on page 1567
(port) wrapper_segment on page 1574
```

```
Design For Test—hpin Attributes
```
September 2017 1481 Product Version 17.1

**wrapper_type**

wrapper_type {dedicated | shared}

**Read-write** hpin attribute. Specifies whether the wrapper segment associated with the pin
is a dedicated or shared wrapper segment.

**Related Information**

```
Set by this command: add_core_wrapper_cell
Related attributes: (hport) wrapper_type on page 1486
(pin) wrapper_type on page 1567
(port) wrapper_type on page 1574
```

```
Design For Test—hport Attributes
```
September 2017 1482 Product Version 17.1

**hport Attributes**

**dft_driven_by_clock**

dft_driven_by_clock {false | true}

**Read-only** hport attribute. Indicates whether this hierarchical port is driven by a clock.

**Related Information**

**dft_opcg_domain_clock_pin**

dft_opcg_domain_clock_pin {false | true}

_Default_ : false

**Read-write** hport attribute. This attribute is set in the scan abstract and specifies whether
this input port is connected to an OPCG test clock.

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**dft_opcg_domain_fanout_pin**

dft_opcg_domain_fanout_pin _pin_list_

**Read-write** hport attribute. This attribute is set in the scan abstract and returns a list of
input pins or ports that are directly feeding the output port.

```
Affected by this command: connect_scan_chains
Related attributes: (pin) dft_driven_by_clock on page 1560
(port) dft_driven_by_clock on page 1568
```
```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_clock_pin on page 1560
(port) dft_opcg_domain_fanout_pin on page 1570
```

```
Design For Test—hport Attributes
```
September 2017 1483 Product Version 17.1

In this case, the clock domain propagated from this output port should be the same as the
clock domain from the corresponding input ports.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**dft_opcg_domain_launch_clock**

dft_opcg_domain_launch_clock _pin_list_

**Read-write** hport attribute. This attribute is set in the scan abstract and returns a list of
clock pins that correspond to the clock domain that launch the data on this output port. The
information is used to propagate the clock domain from this output port of the abstract model.
If the data is launched by an internal clock domain that has no corresponding output port, an
empty string will be included. In this case, UNKNOWN will be propagated from this output port
of the abstract model.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_fanout_pin on page 1474
(pin) dft_opcg_domain_fanout_pin on page 1560
(port) dft_opcg_domain_fanout_pin on page 1570
```
```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_launch_clock on page 1474
(pin) dft_opcg_domain_launch_clock on page 1561
(port) dft_opcg_domain_launch_clock on page 1570
```

```
Design For Test—hport Attributes
```
September 2017 1484 Product Version 17.1

**dft_opcg_domain_se_input_pin**

dft_opcg_domain_se_input_pin _se_pin_

**Read-write** hport attribute. This attribute is set in the scan abstract and specifies the input
pin of the blocking shift enable signal that corresponds to this clock port.

**Note:** This attribute applies only to clock input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**dft_opcg_domain_unfenced_capture**

dft_opcg_domain_unfenced_capture { _clock_pin_list_ | NONE | INTERNAL | ""}

**Read-write** hport attribute. This attribute is set in the scan abstract and indicates whether
additional domain blocking is required at this input port of the abstract model.

The attribute can have the following values:

**Note:** This attribute applies only to input pins or ports.

```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_se_input_pin on page 1475
(pin) dft_opcg_domain_se_input_pin on page 1562
(port) dft_opcg_domain_se_input_pin on page 1571
```
```
clock_pin_list Specifies the list of clock pins which capture the data without
fencing. When the pin is driven by a clock domain other than the
ones listed, additional fencing logic is required.
INTERNAL Indicates that the data is captured by an internal clock domain
that has no corresponding output port. In this case, additional
domain blocking will be required.
NONE Indicates that the data is not captured by any flop. It implies that
all endpoints of this pin are fenced.
"" An empty string will be treated like INTERNAL.
```

```
Design For Test—hport Attributes
```
September 2017 1485 Product Version 17.1

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**wrapper_control**

wrapper_control {false | true }

_Default:_ false

**Read-write** hport attribute. Specifies that a wrapper control signal is applied to the
hierarchical port.

**Related Information**

**wrapper_segment**

wrapper_segment _string_

**Read-write** hport attribute. Lists the wrapper segments associated with the hierarchical
port.

**Related Information**

```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_unfenced_capture on page 1476
(pin) dft_opcg_domain_unfenced_capture on page 1562
(port) dft_opcg_domain_unfenced_capture on page 1572
```
```
Related attributes: (hpin) wrapper_control on page 1480
(pin) wrapper_control on page 1566
(port) wrapper_control on page 1574
```
```
Set by this command: add_core_wrapper_cell
```
```
Related attributes: (hpin) wrapper_segment on page 1480
(pin) wrapper_segment on page 1567
(port) wrapper_segment on page 1574
```

```
Design For Test—hport Attributes
```
September 2017 1486 Product Version 17.1

**wrapper_type**

wrapper_type {dedicated | shared}

**Read-write** hport attribute. Specifies whether the wrapper segment associated with the
hport is a dedicated or shared wrapper segment.

**Related Information**

```
Set by this command: add_core_wrapper_cell
Related attributes: (hpin) wrapper_type on page 1481
(pin) wrapper_type on page 1567
(port) wrapper_type on page 1574
```

```
Design For Test—inst Attributes
```
September 2017 1487 Product Version 17.1

**inst Attributes**

**dft_abstract_dont_scan**

dft_abstract_dont_scan {true | false}

**Read-only** inst attribute. Indicates whether an abstract segment was defined across the
boundaries of this instance. If an abstract segment was defined on a module or instance for
which a netlist was also read in, none of the flip-flops in this instance will be considered for
scan replacement and will be excluded from scan chain connection if they were not part of
the abstract segment.

**Related Information**

**dft_custom_se**

dft_custom_se _test_signal_

**Read-write** inst attribute. Indicates which shift-enable signal to connect to the scan flop
during scan connection.

The shift-enable signal must have been previously defined with a define_shift_enable
command.

**Note:** This attribute applies only to sequential instances of type flop.

**Related Information**

```
Affects these commands: check_dft_rules
convert_to_scan
```
```
Affects these commands: connect_scan_chains
Related constraint: define_shift_enable
```

```
Design For Test—inst Attributes
```
September 2017 1488 Product Version 17.1

**dft_dont_scan**

dft_dont_scan {inherited | true | false}

_Default_ : inherited

**Read-write** inst attribute. Controls scan replacement of the flip-flop instance for the
purposes of test. This attribute can have the following values:

You must set this attribute prior to running the check_dft_rules command.

**Related Information**

**dft_exclude_from_shift_register**

dft_exclude_from_shift_register {false | true }

_Default_ : false

**Read-write** inst attribute. Controls if a flip-flop instance should be excluded from shift
register identification. By default, the flip-flop instance can be identified as a bit of a shift
register. You must enable the attribute to exclude the flip-flop instance as a bit of the
shift-register segment.

```
false Allows scan replacement of the flip-flop instance.
inherited Indicates that the instance does inherit the dft_dont_scan
status from its parent module or hierarchical instance.
true Prevents scan replacement of the flip-flop and excludes the
flip-flop from any scan chain.
```
```
Affects these commands: check_dft_rules
syn_map
connect_scan_chains
add_jtag_macro
Related attributes: (design) dft_dont_scan on page 1442
(hinst) dft_dont_scan on page 1466
(module) dft_dont_scan on page 1547
(scan_segment) dft_dont_scan on page 1609
```

```
Design For Test—inst Attributes
```
September 2017 1489 Product Version 17.1

**Related Information**

**dft_exempt_from_system_clock_check**

dft_exempt_from_system_clock_check {false | true}

_Default:_ false

**Read-write** inst attribute. Exempts the flop from the system clock violation report when
reporting the clock domain information. Setting this attribute removes the flop from the report,
but does not otherwise affect how the flop is processed.

**Related Information**

**dft_force_blackbox_for_atpg**

dft_force_blackbox_for_atpg {none | false | true}

_Default:_ none

**Read-write** inst attribute. Controls whether the specified instance is to be interpreted as a
blackbox and a possible x-source generator by the DFT rule checker.

**Related Information**

```
Affects these commands: identify_shift_register_scan_segments
```
```
syn_map
```
```
Affects this command: report_opcg_clock_domain_info
```
```
Affects this command: check_dft_rules -advanced
```

```
Design For Test—inst Attributes
```
September 2017 1490 Product Version 17.1

**dft_is_blackbox_for_atpg**

dft_is_blackbox_for_atpg {false | true}

_Default:_ false

**Read-only** inst attribute. Indicates whether the specified instance is interpreted as a
blackbox and a possible x-source generator by the DFT rule checker command.

**Related Information**

**dft_mapped**

dft_mapped {true | false}

**Read-only** inst attribute. Indicates whether the scan flip-flop instance is mapped for DFT
purposes or used for functional purposes.

A (muxed) scan flip-flop is considered mapped for DFT if its shift-enable pin is

■ Tied off

■ Floating

■ Connected to a shift-enable signal defined with a define_shift_enable constraint.

**Note:** For scan flip-flops other than the muxed scan flip-flops, this attribute is always true,
because these scan flip-flops are usually too complex to be used for functional purposes.

**Related Information**

```
Affects this command: check_dft_rules -advanced
Related attribute: dft_force_blackbox_for_atpg on page 1489
```
```
Affected by these commands: define_shift_enable
convert_to_scan
syn_map
```

```
Design For Test—inst Attributes
```
September 2017 1491 Product Version 17.1

**dft_part_of_segment**

dft_part_of_segment {abstract | fixed | floating | preserve | shift_register}

**Read-only** inst attribute. Returns the type of scan segment a flip-flop belongs to.

**Note:** This attribute has no value for instances that are not flip-flops, and for flip-flops that are
not part of a scan segment.

**Related Information**

**dft_scan_chain**

dft_scan_chain _string_

**Read-only** inst attribute. Returns the path to the actual scan chain that the instance
belongs to.

**Note:** This attribute has no value for instances that are not flip-flops.

**Related Information**

**dft_shared_wrapper_flop**

dft_shared_wrapper_flop {false | true}

_Default_ : false

**Read-write** inst attribute. Indicates whether the functional flop mapped to scan for DFT
was identified as a boundary flop having enabled the IEEE 1500 core wrapper analysis prior
to synthesis or identified using the identify_shared_wrapper_cells_in_design
command. Boundary flops will be used as the test flop in the Shared Wrapper Cells (SWC)
when the core is 1500-wrapped.

```
Related attributes: (hinst) dft_part_of_segment on page 1468
```
```
Set by this command: connect_scan_chains
```

```
Design For Test—inst Attributes
```
September 2017 1492 Product Version 17.1

**Related Information**

**dft_status**

dft_status {Passes DFT rules | Fails DFT rules | Abstract Segment Dont scan
| Dont scan | Misc. non scan}

**Read-only** ins attribute. Returns the DFT rule checker (scan) status of the flip-flop.

**Note:** This attribute has no value if the DFT rule checker has not yet been run, or for
instances that are not flip-flops.

**Related Information**

```
Set by these commands syn_map
```
```
identify_shared_wrapper_cells_in_design
Affected by these attributes: dft_auto_identify_shift_register on page 1577
dft_identify_shared_wrapper_cells on page 1583
dft_shared_wrapper_through on page 1592
```
```
Abstract Segment Dont scan
Indicates that the instance must not be mapped to a scan. The
instance can be an instance of a lib_cell for which an abstract
segment was defined, or can be a flip-flop that belongs to a
hierarchical instance for which an abstract segment was
defined. In either case, the scan chain information for the
instance is assumed from the abstract definition.
Dont scan Indicates that the flip-flop must not be mapped to a scan
flip-flop.
Fails DFT rules Indicates that the flip-flop failed the DFT rules.
Misc. non scan Indicates that the instance is a non-scan element. This applies
for example to lockup elements, or clock-gating elements.
Passes DFT rules Indicates that the flip-flop passed the DFT rules.
```
```
Set by these commands: check_dft_rules
fix_dft_violations
Related attribute: (scan_segment) dft_status on page 1610
```

```
Design For Test—inst Attributes
```
September 2017 1493 Product Version 17.1

**dft_test_clock**

dft_test_clock _string_

**Read-only** inst attribute. Returns the path to the test_clock object that was created by
the check_dft_rules command when it identified the test clock for the flip-flop.

**Note:** For instances that are not flip-flops, this attribute has no value.

**Related Information**

**dft_test_clock_edge**

dft_test_clock_edge {rise | fall}

**Read-only** inst attribute. Returns the active edge of the actual source of the test clock
when the test clock was associated with multiple clock sources that were defined equivalent
in test mode.

**Note:** For instances that are not flip-flops, this attribute has no value.

**Related Information**

```
Set by this command: check_dft_rules
Related attributes: (actual_scan_segment) dft_test_clock on page 1420
(scan_segment) dft_test_clock on page 1611
```
```
Set by this command: check_dft_rules
Related attributes: (actual_scan_segment) dft_test_clock_edge on
page 1420
(scan_segment) dft_test_clock_edge on page 1612
```

```
Design For Test—inst Attributes
```
September 2017 1494 Product Version 17.1

**dft_test_clock_source**

dft_test_clock_source { _pin_ | _port_ | _bus_ }

**Read-only** inst attribute. Returns for the flip-flop the actual source of the test clock when
the test clock was associated with multiple clock sources that were defined equivalent in test
mode.

**Note:** For instances that are not flip-flops, this attribute has no value.

**Related Information**

**dft_violation**

dft_violation {clock | async set | async reset} #(violation_Id_number)

**Read-only** inst attribute. Returns the type of violation (clock or asynch) for the flip-flop
together with the violation ID number given by the check_dft_rules command.

**Note:** For instances that are not flip-flops, this attribute has no value.

**Related Information**

```
Set by this command: define_test_clock
```
```
Set by this command: check_dft_rules
Relate attribute: (scan_segment) dft_violation on page 1612
```

```
Design For Test—inst Attributes
```
September 2017 1495 Product Version 17.1

**pmbist_instruction_set**

pmbist_instruction_set _string_

_Default:_ none

**Read-write** inst attribute. Defines the user-specific PMBIST instructions to be used for a
block instance in which PMBIST logic has been inserted.

_string_ has the following format:

" _instruction_option instruction_ [ _instruction_option instruction_ ]..."

_instruction_option_ corresponds to the name of an add_pmbist command option
that specifies the user-defined instruction name and a corresponding test data register

_instruction_ is the name of the user-specific instruction.

**Note:** Use this attribute to specify which PMBIST instruction set must be used for design
blocks with PMBIST logic inserted, when more than one PMBIST instruction set is defined.
This is only needed in a bottom-up PMBIST flow when a block with PMBIST logic is
instantiated multiple times and you want to assign separate MBIST instruction sets to these
instances. Otherwise all instances of the block will be connected into a single MBIST
instruction set at the current processing level or will be assigned to the PMBIST instruction
set defined during PMBIST insertion.

**Related Information**

```
Affects this command: add_pmbist
Related attribute: (hinst) pmbist_instruction_set on page 1469
```

```
Design For Test—jtag_instruction Attributes
```
September 2017 1496 Product Version 17.1

**jtag_instruction Attributes**

**capture**

capture _string_

**Read-write** jtag_instruction attribute. Specifies the values that must be captured into
the register listed in the register attribute during the CaptureDR state.

**Note:** The attribute value corresponds to the value specified for the -capture option when
the instruction was defined.

**design**

design _design_

**Read-write** jtag_instruction attribute. Returns the design to which this jtag_instruction
belongs.

**length**

length _integer_

**Read-write** jtag_instruction attribute attribute. Specifies the length of the register
listed in the register attribute.

**Note:** The attribute value corresponds to the value specified for the -length option when
the instruction was defined.

**opcode**

opcode _string_

**Read-only** jtag_instruction attribute. Returns the binary code for this instruction. The
number of bits in the opcode is determined by the length of the instruction register.

**Note:** The attribute value corresponds to the value specified for the -opcode option when
the instruction was defined.

**Related Information**

```
Set by this command: define_jtag_instruction
```

```
Design For Test—jtag_instruction Attributes
```
September 2017 1497 Product Version 17.1

**private**

private {false|true}

_Default_ : false

**Read-write** jtag_instruction attribute. Indicates whether the instruction is defined for a
private register.

**Note:** The attribute value corresponds to the value specified for the -private option when
the instruction was defined.

**Related Information**

**register**

register _string_

**Read-write** jtag_instruction attribute. Specifies the name of the custom test data
register (TDR) for which the instruction is defined.

**Note:** The attribute value corresponds to the value specified for the -register option when
the instruction was defined. The attribute has no value for mandatory instructions.

**Related Information**

**register_capturedr**

register_capturedr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_CAPTUREDR pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the
-register_capturedr option when the instruction was defined.

```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```

```
Design For Test—jtag_instruction Attributes
```
September 2017 1498 Product Version 17.1

**Related Information**

**register_capturedr_state**

register_capturedr_state { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_CAPTUREDR_STATE pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the
-register_capturedr_state option when the instruction was defined.

**Related Information**

**register_clockdr**

register_clockdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_CLOCKDR pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_clockdr
option when the instruction was defined.

**Related Information**

**register_decode**

register_decode { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the

```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```

```
Design For Test—jtag_instruction Attributes
```
September 2017 1499 Product Version 17.1

JTAG_INSTRUCTION_DECODE_ _instruction_ pin on the JTAG_MACRO, where
_instruction_ is the name of the defined instruction.

**Note:** The attribute value corresponds to the value specified for the -register_decode
option when the instruction was defined.

**Related Information**

**register_reset**

register_reset { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_RESET pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_reset
option when the instruction was defined.

**Related Information**

**register_reset_polarity**

register_reset_polarity {high|low}

**Read-write** jtag_instruction attribute. Specifies the polarity of the pin on the custom
test data register (TDR) that must be connected to the JTAG_RESET pin on the
JTAG_MACRO.

**Related Information**

```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```

```
Design For Test—jtag_instruction Attributes
```
September 2017 1500 Product Version 17.1

**register_runidle**

register_runidle { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_RUNIDLE pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_runidle
option when the instruction was defined.

**Related Information**

**register_shiftdr**

register_shiftdr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_SHIFTDR pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_shiftdr
option when the instruction was defined.

**Related Information**

**register_shiftdr_state**

register_shiftdr_state { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_SHIFTDR_STATE pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the
-register_shiftdr_state option when the instruction was defined.

**Related Information**

```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```

```
Design For Test—jtag_instruction Attributes
```
September 2017 1501 Product Version 17.1

**register_shiftdr_polarity**

register_shiftdr_polarity {high|low}

**Read-write** jtag_instruction attribute. Specifies the polarity of the pin on the custom
test data register (TDR) that must be connected to the JTAG_SHIFTDR pin on the
JTAG_MACRO.

**Related Information**

**register_tck**

register_tck { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_instructionattribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_TCK pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_tck option
when the instruction was defined.

**Related Information**

**register_tdi**

register_tdi { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_TDI pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_tdi option
when the instruction was defined.

**Related Information**

```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```

```
Design For Test—jtag_instruction Attributes
```
September 2017 1502 Product Version 17.1

**register_tdo**

register_tdo { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_ _register_ _TDO pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_tdo option
when the instruction was defined.

**Related Information**

**register_updatedr**

register_updatedr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_UPDATEDR pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_updatedr
option when the instruction was defined.

**Related Information**

**register_updatedr_state**

register_updatedr_state { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_UPDATEDR_STATE pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the
-register_updatedr_state option when the instruction was defined.

```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```

```
Design For Test—jtag_instruction Attributes
```
September 2017 1503 Product Version 17.1

**Related Information**

**tap_decode**

tap_decode { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

_Default_ : JTAG_INSTRUCTION_DECODE_ _instruction_

**Read-write** jtag_instruction attribute. Specifies the name of the instruction-specific
decode pin that must be created on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -tap_decode option
when the instruction was defined.

**Related Information**

**tap_tdi**

tap_tdi { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

_Default_ : JTAG_TDI

**Read-write** jtag_instruction attribute. Specifies the name of the test data input pin on
the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -tap_tdi option when
the instruction was defined.

Related Information

```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```
```
Set by this command: define_jtag_instruction
```

```
Design For Test—jtag_instruction Attributes
```
September 2017 1504 Product Version 17.1

**tap_tdo**

tap_tdo { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

_Default_ : JTAG_ _register_ _TDO

**Read-write** jtag_instruction attribute. Specifies the name of the instruction-specific
test data output (TDO) pin that must be created on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -tap_tdo option when
the instruction was defined. The attribute has no value for mandatory instructions.

**Related Information**

```
Set by this command: define_jtag_instruction
```

```
Design For Test—jtag_instruction_register Attributes
```
September 2017 1505 Product Version 17.1

**jtag_instruction_register Attributes**

**capture**

capture _string_

**Read-write** jtag_instruction_register attribute. Specifies the values that must be
captured into the instruction register.

**Note:** The attribute value corresponds to the value specified for the -capture option when
the instruction register was defined.

**Related Information**

**design**

design _design_

**Read-write** jtag_instruction_register attribute. Returns the design to which this
jtag_instruction_register belongs.

**length**

length _integer_

**Read-write** jtag_instruction_register attribute. Specifies the length of the
instruction register.

**Note:** The attribute value corresponds to the value specified for the -length option when
the instruction register was defined.

**Related Information**

```
Set by this command: define_jtag_instruction_register
Related attribute: (jtag_instruction)capture on page 1496
```
```
Set by this command: define_jtag_instruction_register
Related attribute: (jtag_instruction)length on page 1496
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1506 Product Version 17.1

**jtag_macro Attributes**

**boundary_tdo**

boundary_tdo { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the boundary-register TDO input pin on the
JTAG_Macro.

**Related Information**

**bsr_clockdr**

bsr_clockdr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the clock data register (CLOCKDR) output pin
for the boundary-scan register.

**Related Information**

**bsr_shiftdr**

bsr_shiftdr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the shift data register (SHIFTDR) output pin for
the boundary-scan register.

**Related Information**

```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1507 Product Version 17.1

**bsr_updatedr**

bsr_updatedr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the update data register (UPDATEDR) output
pin for the boundary-scan register.

**Related Information**

**capturedr**

capturedr { _constant_ | _hpin_ | _hport_ | _pg_pin_ | _pin_ | _port_ }

**Read-write** jtag_macro attribute. Specifies the capture data register (CAPTUREDR) output
pin for the custom test data register.

**Related Information**

**capturedr_state**

capturedr_state { _constant_ | _hpin_ | _hport_ | _pg_pin_ | _pin_ | _port_ }

**Read-write** jtag_macro attribute. Specifies the capture data register
(CAPTUREDR_STATE) output pin for the custom test data register.

**Related Information**

**clockdr**

clockdr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the clock data register (CLOCKDR) output pin
for the custom test data register.

```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1508 Product Version 17.1

**Related Information**

**design**

design _design_

**Read-write** jtag_macro attribute. Returns the design to which this jtag_macro belongs.

**dot6_acdcsel**

dot6_acdcsel { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the logical OR of the decoded EXTEST_PULSE
and EXTEST_TRAIN instructions.

**Related Information**

**dot6_acpulse**

dot6_acpulse { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the AC test signal output of the JTAG_Macro.

**Related Information**

**dot6_preset_clock**

dot6_preset_clock { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the positive-active edge-sensitive clock signal
to test receivers that have edge-sensitive initialization.

```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1509 Product Version 17.1

**Related Information**

**dot6_trcell_enable**

dot6_trcell_enable { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the logical OR of EXTEST, EXTEST_PULSE
and EXTEST_TRAIN used to enable the test receiver cells

**Related Information**

**exitdr**

exitdr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the EXIT1DR data register output pin for the
custom test data register.

**Related Information**

**highz**

highz { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the highz output pin to place the I/O pads in
their HIGHZ state.

**Related Information**

```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1510 Product Version 17.1

**instance**

instance _string_

**Read-write** jtag_macro attribute. Specifies the instance of the module where the
JTAG_Macro resides.

**Related Information**

**mode_a**

mode_a { _constant_ | _pin_ | _hpin_ | _pg_pin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the mode_a output pin to configure
boundary-cells in the boundary-scan register.

**Related Information**

**mode_b**

mode_b { _constant_ | _pin_ | _hpin_ | _pg_pin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the mode_b output pin to configure
boundary-cells in the boundary-scan register.

**Related Information**

**mode_c**

mode_c { _constant_ | _pin_ | _hpin_ | _pg_pin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the mode_c output pin to configure
boundary-cells in the boundary-scan register.

```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1511 Product Version 17.1

**Related Information**

**por**

por { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the power-on reset input pin on the
JTAG_Macro.

**Related Information**

**reset**

reset { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the reset output pin indicating the
JTAG_Macro is in the Test-Logic-Reset state.

**Related Information**

**runidle**

runidle { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the runidle output pin indicating the
JTAG_Macro is in the Run-Test-Idle state.

**Related Information**

```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1512 Product Version 17.1

**shiftdr**

shiftdr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the shift data register (SHIFTDR) output pin for
the custom test data register.

**Related Information**

**shiftdr_state**

shiftdr_state { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the shift data register (SHIFTDR_STATE)
output pin for the custom test data register.

**Related Information**

**tck**

tck { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the TAP controller TCK input pin on the
JTAG_Macro.

**Related Information**

**tdi**

tdi { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the TAP controller TDI input pin on the
JTAG_Macro.

```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1513 Product Version 17.1

**Related Information**

**tdo**

tdo { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the TAP controller TDO input pin on the
JTAG_Macro.

**Related Information**

**tdo_enable**

tdo_enable { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the the enable output pin that drives the JTAG
TDO output enable pin.

**Related Information**

**tms**

tms_enable { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the TAP controller TMS input pin on the
JTAG_Macro.

**Related Information**

```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1514 Product Version 17.1

**trst**

trst { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the TAP controller TRST input pin on the
JTAG_Macro.

**Related Information**

**updatedr**

updatedr { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the update data register (UPDATEDR) output
pin for the custom test data register.

**Related Information**

**updatedr_state**

updatedr_state { _constant_ | _pin_ | _hpin_ | _pgpin_ | _port_ | _hport_ }

**Read-write** jtag_macro attribute. Specifies the update data register (UPDATEDR_STATE)
output pin for the custom test data register.

**Related Information**

```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_macro Attributes
```
September 2017 1515 Product Version 17.1

**user_defined_macro**

user_defined_macro {true | false}

_Default_ : true

**Read-write** jtag_macro attribute. Indicates whether the JTAG_Macro has been defined by
the user.

This attribute can have the following values:

**Related Information**

```
true Indicates that an existing JTAG_Macro has been defined by the
user.
false Indicates that the JTAG_Macro has been inserted by the tool.
```
```
Set by this command: define_jtag_macro
```

```
Design For Test—jtag_port Attributes
```
September 2017 1516 Product Version 17.1

**jtag_port Attributes**

**aio_pin**

aio_pin {false | true}

_Default_ : false

**Read-write** jtag_port attribute. Specifies whether a JTAG port is an advanced I/O port per
the IEEE1149.6 standard.

**Related Information**

**bcell_location**

bcell_location _string_

**Read-write** jtag_port attribute. Specifies the location of the boundary cell for this port.

**Related Information**

**bcell_required**

bcell_required {false | true}

_Default_ : false

**Read-write** jtag_port attribute. Specifies whether a boundary cell is required for this type
of port.

**Related Information**

```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```

```
Design For Test—jtag_port Attributes
```
September 2017 1517 Product Version 17.1

**bcell_segment**

bcell_segment _string_

_Default:_ none

**Read-write** jtag_port attribute. Specifies the name of the boundary-scan segment that is
connected to the port.

**Related Information**

**bcell_type**

bcell_type _string_

_Default_ : bc_undefined

**Read-write** jtag_port attribute. Specifies the name of the boundary cell associated with
the port. Initially the attribute value defaults to bc_undefined. The attribute value is
updated to reflect the boundary cell name when boundary-scan cells are inserted for the
functional ports. For TAP ports and dedicated test ports, the attribute value remains as
bc_undefined.

Possible values are: bc_undefined, bc_in, bc_in_nt, bc_in_sio, bc_in_ti,
bc_out, bc_out_nt, bc_out_ti, bc_out_to, bc_out_to_oo, bc_bidir,
bc_bidir_obs, bc_bidir_ti, bc_bidir_to, bc_bidir_to_oo, bc_bidir_od,
bc_clkin, bc_clkin_nt, bc_enab_nt, bc_11496_out, bc_11496_out_nt,
bc_11496_out_ti, bc_11496_out_to, bc_11496_out_to_oo,
bc_11496_bidir, bc_11496_bidir_ti, bc_11496_bidir_to,
bc_11496_bidir_to_oo, bc_11496_actr

**Related Information**

```
Affects these commands: define_jtag_boundary_scan_segment
add_jtag_boundary_scan
add_jtag_macro
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```

```
Design For Test—jtag_port Attributes
```
September 2017 1518 Product Version 17.1

**bdy_enable**

bdy_enable { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the name of the pin on which the enable
boundary cell for the port is inserted. This attribute is only be set on ports with bidirectional
and tristate pads.

A port that was excluded for boundary-scan insertion, will have an attribute value of NULL.

**Related Information**

**bdy_in**

bdy_in { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the name of the pin on which the boundary cell
is or must be inserted. The pin is an output pin of an input pad cell.

A port that was excluded for boundary-scan insertion, will have an attribute value of NULL.

**Related Information**

**bdy_out**

bdy_out { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the name of the pin on which the boundary cell
is or must be inserted. The pin is an input pin of an output pad cell.

A port that was excluded for boundary-scan insertion, will have an attribute value of NULL.

**Related Information**

```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```

```
Design For Test—jtag_port Attributes
```
September 2017 1519 Product Version 17.1

**bsr_dummy_after**

bsr_dummy_after _integer_

_Default_ : 0

**Read-write** jtag_port attribute. Specifies the number of dummy boundary cells to add
after the boundary cell for this JTAG port (toward the TDI port) in the BSDL description.

Use this attribute when the (custom) boundary-scan macro has more than one
SHIFT/CAPTURE latch associated with the I/O.

**Related Information**

**bsr_dummy_before**

bsr_dummy_before _integer_

_Default_ : 0

**Read-write** jtag_port attribute. Specifies the number of dummy boundary cells to add
before the boundary cell for this JTAG port (toward the tdo port) in the BSDL description.

Use this attribute when the (custom) boundary-scan macro has more than one
SHIFT/CAPTURE latch associated with the I/O.

**Related Information**

**cell**

cell _lib_cell_

**Read-write** jtag_port attribute. Specifies the name of the pad cell inserted on this port.

**Related Information**

```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```

```
Design For Test—jtag_port Attributes
```
September 2017 1520 Product Version 17.1

**comp_enable**

comp_enable {low|high}

**Read-write** jtag_port attribute. Specifies the compliance enable value of this port.

This attribute applies only for dedicated test-related signals such as the test-mode and
shift-enable signals.

**Related Information**

**custom_bcell**

custom_bcell _string_

**Read-write** jtag_port attribute. Specifies the name of custom boundary cell (to be)
inserted on this port.

**Related Information**

**design**

design _design_

**Read-write** jtag_port attribute. Returns the design to which this jtag_port belongs.

**differential**

differential _port_name_

**Read-write** jtag_port attribute. Specifies the name of the negative leg port that is
associated with the positive leg port (of a differential port) on which it is defined.

```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```

```
Design For Test—jtag_port Attributes
```
September 2017 1521 Product Version 17.1

**Related Information**

**index**

index _integer_

_Default_ : -1

**Read-write** jtag_port attribute. Specifies the index value of the port. The index value is
used to determine the order in which the boundary cells are stitched together in the
boundary-scan register.

A value of -1 indicates that the information was not provided in an IOspeclist.

**Related Information**

**pin**

pin { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the name of the corresponding top-level port.

**Related Information**

**pinmap**

pinmap _string_

**Read-write** jtag_port attribute. Specifies the name of the corresponding package pin.

```
Set by this command: insert dft boundary_scan
```
```
Related command: define_jtag_boundary_scan_segment
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
Related attribute: (test_signal) pin on page 1644
```

```
Design For Test—jtag_port Attributes
```
September 2017 1522 Product Version 17.1

This attribute value will be empty if no pinmap file was specified when inserting boundary
scan.

**Related Information**

**sys_enable**

sys_enable { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the pin used to control the enable pin on
bidirectional and tristate pads. System or functional I/O enables can be driven either from
internal core logic or from another signal coming on-chip through a top-level port.

**Related Information**

**sys_use**

sys_use _string_

**Read-write** jtag_port attribute. Specifies the functional use of the port.

Possible values are clock, input, output, enable, none or undefined.

**Note:** For each unique sys_enable statement in the IOSpecList input file, a separate
sys_use=ENABLE statement is also specified to indicate that a boundary cell is to be
inserted for the output enable or tristate control pins for output3 or bidirectional pads, and
to define boundary_cell position in the boundary-scan register.

A port that was excluded for boundary-scan insertion, will have an attribute value of none. A
TAP port has an attribute value of undefined.

**Related Information**

```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```

```
Design For Test—jtag_port Attributes
```
September 2017 1523 Product Version 17.1

**test_use**

test_use _string_

**Read-write** jtag_port attribute. Specifies the test use of the port. This attribute can have
the following values:

```
cme Port is used for channel mask enable
cmle Port is used for channel mask load enable
cust_clock Port has special use for test clock
cust_enable Port has special use for test enable
mrd Port is used for misr read
mre Port is used for misr enable
mrst Port is used for misr reset
mtc Reserved for future usage
none Port has no test usage
observe_in Port is used to observe on an input
observe_out Port is used to observe on an output
opmisr Port is used to enable opmisr compression
opmisr_plus Port is used to enable opmisr_plus compression
opplus Port is used to enable opmisr_plus compression
scan_enable Port is used for scan enable
scan_in Port is used for scan_in
scan_out Port is used for scan_out
sclk Port is used for scan clock positive edge
sclkneg Port is used for scan clock negative edge
scomp Port is used for compression enable
spread Port is used for spread enable
tclk Port is used for test clock positive edge
tclkasy Port is used for test clock asynchronous positive edge
tclkasyneg Port is used for test clock asynchronous negative edge
tclkneg Port is used for test clock negative edge
test_enable Port is used for test enable
```

```
Design For Test—jtag_port Attributes
```
September 2017 1524 Product Version 17.1

A port that was excluded for boundary-scan insertion, will have an attribute value of none. A
TAP port has an attribute value of undefined.

**Related Information**

**tr_bdy_in**

tr_bdy_in { _pin_ | _port|bus_ }

**Read-write** jtag_port attribute. Specifies the test receiver output pin associated with the
JTAG port. This is this the pin on which the BC_11496_ACTR boundary cell is or must be
inserted.

**Related Information**

**tr_cell**

trcell _string_

**Read-write** jtag_port attribute. Specifies the test receiver cell for the port.

**Related Information**

**trcell_acmode**

trcell_acmode { _pin_ | _port|bus_ }

**Read-write** jtag_port attribute. Specifies the test AC mode pin associated with the JTAG
port.

```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```

```
Design For Test—jtag_port Attributes
```
September 2017 1525 Product Version 17.1

**Related Information**

**trcell_clock**

trcell_clock { _pin_ | _port|bus_ }

**Read-write** jtag_port attribute. Specifies the test receiver clock pin associated with the
JTAG port.

**Related Information**

**trcell_enable**

trcell_enable { _pin_ | _port|bus_ }

**Read-write** jtag_port attribute. Specifies the test receiver enable pin associated with the
JTAG port.

**Related Information**

**type**

type _string_

**Read-write** jtag_port attribute. Specifies the type of the JTAG port. Possible values are
tdi, tdo, trst, tms, tck and non_jtag.

**Related Information**

```
Set by these commands: insert dft boundary_scan
```
```
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```
```
Set by these commands: insert dft boundary_scan
read_jtag_io_boundary_file
```

```
Design For Test—mbist_clock Attributes
```
September 2017 1526 Product Version 17.1

**mbist_clock Attributes**

**design**

design _design_

**Read-only** mbist_clock attribute. Returns the design to which this mbist_clock belongs.

**dft_hookup_pin**

dft_hookup_pin { _pin_ | _port_ }

**Read-only** mbist_clock attribute. Returns the path to the pin or port where the mbist clock
actually hooks up inside the core.

**Example**

geus:/designs/test> get_att dft_hookup_pin dft/mbist/mbist_clocks/clk
/designs/test/instances_comb/clk_mux/pins_out/Y

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** mbist_clock attribute. Indicates whether the test signal is inverted or not at the
hookup pin or port.

**Related Information**

```
Set by this constraint: define_mbist_clock
```
```
Set by this constraint: define_mbist_clock
```

```
Design For Test—mbist_clock Attributes
```
September 2017 1527 Product Version 17.1

**hookup_period**

hookup_period _integer_

_Default_ : same value as period

**Read-only** mbist_clock attribute. Returns the value specified using the

_-_ hookup_period option of the define_mbist_clock command.

**Related Information**

**internal**

internal {false|true}

**Read-only** mbist_clock attribute. Indicates whether the source of the MBIST clock is
internal to the design (for example, from an analog block). Set by the
-internal_clock_source option of the define_mbist_clock command.

**Related Information**

**is_jtag_tck**

is_jtag_tck {false| true}

**Read-only** mbist_clock attribute. Indicates whether this MBIST clock is defined as a JTAG
clock.

**Related Information**

**is_srclk**

is_srclk {false| true}

**Read-only** mbist_clock attribute. Indicates whether this MBIST clock is defined as a
repair clock.

```
Set by this constraint: define_mbist_clock
```
```
Set by this constraint: define_mbist_clock
```
```
Set by this constraint: define_mbist_clock
```

```
Design For Test—mbist_clock Attributes
```
September 2017 1528 Product Version 17.1

**Related Information**

**period**

period _integer_

**Read-only** mbist_clock attribute. Returns the value specified using the -period option
of the define_mbist_clock command.

**Related Information**

**sources**

sources _string_

**Read-only** mbist_clock attribute. Returns the port that is the source or test time control
for an internal clock of the MBIST clock waveform.

**Related Information**

```
Set by this constraint: define_mbist_clock
```
```
Set by this constraint: define_mbist_clock
```
```
Set by this constraint: define_mbist_clock
```

```
Design For Test—memory_data_bit_structure Attributes
```
September 2017 1529 Product Version 17.1

**memory_data_bit_structure Attributes**

**column_order**

column_order _string_

**Read-only** memory_data_bit_structure attribute. Returns the order of columns in this
data-bit of the memory, which was specified using the address_partition specification in
the MBIST configuration file.

**Related Information**

**partial_row_order**

partial_row_order _string_

**Read-only** memory_data_bit_structure attribute. Returns the order of rows in the last
row group in this data-bit of the memory, which was specified using the
address_partition specification in the PMBIST configuration file. It differs from the
row_order attribute, only when the last row group is not fully populated.

**Related Information**

**row_order**

row_order _string_

**Read-only** memory_data_bit_structure attribute. Returns the order of rows in this
data-bit of the memory, which was specified using the address_partition specification in
the MBIST configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_lib_cell Attributes
```
September 2017 1530 Product Version 17.1

**memory_lib_cell Attributes**

**address_limit**

address_limit _integer_

**Read-only** memory_lib_cell attribute. Returns the number of used or addressable words
in the memory, which was specified using the address_limit specification in the MBIST
configuration file.

**Related Information**

**data_order**

data_order _string_

**Read-only** memory_lib_cell attribute. Returns the physical order of the data-bits within
the memory word, which was specified using the data_order specification in the MBIST
configuration file.

**Related Information**

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_lib_cell attribute. Returns the path to the corresponding memory
lib_cell in the library.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_lib_cell Attributes
```
September 2017 1531 Product Version 17.1

**parallel_access_groups**

parallel_access_groups _list_of_physical_memories_

**Read-only** memory_lib_cell attribute. Returns the list of all physical memories inside a
logical memory, that can be accessed in parallel.

**port_action**

port_action _list_of_memory_lib_pin_actions_

**Read-only** memory_lib_cell attribute. Returns the list of all memory_lib_pin_action
objects for this memory_lib_cell.

**port_access**

port_access _list_of_memory_lib_pin_access_

**Read-only** memory_lib_cell attribute. Returns the list of all memory_lib_pin_access
objects for this memory_lib_cell.

**port_alias**

port_alias _list_of_memory_lib_pin_alias_

**Read-only** memory_lib_cell attribute. Returns the list of all memory_lib_pin_alias
objects for this memory_lib_cell.

**read_delay**

read_delay _integer_

**Read-only** memory_lib_cell attribute. Returns the intrinsic read delay of the selected
memory modules, which was specified using the read_delay specification in the MBIST
configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_lib_cell Attributes
```
September 2017 1532 Product Version 17.1

**redundancy**

redundancy _list_of_memory_spare_rows_

**Read-only** memory_lib_cell attribute. Returns the list of memory_spare_row objects for
this memory_lib_cell.

**wrapper**

wrapper _string_

**Read-only** memory_lib_cell attribute. Returns the wrapper module that contains the
actual memory module, which was specified using the wrapper specification in the MBIST
configuration file.

**Related Information**

**write_mask_binding**

write_mask_binding _list_of_write_mask_bits_

**Read-only** memory_lib_cell attribute. Returns the list of write_mask_bit objects for this
memory_lib_cell.

```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_lib_pin_access Attributes
```
September 2017 1533 Product Version 17.1

**memory_lib_pin_access Attributes**

**fuse_cell**

fuse_cell _string_

**Read-only** memory_lib_pin_access attribute. Returns the parent fuse_cell with which
these port_acces pins are associated.

**is_assign**

is_assign {false | true}

**Read-only** memory_lib_pin_access attribute. Indicates whether the pin will be used to
assign or sample a value during memory testing.

**Note:** This is only supported for macro/core testing like ARM cores.

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_lib_pin_access attribute. Returns the parent memory_lib_cell with
which these port_acces pins are associated. The port_access pins can have
hierarchical references. These hierarchical references can have “..” type of constructs or "../.."
(that is, multiple uses of “..”). The latter indicates that the pin exists on a parent hierarchy of
the memory_lib_cell instance (which can be multiple levels above the current hierarchy).

**value**

value _string_

**Read-only** memory_lib_pin_access attribute. Returns the default inactive value
provided by the user for the pin in the port_acess specification in the MBIST configuration
file..


```
Design For Test—memory_lib_pin_action Attributes
```
September 2017 1534 Product Version 17.1

**memory_lib_pin_action Attributes**

**fuse_cell**

fuse_cell _string_

**Read-only** memory_lib_pin_action attribute. Returns the parent fuse_cell with which
these port_action pins are associated.

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_lib_pin_action attribute. Returns the parent memory_lib_cell with
which these port_action pins are associated.

**value**

value _string_

**Read-only** memory_lib_pin_action attribute. Returns the value to which the memory
port is controlled, which was specified using the port_action specification in the MBIST
configuration file. This value remains constant for the duration of the memory testing port.


```
Design For Test—memory_lib_pin_alias Attributes
```
September 2017 1535 Product Version 17.1

**memory_lib_pin_alias Attributes**

**base_port_name**

base_port_name _string_

**Read-only** memory_lib_pin_alias attribute. Returns the recognized Liberty file base
port name, which was specified using the port_alias specification in the MBIST
configuration file.

**Related Information**

**fuse_cell**

fuse_cell _string_

**Read-only** memory_lib_pin_action attribute. Returns the parent fuse_cell.

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_lib_pin_alias attribute. Returns the parent memory_lib_cell.

**user_defined**

user_defined {false| true}

**Read-only** memory_lib_pin_alias attribute. Indicates whether the port alias is
user-defined.

```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_spare_column Attributes
```
September 2017 1536 Product Version 17.1

**memory_spare_column Attributes**

**address_bits**

address_bits _string_

**Read-only** memory_spare_column attribute. Returns the logical address bits used to
specify spare columns or blocks of columns of the memory, which was specified using the
redundancy specification in the MBIST configuration file.

**Related Information**

**banks**

banks _string_

**Read-only** memory_spare_column attribute. Returns the banks associated with this spare
column resource, which was specified using the banks keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

**data_bits**

data_bits _string_

**Read-only** memory_spare_column attribute. Returns the data bits associated with this
spare column resource, which was specified using the data keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_spare_column Attributes
```
September 2017 1537 Product Version 17.1

**enable**

enable _string_

**Read-only** memory_spare_column attribute. Returns the enable signal associated with
the repair register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_spare_column attribute. Returns the memory_lib_cell to which this
spare column belongs.

**srclk**

srclk _string_

**Read-only** memory_spare_column attribute. Returns the register shift clock associated
with the serial repair shift register, which was specified using the map keyword of the
redundancy specification in the MBIST configuration file.

**Related Information**

**sre**

sre _string_

**Read-only** memory_spare_column attribute. Returns the enable input associated with the
serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_spare_column Attributes
```
September 2017 1538 Product Version 17.1

**srsi**

srsi _string_

**Read-only** memory_spare_column attribute. Returns the shift input associated with the
serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

**srso**

srso _string_

**Read-only** memory_spare_column attribute. Returns the shift output associated with the
the serial repair register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

**srst**

srst _string_

**Read-only** memory_spare_column attribute. Returns the asynchronous reset input
associated with the serial repair shift register, which was specified using the map keyword of
the redundancy specification in the MBIST configuration file.

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_spare_column_map_address Attributes
```
September 2017 1539 Product Version 17.1

**memory_spare_column_map_address Attributes**

**address_logical_value**

address_logical_value _string_

**Read-only** memory_spare_column_map_address attribute. Returns the logical value for
the address field, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

**address_port**

address_port _string_

**Read-only** memory_spare_column_map_address attribute. Returns the name of the
address port, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_spare_column_map_data Attributes
```
September 2017 1540 Product Version 17.1

**memory_spare_column_map_data Attributes**

**data_logical_value**

data_logical_value _string_

**Read-only** memory_spare_column_map_data attribute. Returns the logical value for the
data field, which was specified using the data keyword of the redundancy specification in
the MBIST configuration file.

**data_port**

data_port _string_

**Read-only** memory_spare_column_map_data attribute. Returns the name of the data
port, which was specified using the data keyword of the redundancy specification in the
MBIST configuration file.


```
Design For Test—memory_spare_row Attributes
```
September 2017 1541 Product Version 17.1

**memory_spare_row Attributes**

**address_bits**

address_bits _string_

**Read-only** memory_spare_row attribute. Returns the logical address bits used to specify
spare rows or blocks of rows of the memory, which was specified using the redundancy
specification in the MBIST configuration file.

**Related Information**

**banks**

banks _string_

**Read-only** memory_spare_row attribute. Returns the banks associated with this spare row
resource, which was specified using the banks keyword of the redundancy specification in
the MBIST configuration file.

**Related Information**

**data_bits**

data_bits _string_

**Read-only** memory_spare_row attribute. Returns the data bits associated with this spare
row resource, which was specified using the data keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_spare_row Attributes
```
September 2017 1542 Product Version 17.1

**enable**

enable _string_

**Read-only** memory_spare_row attribute. Returns the enable signal associated with the
repair register, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_spare_row attribute. Returns the memory_lib_cell to which this spare
row belongs.

**memory_spare_row_map**

memory_spare_row_map _string_

**Read-only** memory_spare_row attribute. Returns a list of
memory_spare_row_map_address objects.

**srclk**

srclk _string_

**Read-only** memory_spare_row attribute. Returns the register shift clock associated with
the serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_spare_row Attributes
```
September 2017 1543 Product Version 17.1

**sre**

sre _string_

**Read-only** memory_spare_row attribute. Returns the enable input associated with the
serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

**srsi**

srsi _string_

**Read-only** memory_spare_row attribute. Returns the shift input associated with the serial
repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

**srso**

srso _string_

**Read-only** memory_spare_row attribute. Returns the shift output associated with the
serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_spare_row Attributes
```
September 2017 1544 Product Version 17.1

**srst**

srst _string_

**Read-only** memory_spare_row attribute. Returns the asynchronous reset input
associated with the serial repair shift register, which was specified using the map keyword of
the redundancy specification in the MBIST configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
Related attribute: srst on page 1538
```

```
Design For Test—memory_spare_row_map_address Attributes
```
September 2017 1545 Product Version 17.1

**memory_spare_row_map_address Attributes**

**address_logical_value**

address_logical_value _string_

**Read-only** memory_spare_row_map_address attribute. Returns the logical value for the
address field, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

**address_port**

address_port _string_

**Read-only** memory_spare_row_map_address attribute. Returns the name of the
address port, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

**address_port_value**

address_port_value _string_

**Read-only** memory_spare_row_map_address attribute. Returns the enable value of the
address port, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```
```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—memory_spare_row_map_address Attributes
```
September 2017 1546 Product Version 17.1

**memory_spare_row**

memory_spare_row _string_

**Read-only** memory_spare_row_map_address attribute. Returns the parent
memory_spare_row object.


```
Design For Test—module Attributes
```
September 2017 1547 Product Version 17.1

**module Attributes**

**dft_dont_scan**

dft_dont_scan {inherited | true | false}

_Default_ : inherited

**Read-write** module attribute. Controls scan replacement—for the purposes of test—of the
flip-flops in the module. This attribute can have the following values:

You must set this attribute prior to running the check_dft_rules command.

**Related Information**

```
false Allows scan replacement of the flip-flops in the module.
```
```
inherited Indicates that the flip-flops in the module inherit the dft_dont_scan
status from the parent module or hierarchical instance.
true Prevents scan replacement of the flip-flops in the module and
excludes the flip-flops from any scan chain.
```
```
Affects these commands: check_dft_rules
connect_scan_chains
syn_map
Related attributes (design) dft_dont_scan on page 1442
(hinst) dft_dont_scan on page 1466
(inst) dft_dont_scan on page 1488
(scan_segment) dft_dont_scan on page 1609
```

```
Design For Test—opcg_domain Attributes
```
September 2017 1548 Product Version 17.1

**opcg_domain Attributes**

**design**

design _design_

**Read-only** opcg_domain attribute. Returns the design to which this opcg_domain belongs.

**divide_by**

divide_by _integer_

**Read-only** opcg_domain attribute. Returns the value by which to divide the oscillator
source frequency, which was specified using the -divide_by option of the
define_opcg_domain command.

**Related Information**

**domain_macro_parameter**

domain_macro_parameter _domain_macro_parameter_

**Read-only** opcg_domain attribute. Returns the name of the domain macro parameter set
that applies to the OPCG domain, which was specified using the
-domain_macro_parameter option of the define_opcg_domain command.

**Related Information**

**location**

location {pin | port | bus}

**Read-only** opcg_domain attribute. Returns where the domain macro will be inserted, which
was specified using the -location option of the define_opcg_domain command.

```
Set by this constraint: define_opcg_domain
```
```
Set by this constraint: define_opcg_domain
```

```
Design For Test—opcg_domain Attributes
```
September 2017 1549 Product Version 17.1

**Related Information**

**min_domain_period**

min_domain_period _float_

**Read-only** opcg_domain attribute. Returns the minimum period at which this OPCG domain
can operate, which was specified using the -min_domain_period option of the
define_opcg_domain command.

**Related Information**

**opcg_trigger**

opcg_trigger _opcg_trigger_

**Read-only** opcg_domain attribute. Returns the OPCG trigger for this OPCG domain, which
was specified using the -opcg_trigger option of the define_opcg_domain command.

**Related Information**

**osc_source**

osc_source o _sc_source_

**Read-only** opcg_domain attribute. Returns the oscillator source for this OPCG domain,
which was specified using the -osc_source option of the define_opcg_domain
command.

**Related Information**

```
Set by this constraint: define_opcg_domain
```
```
Set by this constraint: define_opcg_domain
```
```
Set by this constraint: define_opcg_domain
```
```
Set by this constraint: define_opcg_domain
```

```
Design For Test—opcg_domain Attributes
```
September 2017 1550 Product Version 17.1

**scan_clock**

scan_clock _test_clock_

**Read-only** opcg_domain attribute. Specifies the test clock that must drive the flops inside
the domain macro during full scan mode.

**Related Information**

```
Set by this constraint: define_opcg_trigger
Related command: define_test_clock
```

```
Design For Test—opcg_mode Attributes
```
September 2017 1551 Product Version 17.1

**opcg_mode Attributes**

**design**

design _design_

**Read-only** opcg_mode attribute. Returns the design to which this opcg_mode belongs.

**jtag_controlled**

jtag_controlled {false |true}

_Default_ : false

**Read-write** opcg_mode attribute. Specifies whether a JTAG instruction is used to lock the
PLLs for OPCG operation, which was specified using the -jtag_controlled option of the
define_opcg_mode command.

**Related Information**

**mode_init**

mode_init _file_

**Read-write** opcg_mode attribute. Returns the initialization sequence file for this OPCG
mode, which was specified using the -mode_init option of the define_opcg_mode
command.

**Related Information**

**osc_source_references**

osc_source_references _list_of_osc_source_references_

**Read-only** opcg_mode attribute. Returns a list of osc_source_reference objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

```
Set by this constraint: define_opcg_mode
```
```
Set by this constraint: define_opcg_mode
```

```
Design For Test—opcg_trigger Attributes
```
September 2017 1552 Product Version 17.1

**opcg_trigger Attributes**

**active**

active {low | high}

**Read-only** opcg_trigger attribute. Returns the active value for the OPCG trigger signal,
which was specified using the -active option of the define_opcg_trigger command.

**Related Information**

**delay_cycles**

delay_cycles _integer_

**Read-only** opcg_trigger attribute. Returns an additional OPCG trigger delay that is
applied internally to ensure that the scan enable has fully propagated in the design before any
OPCG domain clocks are pulsed when the scan enable signal is re-used as the OPCG
trigger.

**Related Information**

**design**

design _design_

**Read-only** opcg_trigger attribute. Returns the design to which this opcg_trigger belongs.

```
Set by this constraint: define_opcg_trigger
Related attributes: (active_scan_segment) active on page 1416
scan_segment) active on page 1605
(test signal) active on page 1636
```
```
Set by this constraint: define_opcg_trigger
```

```
Design For Test—opcg_trigger Attributes
```
September 2017 1553 Product Version 17.1

**inside_inst**

inside_inst _hier_instance_

**Read-only** opcg_trigger attribute. Returns the name of the hierarchal instance in which
the OPCG trigger macro must be inserted. This was specified using the -inside option of
the define_opcg_trigger command.

**Related Information**

**osc_source**

osc_source _osc_source_

**Read-only** opcg_trigger attribute. Returns the name of the oscillator source, which was
specified using the -osc_source option of the define_opcg_trigger command.

**Related Information**

**pin**

pin { _pin_ | _port_ }

**Read-only** opcg_trigger attribute. Returns the name of the driving pin or port of the
trigger signal, which was specified using the -pin option of the define_opcg_trigger
command.

**Related Information**

```
Set by this constraint: define_opcg_trigger
```
```
Set by this constraint: define_opcg_trigger
```
```
Set by this constraint: define_opcg_trigger
Related attributes: (jtag_port) pin
(osc_source) pin on page 1557
```

```
Design For Test—opcg_trigger Attributes
```
September 2017 1554 Product Version 17.1

**scan_clock**

scan_clock _test_clock_

**Read-only** opcg_trigger attribute. Specifies the test clock that must drive the flops inside
the trigger macro during full scan mode.

**Related Information**

**test_signal**

test_signal _test_signal_

**Read-only** opcg_trigger attribute. Specifies the test signal that must have function
opcg_trigger or shift_enable.

**Related Information**

```
Set by this constraint: define_opcg_trigger
Related command: define_test_clock
```
```
Set by this constraint: define_opcg_trigger
```

```
Design For Test—osc_source Attributes
```
September 2017 1555 Product Version 17.1

**osc_source Attributes**

**design**

design _design_

**Read-only** osc_source attribute. Returns the design to which this osc_source belongs.

**max_input_period**

max_input_period _float_

**Read-only** osc_source attribute. Returns the maximum period of the input clock of the
PLL, which was specified using the -max_input_period option of the
define_opcg_osc_source command.

**Related Information**

**max_output_period**

max_output_period _float_

**Read-only** osc_source attribute. Returns the maximum period of the output clock of the
PLL, which was specified using the -max_output_period option of the
define_opcg_osc_source command.

**Related Information**

```
Set by this constraint: define_opcg_osc_source
Affects these commands define_opcg_domain
define_opcg_mode
define_opcg_trigger
```
```
Set by this constraint: define_opcg_osc_source
Affects these commands define_opcg_domain
define_opcg_mode
define_opcg_trigger
```

```
Design For Test—osc_source Attributes
```
September 2017 1556 Product Version 17.1

**min_input_period**

min_input_period _float_

**Read-only** osc_source attribute. Returns the minimum period of the input clock of the PLL,
which was specified using the -min_input_period option of the
define_opcg_osc_source command.

**Related Information**

**min_output_period**

min_output_period _float_

**Read-only** osc_source attribute. Returns the minimum period of the output clock of the
PLL, which was specified using the -min_output_period option of the
define_opcg_osc_source command.

**Related Information**

```
Set by this constraint: define_opcg_osc_source
Affects these commands define_opcg_domain
define_opcg_mode
define_opcg_trigger
```
```
Set by this constraint: define_opcg_osc_source
Affects these commands define_opcg_domain
define_opcg_mode
define_opcg_trigger
```

```
Design For Test—osc_source Attributes
```
September 2017 1557 Product Version 17.1

**pin**

pin _pin_

**Read-only** osc_source attribute. Returns the output pin of the PLL, which was specified
using the -pin option of the define_opcg_osc_source command.

**Related Information**

**ref_clock_pin**

ref_clock_pin { _pin_ | _port_ }

**Read-only** osc_source attribute. Returns the reference (input) clock pin or port for the PLL,
which was specified using the -ref_clock_pin option of the define_opcg_osc_source
command.

**Related Information**

```
Set by this constraint: define_opcg_osc_source
Affects these commands define_opcg_domain
define_opcg_mode
define_opcg_trigger
Related attributes: (jtag_port) pin
(opcg_trigger) pin on page 1553
```
```
Set by this constraint: define_opcg_osc_source
Affects these commands define_opcg_domain
define_opcg_mode
define_opcg_trigger
```

```
Design For Test—osc_source_reference Attributes
```
September 2017 1558 Product Version 17.1

**osc_source_reference Attributes**

**opcg_mode**

opcg_mode _string_

**Read-only** osc_source_reference attribute. Returns the opcg_mode with which the
oscillator source is associated.

**osc_source_period**

osc_source_period _float_

**Read-only** osc_source_reference attribute. Returns the period of the oscillator source,
which was specified using the -osc_source_parameters option of the
define_opcg_mode command.

**Related Information**

**ref_clk_period**

ref_clk_period _float_

**Read-only** osc_source_reference attribute. Returns the period of the reference clock,
which was specified using the -osc_source_parameters option of the
define_opcg_mode command.

**Related Information**

```
Set by this constraint: define_opcg_mode
```
```
Set by this constraint: define_opcg_mode
```

```
Design For Test—pin Attributes
```
September 2017 1559 Product Version 17.1

**pin Attributes**

**dft_constant_value**

dft_constant_value {logic_0|logic_1|logic_z|no_value}

**Read-only** pin attribute. Indicates whether the value of the pin was propagated from a test
signal or a logic constant. A logic_z value indicates that the pin is being driven by a tristate
buffer whose control signal is not active. A no_value value indicates that the pin is not in the
path of a test signal or logic constant. The specified test signal value is propagated by running
the check_dft_rules command.

**Related Information**

**dft_controllable**

dft_controllable _string_

**Read-write** pin attribute. Specifies the logical connectivity across the pins of a blackbox
module, from an input port to an output port. Otherwise, when your design has blackbox
modules on the test control path, such as the path to the clock, or asynchronous set/reset
pins, the check_dft_rules command cannot detect whether a direct path exists from a
primary input to the flip-flop’s clock pin, set pins, or reset pins of the module; and it reports a
DFT violation.

This attribute is set on the output pin of a direct path from an input port to an output port of a
blackbox. The attribute value has the following format:

" _input_pin_name_ {non_inverting|inverting}"

The value specifies the name of the input pin followed by an indication of whether the path to
the output pin is inverted or not.

You must define this attribute prior to running the check_dft_rules command.

**Related Information**

```
Affected by these constraints: define dft shift_enable
define_test_mode
Related attribute: (net) dft_constant_value on page 1471
```
```
Affects this command: check_dft_rules
Related attribute: (pin) dft_controllable on page 1472
```

```
Design For Test—pin Attributes
```
September 2017 1560 Product Version 17.1

**dft_driven_by_clock**

dft_driven_by_clock {false | true}

**Read-only** pin attribute. Indicates whether this pin is driven by a clock.

**Related Information**

**dft_opcg_domain_clock_pin**

dft_opcg_domain_clock_pin {false | true}

_Default_ : false

**Read-write** pin attribute. This attribute is set in the scan abstract and specifies whether this
input pin is connected to an OPCG test clock.

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**dft_opcg_domain_fanout_pin**

dft_opcg_domain_fanout_pin _pin_list_

**Read-write** pin attribute. This attribute is set in the scan abstract and returns a list of input
pins or ports that are directly feeding the output pin.

In this case, the clock domains propagated from this output port will be the same as the clock
domains from the corresponding input ports.

```
Affected by this command: connect_scan_chains
Related attributes: (port) dft_driven_by_clock on page 1568
(hport) dft_driven_by_clock on page 1482
```
```
Set by this command: write_dft_abstract_model
Related attributes: (port) dft_opcg_domain_clock_pin on page 1569
(hport) dft_opcg_domain_clock_pin on page 1482
```

```
Design For Test—pin Attributes
```
September 2017 1561 Product Version 17.1

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**dft_opcg_domain_launch_clock**

dft_opcg_domain_launch_clock _pin_list_

**Read-write** pin attribute. This attribute is set in the scan abstract and returns a list of clock
pins that correspond to the clock domain that launch the data on this output pin. The
information is used to propagate the clock domain from this output port of the abstract model.

If the data is launched by an internal clock domain that has no corresponding output port, an
empty string will be included. In this case, UNKNOWN will be propagated from this output port
of the abstract model.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_fanout_pin on page 1474
(hport) dft_opcg_domain_fanout_pin on page 1482
(port) dft_opcg_domain_fanout_pin on page 1570
```
```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_launch_clock on page 1474
(hport) dft_opcg_domain_launch_clock on page 1483
(port) dft_opcg_domain_launch_clock on page 1570
```

```
Design For Test—pin Attributes
```
September 2017 1562 Product Version 17.1

**dft_opcg_domain_se_input_pin**

dft_opcg_domain_se_input_pin _se_pin_

**Read-write** pin attribute. This attribute is set in the scan abstract and specifies the input pin
of the blocking shift enable signal that corresponds to this clock pin.

**Note:** This attribute applies only to clock input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**dft_opcg_domain_unfenced_capture**

dft_opcg_domain_unfenced_capture { _clock_pin_list_ | NONE | INTERNAL | ""}

**Read-write** pin attribute. This attribute is set in the scan abstract and indicates whether
additional domain blocking is required at this input pin of the abstract model.

The attribute can have the following values:

**Note:** This attribute applies only to input pins or ports.

```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_se_input_pin on page 1475
(hport) dft_opcg_domain_se_input_pin on page 1484
(port) dft_opcg_domain_se_input_pin on page 1571
```
```
clock_pin_list Specifies the list of clock pins which capture the data without
fencing. When the pin is driven by a clock domain other than the
ones listed, additional fencing logic is required.
INTERNAL Indicates that the data is captured by an internal clock domain
that has no corresponding output port. In this case, additional
domain blocking will be required.
NONE Indicates that the data is not captured by any flop. It implies that
all endpoints of this pin are fenced.
"" An empty string will be treated like INTERNAL.
```

```
Design For Test—pin Attributes
```
September 2017 1563 Product Version 17.1

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**user_differential_negative_pin**

user_differential_negative_pin _string_

**Read-write** pin attribute. Specifies the negative-leg pad pin that is associated with the pad
cell instance positive-leg pad pin.

_negative-leg_pad_pin_name pad_cell_instance_positive-leg_pad_pin_name_

**Related Information**

**user_from_core_data**

user_from_core_data _string_

**Read-write** pin attribute. Specify the name of the corresponding from-core data pin of a pad
pin on an I/O pad instance. It is possible to specify different from-core data pins for I/O pad
cells that have more that one pad pin by setting this attribute on each of the I/O cells pad pins.
This can be useful in the case of multi-pad instances such as SERDES blocks.

_from_core_data_pin_name pad_cell_instance_pad_pin_name_

**Related Information**

```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_unfenced_capture on
page 1476
(hport) dft_opcg_domain_unfenced_capture on
page 1484
(port) dft_opcg_domain_unfenced_capture on
page 1572
```
```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```

```
Design For Test—pin Attributes
```
September 2017 1564 Product Version 17.1

**user_from_core_enable**

user_from_core_enable _string_

**Read-write** pin attribute. Specify the name of the corresponding from-core enable pin of a
pad pin on an I/O pad instance. It is possible to specify different from-core enable pins for I/O
pad cells that have more that one pad pin by setting this attribute on each of the I/O cells pad
pins. This can be useful in the case of multi-pad instances such as SERDES blocks.

**Note:** An active low output enable is specified using the! character in front of the
output_enable pin name.

**Related Information**

**user_test_receiver_acmode**

user_test_receiver_acmode _string_

**Read-write** pin attribute. Specifies the name of the test receiver pin for AC and DC mode
control.

**Related Information**

**user_test_receiver_data_output**

user_test_receiver_data_output _string_

**Read-write** pin attribute. Specifies the name of the test receiver input from the boundary
cell.

**Related Information**

```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```

```
Design For Test—pin Attributes
```
September 2017 1565 Product Version 17.1

**user_test_receiver_init_clock**

user_test_receiver_init_clock _string_

**Read-write** pin attribute. Specifies the name of the test receiver clock to latch data from the
boundary cell.

**Related Information**

**user_test_receiver_init_data**

user_test_receiver_init_data _string_

**Read-write** pin attribute. Specifies the name of the test receiver input from the boundary
cell.

**Related Information**

**user_to_core_data**

user_to_core_data _string_

**Read-write** pin attribute. Specify the name of the corresponding to-core data pin of a pad
pin on an I/O pad instance. It is possible to specify different to-core data pins for I/O pad cells
that have more that one pad pin by setting this attribute on each of the I/O cells pad pins. This
can be useful in the case of multi-pad instances such as SERDES blocks.

_to_core_data_pin_name pad_cell_instance_pad_pin_name_

**Note:** An inversion on the data path is specified using the! character in front of the to_core
pin name.

**Related Information**

```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: add_jtag_boundary_scan
```

```
Design For Test—pin Attributes
```
September 2017 1566 Product Version 17.1

**user_to_core_enable**

user_to_core_enable _string_

_Default:_ none

**Read-write** pin attribute. Specify the name of the corresponding to-core enable pin of a pad
pin on an I/O pad instance. It is possible to specify different to-core enable pins for I/O pad
cells that have more that one pad pin by setting this attribute on each of the I/O cells pad pins.
This can be useful in the case of multi-pad instances such as SERDES blocks.

**Related Information**

**wrapper_control**

wrapper_control {false | true }

_Default:_ false

**Read-write** pin attribute. Specifies that a wrapper control signal is applied to the pin.

**Related Information**

```
Affects this command: add_jtag_boundary_scan
```
```
Related attributes: (hpin) wrapper_control on page 1480
(hport) wrapper_control on page 1485
(port) wrapper_control on page 1574
```

```
Design For Test—pin Attributes
```
September 2017 1567 Product Version 17.1

**wrapper_segment**

wrapper_segment _string_

**Read-write** pin attribute. Lists the wrapper segments associated with the pin.

**Related Information**

**wrapper_type**

wrapper_type {dedicated | shared}

**Read-write** pin attribute. Specifies whether the wrapper segment associated with the pin is
a dedicated or shared wrapper segment.

**Related Information**

```
Set by this command: add_core_wrapper_cell
Related attributes: (hpin) wrapper_segment on page 1480
(hport) wrapper_segment on page 1485
(port) wrapper_segment on page 1574
```
```
Set by this command: add_core_wrapper_cell
Related attributes: (hpin) wrapper_type on page 1481
(hport) wrapper_type on page 1486
(port) wrapper_type on page 1574
```

```
Design For Test—port Attributes
```
September 2017 1568 Product Version 17.1

**port Attributes**

**dft_driven_by_clock**

dft_driven_by_clock {false | true}

**Read-only** port attribute. Indicates whether this port is driven by a clock.

**Related Information**

**dft_enable_hookup_pin**

dft_enable_hookup_pin _pin_

**Read-write** port attribute. Specifies the enable hookup pin for a bidirectional port with a
bidrectional pad attached to it.

When a bidirectional pad is attached to a bidirectional port, the pad must be configured in the
proper direction during test. Usually this is done by inserting a test point at the
from_core_enable or to_core_enable pin of the pad.

The test point is inserted using the fix_pad_cfg command, or using the -configure_pad
option when defining the scan chains, and the shift-enable and test-mode test signals. You
can use this attribute to specify the hookup pin to be used when the test point is inserted.

Usually during bidirectional compression, the misr_read signal is connected to the
from_core_enable pin of the pad cell connected to the bidirectional scan data input port.
You can use this attribute to specify the hookup pin to which the misr_read signal must be
connected.

**Related Information**

```
Affected by this command: connect_scan_chains
Related attributes: (pin) dft_driven_by_clock on page 1560
(hport) dft_driven_by_clock on page 1482
```
```
Related commands: fix_pad_cfg
define_scan_chain
define_shift_enable
define_test_mode
```

```
Design For Test—port Attributes
```
September 2017 1569 Product Version 17.1

**dft_enable_hookup_polarity**

dft_enable_hookup_polarity {low | high}

**Read-write** port attribute. Indicates the value to drive the dft_enable_hookup_pin to
configure the pad in output mode.

In the case of bidirectional compression, if the polarity is low, the misr_read signal is
inverted before connecting it to the dft_enable_hookup_pin.

In the case of pad configuration for test, if the polarity is low, the test point required to activate
or block the from_core_enable pin will be inverted when the test point is inserted.

**Related Information**

**dft_opcg_domain_clock_pin**

dft_opcg_domain_clock_pin {false | true}

_Default_ : false

**Read-write** port attribute. This attribute is set in the scan abstract and specifies whether
this input port is connected to an OPCG test clock.

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

```
Related commands: fix_pad_cfg
define_scan_chain
define_shift_enable
define_test_mode
```
```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_clock_pin on page 1560
(hport) dft_opcg_domain_clock_pin on page 1482
```

```
Design For Test—port Attributes
```
September 2017 1570 Product Version 17.1

**dft_opcg_domain_fanout_pin**

dft_opcg_domain_fanout_pin _pin_list_

**Read-write** port attribute. This attribute is set in the scan abstract and returns a list of input
pins or ports that are directly feeding the output port.

In this case, the clock domain propagated from this output port should be the same as the
clock domain from the corresponding input ports.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

**dft_opcg_domain_launch_clock**

dft_opcg_domain_launch_clock _pin_list_

**Read-write** port attribute. This attribute is set in the scan abstract and returns a list of clock
pins that correspond to the clock domain that launch the data on this output port. The
information is used to propagate the clock domain from this output port of the abstract model.

If the data is launched by an internal clock domain that has no corresponding output port, an
empty string will be included. In this case, UNKNOWN will be propagated from this output port
of the abstract model.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_fanout_pin on page 1474
(hport) dft_opcg_domain_fanout_pin on page 1482
(pin) dft_opcg_domain_fanout_pin on page 1560
```

```
Design For Test—port Attributes
```
September 2017 1571 Product Version 17.1

**Related Information**

**dft_opcg_domain_se_input_pin**

dft_opcg_domain_se_input_pin _se_pin_

**Read-write** port attribute. This attribute is set in the scan abstract and specifies the input
pin of the blocking shift enable signal that corresponds to this clock port.

**Note:** This attribute applies only to clock input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

```
Set by this command: write_dft_abstract_model
```
```
Related attributes: (hpin) dft_opcg_domain_launch_clock on page 1474
(hport) dft_opcg_domain_launch_clock on page 1483
(pin) dft_opcg_domain_launch_clock on page 1561
```
```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_se_input_pin on page 1475
(hport) dft_opcg_domain_se_input_pin on page 1484
(pin) dft_opcg_domain_se_input_pin on page 1562
```

```
Design For Test—port Attributes
```
September 2017 1572 Product Version 17.1

**dft_opcg_domain_unfenced_capture**

dft_opcg_domain_unfenced_capture { _clock_pin_list_ | NONE | INTERNAL | ""}

**Read-write** port attribute. This attribute is set in the scan abstract and indicates whether
additional domain blocking is required at this input port of the abstract model.

The attribute can have the following values:

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

```
clock_pin_list Specifies the list of clock pins which capture the data without
fencing. When the pin is driven by a clock domain other than the
ones listed, additional fencing logic is required.
INTERNAL Indicates that the data is captured by an internal clock domain
that has no corresponding output port. In this case, additional
domain blocking will be required.
NONE Indicates that the data is not captured by any flop. It implies that
all endpoints of this pin are fenced.
"" An empty string will be treated like INTERNAL.
```
```
Set by this command: write_dft_abstract_model
Related attributes: (hpin) dft_opcg_domain_unfenced_capture on
page 1476
(hport) dft_opcg_domain_unfenced_capture on
page 1484
(pin) dft_opcg_domain_unfenced_capture on
page 1562
```

```
Design For Test—port Attributes
```
September 2017 1573 Product Version 17.1

**dft_sdi_output_hookup_pin**

dft_sdi_output_hookup_pin

**Read-write** port attribute. Specifies the output hookup pin of the bidirectional scan data
input port when it functions as an output port while reading out the MISR signature during
compression.

**Note:** This attribute applies to a bidirectional port that serves as a scan-in of a compressed
scan chain.

**Related Information**

**dft_sdo_input_hookup_pin**

dft_sdi_input_hookup_pin

**Read-write** port attribute. Specifies the input hookup pin of the bidirectional scan data
output port when it functions as an input port for the scan unloading operation during
compression.

**Note:** This attribute applies only to a bidirectional port that serves as a scan-out of a
compressed scan chain.

**Related Information**

```
Affected by this command: compress scan_chain
```
```
Affected by this command: compress scan_chain
```

```
Design For Test—port Attributes
```
September 2017 1574 Product Version 17.1

**wrapper_control**

wrapper_control {false | true }

_Default:_ false

**Read-write** port attribute. Specifies that a wrapper control signal is applied to the port.

**Related Information**

**wrapper_segment**

wrapper_segment _string_

**Read-write** port attribute. Lists the wrapper segments associated with the port.

**Related Information**

**wrapper_type**

wrapper_type {dedicated | shared}

**Read-write** port attribute. Specifies whether the wrapper segment associated with the port
is a dedicated or shared wrapper segment.

**Related Information**

```
Related attributes: (hpin) wrapper_control on page 1480
(hport) wrapper_control on page 1485
(pin) wrapper_control on page 1566
```
```
Set by this command: add_core_wrapper_cell
Related attributes: (hpin) wrapper_segment on page 1480
(hport) wrapper_segment on page 1485
(pin) wrapper_segment on page 1567
```
```
Set by this command: add_core_wrapper_cell
Related attributes: (hpin) wrapper_type on page 1481
(hport) wrapper_type on page 1486
(pin) wrapper_type on page 1567
```

```
Design For Test—programmable_direct_access_function Attributes
```
September 2017 1575 Product Version 17.1

**programmable_direct_access_function Attributes**

**active**

active {high | low}

**Read-only** programmable_direct_access_function attribute. Returns the active
value of the PMBIST direct access function signal at the hook-up point.

**Related Information**

**design**

design _design_

**Read-only** programmable_direct_access_function attribute. Returns the design to
which this programmable_direct_access_function belongs.

**dft_hookup_pin**

dft_hookup_pin { _pin_ | _port_ }

**Read-only** programmable_direct_access_function attribute. Returns the path to the
pin or port where the direct access function actually hooks up inside the core.

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** programmable_direct_access_function attribute. Returns the polarity of
the hookup pin of the direct access function.

```
Set by this constraint: define_pmbist_direct_access
Related attributes: source on page 1576
```
```
Set by this constraint: define_pmbist_direct_access
```

```
Design For Test—programmable_direct_access_function Attributes
```
September 2017 1576 Product Version 17.1

**Related Information**

**source**

source {pin | port}

**Read-only** programmable_direct_access_function attribute. Returns the hook-up
pin or port from where to make the connection for this PMBIST direct access function.

**Related Information**

```
Set by this constraint: define_pmbist_direct_access
```
```
Set by this constraint: define_pmbist_direct_access
Related attributes: active on page 1575
```

```
Design For Test—root Attributes
```
September 2017 1577 Product Version 17.1

**root Attributes**

**dft_apply_sdc_constraints**

dft_apply_sdc_constraints {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, SDC constraints for DFT constructs are
applied during boundary-scan insertion, scan connection and xor compression without
masking. The SDC constraints are applied when the relevant commands to insert those DFT
constructs are run. The SDC constraints can be written out using the write_sdc command.

**Related Information**

**dft_auto_identify_shift_register**

dft_auto_identify_shift_register {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, automatically identifies functional shift register
segments.

**Related Information**

```
Affects these commands: compress_scan_chains
connect_scan_chains
add_jtag_boundary_scan
add_jtag_macro
```
```
Affects this command: syn_map
```

```
Design For Test—root Attributes
```
September 2017 1578 Product Version 17.1

**dft_boundary_cell_module_prefix**

dft_boundary_cell_module_prefix _string_

_Default:_ ""

**Read-write** root attribute. Specifies the prefix for the module names of boundary-scan cells
added during the insertion of the boundary-scan logic.

**Related Information**

**dft_clock_waveform_divide_fall**

dft_clock_waveform_divide_fall _integer_

_Default:_ 100

**Read-write** root attribute. Used with the dft_clock_waveform_fall attribute to specify
the time that the falling edge occurs with respect to the beginning of the clock period. The time
is specified as a percentage of the period and is derived by dividing
dft_clock_waveform_fall by dft_clock_waveform_divide_fall.

The attribute value is applied by the define_test_clock command in lieu of specifying the
command option divide_fall and is used by all auto-generated test-clocks defined having
run the check_dft_rules command.

**Related Information**

**dft_clock_waveform_divide_period**

dft_clock_waveform_divide_period _integer_

_Default:_ 1

**Read-write** root attribute. Used with the dft_clock_waveform_divide attribute to specify
the clock period interval. The clock period is specified in picoseconds and is derived by dividing
dft_clock_waveform_period by dft_clock_waveform_divide_period. The attribute
value is applied by the define_test_clock command in lieu of specifying the command
option divide_period and is used by all auto-generated test-clocks defined having run the
check_dft_rules command.

```
Affects this command: add_jtag_boundary_scan
```
```
Affects this command: define_test_clock
```

```
Design For Test—root Attributes
```
September 2017 1579 Product Version 17.1

**Related Information**

**dft_clock_waveform_divide_rise**

dft_clock_waveform_divide_rise _integer_

_Default:_ 100

**Read-write** root attribute. Used with the dft_clock_waveform_rise attribute to specify
the time that the rising edge occurs with respect to the beginning of the clock period. The time
is specified as a percentage of the period and is derived by dividing
dft_clock_waveform_rise by dft_clock_waveform_divide_rise The attribute
value is applied by the define_test_clock command in lieu of specifying the command
option divide_rise and is used by all auto-generated test-clocks defined having run the
check_dft_rules command.

**Related Information**

**dft_clock_waveform_fall**

dft_clock_waveform_fall _integer_

_Default:_ 90

**Read-write** root attribute. Used with the dft_clock_waveform_divide_fall to
specify the time that the falling edge occurs with respect to the beginning of the clock period.
The time is specified as a percentage of the period and is derived by dividing
dft_clock_waveform_fall by dft_clock_waveform_divide_fall. The attribute
value is applied by the define_test_clock command in lieu of specifying the command
option -fall and is used by all auto-generated test-clocks defined having run the
check_dft_rules command.

**Related Information**

```
Affects this command: define_test_clock
```
```
Affects this command: define_test_clock
```
```
Affects this command: define_test_clock
```

```
Design For Test—root Attributes
```
September 2017 1580 Product Version 17.1

**dft_clock_waveform_period**

dft_clock_waveform_period _integer_

_Default:_ 50000

**Read-write** root attribute. Used with the dft_clock_waveform_divide_period
attribute to specify the clock period interval. The clock period is specified in picoseconds and
is derived by dividing dft_clock_waveform_period by
dft_clock_waveform_divide_period.The attribute value is applied by the
define_test_clock command in lieu of specifying the command option -period and is
used by all auto-generated test-clocks defined having run the check_dft_rules command.

**Related Information**

**dft_clock_waveform_rise**

dft_clock_waveform_rise _integer_

_Default:_ 50

**Read-write** root attribute. Used with the dft_clock_waveform_divide_rise attribute
to specify the time that the rising edge occurs with respect to the beginning of the clock
period. the clock period interval. The time is specified as a percentage of the period and is
derived by dividing dft_clock_waveform_rise by
dft_clock_waveform_divide_rise.The attribute value is applied by the
define_test_clock command in lieu of specifying the command option -rise and is
used by all auto-generated test-clocks defined having run the check_dft_rules command.

**Related Information**

**dft_enable_opcg2_0**

dft_enable_opcg2_0 {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether OPCG features 2.0 are enabled. Set this
attribute to false to use the old implementation.

```
Affects this command: define_test_clock
```
```
Affects this command: define_test_clock
```

```
Design For Test—root Attributes
```
September 2017 1581 Product Version 17.1

**dft_enable_wir_function_check**

dft_enable_wir_function_check {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether test signals with types other than
compression_enable, spread_enable, wint, wext, select_serial, select_bypass, or custom
should be allowed to be implemented as Wrapper Instruction Register (WIR) bits.

When you disable this check by setting the attribute to false, you are responsible for adding
to the WIR test signals with valid functions and for programming them.

**dft_exclude_tdrc_fail_seg**

dft_exclude_tdrc_fail_seg {false | true}

_Default_ : false

**Read-write** root attribute. When set to true,automatically excludes abstract segments
that fail the DFT rules from scan chain connection.

**Related Information**

**dft_fence_slow_speed_domains**

dft_fence_slow_speed_domains {false | true}

_Default_ : false

**Read-write** root attribute. Controls additon of blocking logic for slow clock domains.

**Related Information**

```
Affects this command: connect_scan_chains
```
```
Affects this command: connect_scan_chains
```

```
Design For Test—root Attributes
```
September 2017 1582 Product Version 17.1

**dft_generate_et_no_testpoint_file**

dft_generate_et_no_testpoint_file {false | true}

_Default_ : false

**Read-write** root attribute. Controls the automatic generation of the _design_ .noTpfile by
the write_dft_deterministic_test_points and
write_dft_lbist_test_points commands. This file contains a list of modules,
instances, nets, and pins that have been constrained, thus preventing test point insertion on
them.

This file is passed to Encounter Test via the notpfile keyword of the
analyze_random_resistance and analyze_deterministic_faults commands.

**Related Information**

**dft_identify_internal_test_clocks**

dft_identify_internal_test_clocks {false | true | no_cgic_hier}

_Default_ : false

**Read-write** root attribute. Indicates whether the DFT rule checker must identify the output
pins of multi-input combinational gates and the clock output pins of the clock-gating instances
in the clock path as separate test clocks in the same DFT clock domain as its root-level test
clock.

This attribute can have the following values:

```
Affects these commands: add_analyzed_test_points
write_dft_deterministic_test_points
write_dft_lbist_test_points
```
```
false Prevents that output pins of multi-input combinational gates and
the clock output pins of the clock-gating instances in the clock
path are identified as separate test clocks.
no_cgic_hier Prevents that the clock output pins of the clock-gating instances
are identified as separate test clocks. However, output pins of
multi-input combinational gates in the clock path are identified.
```

```
Design For Test—root Attributes
```
September 2017 1583 Product Version 17.1

The internal test clocks and their associated combinational logic gates are listed in the report
generated by the report_scan_setup command.

**Note:** The internal test clocks are only identified for those multi-input combinational cells that
are mapped to a technology component.

**Related Information**

**dft_identify_non_boundary_shift_registers**

dft_identify_non_boundary_shift_registers {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the
identify_shift_registers_scan_segments command should identify only
non-boundary shift registers.

**Related Information**

**dft_identify_shared_wrapper_cells**

dft_identify_shared_wrapper_cells {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the IEEE 1500 wrapper analysis code will trace
through the boundary logic to identify the functional flop(s) to be used as the test flop in the
IEEE 1500 shared wrapper cells.

The wrapper analysis is run during synthesis when you set this attribute set to true, or when
you use the identify_shared_wrapper_cells_in_design command. During
mapping, boundary flops will be mapped to scan flops for DFT and will be excluded from
automatic shift-register identification and multi-bit cell merging.

```
true Requests to identify both the output pins of multi-input
combinational gates and the clock output pins of the
clock-gating instances in the clock path as separate test clocks.
```
```
Affects this command: check_dft_rules
```
```
Affects this command: identify_shift_registers_scan_segments
```

```
Design For Test—root Attributes
```
September 2017 1584 Product Version 17.1

**Related Information**

**dft_identify_test_signals**

dft_identify_test_signals {true | false}

_Default_ : true

**Read-write** root attribute. Indicates whether the DFT rule checker can automatically assign
a test mode signal for each top-level pin that is traceable from the async set or reset pin of a
flip-flop. To prevent auto identification, set this attribute to false.

**Related Information**

**dft_identify_top_level_test_clocks**

dft_identify_top_level_test_clocks {true | false}

_Default_ : true

**Read-write** root attribute. Indicates whether the DFT rule checker can automatically assign
a _test clock_ for each top-level clock pin that is traceable from the clock pin of a flip-flop, and
a corresponding _test-clock domain._ To prevent auto identification, set this attribute to
false.

**Related Information**

```
Affects these commands: identify_shared_wrapper_cells_in_design
```
```
syn_map
```
```
Affects this command: check_dft_rules
```
```
Affects this command: check_dft_rules
```

```
Design For Test—root Attributes
```
September 2017 1585 Product Version 17.1

**dft_identify_xsource_violations_from_timing_models**

dft_identify_xsource_violations_from_timing_models {false | true}

_Default_ : false

**Read-write** root attribute. Indicates whether the DFT rule checker can automatically
identify x-source violations from output pins of timing models. To enable automatic
identification, set this attribute to true.

**Related Information**

**dft_include_controllable_pins_in_abstract_model**

dft_include_controllable_pins_in_abstract_model {allmodes | none | test_setup}

_Default:_ allmodes

**Read-write** root attribute. Controls how design output pins which are controllable from
design input pins under tied-constant propagation setup and test setup propagation are
written to the native or CTL abstract models. This attribute can have the following values:

```
Affects this command: check_dft_rules -advanced
```
```
allmodes Defines all design-level output signals which can be traced back to
a design-level input signal for both tied-constant propagation setup
run separately from test setup propagation as DFT controllable by
that input signal. If the output signal cannot be traced back to an
input signal and if the output pin is a constant, the test signal is
defined on it.
```
```
Note: Test setup propagation is also referred to as test_setup.
none Prevents writing out any additional information for design-level
output signals which can be traced back to a design-level input
signal for all propagation analysis modes.
```

```
Design For Test—root Attributes
```
September 2017 1586 Product Version 17.1

**Related Information**

**dft_include_test_signal_outputs_in_abstract_model**

dft_include_test_signal_outputs_in_abstract_model {true | false}

_Default_ : true

**Read-write** root attribute. Enables writing output signals whose values are constant in test
setup, and output signals assigned to tied constant values, as test mode signals in the native
abstract model and as constants in the CTL abstract models.

**Related Information**

```
test_setup Defines all design-level output signals which can be traced back to
a design-level input signal under test setup propagation as DFT
controllable by that input signal. If the output signal cannot be
traced back to an input signal because the output pin is a constant
under test_setup, a test signal is defined for the output pin.
```
```
Note: The dft_include_test_signal_outputs_in_abstract_model
root attribute (default true) controls the writing of output signals to
the abstract models for outputs signals
```
```
■ whose values are constant under test_setup propagation
```
```
■ assigned to tied constant values
```
```
Note: Test setup propagation refers to the propagation of
tied-constants, test-mode and shift-enable signals.
```
```
Affects this command: write_dft_abstract_model
Affected by this attribute: dft_include_test_signal_outputs_in_abstract_model on
page 1586
```
```
Affects this command: write_dft_abstract_model
Affects this attribute: dft_include_controllable_pins_in_abstract_model on
page 1585
```

```
Design For Test—root Attributes
```
September 2017 1587 Product Version 17.1

**dft_jtag_instance_name**

dft_jtag_instance_name _string_

_Default_ : JTAG_MODULE

**Read-write** root attribute. Specifies the instance name of the JTAG macro.

**Related Information**

**dft_jtag_module_name**

dft_jtag_module_name _string_

_Default_ : JTAG_MACRO

**Read-write** root attribute. Specifies the module name of the JTAG macro.

**Related Information**

**dft_modedef_internal**

dft_modedef_internal {false | true}

_Default_ : false

**Read-write** root attribute. Specifies to use the INTERNAL version of Modus’ MODEDEF files.
These files should be used when the functional pins of the chip will not be tester contacted.

**Related Information**

```
Affects these commands: add_jtag_boundary_scan
add_jtag_macro
```
```
Affects these commands: add_jtag_boundary_scan
add_jtag_macro
```
```
Affects these commands: analyze_atpg_testability
write_dft_atpg
```

```
Design For Test—root Attributes
```
September 2017 1588 Product Version 17.1

**dft_opcg_block_input_to_flop_paths**

dft_opcg_block_input_to_flop_paths {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to the block input ports to the flop paths.

When you perform synthesis on a block In a bottom-up test synthesis flow, and you apply test
clocks to the block that are generated by OPCG domain macros located outside the block,
you must set this attribute to true. In this case, the input data is typically coming from a
different clock domain. When this attribute is enabled, the tool propagates unknown clocks
from the primary inputs that are not defined as test clocks.

When you process the top level in test synthesis flow with OPCG logic insertion, the input
data typically comes from the tester, which is static. In that case, blocking is not required on
the sink of an input port to the flop path.

**Related Information**

**dft_opcg_domain_blocking**

dft_opcg_domain_blocking {false | true}

_Default_ : false

**Read-write** root attribute. Enables OPCG domain blocking.

**elated Information**

```
Affects this command: connect_scan_chains
```
```
Affects this command: add_opcg
Related command: define_opcg_domain
```

```
Design For Test—root Attributes
```
September 2017 1589 Product Version 17.1

**dft_prefix**

dft_prefix _string_

_Default_ : DFT_

**Read-write** root attribute. Specifies the prefix for instances of added control logic, and the
base names for any scan-data input, scan-data output, shift-enable, scan_clock_a and
scan_clock_b ports or ports for compression test signals created during test synthesis.

The base names are _prefix_ SDI_, _prefix_ SDO_, _prefixSEN_, prefixsclk_a_ _ or
_prefix_ sclk_b_, _prefix_ compression_enable, _prefix_ spreader, _prefixmask_load_ ,
_prefix_ mask_enable, _prefix_ mask_sdi, _prefix_ mask_sdo (depending on the pin type).

**Related Information**

_._

**dft_propagate_test_signals_from_hookup_pins_only**

dft_propagate_test_signals_from_hookup_pins_only {false | true}

_Default_ : false

**Read-write** root attribute. Controls constant propagation from the pin specified by a test
signal’s pin attribute. Set this attribute to true to disable constant propagation from the pin
specified by the pin test_signal attribute.

**Related Information**

```
Affects these commands: compress_scan_chains
connect_scan_chains
define_scan_chain
```
```
Affects this command: check_dft_rules
Related constraints: define dft shift_enable
define_test_mode
```

```
Design For Test—root Attributes
```
September 2017 1590 Product Version 17.1

**dft_report_empty_test_clocks**

dft_report_empty_test_clocks {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether the DFT rule checker and the
report_scan_setup command should report information on test clocks and their edges
that do not drive any registers. By default, this information is not reported.

**Related Information**

**dft_rtl_insertion**

dft_rtl_insertion { false | true }

_Default:_ false

**Read-write** root attribute. Enables a DFT RTL insertion flow. When set to true, the
user-supplied RTL files will be updated with the RTL constructs for the inserted JTAG macro
and MBIST structures using the write_dft_rtl_model command.

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

```
Affects these commands: check_dft_rules
report_scan_setup
```
```
Affects these commands: add jtag_macro
add_pmbist
```

```
Design For Test—root Attributes
```
September 2017 1591 Product Version 17.1

**dft_scan_style**

dft_scan_style {muxed_scan | clocked_lssd_scan}

_Default_ : muxed_scan

**Read-write** root attribute. Specifies the scan style for all designs read in. This attribute can
have the following values:

Set the appropriate scan style before running check_dft_rules since the DFT rules vary
with different scan styles. If no scan style is set, the tool assumes muxed_scan style.

**Related Information**

**dft_scanbit_waveform_analysis**

dft_scanbit_waveform_analysis {false | true}

_Default_ : false

**Read-write** root attribute. When set to true, additional analysis of the test clock
waveforms is performed to determine if a non-scan flop in an analyzed preserved segment or
analyzed scan chain is a scan-bit or a lockup flop.

**Note:** To determine whether a non-scan flop is a scan-bit or lockup flop, the registers of the
scan chain segment must pass the DFT rule checks.

**Related Information**

```
clocked_lssd_scan Selects the clocked LSSD scan style
muxed_scan Selects the muxed scan style
```
```
Affects these commands: check_dft_rules
connect_scan_chains
report_scan_registers
syn_map
```
```
Affects these commands: define_scan_preserved_segement -analyze
define_scan_chain -analyze
```

```
Design For Test—root Attributes
```
September 2017 1592 Product Version 17.1

**dft_sdc_input_port_delay**

dft_sdc_input_port_delay _float_

_Default_ : 0.0

**Read-write** root attribute. Specifies the I/O delay (in ps) to be applied through the
set_input_delay command on all DFT-related input ports when DFT SDC generation is
enabled.

**dft_sdc_output_port_delay**

dft_sdc_output_port_delay _float_

_Default_ : 0.0

**Read-write** root attribute. Specifies the I/O delay (in ps) to be applied through the
set_output_delay command on all DFT-related output ports when DFT SDC generation
is enabled.

**dft_shared_wrapper_through**

dft_shared_wrapper_through {buffers | inverters_and_buffers | combinational}

**Read-write** root attribute. Specifies whether the 1500 wrapper analysis code will trace
through the boundary logic to identify the functional flop(s) to be used as the test flop in the
IEEE 1500 shared wrapper cells.

**Note:** You must specify the value that is appropriate for your flow before running the 1500
wrapper analysis.

This attribute can have the following values:

```
buffers Identifies a functional flop as the boundary flop if it is
mapped to a scan flop for DFT and is directly connected
to the core pin through a series of buffers.
combinational Identifies a functional flop as the boundary flop if it is
mapped to a scan flop for DFT and is directly connected
to the core pin through complex combinational logic.
inverters_and_buffers Identifies a functional flop as the boundary flop if it is
mapped to a scan flop for DFT and is directly connected
to the core pin through a series of inverters and buffers.
```

```
Design For Test—root Attributes
```
September 2017 1593 Product Version 17.1

**Related Information**

**dft_shift_register_identification_mode**

dft_shift_register_identification_mode {test_setup_shiftenable | test_setup
| logical_only | testmode_only | testmode_shiftenable}

_Default_ : test_setup_shiftenable

**Read-write** root attribute. Controls propagation of constants and test signals when
identifying shift registers. This attribute can have the following values:

**Related Information**

**dft_shift_register_max_length**

dft_shift_register_max_length _integer_

_Default_ : inf

**Read-write** root attribute. Specifies the maximum sequential length of the shift register for
auto-identification.

```
Affects this attribute: dft_shared_wrapper_flop on page 1491
```
```
logical_only Does not perform any constant value propagation.
test_setup Propagates constant values and test signal values.
test_setup_shiftenable Propagates logical constants, test-mode and shift-enable
signal values.
testmode_only Propagates test-mode signal values only.
testmode_shiftenable Propagates test-mode and shift-enable signal values.
```
```
Affects these commands: identify_shift_register_scan_segments
syn_map
Affected by this attribute: dft_auto_identify_shift_register on page 1577
```

```
Design For Test—root Attributes
```
September 2017 1594 Product Version 17.1

**Related Information**

**dft_shift_register_min_length**

dft_shift_register_max_length _integer_

_Default_ : 2

**Read-write** root attribute. Specifies the minimum sequential length of the shift register for
auto-identification.

**Related Information**

**dft_true_time_flow**

dft_true_time_flow {false | true}

_Default_ : false

**Read-write** root attribute. Controls generation of the Encounter Test true time use model
script which allows access to all flows supported by the true time script.

**Related Information**

```
Affects this command: syn_map
```
```
Affected by this attribute: dft_auto_identify_shift_register on page 1577
```
```
Affects this command: syn_map
Affected by this attribute: dft_auto_identify_shift_register on page 1577
```
```
Affects this command: write_dft_atpg
```

```
Design For Test—root Attributes
```
September 2017 1595 Product Version 17.1

**dft_wait_for_license**

dft_wait_for_license {false | true}

_Default_ : false

**Read-write** root attribute. Specifies that DFT commands which require an Encounter Test
license, wait for a license to become available. By default, the command will fail if the required
license is not available.

**Note:** The time that a command can wait for a license is controlled by the value of the -wait
option of the genus command.

**et_license_options**

et_license_options _string_

**Read-write** root attribute. Specifies a string of options you want to pass to the et command
when an advanced DFT feature in RTL Complier invokes the Encounter Test software.

Examples of options you might want to pass to the et command are:

For a complete list of the options, refer to _Command Line Reference_ (of the Encounter Test
documentation).

**Related Information**

```
-architect Use applicable Encounter Test Architect licenses first.
-nolicpromote Disable automatic license promotion. Instead, wait for the first
applicable license to free up before proceeding.
-showlic Causes the application(s) invoked to print out what license is
being checked out.
-truetime Use applicable Encounter Test True Time licenses first.
```
```
Affects these commands: analyze_scan_compressibility
analyze_atpg_testability
add_analyzed_test_points
report_test_power -atpg option
```

```
Design For Test—root Attributes
```
September 2017 1596 Product Version 17.1

**pmbist_enable_multiple_views**

pmbist_enable_multiple_views {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether more than one view of a memory can be
specified as a target for PMBIST.

When set to true, a _logical wrapper_ and either a _memory wrapper_ or a memory module
can be the two different views of a given memory that must be included in a common target
group within the configuration file for PMBIST insertion to allow both views to be tested by
PMBIST.

**Related Information**

**unmap_scan_flops**

unmap_scan_flops {false | not_mapped_for_dft | true}

_Default_ : false

**Read-write** root attribute. Controls the selective unmapping and remapping of scan
flip-flops during synthesis. (During synthesis optimization, a mapped instance can be
unmapped to generic logic and then be remapped to a cell from one of the technology
libraries.) This attribute can have the following values:

```
Affects this command: add_pmbist
```
```
false Prevents unmapping of scan flip-flops. However, during
optimization a scan register instance can still be replaced by a
different library cell to meet synthesis constraints. Using this
setting, you can retain the scan chain connectivity while still
allowing optimization of the scan registers.
not_mapped_for_dft Allows unmapping and remapping of scan flip-flops that were
not mapped for DFT.
true Allows unmapping of all scan flip-flops. This implies that during
optimization the flip-flops can loose their scan connectivity.
Therefore, you must run the connect_scan_chains
command to recreate any scan chains in the design.
```

```
Design For Test—root Attributes
```
September 2017 1597 Product Version 17.1

**Related Information**

```
Affects these commands: syn_generic
```

```
Design For Test—scan_chain Attributes
```
September 2017 1598 Product Version 17.1

**scan_chain Attributes**

**body**

body _string_

**Read-only** scan_chain attribute. Returns the name of the body segment of the
user-specified scan chain.

**Related Information**

**complete**

complete {true | false}

**Read-only** scan_chain attribute. Indicates if the user-defined scan chain was completely
user-specified (true) or was completed by analysis (false).

If a scan chain is marked complete, it means that all its components were specified through
options of the define_scan_chain constraint, that is, the scan-data input and output, and
the head, tail, and body segments were all specified by the user.

**Related Information**

**design**

design _design_

**Read-only** scan_chain attribute. Returns the design to which this scan_chain belongs.

**dft_hookup_pin_sdi**

dft_hookup_pin_sdi { _pin_ | _port_ }

**Read-only** scan_chain attribute. Returns the pin or port used by the tool to make the scan
data input connection to the core logic.

```
Set by this constraint: define_scan_chain
```
```
Set by this constraint: define_scan_chain
```

```
Design For Test—scan_chain Attributes
```
September 2017 1599 Product Version 17.1

**Related Information**

**dft_hookup_pin_sdo**

dft_hookup_pin_sdo { _pin_ | _port_ }

**Read-only** scan_chain attribute. Returns the pin or port used by the tool to make the the
scan data output connection from the core logic.

**Related Information**

**domain**

domain _string_

**Read-only** scan_chain attribute. Returns the DFT clock domain associated with the
user-specified scan chain.

**Related Information**

**edge**

edge {rise | fall | any}

**Read-only** scan_chain attribute. Returns the edge of the DFT clock domain associated
with the user-specified scan chain.

```
Affected by these commands: define dft abstract_segment
```
```
define_scan_chain
```
```
Affected by these commands: define dft abstract_segment
define_scan_chain
```
```
Set by this constraint: define_scan_chain
Related attribute: (actual_scan_chain) domain on page 1409
```

```
Design For Test—scan_chain Attributes
```
September 2017 1600 Product Version 17.1

**Related Information**

**head**

head _string_

**Read-only** scan_chain attribute. Returns the name of the head segment of the
user-specified scan chain.

**Related Information**

**max_length**

max_length _integer_

**Read-only** scan_chain attribute. Returns the maximum length that was allowed for this
user-specified scan chain. This length might be slightly different than the actual length.

**Related Information**

**non_shared_scan_out**

non_shared_scan_out {false | true}

**Read-only** scan_chain attribute. Controls whether the non-shared scan-data output port
of this scan chain will be written as an "ignored output" pin constraint to the LEC do file. By
default, it is written as an "ignored output" pin constraint in the LEC do file.

You must set this attribute to true before connecting the scan chains.

```
Set by this constraint: define_scan_chain
```
```
Related attribute: (actual_scan_chain) edge on page 1409
```
```
Set by this constraint: define_scan_chain
```
```
Set by this constraint: define_scan_chain
```

```
Design For Test—scan_chain Attributes
```
September 2017 1601 Product Version 17.1

**Related Information**

**scan_clock_a**

scan_clock_a _string_

**Read-only** scan_chain attribute. Returns the path to the scan clock a (signal) of the scan
chain.

**Related Information**

**scan_clock_b**

scan_clock_b _string_

**Read-only** scan_chain attribute. Returns the path to the scan clock b (signal) of the scan
chain.

**Related Information**

```
Set by this command: connect_scan_chains
```
```
Related attribute: (actual_scan_chain) non_shared_scan_out on page 1411
```
```
Set by this constraint: define_scan_chain
Related attributes: (actual_scan_chain) scan_clock_a on page 1412
(actual_scan_segment) scan_clock_a on page 1423
(scan_segment) scan_clock_a on page 1616
```
```
Set by this constraint: define_scan_chain
Related attributes: (actual_scan_chain) scan_clock_b on page 1412
(actual_scan_segment) scan_clock_b on page 1424
(scan_segment) scan_clock_b on page 1616
```

```
Design For Test—scan_chain Attributes
```
September 2017 1602 Product Version 17.1

**scan_in**

scan_in _string_

**Read-only** scan_chain attribute. Returns the scan-data input pin of the user-specified
scan chain.

**Related Information**

**scan_out**

scan_out _string_

**Read-only** scan_chain attribute. Returns the scan-data output pin of the user-specified
scan chain.

**Related Information**

**sdi_compression_signal**

sdi_compression_signal _string_

**Read-only** scan_chain attribute. If the attribute returns mask_enable, the scan data input
pin of this chain is shared with the mask enable isgnal.

**Related Information**

```
Set by this constraint: define_scan_chain
Related attributes: (actual_scan_chain) scan_in on page 1413
(actual_scan_segment) scan_in on page 1424
(scan_segment) scan_in on page 1617
```
```
Set by this constraint: define_scan_chain
Related attributes: (actual_scan_chain) scan_out on page 1413
(actual_scan_segment) scan_out on page 1424
(scan_segment) scan_out on page 1617
```
```
Set by these commands: compress_scan_chains
Related attribute: (actual_scan_chain) sdi_compression_signal on page 1414
```

```
Design For Test—scan_chain Attributes
```
September 2017 1603 Product Version 17.1

**shared_output**

shared_output {true | false}

**Read-only** scan_chain attribute. Indicates if the scan-data output port of this
user-specified scan chain is shared with a functional port.

**Related Information**

**shared_select**

shared_select _string_

**Read-only** scan_chain attribute. Returns the control test signal for the mux of the shared
scan data output port.

**Related Information**

**shift_enable**

shift_enable _string_

**Read-only** scan_chain attribute. Returns the chain-specific shift-enable port or pin for the
muxed_scan scan style. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

```
Set by this constraint: define_scan_chain
Related attribute: (actual_scan_chain) shared_output on page 1414
```
```
Set by these commands: define_scan_chain
Related attribute: (actual_scan_chain) shared_select on page 1414
```
```
Set by this constraint: define_scan_chain
Related attributes: (actual_scan_chain) shift_enable on page 1415
(actual_scan_segment) shift_enable on page 1425
(scan_segment) shift_enable on page 1618
```

```
Design For Test—scan_chain Attributes
```
September 2017 1604 Product Version 17.1

**tail**

tail _string_

**Read-only** scan_chain attribute. Returns the name of the tail segment of the
user-specified scan chain.

**Related Information**

**terminal_lockup**

terminal_lockup {none | level_sensitive | edge_sensitive}

**Read-only** scan_chain attribute. Returns the type of the terminal lockup element inserted
at the tail end of the user-specified chain.This attribute can have the following values:

**Related Information**

```
Set by this constraint: define_scan_chain
```
```
edge-sensitive Indicates that the terminal lockup element inserted is a flip-flop.
level-sensitive Indicates that the terminal lockup element inserted is a latch.
none Indicates that a scan chain does not have a terminal lockup.
```
```
Set by this constraint: define_scan_chain
Related attribute: (actual_scan_chain) terminal_lockup on page 1415
```

```
Design For Test—scan_segment Attributes
```
September 2017 1605 Product Version 17.1

**scan_segment Attributes**

**active**

active {low | high}

**Read-only** scan_segment attribute. Specifies the active value of the shift-enable port at the
boundary of the blackbox in which this segment is defined.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**clock**

clock _string_

**Read-only** scan_segment attribute. Returns the clock port driving the flip-flops at the head
(shift-in position) of this user-defined scan segment.

**Note:** This attribute applies only to abstract scan segments. For other types of segments this
attribute has no value.

**Related Information**

**clock_edge**

clock_edge {fall | rise}

**Read-only** scan_segment attribute. Returns the active edge of the clock driving the
flip-flops at the head (shift-in position) of this user-defined scan segment.

```
Set by this constraint: define dft abstract_segment
Related attributes: (actual_scan_segment) active on page 1416
(test signal) active on page 1636
```
```
Set by this constraint: define dft abstract_segment
Related attribute: (actual_scan_segment) clock on page 1416
```

```
Design For Test—scan_segment Attributes
```
September 2017 1606 Product Version 17.1

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**connected_scan_clock_a**

connected_scan_clock_a {true | false}

**Read-only** scan_segment attribute. Indicates if the scan clock a port of the module
boundary is driven by external logic (preconnected) or if the scan clock a signal is internally
generated within the module boundary.

**Related Information**

**connected_scan_clock_b**

connected_scan_clock_b {true | false}

**Read-only** scan_segment attribute. Indicates if the scan clock b port of the module
boundary is driven by external logic (preconnected) or if the scan clock b signal is internally
generated within the module boundary.

**Related Information**

```
Set by this constraint: define dft abstract_segment
Related attribute: (actual_scan_segment) clock_edge on page 1417
```
```
Set by this constraint: define_scan_preserved_segement
Related attribute: (actual_scan_segment) connected_scan_clock_a on
page 1417
```
```
Set by this constraint: define_scan_preserved_segement
Related attribute: (actual_scan_segment) connected_scan_clock_b on
page 1417
```

```
Design For Test—scan_segment Attributes
```
September 2017 1607 Product Version 17.1

**connected_shift_enable**

connected_shift_enable {true | false}

**Read-only** scan_segment attribute. Indicates if the shift enable port of the module
boundary is driven by external logic (preconnected) or if the shift enable signal is internally
generated within the module boundary.

**Note:** This attribute applies only to abstract segments and preserved segments. For other
types of segments this attribute has no value.

**Related Information**

**core_wrapper**

core_wrapper {true | false}

**Read-write** scan_segment attribute. Indicates whether the segment was created for a core
wrapper cell.

**Related Information**

**core_wrapper_ports**

core_wrapper_ports { _pins_ | _ports_ }

**Read-write** scan_segment attribute. Specifies the pins or ports associated with this
wrapper segment. More than one port can be associated with a shared wrapper segment.

**Note:** This attribute only applies to segments for which the core_wrapper attribute is set to
true.

```
Set by these constraints: define dft abstract_segment
define_scan_preserved_segement
Related attribute: (actual_scan_chain) connected_shift_enable on
page 1408
(actual_scan_segment) connected_shift_enable on
page 1418
```
```
Set by this command: add_core_wrapper_cell
Related attribute: (active scan segment) core_wrapper on page 1418
```

```
Design For Test—scan_segment Attributes
```
September 2017 1608 Product Version 17.1

**Related Information**

**core_wrapper_type**

core_wrapper_type {dedicated | shared}

**Read-write** scan_segment attribute. Indicates whether this wrapper segment is shared or
dedicated.

**Note:** This attribute only applies to segments for which the core_wrapper attribute is set to
true.

**Related Information**

**core_wrapper_usage**

core_wrapper_usage {input_bounding | output_bounding}

**Read-write** scan_segment attribute. Indicates whether the wrapper segment is used for
input or output bounding.

Based on the fanout analysis from an input port or fanin analysis from an output port, the tool
identifies which sets of functional flops are used for input bounding (meaning that the wrapper
cells will load the test data when WINT=1 to test the core logic), or for output bounding
(meaning that the wrapper cell will load the test data when WEXT=1 to provide test data
external to the core to test the interconnect and surrounding logic. WINT and WEXT are
mutually exclusive signals.

**Note:** This attribute only applies to segments for which the core_wrapper attribute is set to
true.

**Related Information**

```
Set by this command: add_core_wrapper_cell
```
```
Set by this command: add_core_wrapper_cell
```
```
Set by this command: add_core_wrapper_cell
```

```
Design For Test—scan_segment Attributes
```
September 2017 1609 Product Version 17.1

**design**

design _design_

**Read-only** scan_segment attribute. Returns the design to which this scan_segment
belongs.

**dft_dont_scan**

dft_dont_scan {false | true}

_Default_ : false

**Read-write** scan_segment attribute. Controls the inclusion of the specified abstract
segment into a scan chain. This attribute can have the following values:

You must set this attribute prior to running the check_dft_rules command.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Note:** The tool will automatically set this attribute to true when the parent of the hierarchical
instance for which the abstract segment is defined has its dft_dont_scan attribute set to
true.

**Related Information**

```
false Allows the abstract segment to be included in a scan chain if it
passes the DFT rule checks.
true Prevents the abstract segment from being included in a scan
chain.
```
```
Affects these commands: check_dft_rules
connect_scan_chains
syn_map
Related attributes: (design) dft_dont_scan on page 1442
(hinst) dft_dont_scan on page 1466
(inst) dft_dont_scan on page 1488
(module) dft_dont_scan on page 1547
```

```
Design For Test—scan_segment Attributes
```
September 2017 1610 Product Version 17.1

**dft_status**

dft_status {Passes DFT Rules | Fails DFT Rules}

**Read-only** scan_segment attribute. Returns the DFT rule check (scan) status of a
segment.

**Note:** This attribute has no value if the DFT rule checker has not yet been run.

**Related Information**

**dft_tail_test_clock**

dft_tail_test_clock _string_

**Read-only** scan_segment attribute. Returns the top-level clock object that corresponds to
the clock port driving the flip-flops at the tail (shift-out position) of this segment.

This attribute applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

```
Fails DFT Rules Indicates that some flops of the segment failed the DFT rules.
Passes DFT Rules Indicates that all flops of the segment passed the DFT rules.
```
```
Set by this command: check_dft_rules
Related attributes: (hinst) dft_status on page 1469
(inst) dft_status on page 1492
```
```
Set by this command: check_dft_rules
Related attribute: (actual_scan_segment) dft_tail_test_clock on
page 1419
```

```
Design For Test—scan_segment Attributes
```
September 2017 1611 Product Version 17.1

**dft_tail_test_clock_edge**

dft_tail_test_clock_edge {rise | fall}

**Read-only** scan_segment attribute. Returns the active edge of the top-level clock object
that corresponds to the clock port driving the flip-flops at the tail (shift-out position) of this
segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**dft_test_clock**

dft_test_clock _string_

**Read-only** scan_segment attribute. Returns the top-level clock object that corresponds to
the clock port driving the flip-flops at the head (shift-in position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

```
Set by this command: check_dft_rules
Related attribute: (actual_scan_segment) dft_tail_test_clock_edge on
page 1419
```
```
Set by this command: check_dft_rules
Related attributes: (inst) dft_test_clock on page 1493
(actual_scan_segment) dft_test_clock on page 1420
```

```
Design For Test—scan_segment Attributes
```
September 2017 1612 Product Version 17.1

**dft_test_clock_edge**

dft_test_clock_edge {rise | fall}

**Read-only** scan_segment attribute. Returns the active edge of the top-level clock object
that corresponds to the clock port driving the flip-flops at the head (shift-in position) of this
segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**dft_violation**

dft_violation {abstract_testmode | clock | async set | async reset}
#(violation_Id_number)

**Read-only** scan_segment attribute. Returns the type of violation (abstract segment test
mode rule violation, clock rule violation or asynch rule violation) for the abstract segment
together with the violation ID number given by the check_dft_rules command.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Note:** This attribute has no value if the DFT rule checker has not yet been run, or for
segments that are not abstract segments.

**Related Information**

```
Set by this command: check_dft_rules
Related attributes: (inst) dft_test_clock_edge on page 1493
(actual_scan_segment) dft_test_clock_edge on
page 1420
```
```
Set by this command: check_dft_rules
Related attributes: (inst) dft_violation on page 1494
```

```
Design For Test—scan_segment Attributes
```
September 2017 1613 Product Version 17.1

**elements**

elements _string_

**Read-only** scan_segment attribute. Returns a Tcl list of the elements in this user-defined
scan segment.

**Related Information**

**head_skew_safe**

head_skew_safe {true | false}

**Read-only** scan_segment attribute. Indicates if the segment has a data lockup element
connected at the head of its scan segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide_

```
Set by these constraints: define dft abstract_segment
define_scan_fixed_segment
define_scan_floating_segment
define_scan_preserved_segement
define_shift_register_segment
Related attribute: (actual_scan_chain) elements on page 1410
(actual_scan_segment) elements on page 1421
```
```
Set by this command: connect_scan_chains
Related attribute: (actual_scan_segment) head_skew_safe on
page 1421
```

```
Design For Test—scan_segment Attributes
```
September 2017 1614 Product Version 17.1

**instance**

instance _string_

**Read-only** scan_segment attribute. Returns the instance name of the module for which the
abstract segment was defined.

**Related Information**

**other_clocks**

other_clocks _string_

**Read-only** scan_segment attribute. Returns a Tcl list containing the other clock pins of the
segment and their active values.

**Related Information**

**power_domain**

power_domain _domain_

**Read-only** scan_segment attribute. Returns the power domain of this scan segment.

**Note:** This attribute applies only to segments inserted by the add_core_wrapper_cell
command that also have the following scan_segment attribute settings:

core_wrapper = true
type = preserved

```
Set by this constraint: define dft abstract_segment
Related attribute: (actual_scan_segment) instance on page 1421
```
```
Set by these constraints: define dft abstract_segment
define_scan_fixed_segment
define_scan_floating_segment
define_scan_preserved_segement
define_shift_register_segment
Related attributes: (actual_scan_chain) other_clocks on page 1411
(actual_scan_segment) other_clocks on page 1422
```

```
Design For Test—scan_segment Attributes
```
September 2017 1615 Product Version 17.1

**Related Information**

**reg_count**

reg_count _integer_

**Read-only** scan_segment attribute. Returns the number of flops in this user-defined scan
segment.

**Related Information**

**reorderable**

reorderable {true | false}

**Read-only** scan_segment attribute. Indicates if the preserved segment is reorderable for
scanDEF purposes.

**Note:** This attribute applies only to preserved segments. For other types of segments this
attribute has no value.

```
Set by this command: add_core_wrapper_cell
```
```
Related attributes: (scan_segment) core_wrapper on page 1607
(scan_segment) type on page 1620
Related attributes: (actual_scan_chain) power_domain on page 1411
(actual_scan_segment) power_domain on page 1422
```
```
Set by these constraints: define dft abstract_segment
define_scan_fixed_segment
define_scan_floating_segment
define_scan_preserved_segement
define_shift_register_segment
Related attributes: (actual_scan_chain) reg_count on page 1412
(actual_scan_segment) reg_count on page 1422
(violation) reg_count on page 1654
```

```
Design For Test—scan_segment Attributes
```
September 2017 1616 Product Version 17.1

**Related Information**

**scan_clock_a**

scan_clock_a _string_

**Read-only** scan_segment attribute. Returns the scan clock A pin for an abstract segment.

**Related Information**

**scan_clock_b**

scan_clock_b _string_

**Read-only** scan_segment attribute. Returns the scan clock B pin for an abstract segment.

**Related Information**

```
Set by this command: define_scan_preserved_segement
```
```
Related attribute: (actual_scan_segment) reorderable on page 1423
```
```
Set by this constraint: define dft abstract_segment
Related attributes: (actual_scan_chain) scan_clock_a on page 1412
(actual_scan_segment) scan_clock_a on page 1423
(scan_chain) scan_clock_a on page 1601
```
```
Set by this command: define dft abstract_segment
Related attributes: (actual_scan_chain) scan_clock_b on page 1412
(actual_scan_segment) scan_clock_b on page 1424
(scan_chain) scan_clock_b on page 1601
```

```
Design For Test—scan_segment Attributes
```
September 2017 1617 Product Version 17.1

**scan_in**

scan_in _string_

**Read-only** scan_segment attribute. Returns the scan-data input of this user-defined scan
segment.

**Note:** This attribute applies only to abstract segments and preserved segments. For other
types of segments this attribute has no value.

**Related Information**

**scan_out**

scan_out _string_

**Read-only** scan_segment attribute. Returns the scan-data output of this user-defined scan
segment.

**Note:** This attribute applies only to abstract segments and preserved segments. For other
types of segments this attribute has no value.

**Related Information**

```
Set by these constraints: define dft abstract_segment
```
```
define_scan_preserved_segement
Related attributes: (actual_scan_chain) scan_in on page 1413
(actual_scan_segment) scan_in on page 1424
(scan_chain) scan_in on page 1602
```
```
Set by this constraint: define dft abstract_segment
Related attributes: (actual_scan_chain) scan_out on page 1413
(actual_scan_segment) scan_out on page 1424
(scan_chain) scan_out on page 1602
```

```
Design For Test—scan_segment Attributes
```
September 2017 1618 Product Version 17.1

**shift_enable**

shift_enable _string_

**Read-only** scan_segment attribute. Returns the shift-enable port at the boundary of the
blackbox in which this segment is defined.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**skew_safe**

skew_safe {true | false}

**Read-only** scan_segment attribute. Indicates if this user-defined scan segment has a data
lockup element connected at the end of its scan chain.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**tail_clock**

tail_clock _string_

**Read-only** scan_segment attribute. Returns the clock port driving the flip-flops at the tail
(shift-out position) of this user-defined scan segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

```
Set by this constraint: define dft abstract_segment
Related attributes: (actual_scan_chain) shift_enable on page 1415
(actual_scan_segment) shift_enable on page 1425
(scan_chain) shift_enable on page 1603
```
```
Set by these constraints: define dft abstract_segment
```
```
Related attribute: (actual_scan_segment) skew_safe on page 1425
```

```
Design For Test—scan_segment Attributes
```
September 2017 1619 Product Version 17.1

**Related Information**

**tail_clock_edge**

tail_clock_edge {rise | fall}

**Read-only** scan_segment attribute. Returns the active edge of the clock driving the
flip-flops at the tail (shift-out position) of this user-defined scan segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**test_modes**

test_modes _string_

**Read-only** scan_segment attribute. Returns a Tcl list containing the test mode pins of the
segment and their active values.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

```
Set by this constraint: define dft abstract_segment
```
```
Related attribute: (actual_scan_segment) tail_clock on page 1426
```
```
Set by this constraint: define dft abstract_segment
Related attribute: (actual_scan_segment) tail_clock_edge on page 1426
```
```
Set by this constraint: define dft abstract_segment
```

```
Design For Test—scan_segment Attributes
```
September 2017 1620 Product Version 17.1

**type**

type {abstract | fixed | floating | preserve | shift_register}

**Read-only** scan_segment attribute. Returns the type of this user-defined scan segment.
This attribute can have the following values:

**Related Information**

```
abstract Indicates that this segment is an abstract segment (that is,
embedded in a blackbox module).
fixed Indicates that the elements in the segment are connected in the
user-specified order.
floating Indicates that the elements in the segment are not necessarily
connected in the user-specified order.
preserve Indicates that the order of the presumed connected elements
was preserved.
shift_register Indicates that this segment is a shift register. This implies that
the order of the elements in the segment is fixed.
```
```
Set by these constraints: define dft abstract_segment
define_scan_fixed_segment
define_scan_floating_segment
define_scan_preserved_segement
define_shift_register_segment
Related attributes: (actual_scan_segment) type on page 1427
```

```
Design For Test—scan_segment Attributes
```
September 2017 1621 Product Version 17.1

**user_defined_segment**

user_defined_segment {true | false}

**Read-only** scan_segment attribute. Indicates whether the segment is a user-defined
segment or a shift register segment that was automatically identified by Genus.

**Related Information**

```
Set by these constraints: define dft abstract_segment
define_scan_fixed_segment
define_scan_floating_segment
define_scan_preserved_segement
define_shift_register_segment
Set by this command: identify shift_register_scan_segments
```

```
Design For Test—tap_port Attributes
```
September 2017 1622 Product Version 17.1

**tap_port Attributes**

**design**

design _design_

**Read-only** tap_port attribute. Returns the design to which this tap_port belongs.

**dft_hookup_pin**

dft_hookup_pin { _hpin_ | _pin_ | _constant_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** tap_port attribute. Returns the path to the pin or port where the TAP signal
actually hooks up inside the core.

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** tap_port attribute. Indicates whether the TAP signal is inverted or not at the
hookup pin or port.

**Related Information**

**pin**

pin { _pin_ | _port_ }

**Read-only** tap_port attribute. Returns the port or hierarchical pin associated with theTAP
signal.

**Related Information**

```
Set by this constraint: define_jtag_tap_port
```
```
Set by this constraint: define_jtag_tap_port
```
```
Set by this constraint: define_jtag_tap_port
Related attribute: (jtag_port) pin on page 1521
```

```
Design For Test—tap_port Attributes
```
September 2017 1623 Product Version 17.1

**type**

type _test_signal_type_

**Read-only** tap_port attribute. Returns the type of this signal. This attribute can have the
following values: tck, tdi, tdo, tms, trst, or tdo_enable.

**Related Information**

```
Set by this constraint: define_jtag_tap_port
```

```
Design For Test—test_bus_port Attributes
```
September 2017 1624 Product Version 17.1

**test_bus_port Attributes**

**design**

design _design_

**Read-only** test_bus_port attribute. Returns the design to which this test_bus_port
belongs.

**dft_hookup_pin**

dft_hookup_pin { _hpin_ | _pin_ | _constant_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** test_bus_port attribute. Returns the path to the pin or port where the test
signal actually hooks up inside the core.

**Related Information**

**function**

function _string_

**Read-only** test_bus_port attribute. Returns the function of the test bus port.

For a list of possible functions refer to the define_test_bus_port command in the _Genus
Command Reference._

**Related Information**

**index**

index _integer_

**Read-only** test_bus_port attribute. Returns the index of the test bus port.

Test bus ports with the same function have an index to distinguish them. For example, the
ports of an n-bit scan data input bus have an index between 0 and n-1.

```
Set by this constraint: define_test_bus_port
```
```
Set by this constraint: define_test_bus_port
```

```
Design For Test—test_bus_port Attributes
```
September 2017 1625 Product Version 17.1

**Related Information**

**pin**

pin { _pin_ | _port_ }

**Read-only** test_bus_port attribute. Returns the pin or port on which the test bus port is
defined.

**Related Information**

**wir_reset_value**

wir_reset_value {low|high}

**Read-write** test_bus_port attribute. Specifies the value that the test bus port will be
driven to when the wrapper instruction register (WIR) is reset.

This attribute only applies if the wir_signal attribute is true.

**Related Information**

**wir_signal**

wir_signal {false|true}

**Read-write** test_bus_port attribute. Specifies whether the test bus port is driven by a
wrapper instruction register (WIR) signal.

**Related Information**

```
Set by this constraint: define_test_bus_port
```
```
Set by this constraint: define_test_bus_port
```
```
Set by this constraint: define_test_bus_port
```
```
Set by this constraint: define_test_bus_port
```

```
Design For Test—test_bus_port Attributes
```
September 2017 1626 Product Version 17.1

**wir_tm_value**

wir_tm_value {low|high}

**Read-write** test_bus_port attribute. Specifies the value that the test bus port will be
forced to when the wrapper instruction register is scan tested.

This attribute only applies if the wir_signal attribute is true.

**Related Information**

```
Set by this constraint: define_test_bus_port
```

```
Design For Test—test_clock Attributes
```
September 2017 1627 Product Version 17.1

**test_clock Attributes**

**at_speed**

at_speed {false | true}

_Default_ : false

**Read-write** test_clock attribute. Specifies whether the test clock is an at-speed test
clock.

When you use a test synthesis flow with OPCG logic insertion, the tool automatically identifies
the test clocks generated by the OPCG domain macros and sets the at_speed attribute to
true for these test clocks.

When you perform synthesis on a block In a bottom-up test synthesis flow, and you apply a
test clock to the block that is generated by an OPCG domain macro located outside the block,
you must set this attribute manually on the clock input pin.

When you perform synthesis on a block In a bottom-up test synthesis flow, and a test clock is
internally generated in the block and connected to an output pin or port of the block, the
write_dft_abstract_model command will set this attribute to true for this test clock and
add it to the scan abstract model.

**Related Information**

```
Related commands: add_opcg
write_dft_abstract_model
```

```
Design For Test—test_clock Attributes
```
September 2017 1628 Product Version 17.1

**atpg_use**

atpg_use {none | master_test_enable | misr_reset_clock | opcg_blocking_se |
opcg_custom_se | opcg_enable | opcg_edge_mode | opcg_trigger}

_Default_ : none

**Read-write** test_clock attribute. Specifies the ATPG purpose of the test signal. This
attribute can have the following values:

**Related Information**

```
master_test_enable Signal is used to gate the compression enable signal used for
compression.
misr_reset_clock Signal is used to asynchronously reset the MISR.
none Signal has no special ATPG purpose.
opcg_blocking_se Signal is used as domain blocking scan enable.
opcg_custome_se Signal is used as special blocking scan enable generated by
that OPCG domain’s domain macro. OPCG domain macro.
opcg_enable Signal is used to enable the on-product clock generation logic.
opcg_edge_mode Signal is used to connect to the toggle muxes added to the
input flops of an OPCG domain.
opcg_trigger Signal is used to trigger the generation of delay test pulses.
```
```
Set by these commands: compress_scan_chains
connect_scan_chains
define_opcg_trigger
define_opcg_osc_source
add_opcg
```

```
Design For Test—test_clock Attributes
```
September 2017 1629 Product Version 17.1

**blocking_se**

blocking_se _test_signal_

**Read-write** test_clock attribute. Specifies the blocking shift-enable signal to be used for
the specified test clock.

When you use a test synthesis flow with OPCG logic insertion, the tool automatically identifies
the blocking shift-enable signal for the generated test clocks and sets the blocking_se
attribute on the test clocks.

When you perform synthesis on a block In a bottom-up test synthesis flow, and you apply a
test clock to the block that is generated by an OPCG domain macro located outside the block,
you must set this attribute manually on the clock input pin.

When you perform synthesis on a block In a bottom-up test synthesis flow, and a test clock is
internally generated in the block and connected to an output pin or port of the block, the
write_dft_abstract_model command will set this attribute for this test clock and add it
to the scan abstract model.

**Related Information**

**controllable**

controllable {true | false}

_Default_ : true

**Read-write** test_clock attribute. Indicates whether the test clock is controllable in test
mode.

**dft_hookup_pin**

dft_hookup_pin { _hpin_ | _pin_ | _constant_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** test_clock attribute. Returns the path to the pin or port where the test signal
or scan data input or output actually hooks up inside the core.

```
Related commands: add_opcg
write_dft_abstract_model
```

```
Design For Test—test_clock Attributes
```
September 2017 1630 Product Version 17.1

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** test_clock attribute. Indicates whether the test signal is inverted or not at the
hookup pin or port.

**Related Information**

**dft_mask_clock**

dft_mask_clock {false | true}

_Default_ : false

**Read-write** test_clock attribute. Indicates whether the test clock is used for compression
mask logic. This attribute is used by the write_dft_atpg_other_vendor_files and
write_et commands to produce the correct assign files when a different clock is used to
control the mask.

**Related Information**

**dft_misr_clock**

dft_misr_clock {false | true}

_Default_ : false

**Read-write** test_clock attribute. Indicates whether the test clock is used for compression
misr logic. This attribute is used by the write_dft_atpg_other_vendor_files and
write_et commands to produce the correct assign files when a different clock is used to
control the misr.

```
Affected by these commands: define_test_clock
Related attribute: (test_signal) dft_hookup_polarity on page 1639
```
```
Set by this command: compress_scan_chains
Related attributes: compressed on page 1407
dft_compression_signal on page 1638
```

```
Design For Test—test_clock Attributes
```
September 2017 1631 Product Version 17.1

**Related Information**

**divide_fall**

divide_fall _integer_

_Default_ :100

**Read-write** test_clock attribute. Returns the value specified using the -divide_fall
option of the define_test_clock command.

**Related Information**

**divide_period**

divide_period _integer_

_Default_ : 1

**Read-write** test_clock attribute. Returns the value specified using the _-_ divide_period
option of the define_test_clock command.

**Related Information**

```
Set by this command: compress_scan_chains
```
```
Related attributes: compressed on page 1407
dft_compression_signal on page 1638
```
```
Set by this constraint: define_test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) divide_fall on page 1640
```
```
Set by this constraint: define_test_clock
Set by this command: check_dft_rules
```
```
Related attribute: (test_signal) divide_period on page 1640
```

```
Design For Test—test_clock Attributes
```
September 2017 1632 Product Version 17.1

**divide_rise**

divide_rise _integer_

_Default_ : 100

**Read-write** test_clock attribute. Returns the value specified using the -divide_rise
option of the define_test_clock command.

**Related Information**

**fall**

fall _integer_

_Default_ : 90 (falling edge at 90 percent of the cycle period)

**Read-write** test_clock attribute. Returns the value specified using the -fall option of
the define_test_clock command.

**Related Information**

**off_state**

off_state {0 | 1}

**Read-only** test_clock attribute. Indicates the off-state of the system clock in scan-shift
mode.

**Note:** This attribute applies only to the clocked LSSD scan style. For other scan styles this
attribute has no value.

```
Set by this constraint: define_test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) divide_rise on page 1640
```
```
Set by this constraint: define_test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) fall on page 1641
```

```
Design For Test—test_clock Attributes
```
September 2017 1633 Product Version 17.1

**Related Information**

**period**

period _integer_

_Default_ : 50000 (in picoseconds, corresponds to a clock frequency of 20MHz)

**Read-write** test_clock attribute. Returns the value specified using the -period option
of the define_test_clock command.

**Note:** Even when you did not define any test clock, they are automatically identified by the
check_dft_rules command and given default values for the clock.

**Related Information**

**rise**

rise _integer_

_Default_ : 50 (rising edge at 50 percent of the cycle period)

**Read-write** test_clock attribute. Returns the value specified using the -rise option of
the define_test_clock command.

**Related Information**

```
Set by this command: check_dft_rules
```
```
Affected by this attribute: dft_scan_style on page 1591
```
```
Set by this constraint: define_test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) period on page 1644
```
```
Set by this constraint: define_test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) rise on page 1646
```

```
Design For Test—test_clock Attributes
```
September 2017 1634 Product Version 17.1

**root_source_pins**

root_source_pins _list_

**Read-only** test_clock attribute. Returns a Tcl list of the ports and pins that correspond to
the drivers of the clock.

**Note:** For a primary clock, or an internal test clock defined with the -controllable option,
the value of this attribute is the same as that of the sources attribute.

**Related Information**

**root_source_polarity**

root_source_polarity {inverting | non_inverting}

**Read-only** test_clock attribute. Returns the polarity between the internal clock pin and
its root pin.

**Note:** For a primary clock, or an internal test clock defined with the -controllable option,
the value of this attribute is always non_inverting.

**Related Information**

```
Set by this constraint: define_test_clock
Set by this command: check_dft_rules
```
```
Set by this constraint: define_test_clock
Set by this command: check_dft_rules
```

```
Design For Test—test_clock Attributes
```
September 2017 1635 Product Version 17.1

**sources**

sources _string_

**Read-write** test_clock attribute. Returns a Tcl list of the ports and pins that are sources
of the test clock waveform.

**user_defined_signal**

user_defined_signal {true|false}

**Read-write** test_clock attribute. Indicates whether the test clock was user-defined
(through a define_test_clock constraint) or determined by the DFT rule checker.

**Note:** Although this attribute is writable, you are expected not to change this attribute value.

**Related Information**

```
Affected by this constraint: define_test_clock
Affected by this command: check_dft_rules
Related attribute: (test signal) user_defined_signal on page 1648
```

```
Design For Test—test_signal Attributes
```
September 2017 1636 Product Version 17.1

**test_signal Attributes**

**active**

active _dft_active_value_

**Read-write** test_signal attribute. Specifies the active value of the test signal. The value
can be either high or low.

**Related Information**

**atpg_use**

atpg_use {none | master_test_enable | misr_reset_clock | opcg_blocking_se |
opcg_custom_se | opcg_enable | opcg_edge_mode | opcg_trigger}

_Default_ : none

**Read-write** test_signal attribute. Specifies the ATPG purpose of the test signal. This
attribute can have the following values:

```
Set by these constraints: define dft shift_enable
define_test_mode
Set by this command: check_dft_rules
Related attributes: (actual_scan_segment) active on page 1416
(scan_segment) active on page 1605
```
```
master_test_enable Signal is used to gate the compression enable signal used for
compression.
misr_reset_clock Signal is used to asynchronously reset the MISR.
none Signal has no special ATPG purpose.
opcg_blocking_se Signal is used as domain blocking scan enable.
opcg_custome_se Signal is used as special blocking scan enable generated by
that OPCG domain’s domain macro. OPCG domain macro.
opcg_enable Signal is used to enable the on-product clock generation logic.
opcg_edge_mode Signal is used to connect to the toggle muxes added to the
input flops of an OPCG domain.
opcg_trigger Signal is used to trigger the generation of delay test pulses.
```

```
Design For Test—test_signal Attributes
```
September 2017 1637 Product Version 17.1

**Related Information**

**dedicated_pin**

dedicated_pin {false | true}

_Default_ : false

**Read-write** test_signal attribute. Indicates whether the driving pin (port) of a test signal
is considered dedicated for test. The driving port is considered dedicated for test if the port
was created by the Genus-DFT engine, or if the existing port was not specified as a shared
functional data port when defining the test signal.

**Related Information**

**default_shift_enable**

default_shift_enable {false | true}

_Default_ : false

**Read-write** test_signal attribute. Indicates if this test signal is the default shift-enable
signal.

**Note:** This attribute applies only to test signals of type shift_enable. For other types of
test signals this attribute has no value.

```
Set by these commands: compress_scan_chains
```
```
connect_scan_chains
define_opcg_trigger
define_opcg_osc_source
add_opcg
```
```
Set by these constraints: define_lssd_scan_clock_a
define_lssd_scan_clock_b
define_shift_enable
define_test_mode
```

```
Design For Test—test_signal Attributes
```
September 2017 1638 Product Version 17.1

**Related Information**

**design**

design _design_

**Read-only** test_signal attribute.Returns the design to which this test_signal belongs.

**dft_compression_signal**

dft_compression_signal {none | mask_enable | mask_load | compression_enable
|spreader}

_Default_ : none

**Read-write** test_signal attribute. Indicates the type of the compression signal. This
attribute can have the following values:

**Related Information**

```
Set by this constraint: define dft shift_enable
```
```
Set by this command: check_dft_rules
```
```
compression_enable Indicates that the test signal is the compression (space
compactor) enable signal.
mask_enable Indicates that the test signal is the channel mask enable signal.
mask_load Indicates that the test signal is the channel mask load signal.
none Indicates that the test signal is not related to chain
compression.
spreader Indicates that the test signal is the decompressor spread
enable signal.
```
```
Set by this command: compress_scan_chains
Related attributes: compressed on page 1407
dft_mask_clock on page 1630
```

```
Design For Test—test_signal Attributes
```
September 2017 1639 Product Version 17.1

**dft_hookup_pin**

dft_hookup_pin { _hpin_ | _pin_ | _constant_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** test_signal attribute. Returns the path to the pin or port where the test signal
or scan data input or output actually hooks up inside the core.

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** test_signal attribute. Indicates whether the test signal is inverted or not at the
hookup pin or port.

**Example**

genus@root:> get_att dft_hookup_polarity test_signals/SE
non_inverted

**Related Information**

```
Affected by these constraints: define_lssd_scan_clock_a
define_lssd_scan_clock_b
define_shift_enable
define_test_mode
Related attribute: (test_clock) dft_hookup_pin on page 1629
```
```
Affected by these constraints: define_lssd_scan_clock_a
define_lssd_scan_clock_b
define_shift_enable
define_test_mode
Related attribute: (test_clock) dft_hookup_polarity on page 1630
```

```
Design For Test—test_signal Attributes
```
September 2017 1640 Product Version 17.1

**divide_fall**

divide_fall _integer_

_Default_ :100

**Read-write** test_signal attribute. Returns the value specified using the -divide_fall
option of the define_lssd_scan_clock_a or define_lssd_scan_clock_b
command.

**Related Information**

**divide_period**

divide_period _integer_

_Default_ : 1

**Read-write** test_signal attribute. Returns the value specified using the

_-_ divide_period option of the define_lssd_scan_clock_a or
define_lssd_scan_clock_b command.

**Related Information**

**divide_rise**

divide_rise _integer_

_Default_ : 100

**Read-write** test_signal attribute. Returns the value specified using the -divide_rise
option of the define_lssd_scan_clock_a or define_lssd_scan_clock_b
command.

```
Set by these constraints: define_lssd_scan_clock_a
define_lssd_scan_clock_b
Related attribute: (test_clock) divide_fall on page 1631
```
```
Set by these constraints: define_lssd_scan_clock_a
define_lssd_scan_clock_b
Related attribute: (test_clock) divide_period on page 1631
```

```
Design For Test—test_signal Attributes
```
September 2017 1641 Product Version 17.1

**Related Information**

**fall**

fall _integer_

_Default_ : 60 (80) for a test signal of type scan_clock_a (scan_clock_b)

**Read-write** test_signal attribute. Returns the value specified using the -fall option of
the define_lssd_scan_clock_a or define_lssd_scan_clock_b command.

**Related Information**

**function**

function _string_

**Read-only** test_signal attribute. Returns the function of the test signal.

For a list of possible functions refer to the define_test_signal command in the _Genus
Command Reference._

**Related Information**

```
Set by these constraints: define_lssd_scan_clock_a
```
```
define_lssd_scan_clock_b
Related attribute: (test_clock) divide_rise on page 1632
```
```
Set by these constraints: define_lssd_scan_clock_a
define_lssd_scan_clock_b
Related attribute: (test_clock) fall on page 1632
```
```
Set by this constraint: define_test_signal
```

```
Design For Test—test_signal Attributes
```
September 2017 1642 Product Version 17.1

**has_fanout**

has_fanout {false | true | test_only}

**Read-write** test_signal attribute. Specifies whether the test_mode pin has a fanout to
timing endpoints when the test signal was defined. If the test signal was defined with the
-test_only option, this attribute will be set to test_only.

**Related Information**

**ideal**

ideal {true| false}

_Default_ : true

**Read-write** test_signal attribute. Indicates if this test signal is marked as ideal. Marking
a test signal as ideal, prevents buffering of the shift-enable or test-mode network during
optimization.

**Related Information**

**index**

index _integer_

**Read-only** test_signal attribute. Returns the index of the test sgnal.

Test signals with the same function have an index to distinguish them. For example, the ports
of an n-bit scan data input bus have an index between 0 and n-1.

```
Set by these constraints: define_test_mode
Set by this command: check_dft_rules
```
```
Set by these constraints: define_lssd_scan_clock_a
define_lssd_scan_clock_b
define_shift_enable
define_test_mode
Set by this command: check_dft_rules
```

```
Design For Test—test_signal Attributes
```
September 2017 1643 Product Version 17.1

**Related Information**

**lec_value**

lec_value {auto | 0 | 1 | no_value}

_Default_ : auto

**Read-write** test_signal attribute. Specfies how to constrain the test pin for LEC
validation with the write_do_lec command. This attribute can have the following values:

**Related Information**

**master_signal**

master_signal {true| false}

_Default_ : true

**Read-write** test_signal attribute. Specifies whether this test signal is a master test signal.

**Note:** This attribute is relevant when multiple test signals are defined on a pin.

```
Set by this constraint: define_test_signal
```
```
0 Indicates that a logic 0 will be specified for the add pin
constraint command in the do file.
1 Indicates that a logic 1 will be specified for the add pin
constraint command in the do file.
auto Indicates that the opposite of the test mode active value will be
specified for the add pin constraint command in the do
file.
no_value Indicates that no add pin constraint command will be
written for this test signal in the do file.
```
```
Set by these constraints: define_shift_enable
define_test_mode
Affects this command: write_do_lec
```

```
Design For Test—test_signal Attributes
```
September 2017 1644 Product Version 17.1

**period**

period _integer_

_Default_ : 50000 (in picoseconds, corresponds to a clock frequency of 20MHz)

**Read-write** test_signal attribute. Returns the value specified using the -period option
of the define_lssd_scan_clock_a or define_lssd_scan_clock_b command.

**Related Information**

**pin**

pin { _pin_ | _port_ }

**Read-write** test_signal attribute. Specifies the port or hierarchical pin associated with
the test signal.

**Related Information**

```
Set by these constraints: define_lssd_scan_clock_a
define_lssd_scan_clock_b
Related attribute: (test_clock) period on page 1633
```
```
Set by these constraints: define_lssd_scan_clock_a
define_lssd_scan_clock_b
define_shift_enable
define_test_mode
Set by this command: check_dft_rules
Related attribute: (jtag_port) pin on page 1521
```

```
Design For Test—test_signal Attributes
```
September 2017 1645 Product Version 17.1

**pmbist_use**

pmbist_use {none | retention_pause_active
| retention_pause_continue| test_block_async_reset
| test_clock_select | test_rambypass | test_ramsequential}

**Read-write** test_signal attribute. Specifies how the test signal should be used to control
the programmable MBIST logic during ATPG. Following controls can be used for the PMBIST
logic during ATPG: test_block_async_reset, test_clock_reset,
test_rambypass and test_ramsequential This attribute can have the following values:

```
none Does not use this test signal to control PMBIST during
AT P G.
retention_pause_active Applies this test signal to the output of the PMBIST logic
which monitors the pause interval of the retention test.
An observing signal from the PMBIST logic which is
active high. When asserted, it indicates that the PMBIST
logic is in the pause state in all active clock domains.
retention_pause_continue Applies this test signal to the input of the PMBIST logic
which controls the pause interval of the retention test. A
control signal input to the PMBIST logic which is active
high. When asserted, the PMBIST logic remains in
pause state once entered until pause_duration
completes and retention_pause_continue has
been de-asserted. The PMBIST logic starts sampling
retention_pause_continue once the
pause_duration period has expired within each clock
domain. Without specification, the
retention_pause_continue signal is tied to
constant-0 by default to get current behavior.
test_block_async_reset Applies this test signal to the input of the PMBIST logic
which controls the async reset register inputs used within
the design.
When asserted, the test signal blocks the async reset input
to registers within the PMBIST logic, allowing some control
in testing these async reset paths. You must specify this
control.
test_clock_select Applies this test signal to the input of the PMBIST logic
which controls the selection of the clock source for the
PMBIST test data registers which are shared by the JTAG
and direct access functions.
```

```
Design For Test—test_signal Attributes
```
September 2017 1646 Product Version 17.1

**Related Information**

**rise**

rise _integer_

_Default_ : 50 (70) for a test signal of type scan_clock_a (scan_clock_b)

**Read-write** test_signal attribute. Returns the value specified using the -rise option of
the define_lssd_scan_clock_a or define_lssd_scan_clock_b command.

```
Selection of the clock source may be required for ATPG
true time analysis. When you use the JTAG access and
direct access with two different clock sources for these
access methods, you must specify the control. When this
test signal is set to its active state, it selects the PMBIST
direct access mda_tck clock source; otherwise the JTAG
clock source is selected.
test_rambypass Applies this test signal to the input of the PMBIST logic
which is necessary for SRAMs which lack internal ATPG
bypass logic.
The tool inserts such logic to support logic testing around
the SRAMs during ATPG. The test signal is only required
when such bypass logic is requested at the time of
PMBIST logic insertion. When this test signal is set to its
active state, it forces the memory data inputs to bypass
the memory and be routed to the data outputs.
test_ramsequential Applies this test signal to the input of the PMBIST logic
that controls the inserted MUXes (on the input side) to
allow RAM sequential testing. Since the RAM sequential
require to go through the memory, if specified, the test
signal specified with test_ramsequential use must be
different from the test signal specified with the
test_rambypass use as they are incompatible.
```
```
Affects this command: add_pmbist
```

```
Design For Test—test_signal Attributes
```
September 2017 1647 Product Version 17.1

**Related Information**

**scan_shift**

scan_shift {false | true}

_Default_ : false

**Read-write** test_signal attribute. Specifies whether this signal will be captured as a clock
for ATPG

**Related Information**

**shared_output**

shared_output {true | false}

**Read-only** test_signal attribute. Indicates if the test signal port is shared with a
functional port.

**Related Information**

```
Set by this constraint: define_lssd_scan_clock_a
```
```
define_lssd_scan_clock_b
Related attribute: (test_clock) rise on page 1633
```
```
Set by this constraint: define_test_mode
```
```
Set by this constraint: define_test_mode
Related attributes: (actual_scan_chain) shared_output on page 1414
(scan_chain) shared_output on page 1603
```

```
Design For Test—test_signal Attributes
```
September 2017 1648 Product Version 17.1

**type**

type _test_signal_type_

**Read-write** test_signal attribute. Specifies whether this signal is a scan clock of an
LSSD scan cell, a shift-enable or a test-mode signal. This attribute can have the following
values: scan_clock_a, scan_clock_b, shift_enable, or test_mode.

**Related Information**

**user_defined_signal**

user_defined_signal {true|false|simulated}

_Default_ : true

**Read-write** test_signal attribute. Indicates whether the test signal was user-defined
(through a dft constraint), determined by the DFT rule checker, or identified by simulating
a mode initialization sequence.

**Note:** Although this attribute is writable, you are expected not to change this attribute value.

**Related Information**

**wir_reset_value**

wir_reset_value {low|high}

**Read-write** test_signal attribute. Specifies the value that the test signalwill be driven to
when the wrapper instruction register (WIR) is reset.

This attribute only applies if the wir_signal attribute is true.

```
Set by these constraints: define dft shift_enable
define_test_mode
Set by this command: check_dft_rules
```
```
Set by this constraint: define_test_mode
identify_test_mode_registers
Set by this command: check_dft_rules
Related attribute: (test clock) user_defined_signal on page 1635
```

```
Design For Test—test_signal Attributes
```
September 2017 1649 Product Version 17.1

**Related Information**

**wir_signal**

wir_signal {false|true}

**Read-write** test_signal attribute. Specifies whether the test signalis driven by a wrapper
instruction register (WIR) signal.

**Related Information**

**wir_tm_value**

wir_tm_value {low|high}

**Read-write** test_signal attribute. Specifies the value that the test signalwill be forced to
when the wrapper instruction register is scan tested.

This attribute only applies if the wir_signal attribute is true.

**Related Information**

```
Set by this constraint: define_test_signal
```
```
Set by this constraint: define_test_signal
```
```
Set by this constraint: define_test_signal
```

```
Design For Test—violation Attributes
```
September 2017 1650 Product Version 17.1

**violation Attributes**

**description**

description _string_

**Read-only** violation attribute. Returns the description of the violation. Possible values
are listed in the table below.

```
Asynchronous Signal Violations
[ASYNC-01] detected a loop while tracing async signal
[ASYNC-02] async signal driven to a constant active value, possibly due to a
polarity conflict
[ASYNC-03] async signal has no driver
[ASYNC-04] internal or gated async signal
[ASYNC-05] async signal driven by a sequential element
[ASYNC-06] async signal has multiple drivers
[ASYNC-07] async signal also used as a clock signal
[ASYNC-08] misc. async signal violation
[ASYNC-09] async signal is not controllable
[ASYNC-10] async signal driven by a primary input (not defined as a test_mode
signal)
```
```
Abstract Segment Test Mode Signal Violations
```
```
[ABS-TM-01] detected a loop while tracing abstract segment test mode signal
[ABS-TM-02] abstract segment test mode signal driven to a constant active
value, possibly due to a polarity conflict
[ABS-TM-03] abstract segment test mode signal has no driver
[ABS-TM-04] internal or gated abstract segment test mode signal
```
```
[ABS-TM-05] abstract segment test mode signal driven by a sequential element
[ABS-TM-06] abstract segment test mode signal has multiple drivers
[ABS-TM-07] conflict in abstract segment test mode signal driver which is driven
by test signal of opposite polarity
```

```
Design For Test—violation Attributes
```
September 2017 1651 Product Version 17.1

```
[ABS-TM-08] misc. abstract segment test mode signal violation
[ABS-TM-09] Abstract Segment Test Mode signal is not controllable
```
```
Clock and Data Race Violations
[RACE-01] test clock either directly or indirectly drives a non-clock input pin of
a sequential instance.
```
```
Clock Signal Violations
```
```
[CLOCK-01] detected a loop while tracing clock signal
[CLOCK-02] clock signal driven to a constant value
[CLOCK-03] controlled to opposite of required off-state of clock signal
[CLOCK-04] clock signal has no driver
[CLOCK-05] internal or gated clock signal
[CLOCK-06] clock signal driven by a sequential element
[CLOCK-07] clock signal has multiple drivers
[CLOCK-08] clock signal driven by a BlackBox (unresolved) element
[CLOCK-09] misc. clock signal violation
[CLOCK-10] clock signal driven by a primary input (not defined as a test clock
signal)
```
```
Same Asynchronous Set and Reset Violations
```
```
[RACE-02] test signal drives both the asynchronous set and reset pins of
same register.
```
```
Shift Register Violations
[SHIFTREG-01] Synchronous pins of flop are not appropriately controlled in test
mode.
[SHIFTREG-02] Output of flop driven to a constant value 0, possibly due to
settings of synchronous pins in test mode.
[SHIFTREG-03] Output of flop driven to a constant value 1, possibly due to
settings of synchronous pins in test mode.
[SHIFTREG-04] Shift register segment not connected properly, could not trace back
to a register from flop.
[SHIFTREG-05] Could not trace back to a register from flop.
```

```
Design For Test—violation Attributes
```
September 2017 1652 Product Version 17.1

**Related Information**

**design**

design _design_

**Read-only** violation attribute. Returns the design to which this violation belongs.

**endpoints**

endpoints _string_

**Read-only** violation attribute. Returns a Tcl list of test-mode pins and ports of abstraction
models that are affected by the same test-mode violation.

**Note:** This attribute applies only to abstract segment violations.

**Related Information**

```
Tristate Net Contention Violations
```
```
[TRISTATE_NET-01
]
```
```
tristate net netName connected to pin pinName potentially driven
by conflicting values.
```
```
X-Source Violations
```
```
[BBOX-01] output pin of unresolved instance or timing model drives an input
pin of a sequential instance.
```
```
Set by this command: check_dft_rules
Affects this command: report_dft_violations
Related attributes: (inst) dft_violation on page 1494
```
```
Set by this command: check_dft_rules
Affects this command: report_dft_violations
```

```
Design For Test—violation Attributes
```
September 2017 1653 Product Version 17.1

**file_name**

file_name _string_

**Read-only** violation attribute. Returns the name of the file in which the problem was
detected. You need to set the hdl_track_filename_row_col root attribute to true
before you run the DFT rule checker, otherwise an empty string is returned.

**Related Information**

**fixed**

fixed {true | false}

**Read-only** violation attribute. Indicates whether the violation has been fixed with the
fix_dft_violations command.

This attribute value is only set to true when you run the fix_dft_violations command
with the -dont_check_dft_rules option. If you omit this option, the entire violations
directory is updated and only true violations are kept.

**Note:** You can also fix a violation using add_test_point or add_user_test_point
commands. However, these commands have no information about the violation ID that is
being fixed and therefore they do not affect the value of the attribute.

**Example**

genus@root:> get_att fixed [find /designs/top -violation vid_1_async]
false

**Related Information**

```
Set by this command: check_dft_rules
Affects this command: report_dft_violations
Affected by this attribute: hdl_track_filename_row_col on page 449
```
```
Set by this command: check_dft_rules
Related attributes: (inst) dft_status on page 1492
```

```
Design For Test—violation Attributes
```
September 2017 1654 Product Version 17.1

**id**

id _integer_

**Read-only** violation attribute. Returns the violation ID number given by
check_dft_rules.

**Related Information**

**line_number**

line_number _integer_

**Read-only** violation attribute. Returns the line number at which the problem was
detected. You need to set the hdl_track_filename_row_col root attribute to true
before you run the DFT rule checker, otherwise the value is set to 0.

**Related Information**

**reg_count**

reg_count _integer_

**Read-only** violation attribute. Returns the number of registers this violation affects. If the
violation also affects abstract segments, the count also includes the length of the abstract
segments.

**Related Information**

```
Set by this command: check_dft_rules
Affects this command: report_dft_violations
Related attributes: (inst) dft_violation on page 1494
```
```
Set by this command: check_dft_rules
Affects this command: report_dft_violations
Affected by this attribute: hdl_track_filename_row_col on page 449
```
```
Set by this command: check_dft_rules
Affects this command: report_dft_violations
```

```
Design For Test—violation Attributes
```
September 2017 1655 Product Version 17.1

**registers**

registers _instance_list_

**Read-only** violation attribute. Returns a list of the instance names of the registers
affected by this violation.

**Related Information**

**root_node**

root_node { _hpin_ | _pin_ | _constant_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** violation attribute. Returns the pin, port or bus at which the violation
originates.

**Related Information**

**segments**

segments _list_of_abstract_segments_

**Read-only** violation attribute. Returns a list of the abstract segments affected by this
violation.

**Related Information**

```
Related attributes: (actual_scan_chain) reg_count on page 1412
(actual_scan_segment) reg_count on page 1422
(scan_segment) reg_count on page 1615
```
```
Set by this command: check_dft_rules
Affects this command: report_dft_violations
```
```
Set by this command: check_dft_rules
```
```
Set by this command: check_dft_rules
Affects this command: report_dft_violations
```

```
Design For Test—violation Attributes
```
September 2017 1656 Product Version 17.1

**tristate_net_drivers**

tristate_net_drivers { _hpin_ | _pin_ | _constant_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** violation attribute. Returns the tristate net driver pins where the violation
originates.

**tristate_net_load**

tristate_net_load { _hpin_ | _pin_ | _constant_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** violation attribute. Returns the load pin for tristate net where the violation
originates.

**type**

type {async | clock | abstract segment test mode | shift register | tristate net |
race | xsource }

**Read-only** violation attribute. Returns the type of the violation.

**Related Information**

```
Set by this command: check_dft_rules -advanced
Affects this command: report_dft_violations
Related attributes: (inst) dft_violation on page 1494
```

```
Design For Test—write_mask_bit Attributes
```
September 2017 1657 Product Version 17.1

**write_mask_bit Attributes**

**masked_bits**

masked_bits _string_

**Read-only** write_mask_bit attribute. Returns the masked data bits of the memory word,
which was specified using the write_mask_binding specification in the MBIST
configuration file.

**Related Information**

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** write_mask_bit attribute. Returns the parent memory_lib_cell.

```
Set by this command: read_pmbist_memory_view
```

```
Design For Test—write_mask_bit Attributes
```
September 2017 1658 Product Version 17.1


September 2017 1659 Product Version 17.1

# 15

## Low Power Synthesis

**List**
**_clock Attributes_**

■ lp_default_toggle_percentage on page 1666

**_constant Attributes_**

■ lp_computed_probability on page 1667

■ lp_computed_toggle_rate on page 1668

■ lp_probability_type on page 1669

■ lp_toggle_rate_type on page 1670

**_design Attributes_**

■ leakage_power on page 1672

■ lp_clock_gating_add_obs_port on page 1672

■ lp_clock_gating_add_reset on page 1673

■ lp_clock_gating_auto_cost_group_initial_target on page 1674

■ lp_clock_gating_auto_cost_grouping on page 1674

■ lp_internal_power on page 1685

■ lp_clock_gating_auto_path_adjust_fixed_delay on page 1675

■ lp_clock_gating_auto_path_adjust_modes on page 1676

■ lp_clock_gating_auto_path_adjust_multiplier on page 1676

■ lp_clock_gating_cell on page 1677

■ lp_clock_gating_control_point on page 1677


```
Low Power Synthesis—List
```
September 2017 1660 Product Version 17.1

■ lp_clock_gating_exclude on page 1678

■ lp_clock_gating_extract_common_enable on page 1679

■ lp_clock_gating_max_flops on page 1680

■ lp_clock_gating_min_flops on page 1680

■ lp_clock_gating_module on page 1681

■ lp_clock_gating_style on page 1681

■ lp_clock_gating_test_signal on page 1682

■ lp_clock_tree_buffers on page 1682

■ lp_clock_tree_leaf_max_fanout on page 1683

■ lp_default_probability on page 1683

■ lp_default_toggle_percentage on page 1684

■ lp_default_toggle_rate on page 1684

■ lp_clock_gating_extract_common_enable on page 1679

■ lp_leakage_power on page 1685

■ lp_net_power on page 1686

■ lp_power_optimization_weight on page 1687

■ max_dynamic_power on page 1688

■ max_leakage_power on page 1688

**_hinst Attributes_**

■ instance_internal_power on page 1689

■ instance_leakage_power on page 1689

■ leakage_power on page 1690

■ lp_clock_gating_add_reset on page 1690

■ lp_clock_gating_cell on page 1691

■ lp_clock_gating_exclude on page 1692

■ lp_clock_gating_gated_clock_gates on page 1692


```
Low Power Synthesis—List
```
September 2017 1661 Product Version 17.1

■ lp_clock_gating_gated_flops on page 1692

■ lp_clock_gating_is_flop_rc_gated on page 1693

■ lp_clock_gating_is_flop_user_gated on page 1693

■ lp_clock_gating_is_leaf_clock_gate on page 1693

■ lp_clock_gating_rc_inserted on page 1694

■ lp_clock_gating_stage on page 1694

■ lp_clock_gating_test_signal on page 1695

■ lp_default_probability on page 1696

■ lp_default_toggle_rate on page 1696

■ lp_dynamic_analysis_scope on page 1697

■ lp_internal_power on page 1697

■ lp_leakage_power on page 1698

■ lp_net_power on page 1698

**_hnet Attributes_**

■ lp_asserted_probability on page 1700

■ lp_asserted_toggle_rate on page 1700

■ lp_computed_probability on page 1701

■ lp_computed_toggle_rate on page 1702

■ lp_net_power on page 1703

■ lp_probability_type on page 1703

■ lp_toggle_rate_type on page 1705

**_hpin Attributes_**

■ lp_asserted_probability on page 1707

■ lp_asserted_toggle_rate on page 1707

■ lp_computed_probability on page 1708


```
Low Power Synthesis—List
```
September 2017 1662 Product Version 17.1

■ lp_default_probability on page 1710

■ lp_default_toggle_rate on page 1710

■ lp_net_power on page 1711

■ lp_probability_type on page 1712

■ lp_toggle_rate_type on page 1713

**_hport Attributes_**

■ lp_asserted_probability on page 1715

■ lp_asserted_toggle_rate on page 1715

■ lp_computed_probability on page 1716

■ lp_computed_toggle_rate on page 1717

■ lp_net_power on page 1718

■ lp_probability_type on page 1718

■ lp_toggle_rate_type on page 1719

**_inst Attributes_**

■ instance_internal_power on page 1722

■ instance_leakage_power on page 1722

■ leakage_power on page 1723

■ lp_clock_gating_add_reset on page 1723

■ lp_clock_gating_cell on page 1724

■ lp_clock_gating_exclude on page 1725

■ lp_clock_gating_gated_clock_gates on page 1725

■ lp_clock_gating_gated_flops on page 1725

■ lp_clock_gating_is_flop_rc_gated on page 1726

■ lp_clock_gating_is_flop_user_gated on page 1726

■ lp_clock_gating_is_leaf_clock_gate on page 1726


```
Low Power Synthesis—List
```
September 2017 1663 Product Version 17.1

■ lp_clock_gating_module on page 1727

■ lp_clock_gating_rc_inserted on page 1727

■ lp_clock_gating_stage on page 1727

■ lp_dynamic_analysis_scope on page 1728

■ lp_internal_power on page 1728

■ lp_leakage_power on page 1729

■ lp_net_power on page 1729

**_module Attributes_**

■ lp_clock_gating_add_reset on page 1731

■ lp_clock_gating_auto_path_adjust on page 1732

■ lp_clock_gating_auto_path_adjust_fixed_delay on page 1732

■ lp_clock_gating_auto_path_adjust_multiplier on page 1733

■ lp_clock_gating_cell on page 1734

■ lp_clock_gating_exclude on page 1734

■ lp_clock_gating_module on page 1735

■ lp_clock_gating_test_signal on page 1735

**_pin Attributes_**

■ lp_asserted_probability on page 1737

■ lp_asserted_toggle_rate on page 1737

■ lp_computed_probability on page 1738

■ lp_computed_toggle_rate on page 1739

■ lp_default_probability on page 1740

■ lp_default_toggle_rate on page 1740

■ lp_net_power on page 1741

■ lp_probability_type on page 1742


```
Low Power Synthesis—List
```
September 2017 1664 Product Version 17.1

■ lp_toggle_rate_type on page 1743

**_port Attributes_**

■ lp_asserted_probability on page 1745

■ lp_asserted_toggle_rate on page 1745

■ lp_computed_probability on page 1746

■ lp_computed_toggle_rate on page 1747

■ lp_default_probability on page 1748

■ lp_default_toggle_rate on page 1748

■ lp_net_power on page 1749

■ lp_probability_type on page 1750

■ lp_toggle_rate_type on page 1751

**_root Attributes_**

■ leakage_power_effort on page 1753

■ lp_clock_gating_exceptions_aware on page 1754

■ lp_clock_gating_infer_enable on page 1754

■ lp_clock_gating_prefix on page 1755

■ lp_clock_gating_register_aware on page 1755

■ lp_default_probability on page 1756

■ lp_default_toggle_rate on page 1756

■ lp_display_negative_internal_power on page 1757

■ lp_get_state_dependent_lkg_pow on page 1757

■ lp_insert_clock_gating on page 1757

■ lp_insert_discrete_clock_gating_logic on page 1758

■ lp_power_analysis_effort on page 1758

■ lp_power_unit on page 1759


```
Low Power Synthesis—List
```
September 2017 1665 Product Version 17.1

■ lp_pso_aware_estimation on page 1760

■ lp_toggle_rate_unit on page 1761

■ lp_x_transition_probability_count on page 1762

■ lp_x_transition_toggle_count on page 1763

■ lp_z_transition_probability_count on page 1764

■ lp_z_transition_toggle_count on page 1765

■ power_engine on page 1765

■ skip_statetable_check on page 1766


```
Low Power Synthesis—clock Attributes
```
September 2017 1666 Product Version 17.1

**clock Attributes**

**lp_default_toggle_percentage**

lp_default_toggle_percentage _float_

_Default_ : inherited

**Read-write** clock attribute. Specifies the multiplication factor to be used with this clock to
modify the _default_ toggle rate of any activity propagation starting point associated with clock
information. The toggle rate of an activity propagation starting point is derived by multiplying
this scaling factor with the toggle rate of the associated clock information. If multiple clocks
are related to the output pin, the fastest clock is used. Specify a value between 0 and 1. You
can use a value greater than 1.0 to model cases with high glitching power which could result
in more than one value change per clock on average. A warning is printed if you specify a
value larger than 1.

By default, this attribute inherits the value from the corresponding design attribute.

**Related Information**

Affects this command: report_power

Affected by these attributes: (design) lp_default_toggle_percentage on page 1684

```
lp_toggle_rate_unit on page 1761
```

```
Low Power Synthesis—constant Attributes
```
September 2017 1667 Product Version 17.1

**constant Attributes**

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** constant attribute. Retrieves the probability of the constant. The probability can
be asserted or computed. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
(root) lp_default_probability on page 1756
```
Related attributes: (hnet) lp_computed_probability on page 1701

```
(hpin) lp_computed_probability on page 1708
(hport) lp_computed_probability on page 1716
(pin) lp_computed_probability on page 1738
(port) lp_computed_probability on page 1746
```

```
Low Power Synthesis—constant Attributes
```
September 2017 1668 Product Version 17.1

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** constant attribute. Retrieves the toggle rate (toggle count per toggle rate unit)
of this net for power estimation. The toggle rate can be asserted or computed. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (hnet) lp_computed_toggle_rate on page 1702

```
(hpin) lp_computed_toggle_rate on page 1709
(hport) lp_computed_toggle_rate on page 1717
(pin) lp_computed_toggle_rate on page 1739
(port) lp_computed_toggle_rate on page 1747
```

```
Low Power Synthesis—constant Attributes
```
September 2017 1669 Product Version 17.1

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** constant attribute. Computed attribute. Gives an indication of the source of the
value of the probability value. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

This attribute can have the following values:

**Related Information**

asserted Indicates that the port value is user-specified. You either
specified the value through the lp_asserted_probability
attribute or in a switching activity file (TCF or SAIF file).

clock Indicates that the port is connected to a clock net and that the
value is derived from the clock waveform.

computed Indicates that the port value is computed by propagating the
internal switching activities.

constant Indicates that the port is driven by a constant value. In this case,
the value of the lp_asserted_probability attribute is set
to 1 if it is driven by a logic 1, or 0 if it is driven by a logic 0.

default Indicates that the port value is not user-specified, but
determined by the value of the lp_default_probability
attribute.

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
```

```
Low Power Synthesis—constant Attributes
```
September 2017 1670 Product Version 17.1

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

**Read-only** constant attribute. Computed attribute. Gives an indication of the source of the
value of the toggle rate value. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the vls command by default.

This attribute can have the following values:

**Related Information**

```
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
```
```
(root) lp_default_probability on page 1756
```
Related attributes: (hnet) lp_probability_type on page 1703

```
(hpin) lp_probability_type on page 1712
(hport) lp_probability_type on page 1718
(pin) lp_probability_type on page 1742
(port) lp_probability_type on page 1750
```
asserted Indicates that the port value is user-specified. You either specified
the value through the lp_asserted_toggle_rate attribute or in
a switching activity file (TCF or SAIF file).

clock Indicates that the port is a connected to a clock net and that the
value is derived from the clock waveform.

computed Indicates that the port value is computed by propagating the
internal switching activities.

constant Indicates that the port is driven by a constant value. In this case, the
value of the lp_asserted_toggle_rate attribute is set to 0.

default Indicates that the port value is not user-specified, but determined by
the value of the lp_default_toggle_rate attribute.

Affected by these commands: read_saif

```
read_tcf
```

```
Low Power Synthesis—constant Attributes
```
September 2017 1671 Product Version 17.1

Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (hnet) lp_toggle_rate_type on page 1705

```
(hpin) lp_toggle_rate_type on page 1713
(hport) lp_toggle_rate_type on page 1719
(pin) lp_toggle_rate_type on page 1743
(port) lp_toggle_rate_type on page 1751
```

```
Low Power Synthesis—design Attributes
```
September 2017 1672 Product Version 17.1

**design Attributes**

**leakage_power**

leakage_power _float_

**Read-only** design attribute. Computes the total leakage power of all instances in the
design. The unit of the power value is determined by the value of the lp_power_unit
attribute.

**Related Information**

**lp_clock_gating_add_obs_port**

lp_clock_gating_add_obs_port {false | true}

_Default_ : false

**Read-write** design attribute. Specifies whether the integrated clock-gating cell must
contain observability logic.

■ If you set this attribute to true, the low power (RC-LP) engine only uses integrated
clock-gating cells that have a clock_gating_integrated_cell attribute that
contains obs in the fourth substring.

```
The RC-LP engine adds an obs port to the clock-gating module and connects this port
to the pin of the integrated clock-gating cell that has the clock_gate_obs_pin
attribute.
```
■ If you set this attribute to false, the RC-LP engine only uses integrated clock-gating
cells that have a clock_gating_integrated_cell attribute that has no entry for
the fourth substring.

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (hinst) leakage_power on page 1690

```
(inst) leakage_power on page 1723
```

```
Low Power Synthesis—design Attributes
```
September 2017 1673 Product Version 17.1

**Related Information**

**lp_clock_gating_add_reset**

lp_clock_gating_add_reset {false | true}

_Default_ : false

**Read-write** design attribute. Determines whether the integrated clock-gating cell must
contain reset logic added to the glitch removing logic.

■ If you set this attribute to true, and the gated registers have an asynchronous reset or
set pin, the low power (RC-LP) engine only uses an integrated clock-gating cell that has
a pin with a clock_gate_reset_pin attribute defined.
If the RC-LP engine finds such a cell, it adds an a_rst port to the clock-gating module
and internally connects this port to the reset pin of the integrated clock-gating cell.

```
If c1, c2, ..., cn represent the asynchronous reset signals for each of the registers
controlled by this clock-gating instance, and p1, p2, ..., pn represent the asynchronous
set signals for each of the registers controlled by this clock-gating instance, the RC-LP
engine determines the reset signal for the clock-gating instance as:
(c1+p1) AND (c2+p2) AND ... AND (cn+pn)
The low power (RC-LP) engine creates the corresponding logic and connects the output
of this logic to the a_rst pin of the clock-gating instance.
Setting the design attribute to true, automatically sets the
lp_clock_gating_add_reset attribute to true on all flops in the design.
```
```
Note: If you set this attribute to true, but the gated registers do not have an
asynchronous reset or set pin, no reset logic will be added.
```
■ If you set this attribute to false, the RC-LP engine does not add an a_rst port to the
clock-gating module, even when the gated registers have asynchronous set or reset pins.

**Related Information**

Affects these commands: add_clock_gates_obs

```
syn_generic
report_clock_gating
```
Affects these commands: syn_generic

```
report_clock_gating
```

```
Low Power Synthesis—design Attributes
```
September 2017 1674 Product Version 17.1

**lp_clock_gating_auto_cost_group_initial_target**

lp_clock_gating_auto_cost_group_initial_target _float_

_Default_ :

**Read-write** design attribute. Specifies the initial target slack for automatic clock gate cost
groups in picoseconds. This attribute will set the initial target for all newly generated
clock-gating logic.

When no value is specified, the tool will generate the initial target for these cost groups during
mapping.

**Related Information**

**lp_clock_gating_auto_cost_grouping**

lp_clock_gating_auto_cost_grouping {true | false}

_Default_ : true

**Read-write** design attribute. Controls whether to automatically create a cost group for the
paths going through clock gate enable pins. The cost groups are defined after clock gating is
inserted and have the following name:

cg_enable_group_XXX

where XXX is the name of the clock.

**Related Information**

Affects these attributes: (inst) lp_clock_gating_add_reset on page 1723

```
(module) lp_clock_gating_add_reset on page 1731
```
Affects these commands: report_timing

```
syn_map
```
Affects these commands: report_timing

```
syn_map
```

```
Low Power Synthesis—design Attributes
```
September 2017 1675 Product Version 17.1

**lp_clock_gating_auto_path_adjust**

lp_clock_gating_auto_path_adjust _string_

**Read-write** design attribute. Controls the automatic timing adjustment on the clock gate
enable paths in the design. You can specify any of the following values:

**Related Information**

**lp_clock_gating_auto_path_adjust_fixed_delay**

lp_clock_gating_auto_path_adjust_fixed_delay _float_

**Read-write** design attribute. Specifies a user-defined path adjust value (in picoseconds) for
the enable pins of all clock-gating instances in the design. This value overrides the
tool-calculated path adjust values. You must specify a positive value. A negative or null value
does not affect the path constraints.

The path_adjust timing exceptions are stored in the following directory:

/designs/top/timing/exceptions/path_adjusts/

The tool-computed path_adjust timing exceptions are calculated based on information in the
libraries and have the following name:

_auto_XXps_cg_path_adjust

where XX is the user-provided delay value.

fixed Specifies to use the user-defined path adjust value.

none Prevents the automatic timing adjustment.

variable Specifies to scale the tool-calculated path adjust values.

Affects these commands: report_timing

```
syn_map
```
Affects these attributes: (module) lp_clock_gating_auto_path_adjust on page 1732

```
(design) lp_clock_gating_auto_path_adjust_fixed_delay on
page 1675
(design) lp_clock_gating_auto_path_adjust_multiplier on
page 1733
```

```
Low Power Synthesis—design Attributes
```
September 2017 1676 Product Version 17.1

**Related Information**

**lp_clock_gating_auto_path_adjust_modes**

lp_clock_gating_auto_path_adjust_modes _modes_

**Read-write** design attribute. Specifies the timing constraint modes in which automatic
timing adjustment on the clock gate enable paths will be applied. By default, the path adjust
is applied in all modes.

**Related Information**

**lp_clock_gating_auto_path_adjust_multiplier**

lp_clock_gating_auto_path_adjust_multiplier _float_

**Read-write** design attribute. Scales the tool-calculated path adjust values added to the
enable pins of all clock-gating instances in the design. Specify a real number between 0.0 and
infinity.

The path_adjust timing exceptions are stored in the following directory:

/designs/top/timing/exceptions/path_adjusts/

The tool-computed path_adjust timing exceptions are calculated based on information in the
libraries and have the following name:

_auto_XXps_cg_path_adjust

where XX is the magnitude of the adjustment.

**Related Information**

Affects these commands: report_timing

```
syn_map
```
Affected by this attribute: (design) lp_clock_gating_auto_path_adjust on page 1675

Affects this attribute: (module) lp_clock_gating_auto_path_adjust_fixed_delay on
page 1732

Affects these commands: report_timing

```
syn_map
```
Affects these commands: report_timing


```
Low Power Synthesis—design Attributes
```
September 2017 1677 Product Version 17.1

**lp_clock_gating_cell**

lp_clock_gating_cell _path_name_for_cell_

**Read-write** design attribute. Specifies the path name of the cell to be used for clock-gating
insertion. The path name can contain the wildcard character (*). This attribute overrides the
following attributes: lp_clock_gating_add_obs_port,
lp_clock_gating_add_reset, lp_clock_gating_control_point, and
lp_clock_gating_style.

If the specified cell does not exist in any of the libraries, the auto clock-gating insertion will
fail. If multiple cells are found, the attribute is not set and the tool reports an error.

**Related Information**

**lp_clock_gating_control_point**

lp_clock_gating_control_point {precontrol | postcontrol | none }

_Default_ : precontrol

**Read-write** design attribute. If a user-defined clock-gating module is used, specifies
whether the module contains test logic. If no user-defined clock gating module or special
library cell is specified for clock gating, the attribute controls whether the integrated
clock-gating cell (to be selected) must contain test control logic, and specifies where the test
logic must be located—before or after the latch or flip-flop in the integrated clock-gating cell.

```
syn_map
```
Affected by this attribute: (design) lp_clock_gating_auto_path_adjust on page 1675

Affects this attribute: (module) lp_clock_gating_auto_path_adjust_multiplier on
page 1733

Affects these commands: report_clock_gating

```
syn_generic
```
Related attribute: (module) lp_clock_gating_cell on page 1734


```
Low Power Synthesis—design Attributes
```
September 2017 1678 Product Version 17.1

The attribute can have the following values:

**Note:** To select a clock-gating cell that contains test control logic without a latch or flip-flop, set
the lp_clock_gating_control_point attribute to either precontrol or postcontrol,
and set the lp_clock_gating_style attribute to none. The RC-LP engine then looks for a
clock-gating cell in the library with the value none_posedge_control or
none_negedge_control for the clock_gating_integrated_cell attribute.

**Related Information**

**lp_clock_gating_exclude**

lp_clock_gating_exclude {false | true}

_Default_ : false

none If a user-defined clock-gating module is used, specifies that the
module has no test logic.
If an integrated clock-gating cell must be selected, specifies that
only cells that have a clock_gating_integrated_cell
attribute that has no entry for the third substring can be used.

precontrol If a user-defined clock-gating module is used, specifies that the
module has test logic.
If an integrated clock-gating cell must be selected, specifies to
only use cells whose clock_gating_integrated_cell
(.lib) attribute contains precontrol in the third substring.
The test port of the clock-gating cell will be connected to the
pin with the clock_gate_test_pin attribute.

postcontrol If a user-defined clock-gating module is used, specifies that the
the module has a test port.
If an integrated clock-gating cell must be selected, specifies to
only use cells whose clock_gating_integrated_cell
(.lib) attribute contains postcontrol in the third substring.
The test port of the clock-gating cell will be connected to the
pin with the clock_gate_test_pin attribute.

Affects these commands: report_clock_gating

```
syn_generic
```

```
Low Power Synthesis—design Attributes
```
September 2017 1679 Product Version 17.1

**Read-write** design attribute. Controls whether to insert clock-gating logic for this design. If
you set this attribute to true, no clock-gating logic is added to the design.

**Related Information**

**lp_clock_gating_extract_common_enable**

lp_clock_gating_extract_common_enable {true | false}

_Default_ : true

**Read-write** design attribute. Controls whether to extract the common enable from the
enable logic of the registers to be clock gated.

Register banks can sometimes not be considered for clock-gating insertion because their bit
width is smaller than the minimum number of registers required for clock-gating insertion. If
the flops that were not gated—because of this minimum bit width requirement—have a
complex enable logic, common enable extraction can extract a common function in the enable
logic of those registers. By considering this common function as the enable signal, the
minimum bit width requirement can be satisfied and the registers can be gated.

**Related Information**

Affects this command: syn_generic

Related attributes: (inst) lp_clock_gating_exclude on page 1725

```
(module) lp_clock_gating_exclude on page 1734
```
Affects this command: syn_generic

Related attribute: lp_clock_gating_min_flops on page 1680


```
Low Power Synthesis—design Attributes
```
September 2017 1680 Product Version 17.1

**lp_clock_gating_max_flops**

lp_clock_gating_max_flops _integer_

_Default_ : infinity

**Read-write** design attribute. Determines the maximum number of registers that can be
driven by each clock-gating element. If a register bank has a bit width larger than the specified
size, the low power (RC-LP) engine will duplicate the clock-gating cells and distribute the
registers evenly over the clock-gating cells. Specify an integer larger than 1.

**Note:** This attribute applies to any clock-gating logic type: user-defined clock-gating module,
selected clock-gating integrated cell, or discrete clock-gating logic created by the tool.

**Example**

If the register bank width is 32, and the maximum number is 20, each clock-gating cell will be
driving 16 registers.

**Related Information**

**lp_clock_gating_min_flops**

lp_clock_gating_min_flops _integer_

_Default_ : 3

**Read-write** design attribute. Enables clock-gating insertion for any register bank with a bit
width larger than or equal to the specified size. You can specify a value from 1 to 1000.

**Note:** This attribute applies to any clock-gating logic type: user-defined clock-gating module,
selected clock-gating integrated cell, or discrete clock-gating logic created by the tool.

**Related Information**

Affects this command: syn_generic

Affects this command: syn_generic


```
Low Power Synthesis—design Attributes
```
September 2017 1681 Product Version 17.1

**lp_clock_gating_module**

lp_clock_gating_module _path_name_for_module_

**Read-write** design attribute. Specifies the path to the module that defines the customized
clock-gating logic.

**Related Information**

**lp_clock_gating_style**

lp_clock_gating_style {latch | ff | none}

_Default_ : latch

**Read-write** design attribute. Controls whether the integrated clock-gating cells must
contain logic to prevent glitches on the enable signal and specifies whether to use a latch or
a flip-flop for the logic.

The low power (RC-LP) engine only uses integrated clock-gating cells that have a
clock_gating_integrated_cell attribute of which the first substring matches the
value of this attribute.

**Related Information**

Affected by these attributes: (inst) lp_clock_gating_module on page 1727

```
(module) lp_clock_gating_module on page 1735
```
Affects these commands: report_clock_gating

```
syn_generic
```

```
Low Power Synthesis—design Attributes
```
September 2017 1682 Product Version 17.1

**lp_clock_gating_test_signal**

lp_clock_gating_test_signal _string_

**Read-write** design attribute. Indicates which test signal to connect to the test pins of all the
clock-gating instances in the design. If the clock-gating instance contains test logic and you
did not specify a test signal, Genus ties the test pin of all clock gating instances to the inactive
value. For example, for active high (low) test pin, the pin is tied to constant 0 (1). You can
specify the following values:

**Related Information**

**lp_clock_tree_buffers**

lp_clock_tree_buffers _lib_cell_list_

**Read-write** design attribute. Specifies a list of valid lib_cell buffers and inverters that can
be used for clock tree synthesis.

If the design has multiple library domains, specify the buffers and inverters that belong to the
default library domain.

**Note:** This attribute is only available with the Genus_Low_Power_Opt License Key.

use_shift_enable Indicates to use the shift-enable signal of the scan chain to
which the gated flip-flops belong.

```
If the gated flip-flops belong to different scan chains with
different shift enable signals, the shift enable signals are OR-ed
and the output of the OR-tree is used as the clock-gating test
signal.
Note: You can only use this value when you insert clock-gating
in a mapped netlist after you have inserted the scan chains.
```
_test_signal_object_ Indicates to use the specified test signal object.

Affects this command: syn_generic^

Related attribute: (hinst) lp_clock_gating_test_signal on page 1695

```
(module) lp_clock_gating_test_signal on page 1735
```

```
Low Power Synthesis—design Attributes
```
September 2017 1683 Product Version 17.1

**Related Information**

**lp_clock_tree_leaf_max_fanout**

lp_clock_tree_leaf_max_fanout _integer_

_Default_ : 0

**Read-write** design attribute. Specifies the maximum number of flip-flops that can be driven
by a leaf clock buffer. Specify a positive integer.

**Note:** This attribute is only available with the Genus_Low_Power_Opt License Key.

**Related Information**

**lp_default_probability**

lp_default_probability _float_

_Default_ : no_value

**Read-write** design attribute. Sets the default probability value (probability of a net being
high) for power estimation. Genus uses this value for those nets that have no user-specified
probability value. Specify any value between zero and one.

**Note:** This attribute is not hierarchical. It only applies to the nets at the top-level of the design.

Affects this command: report_power

Related attribute: lp_clock_tree_leaf_max_fanout on page 1683

Affects this command: report_power

Related attribute: lp_clock_tree_buffers on page 1682


```
Low Power Synthesis—design Attributes
```
September 2017 1684 Product Version 17.1

**Related Information**

**lp_default_toggle_percentage**

lp_default_toggle_percentage _float_

_Default_ : 0.2

**Read-write** design attribute. Specifies the multiplication factor to be used with all clocks in
the design to modify the _default_ toggle rate of any activity propagation starting point
associated with clock information. The toggle rate of an activity propagation starting point is
derived by multiplying this scaling factor with the toggle rate of the associated clock
information. If multiple clocks are related to the pin, the fastest clock is used. Specify a value
between 0 and 1. You can use a value greater than 1.0 to model cases with high glitching
power which could result in more than one value change per clock on average. A warning is
printed if you specify a value larger than 1.

**Related Information**

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

_Default_ : no_value

**Read-write** design attribute. Specifies the default toggle rate (toggle count per toggle rate
unit). Genus uses this value for those nets that have no user-specified toggle rate. You can
specify any positive value, including zero. The unit is determined by the
lp_toggle_rate_unit attribute.

Affects this command: report_power

Affected by this attribute: (root) lp_default_probability on page 1756

Related attributes: (hinst) lp_default_probability on page 1696

```
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
```
Affects this command: report_power

Affects this attribute: (clock) lp_default_toggle_percentage on page 1666

Affected by this attribute: lp_toggle_rate_unit on page 1761


```
Low Power Synthesis—design Attributes
```
September 2017 1685 Product Version 17.1

**Note:** This attribute is not hierarchical. It only applies to the nets at the top-level of the design.

**Related Information**

**lp_internal_power**

lp_internal_power _float_

**Read-only** design attribute. Computes the total internal cell power of all instances in the
design. The unit of the power value is determined by the value of the lp_power_unit
attribute.

**Related Information**

**lp_leakage_power**

lp_leakage_power _float_

**Read-only** design attribute. Computes the total leakage power of all instances in the
design. The unit of the power value is determined by the value of the lp_power_unit
attribute.

Affects this command: report_power

Affected by these attributes: (root) lp_default_toggle_rate on page 1756

```
lp_toggle_rate_unit on page 1761
```
Related attributes: (hinst) lp_default_toggle_rate on page 1696

```
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
```
Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (hinst) lp_internal_power on page 1697

```
(inst) lp_internal_power on page 1728
```

```
Low Power Synthesis—design Attributes
```
September 2017 1686 Product Version 17.1

**Related Information**

**lp_net_power**

lp_net_power _float_

**Read-only** design attribute. Computes the total switching power of all nets in the design.
The unit of the power value is determined by the value of the lp_power_unit attribute.

**Related Information**

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (hinst) lp_leakage_power on page 1698

```
(inst) lp_leakage_power on page 1729
```
Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (hinst) lp_net_power on page 1698

```
(hnet) lp_net_power on page 1703
(hpin) lp_net_power on page 1711
(hport) lp_net_power on page 1718
(inst) lp_net_power on page 1729
(pin) lp_net_power on page 1741
(port) lp_net_power on page 1749
```

```
Low Power Synthesis—design Attributes
```
September 2017 1687 Product Version 17.1

**lp_power_optimization_weight**

lp_power_optimization_weight _float_

_Default_ : no_value

**Read-write** design attribute. Controls the weight factors to be used when optimizing
leakage power and dynamic power simultaneously during global mapping, mapping, and
incremental optimization. Specify a value between zero and one. Assuming the attribute is
set to w, the RC-LP engine optimizes for total power. Total power is computed as follows:

```
Total power = w x leakage_power + (1-w) x dynamic_power
```
**Note:** The weight factor will only be taken into account if both the max_dynamic_power and
max_leakage_power attributes are set.

If you do not set this attribute and both the max_dynamic_power and
max_leakage_power attributes are set, the tool issues warning POPT-501 and will ignore
dynamic power optimization.

**Related Information**

**lp_pso_aware_tcf**

lp_pso_aware_tcf {false | true}

_Default_ : false

**Read-write** design attribute. Specifies whether the switching activities were generated by
simulating the design while taking into account when the power domains are shut off.

**Related Information**

Affects these commands: syn_map

Related commands: report_gates -power

```
report_power
```
Related attributes: max_dynamic_power on page 1688

```
max_leakage_power on page 1688
leakage_power_effort on page 1753
```
Affects these commands: report_gates -power

```
report_power
```
Related attribute: lp_pso_aware_estimation on page 1760


```
Low Power Synthesis—design Attributes
```
September 2017 1688 Product Version 17.1

**max_dynamic_power**

max_dynamic_power _float_

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum dynamic-power constraint of the
design. The dynamic power is the sum of the internal power dissipated in all instances and
the switching power dissipated in all nets.

You must specify a constraint value to enable Genus to perform timing and dynamic power
optimization simultaneously during mapping (without taking the constraint value into
account). During global and incremental optimization, the constraint value is taken into
account.

**Related Information**

**max_leakage_power**

max_leakage_power _float_

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum leakage-power constraint of the
design. The constraint enables Genus to perform timing and leakage power optimization
simultaneously during mapping (without taking the constraint value into account). During
global and incremental optimization, the constraint value is taken into account.

**Related Information**

Affected by this attribute: lp_power_unit on page 1759

Related attributes: lp_power_optimization_weight on page 1687

```
max_leakage_power on page 1688
leakage_power_effort on page 1753
```
Affects these commands: syn_map

Affected by this attribute: lp_power_unit on page 1759

Related attributes: lp_power_optimization_weight on page 1687

```
max_dynamic_power on page 1688
leakage_power_effort on page 1753
```

```
Low Power Synthesis—hinst Attributes
```
September 2017 1689 Product Version 17.1

**hinst Attributes**

**instance_internal_power**

instance_internal_power _float_

**Read-write** hinst attribute. Specifies the internal power of this instance. The unit of the
power value is determined by the value of the lp_power_unit attribute. Use this attribute
to specify the internal power of a blackbox, abstract model, or timing model.

By default, an instance inherits the internal power of the corresponding lib_cell.

**Related Information**

**instance_leakage_power**

instance_leakage_power _float_

**Read-write** hinst attribute. Specifies the leakage power of this instance. The unit of the
power value is determined by the value of the lp_power_unit attribute. Use this attribute
to specify the internal power of a sequential cell, combinational cell, blackbox, abstract model,
or timing model.

By default, an instance inherits the leakage power of the corresponding lib_cell.

**Related Information**

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (lib_cell) internal_power on page 296

```
(lib_cell) leakage_power on page 308
(inst) instance_internal_power on page 1722
instance_leakage_power on page 1689
```
Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759


```
Low Power Synthesis—hinst Attributes
```
September 2017 1690 Product Version 17.1

**leakage_power**

leakage_power _float_

**Read-only** hinst attribute. Computes the leakage power of the instance. The unit of the
power value is determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical instance.

**Related Information**

**lp_clock_gating_add_reset**

lp_clock_gating_add_reset {false | true}

_Default_ : false

**Read-write** hinst attribute. Determines whether the integrated clock-gating cell must
contain reset logic added to the glitch removing logic.

■ If you set this attribute to true, and the gated registers have an asynchronous reset or
set pin, the RC-LP engine only uses an integrated clock-gating cell that has a pin with a
clock_gate_reset_pin attribute defined.

```
If the RC-LP engine finds such a cell, it adds an a_rst port to the clock-gating module
and internally connects this port to the reset pin of the integrated clock-gating cell.
```
```
If c1, c2, ..., cn represent the asynchronous reset signals for each of the registers
controlled by this clock-gating instance, and p1, p2, ..., pn represent the asynchronous
```
Related attributes: (lib_cell) internal_power on page 296

```
(lib_cell) leakage_power on page 308
(hinst) instance_internal_power on page 1689
(inst) instance_leakage_power on page 1722
```
Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attribute: (design) leakage_power on page 1672

```
(inst) leakage_power on page 1723
```

```
Low Power Synthesis—hinst Attributes
```
September 2017 1691 Product Version 17.1

```
set signals for each of the registers controlled by this clock-gating instance, the RC-LP
engine determines the reset signal for the clock-gating instance as:
```
```
(c1+p1) AND (c2+p2) AND ... AND (cn+pn)
```
```
The RC-LP engine creates the corresponding logic and connects the output of this logic
to the a_rst pin of the clock-gating instance.
```
```
Setting this attribute to true on a hierarchical instance, automatically sets the
lp_clock_gating_add_reset attribute to true on all flops in the hierarchical
instance.
```
```
Note: If you set this attribute to true, but the gated registers do not have an
asynchronous reset or set pin, no reset logic will be added.
```
■ If you set this attribute to false, the RC-LP engine does not add an a_rst port to the
clock-gating module, even when the gated registers have asynchronous set or reset pins.

**Related Information**

**lp_clock_gating_cell**

lp_clock_gating_cell _path_name_for_cell_

**Read-only** hinst attribute. Returns the path name of the cell (to be) used for clock-gating
insertion. This attribute will return no value if the attribute was not set either on the module
corresponding to this instance (or its parent) or on the design.

**Related Information**

Affects these commands: syn_generic

```
report_clock_gating
```
Affected by these attributes: (design) lp_clock_gating_add_reset on page 1673

```
(module) lp_clock_gating_add_reset on page 1731
```
Affects these commands: syn_generic

```
report_clock_gating
```
Affected by these attributes: (design) lp_clock_gating_cell on page 1677

```
(module) lp_clock_gating_cell on page 1734
```

```
Low Power Synthesis—hinst Attributes
```
September 2017 1692 Product Version 17.1

**lp_clock_gating_exclude**

lp_clock_gating_exclude {false | true}

_Default_ : false

**Read-write** hinst attribute. Determines whether to insert clock-gating logic for this
instance. If you set this attribute to true on a hierarchical instance, no clock-gating logic is
added to any of the registers in that instance and the hierarchy below that instance.

**Note:** You can only set this attribute on a unique hierarchical instance. Otherwise, the tool
issues an error message and the attribute is ignored. If a hierarchical instance is instantiated
multiple times, first use the dedicate_module command to uniquify the instance that you
want to exclude from clock-gating.

**Related Information**

**lp_clock_gating_gated_clock_gates**

lp_clock_gating_gated_clock_gates _string_

**Read-only** hinst attribute. Returns the clock gates gated by this clock-gating instance.

**Note:** This attribute applies only to clock-gating instances.

**Related Information**

**lp_clock_gating_gated_flops**

lp_clock_gating_gated_flops _string_

**Read-only** hinst attribute. Returns the flops gated by this clock-gating instance.

**Note:** This attribute applies only to clock-gating instances.

Affects this command: syn_generic

Related command: dedicate_module

Related attributes: (design) lp_clock_gating_exclude on page 1678

```
(module) lp_clock_gating_exclude on page 1734
```
Affected by this command: syn_generic


```
Low Power Synthesis—hinst Attributes
```
September 2017 1693 Product Version 17.1

**Related Information**

**lp_clock_gating_is_flop_rc_gated**

lp_clock_gating_is_flop_rc_gated {false | true}

**Read-only** hinst attribute. Indicates whether the flop is gated by a clock-gating instance
inserted by Genus.

**Note:** This attribute applies only to sequential instances.

**lp_clock_gating_is_flop_user_gated**

lp_clock_gating_is_flop_user_gated {false | true}

**Read-only** hinst attribute. Indicates whether the flop is gated by a user-instantiated
clock-gating instance.

**Note:** This attribute applies only to sequential instances.

**lp_clock_gating_is_leaf_clock_gate**

lp_clock_gating_is_leaf_clock_gate {false | true}

**Read-only** hinst attribute. Specifies whether this clock-gating instance is a leaf clock gate,
that is, a clock-gating instance driving the flops.

**Note:** This attribute applies only to clock-gating instances.

**Related Information**

Affected by this command: syn_generic

Affected by this command: syn_generic^


```
Low Power Synthesis—hinst Attributes
```
September 2017 1694 Product Version 17.1

**lp_clock_gating_module**

lp_clock_gating_module _path_name_for_module_

**Read-only** hinst attribute. Returns the path name of the module used for clock-gating
insertion. This attribute will return no value if the attribute was not set either on the module
corresponding to this instance (or its parent) or on the design.

**Related Information**

**lp_clock_gating_rc_inserted**

lp_clock_gating_rc_inserted {false | true }

**Read-only** hinst attribute. Indicates whether this clock-gating instance was inserted by
Genus.

**Note:** This attribute will have no value for instances that are not clock-gating instances.

**Related Information**

**lp_clock_gating_stage**

lp_clock_gating_stage _integer_

**Read-only** hinst attribute. Returns the stage to which the clock-gating instance belongs.

**Note:** This attribute will have no value for instances that are not clock-gating instances.

**Example**

Assume clock-gating instance CG1 is gating clock-gating instance CG2, which in turn gates
a flop. The stage of CG1 is 1 and the stage of CG2 is 2.

Affects this command: syn_generic

Affected by these attributes: (design) lp_clock_gating_module on page 1681

```
(module) lp_clock_gating_module on page 1735
```
Affected by these commands: syn_generic

```
update_clock_gate
```

```
Low Power Synthesis—hinst Attributes
```
September 2017 1695 Product Version 17.1

**Related Information**

**lp_clock_gating_test_signal**

lp_clock_gating_test_signal _string_

**Read-write** hinst attribute. Indicates which test signal to connect to the test pin of the
(specified) clock-gating instance(s).

**Note:** The RC-LP engine creates a separate module for the clock-gating logic in each
clock-gating domain, consequently the clock-gating instance names are similar to

/designs/ _design_ /instances_hier/*/RC_CG_HIER_INST _x_

You can specify one of the following values:

**Related Information**

Affected by these commands: syn_generic

```
share_clock_gate
```
use_shift_enable Indicates to use the shift-enable signal of the scan chain to
which the gated flip-flops belong.
If the gated flip-flops belong to different scan chains with
different shift enable signals, the shift enable signals are OR-ed
and the output of the OR-tree is used as the clock-gating test
signal.
**Note:** You can only use this value when you insert clock-gating
in a mapped netlist _after_ you have inserted the scan chains.

_test_signal_object_ Indicates to use the specified test signal object.

Affects this command: syn_generic

Related attributes: (design) lp_clock_gating_test_signal on page 1682

```
(module) lp_clock_gating_test_signal on page 1735
```

```
Low Power Synthesis—hinst Attributes
```
September 2017 1696 Product Version 17.1

**lp_default_probability**

lp_default_probability _float_

_Default_ : no_value

**Read-write** hinst attribute. Sets the default probability value (probability of a net being
high) for power estimation. Genus uses this value for those nets that have no user-specified
probability value. Specify any value between zero and one. You can only set this attribute on
a hierarchical instance.

**Note:** This attribute is not hierarchical. It only applies to the nets of this hierarchical instance.

**Related Information**

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

_Default_ : no_value

**Read-write** hinst attribute. Specifies the default toggle rate (toggle count per toggle rate
unit). Genus uses this value for those nets that have no user-specified toggle count. You can
specify any positive value, including zero.

**Note:** This attribute is not hierarchical. It only applies to the nets of this hierarchical instance.

**Related Information**

Affects this command: report_power

Affects these attributes (hpin) lp_default_probability on page 1710

```
(pin) lp_default_probability on page 1740
```
Affected by this attribute: (root) lp_default_probability on page 1756

Related attributes: (hinst) lp_default_probability on page 1696

```
(port) lp_default_probability on page 1748
```
Affects this command: report_power

Affected by this attribute: (design) lp_default_toggle_rate on page 1684

```
lp_toggle_rate_unit on page 1761
```
Related attributes: (hpin) lp_default_toggle_rate on page 1710


```
Low Power Synthesis—hinst Attributes
```
September 2017 1697 Product Version 17.1

**lp_dynamic_analysis_scope**

lp_dynamic_analysis_scope {false | true}

_Default_ : false

**Read-write** hinst attribute. Specifies whether the instance should be added to the scope
that impacts activity profiling.

**Related Information**

**lp_internal_power**

lp_internal_power _float_

**Read-only** hinst attribute. Computes the internal cell power of the instance. The unit of the
power value is determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical instance.

**Related Information**

```
(hinst) lp_default_toggle_rate on page 1696
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
(root) lp_default_toggle_rate on page 1756
```
Affects this command: read_vcd

Related attribute: (inst) lp_dynamic_analysis_scope on page 1728

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_internal_power on page 1685

```
(inst) lp_internal_power on page 1728
```

```
Low Power Synthesis—hinst Attributes
```
September 2017 1698 Product Version 17.1

**lp_leakage_power**

lp_leakage_power _float_

**Read-only** hinst attribute. Computes the leakage power of the instance. The unit of the
power value is determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical instance.

**Related Information**

**lp_net_power**

lp_net_power _float_

**Read-only** hinst attribute. Computes the sum of the net power of all output nets for a flat
instance and the total output net power within a hierarchical instance excluding the nets
whose drivers are not part of the hierarchical instance. The unit of the power value is
determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical or leaf instance.

**Related Information**

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attribute: (design) lp_leakage_power on page 1685

```
(inst) lp_leakage_power on page 1729
```
Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_net_power on page 1686

```
(hnet) lp_net_power on page 1703
(hpin) lp_net_power on page 1711
(hport) lp_net_power on page 1718
(inst) lp_net_power on page 1729
```

```
Low Power Synthesis—hinst Attributes
```
September 2017 1699 Product Version 17.1

```
(pin) lp_net_power on page 1741
(port) lp_net_power on page 1749
```

```
Low Power Synthesis—hnet Attributes
```
September 2017 1700 Product Version 17.1

**hnet Attributes**

**lp_asserted_probability**

lp_asserted_probability _float_

**Read-write** hnet attribute. Specifies the probability value of this net being high for power
estimation. You can specify any value between 0 and 1.

**Related Information**

**lp_asserted_toggle_rate**

lp_asserted_toggle_rate _float_

**Read-write** hnet attribute. Specifies the toggle rate (toggle count per toggle rate unit) of this
net for the purpose of power estimation. You can specify any positive value, including zero.

**Related Information**

Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Related attributes: (hpin) lp_asserted_probability on page 1707

```
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
```
Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_toggle_rate_unit on page 1761

Related attributes: (hpin) lp_asserted_toggle_rate on page 1707


```
Low Power Synthesis—hnet Attributes
```
September 2017 1701 Product Version 17.1

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** hnet attribute. Retrieves the probability of the net. The probability can be
asserted or computed.

**Related Information**

```
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_computed_probability on page 1667

```
(hpin) lp_computed_probability on page 1708
(hport) lp_computed_probability on page 1716
(pin) lp_computed_probability on page 1738
```

```
Low Power Synthesis—hnet Attributes
```
September 2017 1702 Product Version 17.1

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** hnet attribute. Retrieves the toggle rate (toggle count per toggle rate unit) of this
net for power estimation. The toggle rate can be asserted or computed.

**Related Information**

```
(port) lp_computed_probability on page 1746
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (constant) lp_computed_toggle_rate on page 1668

```
(hpin) lp_computed_toggle_rate on page 1709
(hport) lp_computed_toggle_rate on page 1717
(pin) lp_computed_toggle_rate on page 1739
(port) lp_computed_toggle_rate on page 1747
```

```
Low Power Synthesis—hnet Attributes
```
September 2017 1703 Product Version 17.1

**lp_net_power**

lp_net_power _float_

**Read-only** hnet attribute. Computes the switching power dissipated on the net. The unit of
the power value is determined by the value of the lp_power_unit attribute.

**Related Information**

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** hnet attribute. Computed attribute. Gives an indication of the source of the value
of the probability value. This attribute can have the following values:

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_net_power on page 1686

```
(hinst) lp_net_power on page 1698
(hpin) lp_net_power on page 1711
(hport) lp_net_power on page 1718
(inst) lp_net_power on page 1729
(pin) lp_net_power on page 1741
(port) lp_net_power on page 1749
```
asserted Indicates that the net value is user-specified. You either
specified the value through the lp_asserted_probability
attribute or in a switching activity file (TCF or SAIF file).

clock Indicates that the net is a clock net and that the value is derived
from the clock waveform.

computed Indicates that the net value is computed by propagating the
internal switching activities.

constant Indicates that the net is driven by a constant value. In this case,
the value of the lp_asserted_probability attribute is set
to 1 if it is driven by a logic 1, or 0 if it is driven by a logic 0.


```
Low Power Synthesis—hnet Attributes
```
September 2017 1704 Product Version 17.1

**Related Information**

default Indicates that the net value is not user-specified, but determined
by the value of the lp_default_probability attribute.

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
```
```
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_probability_type on page 1669

```
(hpin) lp_probability_type on page 1712
(hport) lp_probability_type on page 1718
(pin) lp_probability_type on page 1742
(port) lp_probability_type on page 1750
```

```
Low Power Synthesis—hnet Attributes
```
September 2017 1705 Product Version 17.1

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

**Read-only** hnet attribute. Computed attribute. Gives an indication of the source of the value
of the toggle rate value. This attribute can have the following values:

**Related Information**

asserted Indicates that the net value is user-specified. You either
specified the value through the lp_asserted_toggle_rate
attribute or in a switching activity file (TCF or SAIF file).

clock Indicates that the net is a clock net and that the value is derived
from the clock waveform.

computed Indicates that the net value is computed by propagating the
internal switching activities.

constant Indicates that the net is driven by a constant value. In this case,
the value of the lp_asserted_toggle_rate attribute is set
to 0.

default Indicates that the net value is not user-specified, but determined
by the value of the lp_default_toggle_rate attribute.

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
```
```
(root) lp_default_toggle_rate on page 1756
```

```
Low Power Synthesis—hnet Attributes
```
September 2017 1706 Product Version 17.1

Related attributes: (constant) lp_toggle_rate_type on page 1670

```
(hpin) lp_toggle_rate_type on page 1713
(hport) lp_toggle_rate_type on page 1719
(pin) lp_toggle_rate_type on page 1743
(port) lp_toggle_rate_type on page 1751
```

```
Low Power Synthesis—hpin Attributes
```
September 2017 1707 Product Version 17.1

**hpin Attributes**

**lp_asserted_probability**

lp_asserted_probability _float_

**Read-write** hpin attribute. Specifies the probability value of a signal on this hpin being high
for power estimation. You can specify any value between 0 and 1.

**Related Information**

**lp_asserted_toggle_rate**

lp_asserted_toggle_rate _float_

**Read-write** hpin attribute. Specifies the toggle rate (toggle count per toggle rate unit) of this
pin for the purpose of power estimation. You can specify any positive value, including zero.

**Related Information**

Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Related attributes: (hnet) lp_asserted_probability on page 1700

```
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
```
Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_toggle_rate_unit on page 1761

Related attributes: (hnet) lp_asserted_toggle_rate on page 1700


```
Low Power Synthesis—hpin Attributes
```
September 2017 1708 Product Version 17.1

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** hpin attribute. Retrieves the probability of the pin. The probability can be
asserted or computed. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

```
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_computed_probability on page 1667

```
(hnet) lp_computed_probability on page 1701
(hport) lp_computed_probability on page 1716
```

```
Low Power Synthesis—hpin Attributes
```
September 2017 1709 Product Version 17.1

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** hpin attribute. Retrieves the toggle rate (toggle count per toggle rate unit) of this
pin for power estimation. The toggle rate can be asserted or computed. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

```
(pin) lp_computed_probability on page 1738
(port) lp_computed_probability on page 1746
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (constant) lp_computed_toggle_rate on page 1668

```
(hnet) lp_computed_toggle_rate on page 1702
(hport) lp_computed_toggle_rate on page 1717
(pin) lp_computed_toggle_rate on page 1739
```

```
Low Power Synthesis—hpin Attributes
```
September 2017 1710 Product Version 17.1

**lp_default_probability**

lp_default_probability _float_

**Read-only** hpin attribute. Returns the default probability of the pin. The value is determined
as follows:

**1.** If the pin is asserted, it returns the value of the lp_asserted_probablity pin
    attribute.
**2.** If the pin is not asserted, it returns the value of the lp_default_probability
    attribute of the instance the pin belongs to.
**3.** If the lp_default_probability hinst attribute was not set, it returns the value of the
    lp_default_probability root attribute.

**Note:** This attribute can only have a value for output pins of sequential cells, blackboxes, and
macros.

**Related Information**

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

**Read-only** hpin attribute. Returns the default toggle rate of the pin. The value is determined
as follows:

```
(port) lp_computed_toggle_rate on page 1747
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (pin) lp_asserted_probability on page 1737

```
lp_power_unit on page 1759
```
Related attributes: (design) lp_default_probability on page 1683

```
(hinst) lp_default_probability on page 1696
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
(root) lp_default_probability on page 1756
```

```
Low Power Synthesis—hpin Attributes
```
September 2017 1711 Product Version 17.1

**1.** If the hpin is asserted, it returns the value of the lp_asserted_toggle_rate hpin
    attribute.
**2.** If the hpin is not asserted, it returns the value of the lp_default_toggle_rate
    attribute of the instance the hpin belongs to.
**3.** If the hpin is not asserted and the lp_default_toggle_rate instance attribute is not
    set, the value is computed based on the lp_default_toggle_percentage and the
    associated clock information.
**4.** If the pin is not asserted, the lp_default_toggle_rate instance attribute is not set,
    and the lp_default_toggle_percentage attribute was not set, it returns the value
    of the lp_default_toggle_rate root attribute.

**Note:** This attribute can only have a value for output hpins of sequential cells, blackboxes,
and macros.

**Related Information**

**lp_net_power**

lp_net_power _float_

**Read-only** hpin attribute. Computes the switching power dissipated on the net connected
to this pin. The unit of the power value is determined by the value of the lp_power_unit
attribute. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hpin) lp_asserted_toggle_rate on page 1707

```
(hinst) lp_default_toggle_rate on page 1696
(clock) lp_default_toggle_percentage on page 1666
(design) lp_default_toggle_percentage on page 1684
(root) lp_default_toggle_rate on page 1756
lp_power_unit on page 1759
```
Related attributes: (hnet) lp_default_toggle_rate on page 1684

```
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
```

```
Low Power Synthesis—hpin Attributes
```
September 2017 1712 Product Version 17.1

**Related Information**

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** hpin attribute. Gives an indication of the source of the value of the probability
value. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

This attribute can have the following values:

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_net_power on page 1686

```
(hinst) lp_net_power on page 1698
```
```
(hnet) lp_net_power on page 1703
(hport) lp_net_power on page 1718
(inst) lp_net_power on page 1729
(pin) lp_net_power on page 1741
(port) lp_net_power on page 1749
```
asserted Indicates that the pin value is user-specified. You either
specified the value through the lp_asserted_probability
attribute or in a switching activity file (TCF or SAIF file).

clock Indicates that the pin is a clock pin and that the value is derived
from the clock waveform.

computed Indicates that the pin value is computed by propagating the
internal switching activities.

constant Indicates that the pin is driven by a constant value. In this case,
the value of the lp_asserted_probability attribute is set
to 1 if it is driven by a logic 1, or 0 if it is driven by a logic 0.

default Indicates that the pin value is not user-specified, but determined
by the value of the lp_default_probability attribute.


```
Low Power Synthesis—hpin Attributes
```
September 2017 1713 Product Version 17.1

**Related Information**

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

**Read-only** hpin attribute. Gives an indication of the source of the value of the toggle rate
value. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

This attribute can have the following values:

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
```
```
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_probability_type on page 1669

```
(hnet) lp_probability_type on page 1703
(hport) lp_probability_type on page 1718
(pin) lp_probability_type on page 1742
(port) lp_probability_type on page 1750
```
asserted Indicates that the pin value is user-specified. You either
specified the value through the lp_asserted_toggle_rate
attribute or in a switching activity file (TCF or SAIF file).


```
Low Power Synthesis—hpin Attributes
```
September 2017 1714 Product Version 17.1

**Related Information**

clock Indicates that the pin is a clock pin and that the value is derived
from the clock waveform.

computed Indicates that the pin value is computed by propagating the
internal switching activities.

constant Indicates that the pin is driven by a constant value. In this case,
the value of the lp_asserted_toggle_rate attribute is set
to 0.

default Indicates that the pin value is not user-specified, but determined
by the value of the lp_default_toggle_rate attribute.

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (constant) lp_toggle_rate_type on page 1670

```
(hnet) lp_toggle_rate_type on page 1705
(hport) lp_toggle_rate_type on page 1719
```
```
(pin) lp_toggle_rate_type on page 1743
(port) lp_toggle_rate_type on page 1751
```

```
Low Power Synthesis—hport Attributes
```
September 2017 1715 Product Version 17.1

**hport Attributes**

**lp_asserted_probability**

lp_asserted_probability _float_

**Read-write** hport attribute. Specifies the probability value of a signal on this hport being
high for power estimation. You can specify any value between 0 and 1.

**Related Information**

**lp_asserted_toggle_rate**

lp_asserted_toggle_rate _float_

**Read-write** hport attribute. Specifies the toggle rate (toggle count per toggle rate unit) of
this hport for the purpose of power estimation. You can specify any positive value, including
zero.

**Related Information**

Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Related attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
```
Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_toggle_rate_unit on page 1761


```
Low Power Synthesis—hport Attributes
```
September 2017 1716 Product Version 17.1

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** hport attribute. Retrieves the probability of the hport. The probability can be
asserted or computed.

**Related Information**

Related attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_computed_probability on page 1667

```
(hnet) lp_computed_probability on page 1701
(hpin) lp_computed_probability on page 1708
```

```
Low Power Synthesis—hport Attributes
```
September 2017 1717 Product Version 17.1

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** hport attribute. Retrieves the toggle rate (toggle count per toggle rate unit) of
this hport for power estimation. The toggle rate can be asserted or computed.

**Related Information**

```
(pin) lp_computed_probability on page 1738
(port) lp_computed_probability on page 1746
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (constant) lp_computed_toggle_rate on page 1668

```
(hnet) lp_computed_toggle_rate on page 1702
(hpin) lp_computed_toggle_rate on page 1709
(pin) lp_computed_toggle_rate on page 1739
(port) lp_computed_toggle_rate on page 1747
```

```
Low Power Synthesis—hport Attributes
```
September 2017 1718 Product Version 17.1

**lp_net_power**

lp_net_power _float_

**Read-only** hport attribute. Computes the switching power dissipated on the net connected
to this hport. The unit of the value is determined by the value of the lp_power_unit
attribute.

**Related Information**

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** hport attribute. Computed attribute. Gives an indication of the source of the
value of the probability value. This attribute can have the following values:

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_net_power on page 1686

```
(hinst) lp_net_power on page 1698
(hnet) lp_net_power on page 1703
(hpin) lp_net_power on page 1711
(inst) lp_net_power on page 1729
(pin) lp_net_power on page 1741
(port) lp_net_power on page 1749
```
asserted Indicates that the value is user-specified. You either specified
the value through the lp_asserted_probability attribute
or in a switching activity file (TCF or SAIF file).

clock Indicates that the hport is connected to a clock net and that the
value is derived from the clock waveform.

computed Indicates that the value is computed by propagating the internal
switching activities.


```
Low Power Synthesis—hport Attributes
```
September 2017 1719 Product Version 17.1

**Related Information**

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

constant Indicates that the hport is driven by a constant value. In this
case, the value of the lp_asserted_probability attribute is
set to 1 if it is driven by a logic 1, or 0 if it is driven by a logic 0.

default Indicates that the value is not user-specified, but determined by
the value of the lp_default_probability attribute.

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
```
```
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_probability_type on page 1669

```
(hnet) lp_probability_type on page 1703
(hpin) lp_probability_type on page 1712
(pin) lp_probability_type on page 1742
(port) lp_probability_type on page 1750
```

```
Low Power Synthesis—hport Attributes
```
September 2017 1720 Product Version 17.1

**Read-only** hport attribute. Computed attribute. Gives an indication of the source of the
value of the toggle rate value. This attribute can have the following values:

**Related Information**

asserted Indicates that the value is user-specified. You either specified
the value through the lp_asserted_toggle_rate attribute
or in a switching activity file (TCF or SAIF file).

clock Indicates that the hport is a connected to a clock net and that
the value is derived from the clock waveform.

computed Indicates that the value is computed by propagating the internal
switching activities.

constant Indicates that the hport is driven by a constant value. In this
case, the value of the lp_asserted_toggle_rate attribute is
set to 0.

default Indicates that the value is not user-specified, but determined by
the value of the lp_default_toggle_rate attribute.

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
```
```
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (constant) lp_toggle_rate_type on page 1670

```
(hnet) lp_toggle_rate_type on page 1705
```

```
Low Power Synthesis—hport Attributes
```
September 2017 1721 Product Version 17.1

```
(hpin) lp_toggle_rate_type on page 1713
(pin) lp_toggle_rate_type on page 1743
(port) lp_toggle_rate_type on page 1751
```

```
Low Power Synthesis—inst Attributes
```
September 2017 1722 Product Version 17.1

**inst Attributes**

**instance_internal_power**

instance_internal_power _float_

**Read-write** inst attribute. Specifies the internal power of this instance. The unit of the
power value is determined by the value of the lp_power_unit attribute. Use this attribute
to specify the internal power of a sequential cell, combinational cell, blackbox, abstract model,
or timing model.

By default, an instance inherits the internal power of the corresponding lib_cell.

**Related Information**

**instance_leakage_power**

instance_leakage_power _float_

**Read-write** inst attribute. Specifies the leakage power of this instance. The unit of the
power value is determined by the value of the lp_power_unit attribute. Use this attribute
to specify the internal power of a sequential cell, combinational cell, blackbox, abstract model,
or timing model.

By default, an instance inherits the leakage power of the corresponding lib_cell.

**Related Information**

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (lib_cell) internal_power on page 296

```
(lib_cell) leakage_power on page 308
(hinst) instance_internal_power on page 1689
(inst) instance_leakage_power on page 1722
```
Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759


```
Low Power Synthesis—inst Attributes
```
September 2017 1723 Product Version 17.1

**leakage_power**

leakage_power _float_

**Read-only** inst attribute. Computes the leakage power of the instance. The unit of the
power value is determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical or leaf instance.

**Related Information**

**lp_clock_gating_add_reset**

lp_clock_gating_add_reset {false | true}

_Default_ : false

**Read-write** inst attribute. Determines whether the integrated clock-gating cell must contain
reset logic added to the glitch removing logic. This attribute can be set on flops.

■ If you set this attribute to true, and the gated registers have an asynchronous reset or
set pin, the RC-LP engine only uses an integrated clock-gating cell that has a pin with a
clock_gate_reset_pin attribute defined.

```
If the RC-LP engine finds such a cell, it adds an a_rst port to the clock-gating module
and internally connects this port to the reset pin of the integrated clock-gating cell.
```
```
If c1, c2, ..., cn represent the asynchronous reset signals for each of the registers
controlled by this clock-gating instance, and p1, p2, ..., pn represent the asynchronous
```
Related attributes: (lib_cell) internal_power on page 296

```
(lib_cell) leakage_power on page 308
(inst) instance_internal_power on page 1722
(hinst) instance_leakage_power on page 1689
```
Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) leakage_power on page 1672

```
(hinst) leakage_power on page 1690
```

```
Low Power Synthesis—inst Attributes
```
September 2017 1724 Product Version 17.1

```
set signals for each of the registers controlled by this clock-gating instance, the RC-LP
engine determines the reset signal for the clock-gating instance as:
```
```
(c1+p1) AND (c2+p2) AND ... AND (cn+pn)
```
```
The RC-LP engine creates the corresponding logic and connects the output of this logic
to the a_rst pin of the clock-gating instance.
```
```
Note: If you set this attribute to true, but the gated registers do not have an
asynchronous reset or set pin, no reset logic will be added.
```
■ If you set this attribute to false, the RC-LP engine does not add an a_rst port to the
clock-gating module, even when the gated registers have asynchronous set or reset pins.

**Related Information**

**lp_clock_gating_cell**

lp_clock_gating_cell _path_name_for_cell_

**Read-only** inst attribute. Returns the path name of the cell (to be) used for clock-gating
insertion. This attribute can be queried on leaf sequential instances. This attribute will return
no value if the attribute was not set either on the module corresponding to this instance (or its
parent) or on the design.

**Example**

■ The following command queries the clock-gating cell used for leaf instance
out_date_reg which belongs to hierarchical instance i_bot:
genus:/designs/top> get_att lp_clock_gating_cell [find -instance
*i_mid/i_bot/out*]
/libraries/library_domains/ld1/typical/libcells/TLATNCAX12

**Related Information**

Affects these commands: syn_generic

```
report_clock_gating
```
Affected by these attributes: (design) lp_clock_gating_add_reset on page 1673

```
(module) lp_clock_gating_add_reset on page 1731
```
Affected by these attributes: (design) lp_clock_gating_cell on page 1677

```
(module) lp_clock_gating_cell on page 1734
```

```
Low Power Synthesis—inst Attributes
```
September 2017 1725 Product Version 17.1

**lp_clock_gating_exclude**

lp_clock_gating_exclude {false | true}

_Default_ : false

**Read-write** inst attribute. Determines whether to insert clock-gating logic for this instance.
If you set this attribute to true on a register, no clock-gating logic is added to this register
even when it possible. If you set this attribute to true on a hierarchical instance, no
clock-gating logic is added to any of the registers in that instance and the hierarchy below that
instance.

**Note:** You can only set this attribute on a unique instance. Otherwise, the tool issues an error
message and the attribute is ignored. If a hierarchical instance is instantiated multiple times,
first use the dedicate_module command to uniquify the instance that you want to exclude
from clock-gating.

**Related Information**

**lp_clock_gating_gated_clock_gates**

lp_clock_gating_gated_clock_gates _string_

**Read-only** inst attribute. Returns the clock gates gated by this clock-gating instance.

**Note:** This attribute applies only to clock-gating instances.

**Related Information**

**lp_clock_gating_gated_flops**

lp_clock_gating_gated_flops _string_

**Read-only** inst attribute. Returns the flops gated by this clock-gating instance.

**Note:** This attribute applies only to clock-gating instances.

Affects this command: syn_generic

Related command: dedicate_module

Related attributes: (design) lp_clock_gating_exclude on page 1678

```
(module) lp_clock_gating_exclude on page 1734
```
Affected by this command: syn_generic^


```
Low Power Synthesis—inst Attributes
```
September 2017 1726 Product Version 17.1

**Related Information**

**lp_clock_gating_is_flop_rc_gated**

lp_clock_gating_is_flop_rc_gated {false | true}

**Read-only** inst attribute. Indicates whether the flop is gated by a clock-gating instance
inserted by Genus.

**Note:** This attribute applies only to sequential instances.

**lp_clock_gating_is_flop_user_gated**

lp_clock_gating_is_flop_user_gated {false | true}

**Read-only** inst attribute. Indicates whether the flop is gated by a user-instantiated
clock-gating instance.

**Note:** This attribute applies only to sequential instances.

**lp_clock_gating_is_leaf_clock_gate**

lp_clock_gating_is_leaf_clock_gate {false | true}

**Read-only** inst attribute. Specifies whether this clock-gating instance is a leaf clock gate,
that is, a clock-gating instance driving the flops.

**Note:** This attribute applies only to clock-gating instances.

**Related Information**

Affected by this command: syn_generic

Affected by this command: syn_generic^


```
Low Power Synthesis—inst Attributes
```
September 2017 1727 Product Version 17.1

**lp_clock_gating_module**

lp_clock_gating_module _path_name_for_module_

**Read-only** inst attribute. Returns the path name of the module used for clock-gating
insertion. This attribute can be queried on hierarchical instances and leaf sequential
instances. This attribute will return no value if the attribute was not set either on the module
corresponding to this instance (or its parent) or on the design.

**Related Information**

**lp_clock_gating_rc_inserted**

lp_clock_gating_rc_inserted {false | true }

**Read-only** inst attribute. Indicates whether this clock-gating instance was inserted by
Genus.

**Note:** This attribute will have no value for instances that are not clock-gating instances.

**Related Information**

**lp_clock_gating_stage**

lp_clock_gating_stage _integer_

**Read-only** inst attribute. Returns the stage to which the clock-gating instance belongs.

**Note:** This attribute will have no value for instances that are not clock-gating instances.

**Example**

Assume clock-gating instance CG1 is gating clock-gating instance CG2, which in turn gates
a flop. The stage of CG1 is 1 and the stage of CG2 is 2.

Affected by these attributes: (design) lp_clock_gating_module on page 1681

```
(module) lp_clock_gating_module on page 1735
```
Affected by these commands: syn_generic

```
update_clock_gate
```

```
Low Power Synthesis—inst Attributes
```
September 2017 1728 Product Version 17.1

**Related Information**

**lp_dynamic_analysis_scope**

lp_dynamic_analysis_scope {false | true}

_Default_ : false

**Read-write** inst attribute. Specifies whether the instance should be added to the scope that
impacts activity profiling.

**Related Information**

**lp_internal_power**

lp_internal_power _float_

**Read-only** inst attribute. Computes the internal cell power of the instance. The unit of the
power value is determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical or leaf instance.

**Related Information**

Affected by this command: syn_generic

```
share_clock_gate
```
Affects this command: read_vcd

Related attribute: (hinst) lp_dynamic_analysis_scope on page 1697

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_internal_power on page 1685

```
(hinst) lp_internal_power on page 1697
```

```
Low Power Synthesis—inst Attributes
```
September 2017 1729 Product Version 17.1

**lp_leakage_power**

lp_leakage_power _float_

**Read-only** inst attribute. Computes the leakage power of the instance. The unit of the
power value is determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical or leaf instance.

**Related Information**

**lp_net_power**

lp_net_power _float_

**Read-only** inst attribute. Computes the sum of the net power of all output nets for a flat
instance and the total output net power within a hierarchical instance excluding the nets
whose drivers are not part of the hierarchical instance. The unit of the power value is
determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical or leaf instance.

**Related Information**

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_leakage_power on page 1685

```
(hinst) lp_leakage_power on page 1698
```
Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_net_power on page 1686

```
(hinst) lp_net_power on page 1698
(hnet) lp_net_power on page 1703
(hpin) lp_net_power on page 1711
(hport) lp_net_power on page 1718
```

```
Low Power Synthesis—inst Attributes
```
September 2017 1730 Product Version 17.1

```
(pin) lp_net_power on page 1741
(port) lp_net_power on page 1749
```

```
Low Power Synthesis—module Attributes
```
September 2017 1731 Product Version 17.1

**module Attributes**

**lp_clock_gating_add_reset**

lp_clock_gating_add_reset {false | true}

_Default_ : false

**Read-write** module attribute. Determines whether the integrated clock-gating cell must
contain reset logic added to the glitch removing logic.

■ If you set this attribute to true, and the gated registers have an asynchronous reset or
set pin, the low power (RC-LP) engine only uses an integrated clock-gating cell that has
a pin with a clock_gate_reset_pin attribute defined.

```
If the RC-LP engine finds such a cell, it adds an a_rst port to the clock-gating module
and internally connects this port to the reset pin of the integrated clock-gating cell.
```
```
If c1, c2, ..., cn represent the asynchronous reset signals for each of the registers
controlled by this clock-gating instance, and p1, p2, ..., pn represent the asynchronous
set signals for each of the registers controlled by this clock-gating instance, the RC-LP
engine determines the reset signal for the clock-gating instance as:
```
```
(c1+p1) AND (c2+p2) AND ... AND (cn+pn)
```
```
The RC-LP engine creates the corresponding logic and connects the output of this logic
to the a_rst pin of the clock-gating instance.
```
```
Setting the module attribute to true, automatically sets the
lp_clock_gating_add_reset attribute to true on all flops in the module.
```
```
Note: If you set this attribute to true, but the gated registers do not have an
asynchronous reset or set pin, no reset logic will be added.
```
■ If you set this attribute to false, the RC-LP engine does not add an a_rst port to the
clock-gating module, even when the gated registers have asynchronous set or reset pins.

**Note:** This attribute applies to all instances of this module.

**Related Information**

Affects these commands: syn_generic

```
report_clock_gating
```
Affected by this attribute: (design) lp_clock_gating_add_reset on page 1673


```
Low Power Synthesis—module Attributes
```
September 2017 1732 Product Version 17.1

**lp_clock_gating_auto_path_adjust**

lp_clock_gating_auto_path_adjust {inherited | none | fixed | variable}

**Read-write** module attribute. Controls the automatic timing adjustment on the clock gate
enable paths in this module. You can specify any of the following values:

**Related Information**

**lp_clock_gating_auto_path_adjust_fixed_delay**

lp_clock_gating_auto_path_adjust_fixed_delay _float_

**Read-write** module attribute. Specifies a user-defined path adjust value (in picoseconds) for
the enable pins of all clock-gating instances in this module and its modules. This value
overrides the tool-computed path adjust values. You must specify a positive value. A negative
or null value does not affect the path constraints.If you do not set this attribute, it inherits the
value from the design attribute.

The path_adjust timing exceptions are stored in the following directory:

/designs/top/timing/exceptions/path_adjusts/

Affects this attribute: (inst) lp_clock_gating_add_reset on page 1723

fixed Specifies to use the user-defined path adjust value.

inherited Inherits the value from the design attribute.

none Prevents the automatic timing adjustment.

variable Specifies to scale the tool-calculated path adjust values.

Affects these commands: report_timing

```
syn_map
```
Affected by this attribute: (design) lp_clock_gating_auto_path_adjust on page 1675

Affects these attributes: (module) lp_clock_gating_auto_path_adjust_fixed_delay on
page 1675
(module) lp_clock_gating_auto_path_adjust_multiplier on
page 1733


```
Low Power Synthesis—module Attributes
```
September 2017 1733 Product Version 17.1

The tool-computed path_adjust timing exceptions are calculated based on information in the
libraries and have the following name:

_auto_XXps_cg_path_adjust

where XX is the user-provided delay value.

**Related Information**

**lp_clock_gating_auto_path_adjust_multiplier**

lp_clock_gating_auto_path_adjust_multiplier _float_

**Read-write** module attribute. Scales the tool-computed path adjust values of the enable
pins of the clock-gating instances in this module and its modules. Specify a real number
between 0.0 and infinity.

The path_adjust timing exceptions are stored in the following directory:

/designs/top/timing/exceptions/path_adjusts/

The tool-computed path_adjust timing exceptions are calculated based on information in the
libraries and have the following name:

_auto_XXps_cg_path_adjust

where XX is the magnitude of the adjustment.

**Related Information**

Affects these commands: report_timing

```
syn_map
```
Affected by these attributes: (module) lp_clock_gating_auto_path_adjust on
page 1675
(design) lp_clock_gating_auto_path_adjust_fixed_delay
on page 1675

Affects these commands: report_timing

```
syn_map
```
Affected by these attributes: (module) lp_clock_gating_auto_path_adjust on page 1675

```
(design) lp_clock_gating_auto_path_adjust_multiplier on
page 1676
```

```
Low Power Synthesis—module Attributes
```
September 2017 1734 Product Version 17.1

**lp_clock_gating_cell**

lp_clock_gating_cell _path_name_for_cell_

**Read-write** module attribute. Specifies the path name of the cell to be used for clock-gating
insertion. The path name can contain the wildcard character (*). This attribute overrides the
following attributes: lp_clock_gating_add_obs_port,
lp_clock_gating_add_reset, lp_clock_gating_control_point, and
lp_clock_gating_style.

If the specified cell does not exist in any of the libraries, the auto clock-gating insertion will
fail. If multiple cells are found, the attribute is not set and the tool reports an error.

**Note:** This attribute applies to all instances of this module.

**Related Information**

**lp_clock_gating_exclude**

lp_clock_gating_exclude {false | true}

_Default_ : false

**Read-write** module attribute. Determines whether to insert clock-gating logic for this
module. If you set this attribute to true, no clock-gating logic is added to this module and all
its submodules.

**Note:** This attribute applies to all instances of this module.

**Related Information**

Affects these commands: syn_generic

```
report_clock_gating
```
Affects these attributes: lp_clock_gating_add_obs_port on page 1672

```
lp_clock_gating_add_reset on page 1673
(inst) lp_clock_gating_cell on page 1724
lp_clock_gating_control_point on page 1677
lp_clock_gating_style on page 1681
```
Related attribute: (design) lp_clock_gating_cell on page 1677

Affects this command: syn_generic


```
Low Power Synthesis—module Attributes
```
September 2017 1735 Product Version 17.1

**lp_clock_gating_module**

lp_clock_gating_module _path_name_for_module_

**Read-write** module attribute. Specifies the path to the module that defines the customized
clock-gating logic to be used for this module.

**Related Information**

**lp_clock_gating_test_signal**

lp_clock_gating_test_signal _string_

**Read-write** module attribute. Indicates which test signal to connect to the test pin of the
clock-gating instances in all instances of the specified module.

**Note:** The RC-LP engine creates a separate module for the clock-gating logic in each
clock-gating domain, consequently the clock-gating instance names are similar to

/designs/ _design_ /instances_hier/*/RC_CG_HIER_INST _x_

You can specify one of the following values:

Related command: dedicate_module

Related attributes: (design) lp_clock_gating_exclude on page 1678

```
(inst) lp_clock_gating_exclude on page 1725
```
Related attributes: (design) lp_clock_gating_module on page 1681

```
(inst) lp_clock_gating_module on page 1727
```
use_shift_enable Indicates to use the shift-enable signal of the scan chain to
which the gated flip-flops belong.
If the gated flip-flops belong to different scan chains with
different shift enable signals, the shift enable signals are OR-ed
and the output of the OR-tree is used as the clock-gating test
signal.
**Note:** You can only use this value when you insert clock-gating
in a mapped netlist _after_ you have inserted the scan chains.

_test_signal_object_ Indicates to use the specified test signal object.


```
Low Power Synthesis—module Attributes
```
September 2017 1736 Product Version 17.1

**Related Information**

Affects this command: syn_generic

Related attributes: (design) lp_clock_gating_test_signal on page 1682

```
(inst) lp_clock_gating_test_signal on page 1695
```

```
Low Power Synthesis—pin Attributes
```
September 2017 1737 Product Version 17.1

**pin Attributes**

**lp_asserted_probability**

lp_asserted_probability _float_

**Read-write** pin attribute. Specifies the probability value of a signal on this pin being high for
power estimation. You can specify any value between 0 and 1.

**Related Information**

**lp_asserted_toggle_rate**

lp_asserted_toggle_rate _float_

**Read-write** pin attribute. Specifies the toggle rate (toggle count per toggle rate unit) of this
pin for the purpose of power estimation. You can specify any positive value, including zero.

**Related Information**

Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Related attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(port) lp_asserted_probability on page 1745
```
Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_toggle_rate_unit on page 1761

Related attributes: (hnet) lp_asserted_toggle_rate on page 1700


```
Low Power Synthesis—pin Attributes
```
September 2017 1738 Product Version 17.1

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** pin attribute. Retrieves the probability of the pin. The probability can be asserted
or computed.

**Related Information**

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(port) lp_asserted_toggle_rate on page 1745
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_computed_probability on page 1667

```
(hnet) lp_computed_probability on page 1701
(hpin) lp_computed_probability on page 1708
(hport) lp_computed_probability on page 1716
```

```
Low Power Synthesis—pin Attributes
```
September 2017 1739 Product Version 17.1

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** pin attribute. Retrieves the toggle rate (toggle count per toggle rate unit) of this
pin for power estimation. The toggle rate can be asserted or computed.

**Related Information**

```
(port) lp_computed_probability on page 1746
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (constant) lp_computed_toggle_rate on page 1668

```
(hnet) lp_computed_toggle_rate on page 1702
(hpin) lp_computed_toggle_rate on page 1709
(hport) lp_computed_toggle_rate on page 1717
(port) lp_computed_toggle_rate on page 1747
```

```
Low Power Synthesis—pin Attributes
```
September 2017 1740 Product Version 17.1

**lp_default_probability**

lp_default_probability _float_

**Read-only** pin attribute. Returns the default probability of the pin. The value is determined
as follows:

**1.** If the pin is asserted, it returns the value of the lp_asserted_probablity pin
    attribute.
**2.** If the pin is not asserted, it returns the value of the lp_default_probability
    attribute of the instance the pin belongs to.
**3.** If the lp_default_probability instance attribute was not set, it returns the value of
    the lp_default_probability root attribute.

**Note:** This attribute can only have a value for output hpins of sequential cells, blackboxes,
and macros.

**Related Information**

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

**Read-only** pin attribute. Returns the default toggle rate of the pin. The value is determined
as follows:

**1.** If the pin is asserted, it returns the value of the lp_asserted_toggle_rate pin
    attribute.

Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (pin) lp_asserted_probability on page 1737

```
lp_power_unit on page 1759
```
Related attributes: (design) lp_default_probability on page 1683

```
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(port) lp_default_probability on page 1748
(root) lp_default_probability on page 1756
```

```
Low Power Synthesis—pin Attributes
```
September 2017 1741 Product Version 17.1

**2.** If the pin is not asserted, it returns the value of the lp_default_toggle_rate
    attribute of the instance the pin belongs to.
**3.** If the pin is not asserted and the lp_default_toggle_rate instance attribute is not
    set, the value is computed based on the lp_default_toggle_percentage and the
    associated clock information.
**4.** If the pin is not asserted, the lp_default_toggle_rate instance attribute is not set,
    and the lp_default_toggle_percentage attribute was not set, it returns the value
    of the lp_default_toggle_rate root attribute.

**Note:** This attribute can only have a value for output hpins of sequential cells, blackboxes,
and macros.

**Related Information**

**lp_net_power**

lp_net_power _float_

**Read-only** pin attribute. Computes the switching power dissipated on the net connected to
this pin. The unit of the power value is determined by the value of the lp_power_unit
attribute.

Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (pin) lp_asserted_toggle_rate on page 1737

```
(hinst) lp_default_toggle_rate on page 1696
(clock) lp_default_toggle_percentage on page 1666
(design) lp_default_toggle_percentage on page 1684
(root) lp_default_toggle_rate on page 1756
lp_power_unit on page 1759
```
Related attributes: (design) lp_default_toggle_rate on page 1684

```
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(port) lp_default_toggle_rate on page 1748
```

```
Low Power Synthesis—pin Attributes
```
September 2017 1742 Product Version 17.1

**Related Information**

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** pin attribute. Computed attribute. Gives an indication of the source of the value
of the probability value. This attribute can have the following values:

Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_net_power on page 1686

```
(hinst) lp_net_power on page 1698
(hnet) lp_net_power on page 1703
(hpin) lp_net_power on page 1711
(hport) lp_net_power on page 1718
(inst) lp_net_power on page 1729
(port) lp_net_power on page 1749
```
asserted Indicates that the pin value is user-specified. You either
specified the value through the lp_asserted_probability
attribute or in a switching activity file (TCF or SAIF file).

clock Indicates that the pin is a clock pin and that the value is derived
from the clock waveform.

computed Indicates that the pin value is computed by propagating the
internal switching activities.

constant Indicates that the pin is driven by a constant value. In this case,
the value of the lp_asserted_probability attribute is set
to 1 if it is driven by a logic 1, or 0 if it is driven by a logic 0.

default Indicates that the pin value is not user-specified, but determined
by the value of the lp_default_probability attribute.


```
Low Power Synthesis—pin Attributes
```
September 2017 1743 Product Version 17.1

**Related Information**

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

**Read-only** pin attribute. Computed attribute. Gives an indication of the source of the value
of the toggle rate value. This attribute can have the following values:

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
```
```
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_probability_type on page 1669

```
(hnet) lp_probability_type on page 1703
(hpin) lp_probability_type on page 1712
(hport) lp_probability_type on page 1718
(port) lp_probability_type on page 1750
```
asserted Indicates that the pin value is user-specified. You either
specified the value through the lp_asserted_toggle_rate
attribute or in a switching activity file (TCF or SAIF file).

clock Indicates that the pin is a clock pin and that the value is derived
from the clock waveform.


```
Low Power Synthesis—pin Attributes
```
September 2017 1744 Product Version 17.1

**Related Information**

computed Indicates that the pin value is computed by propagating the
internal switching activities.

constant Indicates that the pin is driven by a constant value. In this case,
the value of the lp_asserted_toggle_rate attribute is set
to 0.

default Indicates that the pin value is not user-specified, but determined
by the value of the lp_default_toggle_rate attribute.

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
```
```
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (constant) lp_toggle_rate_type on page 1670

```
(hnet) lp_toggle_rate_type on page 1705
(hpin) lp_toggle_rate_type on page 1713
(pin) lp_toggle_rate_type on page 1743
(port) lp_toggle_rate_type on page 1751
```

```
Low Power Synthesis—port Attributes
```
September 2017 1745 Product Version 17.1

**port Attributes**

**lp_asserted_probability**

lp_asserted_probability _float_

**Read-write** port attribute. Specifies the probability value of a signal on this port being high
for power estimation. You can specify any value between 0 and 1.

**Related Information**

**lp_asserted_toggle_rate**

lp_asserted_toggle_rate _float_

**Read-write** port attribute. Specifies the toggle rate (toggle count per toggle rate unit) of this
port for the purpose of power estimation. You can specify any positive value, including zero.

**Related Information**

Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Related attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
```
Set by one of these commands: read_saif

```
read_tcf
```
Affects these commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_toggle_rate_unit on page 1761

Related attributes: (hnet) lp_asserted_toggle_rate on page 1700


```
Low Power Synthesis—port Attributes
```
September 2017 1746 Product Version 17.1

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** port attribute. Retrieves the probability of the port. The probability can be
asserted or computed.

**Related Information**

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_computed_probability on page 1667

```
(hnet) lp_computed_probability on page 1701
(hpin) lp_computed_probability on page 1708
(hport) lp_computed_probability on page 1716
```

```
Low Power Synthesis—port Attributes
```
September 2017 1747 Product Version 17.1

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** port attribute. Retrieves the toggle rate (toggle count per toggle rate unit) of this
port for power estimation. The toggle rate can be asserted or computed.

**Related Information**

```
(pin) lp_computed_probability on page 1738
```
Affected by these commands: read_saif

```
read_tcf
```
Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
(root) lp_default_toggle_rate on page 1756
```
Related attributes: (constant) lp_computed_toggle_rate on page 1668

```
(hnet) lp_computed_toggle_rate on page 1702
(hpin) lp_computed_toggle_rate on page 1709
(hport) lp_computed_toggle_rate on page 1717
(pin) lp_computed_toggle_rate on page 1739
```

```
Low Power Synthesis—port Attributes
```
September 2017 1748 Product Version 17.1

**lp_default_probability**

lp_default_probability _float_

**Read-only** port attribute. Returns the default probability of the port. The value is
determined as follows:

**1.** If the port is asserted, it returns the value of the lp_asserted_probablity port
    attribute.
**2.** If the port is not asserted, it returns the value of the lp_default_probability root
    attribute.

**Note:** This attribute can only have a value for primary input ports.

**Related Information**

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

**Read-only** port attribute. Returns the default toggle rate of the port. The value is
determined as follows:

**1.** If the port is asserted, it returns the value of the lp_asserted_toggle_rate port
    attribute.
**2.** If the port is not asserted, the default value will be computed based on the
    lp_default_toggle_percentage attribute and the associated clock information.

Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (port) lp_asserted_probability on page 1745

```
(root) lp_default_probability on page 1756
lp_power_unit on page 1759
```
Related attributes: (design) lp_default_probability on page 1683

```
(hinst) lp_default_probability on page 1696
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
```

```
Low Power Synthesis—port Attributes
```
September 2017 1749 Product Version 17.1

**3.** If the port is not asserted and the lp_default_toggle_percentage attribute is not
    set, it returns the value of the lp_default_toggle_rate root attribute.

**Note:** This attribute can only have a value for primary input ports.

**Related Information**

**lp_net_power**

lp_net_power _float_

**Read-only** port attribute. Computes the switching power dissipated on the net connected
to this port. The unit of the power value is determined by the value of the lp_power_unit
attribute.

**Related Information**

Related commands: report_gates -power

```
report_power
```
Affected by these attributes: (port) lp_asserted_toggle_rate on page 1745

```
(root) lp_default_toggle_rate on page 1756
lp_power_unit on page 1759
```
Related attributes: (design) lp_default_toggle_rate on page 1684

```
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
```
Related commands: report_gates -power

```
report_power
```
Affected by this attribute: lp_power_unit on page 1759

Related attributes: (design) lp_net_power on page 1686

```
(hinst) lp_net_power on page 1698
(hnet) lp_net_power on page 1703
(hpin) lp_net_power on page 1711
(hport) lp_net_power on page 1718
```

```
Low Power Synthesis—port Attributes
```
September 2017 1750 Product Version 17.1

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** port attribute. Computed attribute. Gives an indication of the source of the value
of the probability value. This attribute can have the following values:

**Related Information**

```
(inst) lp_net_power on page 1729
(pin) lp_net_power on page 1741
```
asserted Indicates that the port value is user-specified. You either
specified the value through the lp_asserted_probability
attribute or in a switching activity file (TCF or SAIF file).

clock Indicates that the port is connected to a clock net and that the
value is derived from the clock waveform.

computed Indicates that the port value is computed by propagating the
internal switching activities.

constant Indicates that the port is driven by a constant value. In this case,
the value of the lp_asserted_probability attribute is set
to 1 if it is driven by a logic 1, or 0 if it is driven by a logic 0.

default Indicates that the port value is not user-specified, but
determined by the value of the lp_default_probability
attribute.

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(design) lp_default_probability on page 1683
(hinst) lp_default_probability on page 1696
```

```
Low Power Synthesis—port Attributes
```
September 2017 1751 Product Version 17.1

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

**Read-only** port attribute. Computed attribute. Gives an indication of the source of the value
of the toggle rate value. This attribute can have the following values:

**Related Information**

```
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
```
```
(port) lp_default_probability on page 1748
(root) lp_default_probability on page 1756
```
Related attributes: (constant) lp_probability_type on page 1669

```
(hnet) lp_probability_type on page 1703
(hpin) lp_probability_type on page 1712
(hport) lp_probability_type on page 1718
(pin) lp_probability_type on page 1742
```
asserted Indicates that the port value is user-specified. You either specified
the value through the lp_asserted_toggle_rate attribute or in
a switching activity file (TCF or SAIF file).

clock Indicates that the port is a connected to a clock net and that the
value is derived from the clock waveform.

computed Indicates that the port value is computed by propagating the
internal switching activities.

constant Indicates that the port is driven by a constant value. In this case, the
value of the lp_asserted_toggle_rate attribute is set to 0.

default Indicates that the port value is not user-specified, but determined by
the value of the lp_default_toggle_rate attribute.

Affected by these commands: read_saif

```
read_tcf
```
Affected by these attributes: (hnet) lp_asserted_toggle_rate on page 1700


```
Low Power Synthesis—port Attributes
```
September 2017 1752 Product Version 17.1

```
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(hport) lp_asserted_toggle_rate on page 1715
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
lp_toggle_rate_unit on page 1761
```
Related attributes: (constant) lp_toggle_rate_type on page 1670

```
(hnet) lp_toggle_rate_type on page 1705
(hpin) lp_toggle_rate_type on page 1713
(hport) lp_toggle_rate_type on page 1719
(pin) lp_toggle_rate_type on page 1743
```

```
Low Power Synthesis—root Attributes
```
September 2017 1753 Product Version 17.1

**root Attributes**

**leakage_power_effort**

leakage_power_effort {none | low | medium | high}

_Default_ : none

**Read-write** root attribute. Enables and controls leakage power optimization, together with
the leakage power constraint (set using the max_leakage_power root attribute). When
performing leakage power optimization, the tool will make a trade off between leakage power
and delay, area, and runtime.

**Note:** Without an explicit leakage power constraint setting, and when the
leakage_power_effort attribute is set to either low, medium, or high, the tool assumes
that the max_leakage_power attribute is set to 0.

**Related Information**

high Performs the best leakage power optimization with a higher
trade-off on delay, area, and runtime. In this case, the runtime can
be significantly higher.

low Performs a low-effort leakage power optimization with minimum
trade-off on delay, area, and runtime.

medium Performs a medium-effort leakage power optimization with some
trade-off on delay, area, and runtime. The result is in between what
you would get with low and high effort levels.

none Disables leakage power optimization only when you do not specify
an explicit leakage power constraint (that is, set the
max_leakage_power attribute).

Affects these commands: syn_generic

```
syn_map
syn_opt
```
Affects this command: report_power

Affected by this attribute: max_leakage_power on page 1688


```
Low Power Synthesis—root Attributes
```
September 2017 1754 Product Version 17.1

**lp_clock_gating_exceptions_aware**

lp_clock_gating_exceptions_aware {true | false }

_Default_ : true

**Read-write** root attribute. Specifies whether to take timing exceptions set on flop instances
or on their clock, enable, and reset pins into account during clock gating.

**Related Information**

**lp_clock_gating_infer_enable**

lp_clock_gating_infer_enable {true | false | set_reset_flops_only}

_Default_ : true

**Read-write** root attribute. When clock-gating insertion is enabled, enabling this attribute
will invoke an advanced algorithm that identifies additional clock-gating opportunities—even
in the absence of a feedback loop—that cannot be identified using the basic algorithm.

**Note:** This attribute is ignored if you use the syn_generic command with the -effort
option set to low, because the low-effort synthesis always disables infer_enable.

**Related Information**

Affects these commands: syn_generic

```
report_clock_gating
```
false Does not invoke the advanced algorithm.

set_reset_flops_onlyOnly invokes the advanced algorithm for set and reset flops.

true Performs the advanced algorithm without restrictions.

Affects these commands: syn_generic

```
report_clock_gating
```
Affected by this attribute: lp_insert_clock_gating on page 1757


```
Low Power Synthesis—root Attributes
```
September 2017 1755 Product Version 17.1

**lp_clock_gating_prefix**

lp_clock_gating_prefix _string_

**Read-write** root attribute. Specifies the prefix to be added to all clock-gating modules,
observability flip-flops, generated clock nets, and the ports created by clock-gating insertion.

**Example**

If you set this attribute to lowp, the names of the clock-gating instances will be similar to
lowp_RC_CG_HIER_INST_ _xx_ , while the name of the gated clock net will be similar to
lowp_rc_gclk_ _xx_.

**Related Information**

**lp_clock_gating_register_aware**

lp_clock_gating_register_aware {false | true}

_Default_ : false

**Read-write** root attribute. Controls clock-gating for register banks.

**Related Information**

Affects these commands: elaborate

```
syn_generic
report_clock_gating
```
Affects these commands: elaborate

```
syn_generic
report_clock_gating
```

```
Low Power Synthesis—root Attributes
```
September 2017 1756 Product Version 17.1

**lp_default_probability**

lp_default_probability _float_

_Default_ : 0.5

**Read-write** root attribute. Sets the default probability value (probability of a net being high)
for power estimation. Genus uses this value for those nets that have no user-specified
probability value. Specify any value between zero and one.

**Related Information**

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

_Default_ : 0.02

**Read-write** root attribute. Specifies the default toggle rate (toggle count per toggle rate
unit). Genus uses this value for those nets that have no user-specified toggle rate. You can
specify any positive value, including zero. The unit is determined by the
lp_toggle_rate_unit attribute.

**Related Information**

Affects this command: report_power

Affects this attribute: (design) lp_default_probability on page 1683

Related attributes: (hinst) lp_default_probability on page 1696

```
(hpin) lp_default_probability on page 1710
(pin) lp_default_probability on page 1740
(port) lp_default_probability on page 1748
```
Affects this command: report_power

Affects this attribute: (design) lp_default_toggle_rate on page 1684

Related attributes: (hinst) lp_default_toggle_rate on page 1696

```
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_probability on page 1748
```

```
Low Power Synthesis—root Attributes
```
September 2017 1757 Product Version 17.1

**lp_display_negative_internal_power**

lp_display_negative_internal_power {true | false}

_Default_ : true

**Read-write** root attribute. Controls how negative internal power results are reported. By
default, negative internal power results are reported. Set this attribute to false, to report
negative internal power as zero.

**Related Information**

**lp_get_state_dependent_lkg_pow**

lp_get_state_dependent_lkg_pow {true|false}

_Default_ : true

**Read-write** root attribute. Controls whether the leakage power calculation is
state-dependent. Set this attribute to false to make the leakage power calculation
state-independent.

**lp_insert_clock_gating**

lp_insert_clock_gating {false | true}

_Default_ : false

**Read-write** root attribute. Controls insertion of clock-gating logic during synthesis.

**Related Information**

Affects these commands: report_power

```
report_gates -power
report_instance -power
report_qor
```
Affects these attributes: (design) lp_internal_power on page 1685

```
(inst) lp_internal_power on page 1728
```
Affects these commands: syn_generic

```
report_clock_gating
```

```
Low Power Synthesis—root Attributes
```
September 2017 1758 Product Version 17.1

**lp_insert_discrete_clock_gating_logic**

lp_insert_discrete_clock_gating_logic {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to generate clock-gating logic by using basic
libcells if no usable integrated clock-gating cells are available in the library.

**Related Information**

**lp_power_analysis_effort**

lp_power_analysis_effort {medium | low | high}

_Default:_ medium

**Read-write** root attribute. Controls whether to propagate the switching activities in the
design. The attribute can have the following values:

**Note:** The higher the power analysis effort, the higher the run time and memory usage are.

**Related Information**

Affects these commands: syn_generic

```
report_clock_gating
```
high Propagates the switching activities in the design with higher
accuracy.

low Does not propagate the switching activities and uses the default
settings instead.

medium Propagates the switching activities in the design.

Affects these commands: syn_generic

```
report_power
```
Affects these attributes: lp_computed_probability on page 1701

```
lp_computed_toggle_rate on page 1702
```
Affected by these attributes: lp_asserted_probability on page 1700


```
Low Power Synthesis—root Attributes
```
September 2017 1759 Product Version 17.1

**lp_power_unit**

lp_power_unit {nW | mW | pW | uW | W}}

_Default_ : nW

**Read-write** root attribute. Specifies the power unit to be used when analyzing net power,
cell internal power, or cell leakage power. The power units are case sensitive.

**Note:** To get more precise results, use a smaller unit.

**Related Information**

```
lp_asserted_toggle_rate on page 1700
```
Affects this command: report_gates -power

```
report_power
```
Affects these attributes: (design) lp_internal_power on page 1685

```
(hinst) lp_internal_power on page 1697
(inst) lp_internal_power on page 1728
(design) lp_leakage_power on page 1685
(hinst) lp_leakage_power on page 1698
(inst) lp_leakage_power on page 1729
(design) lp_net_power on page 1686
(hinst) lp_net_power on page 1698
(hnet) lp_net_power on page 1703
(hpin) lp_net_power on page 1711
(hport) lp_net_power on page 1718
(inst) lp_net_power on page 1729
(pin) lp_net_power on page 1741
(port) lp_net_power on page 1749
```

```
Low Power Synthesis—root Attributes
```
September 2017 1760 Product Version 17.1

**lp_pso_aware_estimation**

lp_pso_aware_estimation {true | false}

_Default_ : true

**Read-write** root attribute. Specifies if the power estimation must be power domain-aware.

**Related Information**

true Specifies to estimate the average power of the design based on
the probability of the power domains being powered on.
To make the power estimation power domain-aware, you must
assert the probability of the enable signals that power down the
power domains.
The RC-LP engine will consider a power domain to be always on
if the probability of the shutoff enable signal is not user-asserted

false Specifies to estimate the power assuming that all power
domains are always powered on.

Affects these commands: report_gates -power

```
report_power
```
Related attribute: lp_pso_aware_tcf on page 1687


```
Low Power Synthesis—root Attributes
```
September 2017 1761 Product Version 17.1

**lp_toggle_rate_unit**

lp_toggle_rate_unit {/ns | /us | /ms | /s}

_Default_ : /ns

**Read-write** root attribute. Specifies the time unit used for the toggle rate in Genus.

**Related Information**

Affects this command: report_power

Affects these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(constant) lp_computed_toggle_rate on page 1668
(hnet) lp_computed_toggle_rate on page 1702
(hpin) lp_computed_toggle_rate on page 1709
(hport) lp_computed_toggle_rate on page 1717
(pin) lp_computed_toggle_rate on page 1739
(port) lp_computed_toggle_rate on page 1747
(design) lp_default_toggle_rate on page 1684
(hinst) lp_default_toggle_rate on page 1696
(hpin) lp_default_toggle_rate on page 1710
(pin) lp_default_toggle_rate on page 1740
(port) lp_default_toggle_rate on page 1748
```

```
Low Power Synthesis—root Attributes
```
September 2017 1762 Product Version 17.1

**lp_x_transition_probability_count**

lp_x_transition_probability_count _float_

_Default_ : 0.500

**Read-write** root attribute. Specifies the weight of the probability count for each transition
from X. You can specify any value between 0 and 1.

**Note:** To ignore the X transitions, you can set this attribute or the
lp_x_transition_toggle_count attribute to -1.

**Related Information**

Affects these commands: read_vcd

```
report_power
```
Affects these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(constant) lp_computed_probability on page 1667
(hnet) lp_computed_probability on page 1701
(hpin) lp_computed_probability on page 1708
(hport) lp_computed_probability on page 1716
(pin) lp_computed_probability on page 1738
(port) lp_computed_probability on page 1746
```

```
Low Power Synthesis—root Attributes
```
September 2017 1763 Product Version 17.1

**lp_x_transition_toggle_count**

lp_x_transition_toggle_count _float_

_Default_ : 0.500

**Read-write** root attribute. Specifies the weight of the toggle count for each transition from
and to X. You can specify any value between 0 and 1.

**Note:** To ignore the X transitions, you can set this attribute or the
lp_x_transition_probability_count attribute to -1.

**Related Information**

Affects these commands: read_vcd

```
report_power
```
Affects these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(constant) lp_computed_toggle_rate on page 1668
(hnet) lp_computed_toggle_rate on page 1702
(hpin) lp_computed_toggle_rate on page 1709
(hport) lp_computed_toggle_rate on page 1717
(pin) lp_computed_toggle_rate on page 1739
(port) lp_computed_toggle_rate on page 1747
```

```
Low Power Synthesis—root Attributes
```
September 2017 1764 Product Version 17.1

**lp_z_transition_probability_count**

lp_z_transition_probability_count _float_

_Default_ : 0.250

**Read-write** root attribute. Specifies the weight of the probability count for each transition
from Z. You can specify any value between 0 and 1.

**Note:** To ignore the Z transitions, you can set this attribute or the
lp_z_transition_toggle_count attribute to -1.

**Related Information**

Affects these commands: read_vcd

```
report_power
```
Affects these attributes: (hnet) lp_asserted_probability on page 1700

```
(hpin) lp_asserted_probability on page 1707
(hport) lp_asserted_probability on page 1715
(pin) lp_asserted_probability on page 1737
(port) lp_asserted_probability on page 1745
(constant) lp_computed_probability on page 1667
(hnet) lp_computed_probability on page 1701
(hpin) lp_computed_probability on page 1708
(hport) lp_computed_probability on page 1716
(pin) lp_computed_probability on page 1738
(port) lp_computed_probability on page 1746
```

```
Low Power Synthesis—root Attributes
```
September 2017 1765 Product Version 17.1

**lp_z_transition_toggle_count**

lp_z_transition_toggle_count _float_

_Default_ : 0.250

**Read-write** root attribute. Specifies the weight of the toggle count for each transition from
and to Z. You can specify any value between 0 and 1.

**Note:** To ignore the Z transitions, you can set this attribute or the
lp_z_transition_probability_count attribute to -1.

**Related Information**

**power_engine**

power_engine {legacy | joules}

_Default_ : legacy

**Read-write** root attribute. Controls whether to use the Genus power engine or the Joules
power engine.

Affects these commands: read_vcd

```
report_power
```
Affects these attributes: (hnet) lp_asserted_toggle_rate on page 1700

```
(hpin) lp_asserted_toggle_rate on page 1707
(hport) lp_asserted_toggle_rate on page 1715
(pin) lp_asserted_toggle_rate on page 1737
(port) lp_asserted_toggle_rate on page 1745
(constant) lp_computed_toggle_rate on page 1668
(hnet) lp_computed_toggle_rate on page 1702
(hpin) lp_computed_toggle_rate on page 1709
(hport) lp_computed_toggle_rate on page 1717
(pin) lp_computed_toggle_rate on page 1739
(port) lp_computed_toggle_rate on page 1747
```

```
Low Power Synthesis—root Attributes
```
September 2017 1766 Product Version 17.1

**Related Information**

**skip_statetable_check**

skip_statetable_check {false | true}

_Default_ : false

**Read-write** root attribute. Derives the clock-gating logic from the the setting of the
clock_gating_integrated_cell liberty attribute and skips checking the statetable of
the clock-gating cells.

Affects this command: report_power


September 2017 1767 Product Version 17.1

# 16

## Advanced Low Power

**List**
**_design Attributes_**

■ 1801 on page 1774

■ cpf on page 1774

■ cpf_macro_inherit_parent_power_domain on page 1774

■ isolation_rules on page 1775

■ level_shifter_rules on page 1775

■ library_domain on page 1775

■ macro_models on page 1776

■ nominal_conditions on page 1776

■ pi_relax_map_iso_cell_checks on page 1776

■ pi_relax_map_ls_cell_checks on page 1777

■ power_domains on page 1777

■ power_models on page 1777

■ power_modes on page 1778

■ power_scopes on page 1778

■ state_retention_rules on page 1778

**_hdl_architecture Attributes_**

■ library_domain on page 1779


```
Advanced Low Power—List
```
September 2017 1768 Product Version 17.1

**_hinst Attributes_**

■ library_domain on page 1780

■ part_power_intent_file on page 1780

■ power_domain on page 1780

■ secondary_domain on page 1781

■ state_retention_rule on page 1781

**_hport Attributes_**

■ isolation_rule on page 1784

■ level_shifter_rule on page 1784

**_inst Attributes_**

■ library_domain on page 1785

■ power_domain on page 1785

■ secondary_domain on page 1785

■ state_retention_rule on page 1786

**_isolation_rule Attributes_**

■ cells on page 1787

■ cpf_pins on page 1787

■ design on page 1787

■ enable_driver on page 1788

■ enable_polarity on page 1788

■ exclude_pins on page 1788

■ from_power_domain on page 1789

■ location on page 1789

■ off_domain on page 1789

■ output_value on page 1790


```
Advanced Low Power—List
```
September 2017 1769 Product Version 17.1

■ pins on page 1790

■ power_scope on page 1790

■ prefix on page 1791

■ secondary_domain on page 1791

■ to_power_domain on page 1791

■ within_hierarchy on page 1792

**_level_shifter_rule Attributes_**

■ cells on page 1793

■ cpf_pins on page 1793

■ design on page 1793

■ direction on page 1794

■ exclude_pins on page 1794

■ from_power_domain on page 1794

■ location on page 1795

■ pins on page 1795

■ power_scope on page 1795

■ prefix on page 1796

■ to_power_domain on page 1796

■ within_hierarchy on page 1796

**_macro_isolation_rule Attributes_**

■ macro_model on page 1797

**_macro_model Attributes_**

■ design on page 1798

■ macro_isolation_rules on page 1798

■ macro_power_domains on page 1798


```
Advanced Low Power—List
```
September 2017 1770 Product Version 17.1

**_macro_power_domain Attributes_**

■ macro_model on page 1799

**_module Attributes_**

■ library_domain on page 1800

**_nominal_condition Attributes_**

■ design on page 1801

■ ground_voltage on page 1801

■ library_set on page 1801

■ power_scope on page 1802

■ voltage on page 1802

**_pin Attributes_**

■ isolation_rule on page 1803

■ level_shifter_rule on page 1803

■ power_domain on page 1804

■ related_ground_pin on page 1804

■ related_power_pin on page 1804

**_port Attributes_**

■ isolation_rule on page 1805

■ level_shifter_rule on page 1805

■ power_domain on page 1806

**_power_domain Attributes_**

■ available_supply_nets on page 1807

■ base_domains on page 1807


```
Advanced Low Power—List
```
September 2017 1771 Product Version 17.1

■ design on page 1807

■ dft_iso_rule on page 1807

■ is_default on page 1808

■ is_virtual on page 1809

■ library_domain on page 1809

■ power_scope on page 1809

■ primary_ground_is_always_on on page 1810

■ primary_ground_net on page 1810

■ primary_power_is_always_on on page 1810

■ primary_power_net on page 1810

■ shutoff_condition on page 1810

■ shutoff_condition_inputs on page 1811

**_power_intent_command Attributes_**

■ design on page 1812

■ power_model on page 1812

■ power_scope on page 1812

**_power_mode Attributes_**

■ constraint_mode on page 1813

■ default on page 1813

■ design on page 1813

■ domain_conditions on page 1814

■ power_scope on page 1814

**_power_model Attributes_**

■ 1801 on page 1815

■ cpf on page 1815


```
Advanced Low Power—List
```
September 2017 1772 Product Version 17.1

■ design on page 1815

■ power_scope on page 1815

_power_scope Attributes_

■ 1801 on page 1816

■ cpf on page 1816

■ design on page 1816

■ isolation_rules on page 1816

■ level_shifter_rules on page 1817

■ nominal_conditions on page 1817

■ power_domains on page 1817

■ power_models on page 1817

■ power_modes on page 1818

■ power_scope on page 1818

■ power_scopes on page 1818

■ state_retention_rules on page 1819

**_root Attributes_**

■ add_pin_name_to_lp_instance on page 1820

■ commit_delete_invalid_iso_ls on page 1820

■ cpi_delete_iso_ls_without_rule on page 1820

■ init_power_intent_files on page 1821

**_state_retention_rule Attributes_**

■ cell_type on page 1822

■ cells on page 1822

■ design on page 1822

■ power_scope on page 1823


```
Advanced Low Power—List
```
September 2017 1773 Product Version 17.1

■ restore on page 1823

■ restore_phase on page 1823

■ save on page 1823

■ save_phase on page 1824

■ secondary_domain on page 1824


```
Advanced Low Power—design Attributes
```
September 2017 1774 Product Version 17.1

**design Attributes**

**1801**

1801 _list_of_power_intent_commands_

**Read-only** design attribute. Returns the list of 1801 power_intent_command objects for the
design.

**cpf**

cpf _list_of_power_intent_commands_

**Read-only** design attribute. Returns the list of cpf power_intent_command objects for the
design.

**cpf_macro_inherit_parent_power_domain**

cpf_macro_inherit_parent_power_domain {false|true}

_Default_ : false

**Read-write** design attribute. Controls whether the macro instances in CPF will inherit their
power domain from the parent instance.

By default, the power domain of a macro instance is inferred from the default power domain
specified in the macro definition. If this attribute is set to true, the tool will assume that the
power domain of these instances is always the same as that of the parent hierarchy in which
they are instantiated.

You must set this attribute before you enter the commit_power_intent command.

**Related Information**

Affects this command: commit_power_intent


```
Advanced Low Power—design Attributes
```
September 2017 1775 Product Version 17.1

**isolation_rules**

isolation_rules

**Read-only** design attribute. Returns the list of isolation_rule objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**level_shifter_rules**

level_shifter_rules _list_of_level_shifter_rules_

**Read-only** design attribute. Returns the list of level_shifter_rule objects.

**library_domain**

library_domain _domain_

**Read-write** design attribute. Sets the target library domain for technology mapping. During
mapping only library cells from libraries in the target domain can be used. If you do not set this attribute
explicitly on the design, Genus will (during elaboration) choose for each module the library domain that
minimizes the number of blackboxes. You can modify as needed after elaboration.

**Note:** The order in which you set the library_domain attributes on the design and
modules matters! You must set the library domain of the design first. The design attribute
applies hierarchically to all instances and modules of this design.

```
Important
```
```
You cannot set this attribute, if the design is marked preserved.
```
**Related Information**

Related attribute: (power_scope) isolation_rules on page 1816

Related attributes: (library_domain) default on page 364

```
(hdl_architecture) library_domain on page 1779
(hinst) library_domain on page 1780
(inst) library_domain on page 1785
```

```
Advanced Low Power—design Attributes
```
September 2017 1776 Product Version 17.1

**macro_models**

macro_models _list_of_macro_models_

**Read-only** design attribute. Returns the list of all macro_model objects in the design.

**nominal_conditions**

nominal_conditions _list_of_nominal_conditions_

**Read-only** design attribute. Returns the list of nominal_condition objects.

**Related Information**

**pi_relax_map_iso_cell_checks**

pi_relax_map_iso_cell_checks {false | true}

_Default_ : false

**Read-write** design attribute. Controls whether to relax sanity checks on isolation cells listed
with the map_isolation_cell command specified in the power intent file using the format
described in the IEEE 1801-2009 standard.

If this attribute is enabled, the tool will skip checks on the isolation type during isolation cell
insertion.

However, the tool will still check if the library domain of the cell matches with the library
domain of the insertion location.

If the isolation cells specified with the map_isolation_cell command are not referenced
in the isolation rule, the attribute setting has no effect.

**Related Information**

```
(module) library_domain on page 1800
(power_domain) library_domain on page 1809
```
Related attribute: (power_scope) nominal_conditions on page 1817

Affects this command: commit_power_intent


```
Advanced Low Power—design Attributes
```
September 2017 1777 Product Version 17.1

**pi_relax_map_ls_cell_checks**

pi_relax_map_ls_cell_checks {false | true}

_Default_ : false

**Read-write** design attribute. Controls whether to relax sanity checks on level shifter cells
listed with the map_level_shifter_cell command specified in the power intent file using
the format described in the IEEE 1801-2009 standard.

If this attribute is enabled, the tool will skip checks during level shifter insertion on

■ the input and output range of the cell

■ the direction of the level shifter cell

However, the tool will still check if the library domain of the cell matches with the library
domain of the insertion location.

If the level shifters specified with the map_level_shifter_cell command are not
referenced in the level shifter rule, the attribute setting has no effect.

**Related Information**

**power_domains**

power_domains _list_of_power_domains_

**Read-only** design attribute. Returns the list of power_domain objects in the design.

**Related Information**

**power_models**

power_models _list_of_power_models_

**Read-only** design attribute. Returns the list of power_model objects in the design.

Affects this command: commit_power_intent

Related attribute: (power_scope) power_domains on page 1817


```
Advanced Low Power—design Attributes
```
September 2017 1778 Product Version 17.1

**Related Information**

**power_modes**

power_modes _list_of_power_modes_

**Read-only** design attribute. Returns the list of power_mode objects in the design.

**Related Information**

**power_scopes**

power_scopss _list_of_power_scopes_

**Read-only** design attribute. Returns the list of power_scope objects in the design.

**Related Information**

**state_retention_rules**

state_retention_rules _list_of_state_retention_rules_

**Read-only** design attribute. Returns the list of all state_retention_rule objects in the design.

**Related Information**

Related attribute: (power_scope) power_models on page 1817

Related attributes: (analysis_view) power_modes on page 832

```
(power_scope) power_modes on page 1818
```
Related attribute: (power_scope) power_scopes on page 1818

Related attribute: (power_scope) state_retention_rules on page 1819


```
Advanced Low Power—hdl_architecture Attributes
```
September 2017 1779 Product Version 17.1

**hdl_architecture Attributes**

**library_domain**

library_domain _domain_

**Read-write** hdl_architecture attribute. Sets the target library domain for technology
mapping of the specified architecture. During mapping only library cells from libraries in the
target domain can be used.

**Note:** This attribute is not hierarchical. It only applies to the specified architecture.

**Related Information**

Related attributes: (design) library_domain on page 1775

```
(hinst) library_domain on page 1780
(inst) library_domain on page 1785
(module) library_domain on page 1800
(power_domain) library_domain on page 1809
```

```
Advanced Low Power—hinst Attributes
```
September 2017 1780 Product Version 17.1

**hinst Attributes**

**library_domain**

library_domain _domain_

**Read-write** hinst attribute. Identifies the library domain to use for the mapping of this
hierarchcial instance. You can only set this attribute on a timing model instance.

**Related Information**

**part_power_intent_file**

part_power_intent_file _file_

**Read-write** hinst attribute. Specifies the name of the hierarchical instance final CPF, which
is written out after synthesis and placement of the instance. This file will be read as macro
CPF file when the top level of the design is synthesized. It is your responsibility to make sure
that the instance attribute value matches the final CPF macro file.

**Related Information**

**power_domain**

power_domain _domain_

**Read-write** hinst attribute. Identifies the primary power domain to which this instance
belongs. You can only set this attribute on a hierarchical instance or a timing model instance.

Related attributes: (design) library_domain on page 1775

```
(hdl_architecture) library_domain on page 1779
(inst) library_domain on page 1785
(module) library_domain on page 1800
(power_domain) library_domain on page 1809
```
Affects this command: write_power_intent


```
Advanced Low Power—hinst Attributes
```
September 2017 1781 Product Version 17.1

**Related Information**

**secondary_domain**

secondary_domain _power_domain_

**Read-write** hinst attribute. Returns the secondary domain of thehierarchical instance of a
special low power cell (level shifter cell, isolation cell, state retention cell, always-on cell, or
power switch cell).

**Related Information**

**state_retention_rule**

state_retention_rule _state_retention_rule_

**Read-only** hinst attribute. Returns the state retention rule that applies to this instance.

**Related Information**

Related attributes: (hpin) power_domain on page 1783

```
(inst) power_domain on page 1785
(pin) power_domain on page 1804
(port) power_domain on page 1806
```
Affected by this command: read_power_intent

Related attribute: (inst) secondary_domain on page 1785

Affected by this command: read_power_intent

```
(inst) state_retention_rule on page 1786
```

```
Advanced Low Power—hpin Attributes
```
September 2017 1782 Product Version 17.1

**hpin Attributes**

**isolation_rule**

isolation_rule _rules_

**Read-only** hpin attribute. Returns the isolation rules that apply to this hpin.

**Related Information**

**level_shifter_rule**

level_shifter_rule _rules_

**Read-only** hpin attribute. Returns the level shifter rules that apply to this hpin.

**Related Information**

Affected by this command: read_power_intent

Related attributes: (hport) isolation_rule on page 1784

```
(pin) isolation_rule on page 1803
(port) isolation_rule on page 1805
```
Affected by this command: read_power_intent

Related attributes: (hport) level_shifter_rule on page 1784

```
(pin) level_shifter_rule on page 1803
(port) level_shifter_rule on page 1805
```

```
Advanced Low Power—hpin Attributes
```
September 2017 1783 Product Version 17.1

**power_domain**

power_domain _domain_

**Read-write** hpin attribute. Identifies the power domain to which this hpin belongs. You can
only change the power domain of the hpin of a timing-model instance or of an unresolved
reference instance.

**Related Information**

Related attributes (hinst) power_domain on page 1780

```
(inst) power_domain on page 1785
(pin) power_domain on page 1804
(port) power_domain on page 1806
```

```
Advanced Low Power—hport Attributes
```
September 2017 1784 Product Version 17.1

**hport Attributes**

**isolation_rule**

isolation_rule _rules_

**Read-only** hport attribute. Returns the isolation rules that apply to this hport.

**Related Information**

**level_shifter_rule**

level_shifter_rule _rules_

**Read-only** hport attribute. Returns the level shifter rules that apply to this hport.

**Related Information**

Affected by this command: read_power_intent

Related attributes: (hpin) isolation_rule on page 1782

```
(pin) isolation_rule on page 1803
(port) isolation_rule on page 1805
```
Affected by this command: read_power_intent

Related attributes: (hpin) level_shifter_rule on page 1782

```
(pin) level_shifter_rule on page 1803
(port) level_shifter_rule on page 1805
```

```
Advanced Low Power—inst Attributes
```
September 2017 1785 Product Version 17.1

**inst Attributes**

**library_domain**

library_domain _domain_

**Read-write** inst attribute. Identifies the library domain to use for the mapping of this
instance. You can only set this attribute on a timing model instance.

**Related Information**

**power_domain**

power_domain _domain_

**Read-write** inst attribute. Identifies the primary power domain to which this instance
belongs..

**Related Information**

**secondary_domain**

secondary_domain _power_domain_

**Read-write** inst attribute. Returns the secondary domain of the instance of a special low
power cell (level shifter cell, isolation cell, state retention cell, always-on cell, or power switch
cell).

Related attributes: (design) library_domain on page 1775

```
(hdl_architecture) library_domain on page 1779
(hinst) library_domain on page 1780
(module) library_domain on page 1800
(power_domain) library_domain on page 1809
```
Related attributes: (hinst) power_domain on page 1780

```
(hpin) power_domain on page 1783
(pin) power_domain on page 1804
(port) power_domain on page 1806
```

```
Advanced Low Power—inst Attributes
```
September 2017 1786 Product Version 17.1

**Related Information**

**state_retention_rule**

state_retention_rule _state_retention_rule_

**Read-only** inst attribute. Returns the state retention rule that applies to this instance.

**Related Information**

Affected by this command: read_power_intent

Related attribute: (hinst) secondary_domain on page 1781

Affected by this command: read_power_intent

Related attribute: (hinst) state_retention_rule on page 1781


```
Advanced Low Power—isolation_rule Attributes
```
September 2017 1787 Product Version 17.1

**isolation_rule Attributes**

**cells**

cells _lib_cell_list_

**Read-write** isolation_rule attribute. Returns the list of cells that can be used to insert
isolation logic according to this isolation rule.

**Related Information**

**cpf_pins**

cpf_pins { _hpin_ *| _pin_ *| _constant_ *| _pg_pin_ *| _hport_ *| _port_ *}

**Read-write** isolation_rule attribute. Returns the list of pins that was specified with the
-pins option of the create_isolation_rule CPF command.

**Related Information**

**design**

design _design_

**Read-write** isolation_rule attribute. Returns the design to which this isolation_rule
belongs.

Affected by this command: read_power_intent

Related attributes: (level_shifter_rule) cells on page 1793

```
(state_retention_rule) cells on page 1822
```
Affected by this command: read_power_intent

Related attribute: (level_shifter_rule) cpf_pins on page 1793


```
Advanced Low Power—isolation_rule Attributes
```
September 2017 1788 Product Version 17.1

**enable_driver**

enable_driver { _pin_ | _port_ }

**Read-write** isolation_rule attribute. Specifies the driver of the enable signal which
controls when the isolation cells are in isolation mode.

**Related Information**

**enable_polarity**

enable_polarity {active_high | active_low}

_Default_ : active_high

**Read-write** isolation_rule attribute. Specifies the polarity of the enable signal which
controls when the isolation cells are in isolation mode.

**Related Information**

**exclude_pins**

exclude_pins _pin_list_

**Read-write** isolation_rule attribute. Returns the list of pins that was specified with the
-exclude option of the create_isolation_rule CPF command.

**Related Information**

Affected by this command: read_power_intent

Affected by this command: read_power_intent

Affected by this command: read_power_intent

Related attribute: (level_shifter_rule) exclude_pins on page 1794


```
Advanced Low Power—isolation_rule Attributes
```
September 2017 1789 Product Version 17.1

**from_power_domain**

from_power_domain _domain_list_

**Read-write** isolation_rule attribute. Returns the list of power domains specified with
the -from option of the create_isolation_rule CPF command.

**Related Information**

**location**

location {from|to|auto|self|other|fanin|fanout|faninout|parent|sibling|any}

**Read-only** isolation_rule attribute. Specifies the location of the isolation cells.

**Note:** To change the location, you need to remove the isolation rule.

**Related Information**

**off_domain**

off_domain {from | to}

_Default_ : from

**Read-write** isolation_rule attribute. Specifies which power domain is powered down.

**Related Information**

Affected by this command: read_power_intent

Related attribute: (level_shifter_rule) from_power_domain on page 1794

Affected by this command: read_power_intent

Related attribute: (level_shifter_rule) location on page 1795

Affected by this command: read_power_intent


```
Advanced Low Power—isolation_rule Attributes
```
September 2017 1790 Product Version 17.1

**output_value**

output_value {low | high | hold | complex | mux | tristate | any}

_Default_ : low

**Read-write** isolation_rule attribute. Specifies the required output state of the isolation
cells.

**Related Information**

**pins**

pins { _hpin_ *| _pin_ *| _constant_ *| _pg_pin_ *| _hport_ *| _port_ *}

**Read-only** isolation_rule attribute. Returns the list of pins to which this isolation rule
applies.

**Related Information**

**power_scope**

dpower_scope _power_scope_

**Read-only** isolation_rule attribute. Returns the power_scope that this isolation rule
belongs to.

**Related Information**

Affected by this command: read_power_intent

Affected by this command: read_power_intent

Related attribute: (level_shifter_rule) pins on page 1795

Related attributes: (level_shifter_rule) power_scope on page 1795

```
(state_retention_rule) power_scope on page 1823
```

```
Advanced Low Power—isolation_rule Attributes
```
September 2017 1791 Product Version 17.1

**prefix**

prefix _string_

_Default_ : RC_ISO

**Read-write** isolation_rule attribute. Specifies the prefix used to name the isolation
modules and hierarchical instances inserted according to the isolation rule.

**Related Information**

**secondary_domain**

secondary_domain _power_domain_

**Read-write** isolation_rule attribute. Returns the secondary domain of the instances of
the isolation rule. The secondary domain is the domain whose primary power and ground
nets must be connected to the secondary power and ground pins of an isolation cell.

**Related Information**

**to_power_domain**

to_power_domain _domain_list_

**Read-write** isolation_rule attribute. Returns the list of power domains specified with
the -to option of the create_isolation_rule CPF command.

**Related Information**

Affected by this command: read_power_intent

Related attribute: (level_shifter_rule) prefix on page 1796

Affected by this command: read_power_intent

Related attribute: (state_retention_rule) secondary_domain on page 1824

Affected by this command: read_power_intent

Related attribute: (level_shifter_rule) to_power_domain on page 1796


```
Advanced Low Power—isolation_rule Attributes
```
September 2017 1792 Product Version 17.1

**within_hierarchy**

within_hierarchy _instance_

**Read-only** isolation_rule attribute. Returns the instance in which the isolation logic
(with or without wrapper) must be inserted.

**Related Information**

Affected by this command: read_power_intent

Related attribute: (level_shifter_rule) within_hierarchy on page 1796


```
Advanced Low Power—level_shifter_rule Attributes
```
September 2017 1793 Product Version 17.1

**level_shifter_rule Attributes**

**cells**

cells _lib_cell_list_

**Read-write** level_shifter_rule attribute. Returns the list of cells that can be used to
insert level shifters according to this level-shifter rule.

**Related Information**

**cpf_pins**

cpf_pins { _hpin_ *| _pin_ *| _constant_ *| _pg_pin_ *| _hport_ *| _port_ *}

**Read-write** level_shifter_rule attribute. Returns the list of pins that was specified with
the -pins option of the create_level_shifter_rule CPF command.

**Related Information**

**design**

design _design_

**Read-only** level_shifter_rule attribute. Returns the design to which this
level_shifter_rule belongs.

Affected by this command: read_power_intent

Related attributes: (isolation_rule) cells on page 1787

```
(state_retention_rule) cells on page 1822
```
Affected by this command: read_power_intent

Related attribute: (isolation_rule) cpf_pins on page 1787


```
Advanced Low Power—level_shifter_rule Attributes
```
September 2017 1794 Product Version 17.1

**direction**

direction {up|down|both}

**Read-only** level_shifter_rule attribute. Specifies the direction of the level shifters for
a global level shifter rule.

**Related Information**

**exclude_pins**

exclude_pins { _hpin_ *| _pin_ *| _constant_ *| _pg_pin_ *| _hport_ *| _port_ *}

**Read-write** level_shifter_rule attribute. Returns the list of pins that was specified with
the -exclude option of the create_level_shifter_rule CPF command.

**Related Information**

**from_power_domain**

from_power_domain _domain_list_

**Read-write** level_shifter_rule attribute. Returns the list of power domains specified
with the -from option of the create_level_shifter_rule CPF command.

**Related Information**

Affected by this command: read_power_intent

Affected by this command: read_power_intent

Related attribute: (isolation_rule) exclude_pins on page 1788

Affected by this command: read_power_intent

Related attribute: (isolation_rule) from_power_domain on page 1789


```
Advanced Low Power—level_shifter_rule Attributes
```
September 2017 1795 Product Version 17.1

**location**

location {from|to|auto|self|other|fanin|fanout|faninout|parent|sibling|any}

_Default_ : to

**Read-only** level_shifter_rule attribute. Returns the location that was specified with
the -location option of the update_level_shifter_rules CPF command.

**Related Information**

**pins**

pins { _hpin_ *| _pin_ *| _constant_ *| _pg_pin_ *| _hport_ *| _port_ *}

**Read-only** level_shifter_rule attribute. Returns the list of pins to which the rule
defined with the create_level_shifter_rule CPF command is applicable.

**Related Information**

**power_scope**

power_scope _power_scope_

**Read-only** level_shifter_rule attribute. Returns the power_scope that this
level_shifter rule belongs to.

**Related Information**

Affected by this command: read_power_intent

Related attribute: (isolation_rule) location on page 1789

Affected by this command: read_power_intent

Related attribute: (isolation_rule) pins on page 1790

Related attribute: (isolation_rule) power_scope on page 1790

```
(state_retention_rule) power_scope on page 1823
```

```
Advanced Low Power—level_shifter_rule Attributes
```
September 2017 1796 Product Version 17.1

**prefix**

prefix _string_

**Read-only** level_shifter_rule attribute. Returns the prefix that was specified with the
-prefix option of the update_level_shifter_rules CPF command.

**Related Information**

**to_power_domain**

to_power_domain _domain_list_

**Read-write** level_shifter_rule attribute. Returns the list of power domains specified
with the -to option of the create_level_shifter_rule CPF command.

**Related Information**

**within_hierarchy**

within_hierarchy _instance_

**Read-only** level_shifter_rule attribute. Returns the instance in which the level shifter
(with or without wrapper) must be inserted.

**Related Information**

Affected by this command: read_power_intent

Related attribute: (isolation_rule) prefix on page 1791

Affected by this command: read_power_intent

Related attribute: (isolation_rule) to_power_domain on page 1791

Affected by this command: read_power_intent

Related attribute: (isolation_rule) within_hierarchy on page 1792


```
Advanced Low Power—macro_isolation_rule Attributes
```
September 2017 1797 Product Version 17.1

**macro_isolation_rule Attributes**

**macro_model**

macro_model _macro_model_

**Read-only** macro_isolation_rule attribute. Returns the macro_model to which this
macro_isolation_rule belongs.


```
Advanced Low Power—macro_model Attributes
```
September 2017 1798 Product Version 17.1

**macro_model Attributes**

**design**

design _design_

**Read-only** macro)model attribute. Returns the design to which this macro_model belongs.

**macro_isolation_rules**

macro_isolation_rules _list_of_isloation_rules_

**Read-only** macro)model attribute. Returns the list of isolation rules for this macro model.

**macro_power_domains**

macro_power_domains _list_of_power_domains_

**Read-only** macro)model attribute. Returns the list of power domains for this macro model.


```
Advanced Low Power—macro_power_domain Attributes
```
September 2017 1799 Product Version 17.1

**macro_power_domain Attributes**

**macro_model**

macro_model _macro_model_

**Read-only** macro_power_domain attribute. Returns the macro_model to which this
macro_power_domain belongs.


```
Advanced Low Power—module Attributes
```
September 2017 1800 Product Version 17.1

**module Attributes**

**library_domain**

library_domain _domain_

**Read-write** module attribute. Sets the target library domain for technology mapping of the
specified module. During mapping only library cells from libraries in the target domain can be
used.

By default, a module inherits the library domain setting from its parent module or design.

**Note:** The order in which you set the library_domain attributes on the design and
modules matters! Set the library domain on the design before you set it on a module. The
library domain setting for a module applies to all instantiations of that module in the design.
The module attribute also applies hierarchically to all instances and modules of this module.

```
Important
```
```
You cannot set this attribute, if the module is marked preserved.
```
**Related Information**

Related attributes: (design) library_domain on page 1775

```
(hdl_architecture) library_domain on page 1779
(hinst) library_domain on page 1780
(inst) library_domain on page 1785
(power_domain) library_domain on page 1809
```

```
Advanced Low Power—nominal_condition Attributes
```
September 2017 1801 Product Version 17.1

**nominal_condition Attributes**

**design**

design _design_

**Read-only** nominal_condition attribute. Returns the design to which this
nominal_condition belongs.

**ground_voltage**

ground_voltage _voltage_list_

**Read-write** nominal_condition attribute. Specifies the ground supply voltage(s) for this
nominal condition. This value corresponds to the value specified for the -ground_voltage
option of the create_nominal_condition CPF command specified for this nominal
condition. The list can contain up to three voltages: minimum, nominal, and maximum
voltages. The list must contain increasing values.

**Related Information**

create_nominal_condition in the _Common Power Format Language Reference_

**library_set**

library_set _library_domain_

**Read-write** nominal_condition attribute. Returns the library set associated with the
specified condition. The value corresponds to the value specified for the -library_set
option of the update_nominal_condition CPF command specified for this nominal
condition.

**Note:** In Genus, the library sets correspond to library domains.

**Related Information**

Affected by this command: read_power_intent

Affected by this command: read_power_intent


```
Advanced Low Power—nominal_condition Attributes
```
September 2017 1802 Product Version 17.1

**power_scope**

power_scope _power_scope_

**Read-write** nominal_condition attribute. Returns the (parent) power_scope that this
nominal_condition belongs to.

**voltage**

voltage _voltage_list_

**Read-write** nominal_condition attribute. Returns the supply voltage(s) for this nominal
condition. This value corresponds to the value specified for -voltage option of the
create_nominal_condition CPF command specified for this nominal condition. The list
can contain up to three voltages: minimum, nominal, and maximum voltages. The list must
contain increasing values.

**Note:** You cannot assign any other voltage to a nominal condition with voltage 0.

**Related Information**

create_nominal_condition in the Common Power Format Language Reference

Affected by this command: read_power_intent


```
Advanced Low Power—pin Attributes
```
September 2017 1803 Product Version 17.1

**pin Attributes**

**isolation_rule**

isolation_rule _rules_

**Read-only** pin attribute. Returns the isolation rules that apply to this pin.

**Related Information**

**level_shifter_rule**

level_shifter_rule _rules_

**Read-only** pin attribute. Returns the level shifter rules that apply to this pin.

**Related Information**

Affected by this command: read_power_intent

Related attributes: (hpin) isolation_rule on page 1782

```
(hport) isolation_rule on page 1784
(port) isolation_rule on page 1805
```
Affected by this command: read_power_intent

Related attributes: (hpin) level_shifter_rule on page 1782

```
(hport) level_shifter_rule on page 1784
(port) level_shifter_rule on page 1805
```

```
Advanced Low Power—pin Attributes
```
September 2017 1804 Product Version 17.1

**power_domain**

power_domain _domain_

**Read-write** pin attribute. Identifies the power domain to which this pin belongs. You can
only change the power domain of the pin of a timing-model instance or of an unresolved
reference instance.

**Related Information**

**related_ground_pin**

related_ground_pin ( _constant_ | _hpin_ | _pin_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** pin attribute. Returns pin corresponding to related_ground_pin of pin's lib_pin.

**related_power_pin**

related_power_pin ( _constant_ | _hpin_ | _pin_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** pin attribute. Returns pin corresponding to related_power_pin of pin's lib_pin.

Related attributes: (hinst) power_domain on page 1780

```
(hpin) power_domain on page 1783
(inst) power_domain on page 1785
(port) power_domain on page 1806
```

```
Advanced Low Power—port Attributes
```
September 2017 1805 Product Version 17.1

**port Attributes**

**isolation_rule**

isolation_rule _rules_

**Read-only** port attribute. Returns the isolation rules that apply to this port.

**Related Information**

**level_shifter_rule**

level_shifter_rule _rules_

**Read-only** port attribute. Returns the level shifter rules that apply to this port.

**Related Information**

Affected by this command: read_power_intent

Related attributes: (hpin) isolation_rule on page 1782

```
(hport) isolation_rule on page 1784
(pin) isolation_rule on page 1803
```
Affected by this command: read_power_intent

Related attributes: (hpin) level_shifter_rule on page 1782

```
(hport) level_shifter_rule on page 1784
(pin) level_shifter_rule on page 1803
```

```
Advanced Low Power—port Attributes
```
September 2017 1806 Product Version 17.1

**power_domain**

power_domain _domain_

**Read-write** port attribute. Specifies the power domain to which this port belongs: power
domain of the driver of an input port or power domain of the receiver of an output port.

**Related Information**

Related attributes: (hinst) power_domain on page 1780

```
(hpin) power_domain on page 1783
(inst) power_domain on page 1785
(pin) power_domain on page 1804
```

```
Advanced Low Power—power_domain Attributes
```
September 2017 1807 Product Version 17.1

**power_domain Attributes**

**available_supply_nets**

available_supply_nets _net_list_

**Read-only** power_domain attribute. Returns the list of supply nets that are available in this
power domain.

**base_domains**

base_domains _domain_list_

**Read-only** power_domain attribute. Returns the list of base domains associated with this
power domain. These power (base) domains supply external power to the primary domain
through some power switch network.

**Related Information**

**design**

design _design_

**Read-write** power_domain attribute. Returns the design to which this power_domain
belongs.

**dft_iso_rule**

dft_iso_rule _isolation_rule_

**Read-write** power_domain attribute. Specifies the isolation rule to be associated with any
pins or ports created by DFT in this power domain.

is_always_on

Set by this command: read_power_intent


```
Advanced Low Power—power_domain Attributes
```
September 2017 1808 Product Version 17.1

**is_always_on**

is_always_on {false | true}

_Default_ : false

**Read-only** power_domain attribute. Specifies whether the primary power of the power
domain is always on.

**Related Information**

**is_default**

is_default {false | true}

_Default_ : false

**Read-only** power_domain attribute. Indicates whether the power domain is the default
power domain. By default, the first created power domain becomes the default power domain.
Set this attribute to true for the desired domain.

**Note:** Only one power domain can be the default domain.

**Related Information**

Related attribute: (lib_cell) is_always_on on page 297

Affected by this command: read_power_intent

Related attributes: (library_domain) default on page 364

```
(mode) default on page 750
(power_mode) default on page 1813
(hdl_architecture) library_domain on page 1779
(instance) library_domain on page 1785
(module) library_domain on page 1800
```

```
Advanced Low Power—power_domain Attributes
```
September 2017 1809 Product Version 17.1

**is_virtual**

is_virtual {false | true}

**Read-only** power_domain attribute. Indicates whether the power domain is a virtual power
domain without any instances.

**Related Information**

**library_domain**

library_domain _domain_

**Read-write** power_domain attribute. Specifies the library domain to be used to optimize or
analyze this power domain.

**Note:** In a CPF flow, this attribute is automatically set for the _default_ power mode.

**Related Information**

**power_scope**

power_scope _power_scope_

**Read-only** power_domain attribute. Returns the (parent) power_scope that this
power_domain belongs to.

Affected by this command: read_power_intent

Affected by this command: read_power_intent

Related attributes: (design) library_domain on page 1775

```
(hdl_architecture) library_domain on page 1779
(hinst) library_domain on page 1780
(inst) library_domain on page 1785
(module) library_domain on page 1800
```

```
Advanced Low Power—power_domain Attributes
```
September 2017 1810 Product Version 17.1

**primary_ground_is_always_on**

primary_ground_is_always_on {true | false}

_Default_ : true

**Read-only** power_domain attribute. Specifies whether the primary ground of the power
domain is always on.

**primary_ground_net**

primary_ground_net _string_

**Read-only** power_domain attribute. Returns the name of the primary ground net of this
power domain.

**primary_power_is_always_on**

primary_power_is_always_on {true | false}

_Default_ : true

**Read-only** power_domain attribute. Specifies whether the primary power of the power
domain is always on.

**primary_power_net**

primary_power_net _string_

**Read-only** power_domain attribute. Returns the name of the primary power net of this
power domain.

**shutoff_condition**

shutoff_condition _string_

**Read-only** power_domain attribute. Returns the condition when a power domain is shut off


```
Advanced Low Power—power_domain Attributes
```
September 2017 1811 Product Version 17.1

**shutoff_condition_inputs**

shutoff_condition_inputs {hpin|pin|constant|pgpin|hport|port}...

**Read-only** power_domain attribute. Returns the pins and ports used in the condition when
a power domain is shut off


```
Advanced Low Power—power_intent_command Attributes
```
September 2017 1812 Product Version 17.1

**power_intent_command Attributes**

**design**

design _design_

**Read-write** power_intent_command attribute. Returns the design to which this
power_intent_command belongs.

**power_model**

power_model _power_model_

**Read-only** power_intent_command attribute. Returns the power_model that this
command belongs to.

**power_scope**

power_scope _power_scope_

**Read-write** power_intent_command attribute. Returns the (parent) power_scope that this
power_intent_command belongs to.


```
Advanced Low Power—power_mode Attributes
```
September 2017 1813 Product Version 17.1

**power_mode Attributes**

**constraint_mode**

constraint_mode _mode_

**Read-write** power_mode attribute. Specifies the timing constraint mode for this power
mode.

**default**

default {false | true}

_Default_ : false

**Read-only** power_mode attribute. Indicates whether the power mode was identified as the
default power mode in the CPF file.

**Related Information**

**design**

design _design_

**Read-write** power_mode attribute. Returns the design to which this power_mode belongs.

Affected by this command: read_power_intent

Related attributes: (library_domain) default on page 364

```
(mode) default on page 750
(power_domain) is_default on page 1808
(power_mode) default on page 1813
```

```
Advanced Low Power—power_mode Attributes
```
September 2017 1814 Product Version 17.1

**domain_conditions**

domain_conditions _domain_conditions_

**Read-only** power_mode attribute. Specifies the domain conditions of the power mode. The
value contains a Tcl list for each power domain in the power mode. Each list contains the path
to the power domain name and to the nominal condition for the power domain in this power
mode. The information corresponds to the value for the -domain_conditions option of the
create_power_mode command for this power mode.

**power_scope**

power_scope _power_scope_

**Read-write** power_mode attribute. Returns the (parent) power_scope that this power_mode
belongs to.


```
Advanced Low Power—power_model Attributes
```
September 2017 1815 Product Version 17.1

**power_model Attributes**

**1801**

1801 _list_of_power_intent_commands_

**Read-only** power_model attribute. Returns the list of power_intent_command objects for
the 1801 power_model.

**cpf**

cpf _list_of_power_intent_commands_

**Read-only** power_model attribute. Returns the list of power_intent_command objects for
the cpf power_model.

**design**

design _design_

**Read-write** power_model attribute. Returns the design to which this power_model belongs.

**power_scope**

power_scope _power_scope_

**Read-write** power_model attribute. Returns the (parent) power_scope that this
power_model belongs to.


```
Advanced Low Power—power_scope Attributes
```
September 2017 1816 Product Version 17.1

**power_scope Attributes**

**1801**

1801 _list_of_power_intent_commands_

**Read-only** power_scope attribute. Returns the list of power_intent_command objects for
the 1801 scope. Returns the list of power_intent_command objects for the 1801 scope.This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**cpf**

cpf _list_of_power_intent_commands_

**Read-only** power_scope attribute. Returns the list of power_intent_command objects for
the cpf scope. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**design**

design _design_

**Read-write** power_scope attribute. Returns the design to which this power_scope belongs.

**isolation_rules**

isolation_rules _list_of_isolation_rules_

**Read-only** power_scope attribute. Returns the list of isolation_rule objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

Related attribute: (design) isolation_rules on page 1775


```
Advanced Low Power—power_scope Attributes
```
September 2017 1817 Product Version 17.1

**level_shifter_rules**

level_shifter_rules _list_of_level_shifter_rules_

**Read-only** power_scope attribute. Returns the list of level_shifter_rule objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**nominal_conditions**

nominal_conditions _list_of_nominal_conditions_

**Read-only** power_scope attribute. Returns the list of nominal_condition objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**power_domains**

power_domains _list_of_power_domains_

**Read-only** power_scope attribute. Returns the list of power_domain objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**power_models**

power_models _list_of_power_models_

**Read-only** power_scope attribute. Returns the list of power_model objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

Related attribute: (design) nominal_conditions on page 1776

Related attribute: (design) power_domains on page 1777


```
Advanced Low Power—power_scope Attributes
```
September 2017 1818 Product Version 17.1

**Related Information**

**power_modes**

power_modes _list_of_power_modes_

**Read-only** power_scope attribute. Returns the list of power_mode objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**power_scope**

power_scope _power_scope_

**Read-only** power_scope attribute. Returns the (parent) power_scope that this
power_scope belongs to.

**power_scopes**

power_scopes _list_of_power_scopes_

**Read-only** power_scope attribute. Returns the list of power_scope objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

Related attribute: (design) power_models on page 1777

Related attributes: (analysis_view) power_modes on page 832

```
(design) power_modes on page 1778
```
Related attribute: (design) power_scopes on page 1778


```
Advanced Low Power—power_scope Attributes
```
September 2017 1819 Product Version 17.1

**state_retention_rules**

state_retention_rules _list_of_state_retention_rules_

**Read-only** power_scope attribute. Returns the list of state_retention_rule objects for the
power_scope. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

Related attribute: (design) state_retention_rules on page 1778


```
Advanced Low Power—root Attributes
```
September 2017 1820 Product Version 17.1

**root Attributes**

**add_pin_name_to_lp_instance**

add_pin_name_to_lp_instance {false | true}

_Default_ : false

**Read-write** root attribute. When enabled, adds the interface pin name to the name of the
isolation instance or level shifter that the commit_power_intent command inserts for
the1801 flow.

Genus uses the following convention for the instance names:

■ UPF_ISO_ _IsolationStrategyName_ _ _PinHierName_

■ UPF_LS_ _LevelShifterSrategyName_ _ _PinHierName_

**Note:** Assuming _PinHierName_ would be A/B/out, then the pin name would be shown as:
A_B_out.

**commit_delete_invalid_iso_ls**

commit_delete_invalid_iso_ls {false true}

_Default_ : false

**Read-write** root attribute. Controls whether to delete invalid isolation or level-shifter cells
when executing commit_power_intent.

**Related Information**

**cpi_delete_iso_ls_without_rule**

cpi_delete_iso_ls_without_rule {false true}

_Default_ : false

**Read-write** root attribute. Controls whether to delete isolation or level-shifter cells with no
rules when executing commit_power_intent.

Affects this command: commit_power_intent


```
Advanced Low Power—root Attributes
```
September 2017 1821 Product Version 17.1

**Related Information**

**init_power_intent_files**

init_power_intent_files _filelist_

**Read-only** root attribute. Returns the list of files read by the last read_power_intent
command.

**Related Information**

Affects this command: commit_power_intent

Set by this command: read_power_intent


```
Advanced Low Power—state_retention_rule Attributes
```
September 2017 1822 Product Version 17.1

**state_retention_rule Attributes**

**cell_type**

cell_type _string_

**Read-write** state_retention_rule attribute. Specifies the type of library cells that can
be used to map the sequential cells of this rule.

**Note:** The specified cell type must correspond to a cell type specified in a
define_state_retention_cell command in the CPF file.

**Related Information**

**cells**

cells _lib_cell_list_

**Read-write** state_retention_rule attribute. Specifies a list of library cells that can be
used to map the sequential cells of this rule.

**Related Information**

**design**

design _design_

**Read-write** state_retention_rule attribute. Returns the design to which this
state_retention_rule belongs.

Affected by this command: read_power_intent

Affected by this command: read_power_intent

Related attributes: (isolation_rule) cells on page 1787

```
(level_shifter_rule) cells on page 1793
```

```
Advanced Low Power—state_retention_rule Attributes
```
September 2017 1823 Product Version 17.1

**power_scope**

power_scope _power_scope_

**Read-write** state_retention_rule attribute. Returns the (parent) power_scope that this
state_retention_rule belongs to.

**Related Information**

**restore**

restore { _pin_ | _port_ | _bus_ }

**Read-write** state_retention_rule attribute. Specifies the restore signal for the state
retention registers of this rule.

**Related Information**

**restore_phase**

restore_phase _string_

**Read-only** state_retention_rule attribute. Returns the phase of the restore signal for
the state retention registers of this rule.

**Related Information**

**save**

save { _pin_ | _port_ | _bus_ }

**Read-write** state_retention_rule attribute. Specifies the save signal for the state
retention registers of this rule.

Related attribute: (isolation_rule) power_scope on page 1790

```
(level_shifter_rule) power_scope on page 1795
```
Affected by this command: read_power_intent

Affected by this command: read_power_intent


```
Advanced Low Power—state_retention_rule Attributes
```
September 2017 1824 Product Version 17.1

**Related Information**

**save_phase**

save_phase _string_

**Read-only** state_retention_rule attribute. Returns the phase of the save signal for
the state retention registers of this rule.

**Related Information**

**secondary_domain**

secondary_domain _power_domain_

**Read-write** state_retention_rule attribute. Specifies the name of the power domain
that provides the continuous power when the state retention registers of this rule are in
retention mode.

**Related Information**

Affected by this command: read_power_intent

Affected by this command: read_power_intent

Affected by this command: read_power_intent

Related attribute: (isolation_rule) secondary_domain on page 1791


September 2017 1825 Product Version 17.1

# 17

## Customization

**List**
**_hinst Attributes_**

■ user_defined on page 1826

**_hnet Attributes_**

■ user_defined on page 1827

**_hpin Attributes_**

■ user_defined on page 1828

**_inst Attributes_**

■ user_defined on page 1829

**_pg_pin Attributes_**

■ user_defined on page 1830

**_pin Attributes_**

■ user_defined on page 1831

**_root Attributes_**

■ ui_respects_preserve on page 1832


```
Customization—hinst Attributes
```
September 2017 1826 Product Version 17.1

**hinst Attributes**

**user_defined**

user_defined _string_

**Read-write** hinst attribute. Provided to make Tcl scripting easier. The specified string can
contain any provided value for the attribute.

**Related Information**

Related attributes: (hnet) user_defined on page 1827

```
(hpin) user_defined on page 1828
(inst) user_defined on page 1829
(pg_pin) user_defined on page 1830
(pin) user_defined on page 1831
```

```
Customization—hnet Attributes
```
September 2017 1827 Product Version 17.1

**hnet Attributes**

**user_defined**

user_defined _string_

**Read-write** hnet attribute. Provided to make Tcl scripting easier. The specified string can
contain any provided value for the attribute.

**Related Information**

Related attributes (hinst) user_defined on page 1826

```
(hpin) user_defined on page 1828
(inst) user_defined on page 1829
(pg_pin) user_defined on page 1830
(pin) user_defined on page 1831
```

```
Customization—hpin Attributes
```
September 2017 1828 Product Version 17.1

**hpin Attributes**

**user_defined**

user_defined _string_

**Read-write** hpin attribute. Provided to make Tcl scripting easier. The specified string can
contain any provided value for the attribute.

**Related Information**

Related attributes: (hinst) user_defined on page 1826

```
(hnet) user_defined on page 1827
(inst) user_defined on page 1829
(pg_pin) user_defined on page 1830
(pin) user_defined on page 1830
```

```
Customization—inst Attributes
```
September 2017 1829 Product Version 17.1

**inst Attributes**

**user_defined**

user_defined _string_

**Read-write** inst attribute. Provided to make Tcl scripting easier. The specified string can
contain any provided value for the attribute.

**Related Information**

Related attributes: (hinst) user_defined on page 1826

```
(hnet) user_defined on page 1827
(hpin) user_defined on page 1828
(pg_pin) user_defined on page 1830
(pin) user_defined on page 1831
```

```
Customization—pg_pin Attributes
```
September 2017 1830 Product Version 17.1

**pg_pin Attributes**

**user_defined**

user_defined _string_

**Read-write** pg_pin attribute. Provided to make Tcl scripting easier. The specified string can
contain any provided value for the attribute.

**Related Information**

Related attributes: (hinst) user_defined on page 1826

```
(hnet) user_defined on page 1827
(hpin) user_defined on page 1828
(inst) user_defined on page 1829
(pin) user_defined on page 1831
```

```
Customization—pin Attributes
```
September 2017 1831 Product Version 17.1

**pin Attributes**

**user_defined**

user_defined _string_

**Read-write** pin attribute. Provided to make Tcl scripting easier. The specified string can
contain any provided value for the attribute.

**Related Information**

Related attributes: (hinst) user_defined on page 1826

```
(hnet) user_defined on page 1827
(hpin) user_defined on page 1828
(inst) user_defined on page 1829
(pg_pin) user_defined on page 1830
```

```
Customization—root Attributes
```
September 2017 1832 Product Version 17.1

**root Attributes**

**ui_respects_preserve**

ui_respects_preserve {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether netlist editing commands should fail if they
attempt to modify preserved logic. Set this attribute to false to allow netlist editing
commands to modify preserved instances.

**Related Information**

Affects these commands: add_tieoffs

```
delete_obj
```

September 2017 1833 Product Version 17.1

# 18

## Applets

**List**
**_root Attributes_**

■ applet_mode on page 1834

■ applet_replay on page 1835

■ applet_search_path on page 1835

■ applet_server on page 1836


```
Applets
```
September 2017 1834 Product Version 17.1

**root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To s e t a root attribute, type

```
set_db /. attribute_name attribute_value
```
➤ To get a root attribute value, type

```
get_db /. attribute_name
```
**applet_mode**

applet_mode {local | auto | remote}

_Default_ : local

**Read-write** root attribute. Specifies how the applet server must be accessed.

■ In remote mode, the applet server is accessed over the network and could be in a
remote location. In this case, you need a working network connection, and you must set
the applet_server_user and applet_server_pass attributes appropriately

■ In local mode, the applet server is on the same file system that the application is running.

■ In auto mode, the tool defaults to the local mode unless an applet server is available over
the network.

**Example**

The following command enables remote server mode:

genus@root:> set_db / .applet_mode remote
Setting attribute of root ’/’: ’applet_mode’ = remote


```
Applets
```
September 2017 1835 Product Version 17.1

**applet_replay**

applet_replay _string_

**Read-write** root attribute. Records the applets that were successfully loaded for
restoration purposes.

**applet_search_path**

applet_search_path _path_list_

_Default_ : _user_home_ /.localApps/genus/ _major_version_
/ _install_path_ /tools. _platform_ /lib/cdn/applets

**Read-write** root attribute. Specifies one or more directories in the file system from where
applets will be loaded and installation information be reported.

By default, applet commands check for a valid applet directory to load applets from in the
following order:

**1.** _user_home_ /.localApps/genus/
**2.** _installation_path_ /tools. _platform_ /lib/cdn/applets

If no valid applet directories are found, no applets can be loaded. Even though no applets will
be available for loading, server information will continue to be available.

**Example**

The following example reports the current paths and then sets it to a user-specified value.

genus@root:> get_db applet_search_path
/home/joe/.localApps/genus/17.1 /cdns/.../GENUS17.10/tools.lnx86/lib/cdn/applets
genus@root:> set_db applet_search_path /my/local/applets
Setting attribute of root ’/’: ’applet_search_path’ = /my/local/applets


```
Applets
```
September 2017 1836 Product Version 17.1

**applet_server**

applet_server {auto | _server_path_ }

_Default_ : auto

**Read-write** root attribute. Specifies the location of the applet server whether on the
network or on the file system.

■ auto causes Genus to look for an applet server in the default location based on the value
of the applet_mode attribute. If applet_mode is set to auto and no server is detected
over the network, the system defaults to local or over the file system and looks for the
applet server in the Genus installation.

■ You can specify an explicit server path.

```
❑ For a local server, the syntax is the directory path of the server root.
```
```
❑ For a remote server, the syntax is server_name / directory
```
**Examples**

■ The following example shows how to set an alternate location available on the file
system.
genus@root:> set_db applet_mode local
Setting attribute of root ’/’: ’applet_mode’ = local
genus@root:> set_db applet_server /my/local/applets
Setting attribute of root ’/’: ’applet_server’ = my/local/applets

■ The following example shows how to set an alternate location available over the network.

```
genus@root:> set_db applet_mode remote
Setting attribute of root ’/’: ’applet_mode’ = remote
genus@root:> set_db applet_server cadence.com/apps/genus /
Setting attribute of root ’/’: ’applet_server’ = cadence.com/apps/genus
```

September 2017 1837 Product Version 17.1

## Index

**A**

abstract scan segment
active clock edge
head 1612
tail 1426, 1619, 1637
clock object
head 1420, 1611
tail 1419, 1610
clock object, active edge
head 1612
tail 1419, 1420, 1611
clock port
head 1416, 1605
tail 1426, 1618
clock port, active edge
head 1417, 1606
DFT violation type 1612
shift enable, active value 1416, 1605,
1652
shift-enable port 1421, 1425, 1613,
1618
activity profiling
setting scope 1697, 1728
adder
library cell defined as 297
area
base cell 258
library cell 288
net area of design, reporting 1158
net area of module, reporting 1291
arrival time
uncertainty of clock capturing edge
early-mode timing analysis
clock 688, 725, 753, 781
arrival time, checking if derived 1238,
1320 , 1347
asynchronous clear pin
active phase 324, 369
path to libpin 288
asynchronous preset pin
active phase 325, 369
path to libpin 289
asynchronous reset pin
force implementation 992
pin defined on CG cell 334, 378

```
asynchronous set pin
force implementation 992
attributes (liberty)
MSV
input_signal_level 349, 393
level_shifter_enable_pin 276, 337
output_signal_level 349, 393
attributes, alphabetical list of 109
```
**B**

```
base cell
defined in library as
blackbox 261, 297
buffer 261
base_cell
area of library cell 258
bit-blasting
constants 481, 482
mapped ports 481
naming style for ports 434
blackbox
base cell defined as 261, 297
checking if instance is 1282
library cell defined as 269, 306
making DFT-controllable 1472, 1559
body segment, name 1598
buffer
base cell defined as 261
checking if instance is 1271
library cell defined as 298
```
**C**

```
capacitance
net, reporting
pin 1250, 1333
port 1357
subport 1262
nets, maximum
design 342, 343, 386, 387, 875
port 963
of pin in library 326, 370
per fanout in wire-load model 399
```

September 2017 1838 Product Version 17.1

scaling factor 354
cell
area of library cell 288
defined in library as
adder 297
always-on cell 261, 297
buffer 298
clock-gating cell 298
combinational 262, 293, 298
flip-flop 262, 299
inverter 263, 300
latch 264, 301
level shifter 264, 300, 301
master-slave flop 265, 302
master-slave LSSD flop 265, 302
pad 303, 1275
power switch 268, 305
sequential 269, 305, 319, 1276
SRPG cell 316
timing model 269, 306
tristate 269, 306, 321, 1277
function 330, 375
integrated CG cell functionality 259,
260 , 292, 296
internal power, overwriting 296
leakage power, overwriting 308
Liberty attributes 310, 316
path to cell with higher drive 331, 376
path to cell with lower drive 341, 385
use during mapping
tool-controlled 306
user-controlled 289
CGIC cell
_See_ integrated clock-gating cell
clock
inverted sources 690
propagated information,
reporting 1241, 1324, 1349
sources 696
value of option
fall in define_clock 1127
period option in define_clock 1129
rise in define_clock 1130
clock delay
source delay
late-mode timing analysis
clock 700, 701, 702, 703, 738,
739 , 740, 741, 766, 767,
768 , 769, 795, 796, 797,
798
clock edge, abstract segment

```
head 1417, 1605
tail 1426, 1619
clock gating
enabling 1757
preventing on
design 1679
instance 1692, 1725
subdesign 1734
clock nets, prefix for gated 1755
clock object edge, abstract segment
head 1420, 1612
tail 1419, 1611
clock object, abstract segment
head 1420, 1611
tail 1419, 1610
clock pin
active phase 328, 373
clock-gating cell 333, 377
path to libpin 292
clock port, abstract segment
head 1416, 1605
tail 1426, 1618
clock-gating (CG) logic
functionality 259, 260, 292, 296
library cell defined as 298
library cell to use 1677, 1691, 1694,
1724 , 1727, 1734
maximum fanout 1680
minimum fanout 1680
prefix for modules, nets, ports 1755
user-defined module, specifying 1681,
1735
clock-gating cell
asynchronous reset pin 334, 378
clock pin 333, 377
comb cell, defined in library as 298
enable pin 327, 333, 372, 377
observable pin 333, 378
output pin 333, 378
combinational cell
library cell defined as 262, 293, 298
number of cells in library 361
commands
log file, specifying 171
Component, implementation (speed)
reporting 237
constants
output, controlling bit-blasting 481
propagation through sequential
cells 801, 802
constraint
```

September 2017 1839 Product Version 17.1

dynamic power 1688
leakage power 1688
control logic
naming, controlling 1589
cost group
slack, reporting 1138
weight 704
worst slacks of all endpoints 1139
CSA transformation, controlling
design 870
root 977
subdesign 942

**D**

design
clock gating, preventing 1679
CSA transformation, controlling 870
internal power, reporting 1685
leakage power, reporting 1672, 1685
mapping to scan flops, preventing 1442
optimization, controlling 869, 878
slack, reporting 1163
switching power, reporting 1686
worst slacks of all endpoints 1164,
1165
design rule constraints
controlling use of
defined on external driver 961
defined on technology library 873
maximum capacitance
design 342, 343, 386, 387, 875
port 963
maximum fanout
design 342, 343, 386, 387, 876
port 964
maximum transition
design 877
port 965
timing constraints, priority 981, 983,
984 , 985
DFT clock domain, _See_ test clock domain
DFT clock domains, _See_ test-clock domains
DFT rule violation type, of abstract scan
segment 1612
DFT rule violation type, of flip-flop 1494
drive strength
path to cell with higher drive 331, 376
path to cell with lower drive 341, 385
dynamic power

```
design constraint 1688
```
**E**

```
enable pin, defined on
clock-gating cell 327, 333, 372, 377
latch 340, 384
exception
command used to create,
returning 1168
cost group of path group 717
created for MAX delay analysis 717
delay constraint
path adjust 1167
path delay 1167
endpoints, list of 1171
multi-cycle
capture clock shift value 1170
launch clock shift value 1171
paths applied to 1169
points to traverse, list of 1171
priority
tool-defined 1170
user-defined 718
start points, list of 1168
external delay
fall delay 719
input or output delay, checking 1175
list of pins and ports, applying to 1174
reference clock 1173
reference clock edge, checking 1173
external driver
resistance for rise and fall
transition 778
external resistance time
transition
port 778
```
**F**

```
fanout
maximum for all nets
design 342, 343, 386, 387, 876
port 964
maximum, for clock-gating logic 1680
minimum, for clock-gating logic 1680
number of, outside design 780
of a libcell input pin 330, 375
feedthrough pins
```

September 2017 1840 Product Version 17.1

controlling optimization 970
files
command file, specifying 171
hdl, search path 456
script files, search path 185
flip-flop
checking if instance is 1271
DFT violation type 1494
library cell defined as 262, 299
moving, controlling for
optimization 894, 918
scannable status 1469, 1492
flip-flops
constant 0 propagation, allowing 1058
constant 1 propagation, allowing 926,
927 , 1059
mapping to scan
controlling 1447
preventing
on design 1442
on instance 1466, 1488
on subdesign 1547
naming style if part of array 444, 447,
449 , 450, 885, 886, 887, 1006,
1009 , 1011, 1012, 1014, 1016,
1018 , 1020, 1021, 1027, 1029
preventing use of Qbar output 920, 976
stable states, implementing feedback
path 884, 1002

**H**

hard region, marking
instance 558, 565
subdesign 575
hdl language, default version 443
head segment, name 1600
hpin
net connected to, reporting 1240
pg_hnet connected to, reporting 1241
pg_net connected to, reporting 1241
hport
net connected to, reporting 1260
pg_hnet connected to, reporting 1261
pg_net connected to, reporting 1261

**I**

input delay 719

```
checking if external delay is 1175
list of pins and ports, applying to 1174
reference clock 1173
reference clock edge, checking 1173
input pin
internal fanout 330, 375
timing arcs 330, 375, 395
input pragmas
equivalent for
asynch_set_reset 991
asynchro_reset 458
asynchro_reset_blk, in specified
block 458
case_logic cover 459
case_logic no_priority 459
synchro_reset 462
non synthesizable constructs
indication of beginning of 466
indication of end of 466
instance
checking if
black-box 1282
buffer 1271
flip-flop 1271
inverter 1272
latch 1273
tristate 1283
unresolved 902, 932
clock gating, preventing 1692, 1725
hard region, marking as 558, 565
internal power, reporting 1697, 1728
leakage power, reporting 1690, 1698,
1723 , 1729
making DFT-controllable 1472, 1559
optimization, controlling 894, 898, 919,
929 , 1210, 1269
primitive function, reporting 1279
slack, reporting 1218, 1280
instances
customizing names of generated
instances 462
optimization, preventing 317
unloaded
deletion, controlling 939, 975
integrated clock-gating (CG) cell
library cell to use 1677, 1691, 1694,
1724 , 1727, 1734
library cell, functionality 259, 260, 292,
296
selecting
with glitch control 1681
```

September 2017 1841 Product Version 17.1

with observability logic 1672
with reset logic 1673, 1690, 1723,
1731
with test control logic 1677
internal power
of design, reporting 1685
of instance, reporting 1697, 1728
of libcell, overwriting 296
inverter
checking if instance is 1272
library cell defined as 263, 300

**L**

latch
borrowed time, specifying
design 710
instance 744
checking if instance is 1273
library cell defined as 264, 301
pin mapping, controlling 992
stable states, implementing feedback
path 885, 1005
latch enable pin
active phase 340, 384
path to libpin 307
leakage power
cell 308
design constraint 1688
of design, reporting 1672, 1685
of instance, reporting 1690, 1698,
1723 , 1729
scaling factor 355
libraries
appending 364, 464
for technology mapping,
specifying 364, 464
search path 174
library
Liberty attributes 356
version 361
lockup elements, controlling type
at end of scan chain 1604
between scan segments 1443
log file, specifying 171
logic, removing of unused logic 914
loop breaker
preventing addition 743
loop, unfolding
determining number of iterations 443

**M**

```
mapping
libraries used for 364, 464
to scan
controlling 1447
preventing
for an instance 1466, 1488
for design 1442
for flip-flop 1466, 1487
for subdesign 1547
unmapping and remapping,
controlling 1596
use of cell during mapping
tool-controlled 306
user-controlled 289
master-slave flop
library cell defined as 265, 302
master-slave LSSD flop
library cell defined as 265, 302
mbist clock
period 1528
source of test clock waveform 1528
memory, consumption 1366
message, indicating if user-defined 1284
messages
detailed explanation 166
explanation 169
identification number 166
number of occurrence 166
printing
actual number printed 167, 168
controlling when to print 167
limiting number printed 166, 167
severity 168
verbosity, controlling 173
module
hierarchical instances of, list 1289
modules, naming
generated modules 438
parameterized modules 1008
multiplexers
control generation of 1006
```
**N**

```
net
area in design, reporting 1158
area in module, reporting 1291
```

September 2017 1842 Product Version 17.1

```
capacitance, reporting
pin 1250, 1333
port 1357
subport 1262
drivers, number of 1224, 1296
ideal, checking 1229, 1257, 1311, 1340
loads, number of 1224, 1296
pgpin connected to, reporting 1305,
1306
pin connected to, reporting 1240, 1322
pin driving, reporting 1221, 1294
pins loading, reporting 1223, 1295
power, See also switching power
probability
computing 1701
source of value 1669, 1703, 1718,
1750
specifying 1700, 1745
resistance, reporting
pin 1251, 1334
port 1358
subport 1263
supply0 driven, reporting 1222
supply1 driven, reporting 1222
toggle rate
computing 1668, 1702
source of value 1670, 1705, 1720,
1751
specifying 1700
```
**O**

observability logic
selecting CGIC cell with 1672
observable pin, defined on CG cell 333,
378
operating conditions
Liberty attributes 366
loading and reporting 363, 1362
use for timing 747, 808
optimization
boundary, controlling 937
constant 0 propagation,
controlling 1058
constant 1 propagation,
controlling 926, 927, 1059
design, controlling 869, 878, 941
instance, controlling 894, 898, 919,
929 , 1210, 1269
preventing on instances of libcell 317

```
subdesign, controlling 948
timing slack, of non-critical paths 1082
output delay 719
checking if external delay is 1175
list of pins and ports, applying to 1174
reference clock 1173
reference clock edge, checking 1173
output pin
function of input pins 330, 375
pin defined on clock-gating cell 333,
378
timing arcs 352
output, controlling verbosity 173
```
**P**

```
pg_hnet
pgpin connected to, reporting 1305
pin connected to, reporting 1241, 1261,
1323
port connected to, reporting 1348
pg_net
pgpin connected to, reporting 1306
pin connected to, reporting 1241, 1261,
1323
port connected to, reporting 1349
pg_pin
net connected to, reporting 1305
pg_hnet connected to, reporting 1305
pg_net connected to, reporting 1306
pgpin
net connected to, reporting 1306
phase inversion
enabling 1037
Physical Library
Importing 603, 617
pin
arrival time, checking if derived 1238,
1320 , 1347
capacitive load 327, 372
connected delay, reporting 1232, 1314
defined in library as
clock pin
on clock-gating cell 333, 377
enable pin
on clock-gating cell 327, 333,
372 , 377
IQ pin 336, 380
IQN pin 336, 381
observable pin 333, 378
```

September 2017 1843 Product Version 17.1

tristate pin 352, 395
direction 273, 328, 373, 1234, 1301,
1316
endpoint of timing path 1235, 1317
ideal driver, marking as 725, 753
Liberty attributes 335, 341, 379, 385
logic value, forcing for timing
analysis 742, 770
net capacitance, reporting 1250, 1333
net connected to, reporting 1322
net resistance, reporting 1251, 1334
output pin, defined on clock-gating
cell 333, 378
output value, checking if
computed 1247, 1329
pg_hnet connected to, reporting 1323
pg_net connected to, reporting 1323
phase of
asynchronous clear 324, 369
asynchronous preset 325, 369
clock 328, 373
latch enable 340, 384
scan data input 348, 392
scan enable 348, 392
synchronous clear 350, 394
synchronous enable 351, 394
synchronous preset 351, 394
probability
computing 1708, 1738
source of value 1712, 1742
specifying 1707, 1737
propagated clock information,
reporting 1241, 1324
required time, checking if derived 1229,
1310 , 1339
startpoint of timing path 1246, 1328
timing arcs to pin, reporting 1246, 1329
toggle rate
computing 1709, 1739
source of value 1713, 1743
specifying 1707, 1737
wire-load model, reporting 1251, 1334
pins, implementing asynchronous set and
reset 992
port
bus name, returning 1338
connect delay, reporting 1341
direction 1344
endpoint of timing path 1344
external capacitance 778
external delay 1236, 1318, 1345

```
external resistance time
transition 778
external wire capacitance 779
external wire resistance 779
fanouts outside design 780
ideal driver, identifying as 781
input driven by
in case of fall transition 777
in case of rise transition 777
logic value, forcing for timing
analysis 799
net capacitance, reporting 1357
net connected to, reporting 1348
net resistance, reporting 1358
number of parallel driving pins 778
output value, checking if
computed 1353
pg_hnet connected to, reporting 1348
pg_net connected to, reporting 1349
probability
computing 1746
specifying 1745
rise and fall delay, reporting 1349
startpoint of timing path 1352
toggle rate
computing 1747
specifying 1745
wire-load model 780
port bus
direction, reporting 1359
order of ports, reporting 1360
path to ports (bits), reporting 1359
ports
complex, representation in netlist 441
controlling bit-blasting of mapped 481
power
See also internal power, leakage power,
and switching power
unit for reporting 1759
power gating pin
active phase 346, 390
preserved logic
netlist editing, controlling 1832
preserving
drivers of unresolved instance 902, 932
instances of libcell from
optimization 317
mapped instances in subdesign 868,
940
order of elements in scan
segment 1427, 1468, 1491,
```

September 2017 1844 Product Version 17.1

### 1620

pre-existing mapped instances 939,
975
type of mapped flip-flops 1447
unloaded instances 939, 975
preset flop needed, only reset
available 1037
probability
computing value 1667, 1701
pin 1708, 1738
port 1746
subport 1716
default value
for nets in design 1683, 1756
for nets in hierarchical
instance 1696
definition 1683, 1707, 1737, 1756
source of value 1669, 1703, 1712,
1718 , 1742, 1750
specifying user value 1700
pin 1707, 1737
port 1745
subport 1715
process, operating condition in library 367,
842
program
name 182
short name 182
version 182
wordsize 1368

**R**

RC component, implementation (speed)
choosing 238
recursive instantiations
setting number of elaborations 444
registers
optimizing X state 1062
unused, preserving 887, 1016
required time, checking if derived 1229,
1310 , 1339
reset flop needed, only preset
available 1037
reset latch, force mapping to 992
resistance
of constant net 1136
resistance of net, reporting
pin 1251, 1334
port 1358

```
subport 1263
RTL speculation, controlling
root 872, 945, 979
```
**S**

```
scaling factor
capacitance 354
leakage power 355
timing 361
scan chain
tool-created
control test signal for mux 1414
elements, number of 1412
elements, path to 1410
scan-data input 1413
scan-data output 1413
scan-data output, shared 1414
shift-enable port 1415
terminal lockup element 1415
test clock domain associated with
edge 1409
name 1409, 1421
user-specified
body segment name 1598
completely 1598
control test signal for mux 1603
head segment name 1600
maximum length 1600
scan-data input 1602
scan-data output 1602
scan-data output, shared 1603
shift-enable port 1603
tail segment name 1604
terminal lockup element, type 1604
test clock domain associated with
edge 1599
name 1599
scan chain inversion, preventing 1449
scan chains (all)
lockup elements, controlling type 1443
maximum length of, specifying 1445
minimum number of, specifying 1445
mixing edges of same clock on 1446
scan clock pins, controlling
connection 1441
scan data input pin
active phase 348, 392
path to libpin 318
scan data output pin
```

September 2017 1845 Product Version 17.1

path to libpin 318
scan enable pin
active phase 348, 392
scan flip-flops
mixing edges of same clock on
chain 1446
output connection, controlling 1449
scan segment
tool-created
elements
number of 1422
path to 1421
scan data input 1424
scan data output 1424
shift enable
confirming if connected 1418
port 1425
type 1427
user-specified
elements
number of 1615
path to 1613
scan data input 1617
scan data output 1617
shift enable
confirming if connected 1607
type 1620
scan style, controlling 1591
scan-data input
connection, controlling 1440
name, controlling 1589
of tool-created scan chain 1413
of tool-created scan segment 1424
of user-specified scan chain 1602
of user-specified scan segment 1617
scan-data output
name, controlling 1589
of tool-created scan chain 1413
of tool-created scan segment 1424
of user-specified scan chain 1602
of user-specified scan segment 1617
shared, of tool-created chain 1414
shared, of user-specified chain 1603
script
begin, keyword 464
end, keyword 465
search path
hdl files 456
implicit finds 181
script files 185
technology libraries 174

```
sequential cell
integrated clock cell functionality 259,
260 , 292, 296
library cell defined as 269, 305, 319,
1276
number of cells in library 361
sequential instances
deletion, controlling
design 976
subdesign 868, 940
logic constant propagation,
controlling 802
set and reset signals, preserving 994
set latch, force mapping to 992
shift-enable pins, controlling
connection 1441
shift-enable port
active value
tool-created segment 1416
user-specified segment 1605
associated with
tool-created chain 1415
tool-created segment 1425
user-specified abstract
segment 1618
user-specified chain 1603
confirming if connected
tool-created scan segment 1408,
1418
user-specified scan segment 1607
name, controlling 1589
slack
cost group, reporting 1138
design, reporting 1163
instance, reporting 1218, 1280
non-critical paths, optimization 1082
worst slacks of all endpoints
cost group 1139
design 1164, 1165
slew rate
controlling
design 877
port 965
controllng
library pin 343, 387
SRPG cell
library cell defined as 316
state retention registers
cells for mapping 1822
restore signal 1823
save signal 1823
```

September 2017 1846 Product Version 17.1

secondary domain 1824
subdesign
boundary optimization 937
checking if user module 1291
clock gating, preventing 1734
CSA transformation, controlling 942
hard region, marking as 575
implementation, choosing 238
mapping to scan flop, preventing 1547
optimization, controlling 948
speed implementation, reporting 237
subport
bus name, returning 1255
direction 1258
net capacitance, reporting 1262
net resistance, reporting 1263
probability
computing 1716
specifying 1715
toggle rate
computing 1717
specifying 1715
subport bus
direction 1253, 1264
order of subports 1265
path to subports (bits) 1253, 1264
switching activities, controlling
simulation 1758
switching power, reporting
of all nets in design 1686
of net 1703
connected to pin 1711, 1741
connected to port 1749
connected to subport 1718
of output nets of instance 1698, 1729
synchronous clear pin
active phase 350, 394
path to libpin 320
synchronous enable pin
active phase 351, 394
path to libpin 320
synchronous preset pin
active phase 351, 394
path to libpin 321

**T**

tail segment, name 1604
TAP signal
type, identifying 1623

```
temperature, operating condition in
library 367
test clock
associated with flip-flop
active edge 1493, 1494
name 1493
controllability in test mode,
specifying 1629
fall value 1632, 1641
mixing edges of same clock 1446
period 1633, 1644
rise value 1633, 1646
source of creation 1635
source of test clock waveform 1635
test clock domain
edge
tool-created chain 1409
user-specified chain 1599
name
tool-created chain 1409
user-specified chain 1599
test clocks
assigned by DFT 1584
internal, identified by DFT 1582
test control logic
location in CGIC cell 1677
test signal
active value, specifying 1636
associated port 1644
connecting test pins of CGIC
cells 1682, 1695, 1735
designating as default shift-
enable 1637
marking as ideal 1642
source of creation 1648
type, identifying 1648
test-clock domains
assigned by DFT 1584
timing analysis
constant value, forcing on pin 742, 770
static, disabling timing arcs 743
timing arc
Liberty attributes 285
originating pin 284, 286
type 287
timing arcs
disabled, reporting 1219, 1281
disabling on instance 743
disabling on the library cell
tool-controlled 286
from input pin 330, 375, 395
```

September 2017 1847 Product Version 17.1

to output pin 352
to pin, reporting 1246, 1329
timing case analysis 801, 802
timing constraints
design rule constraints, priority 981,
983 , 984, 985
timing model
library cell defined as 269, 306
timing model, number of models in
library 361
timing, scaling factor 361
toggle rate
computing value 1668, 1702
pin 1709, 1739
port 1747
subport 1717
default value
for nets in design 1684, 1756
for nets in hierarchical
instance 1696
source of net value 1670, 1705, 1713,
1720 , 1743, 1751
specifying user value 1700
pin 1707, 1737
port 1745
subport 1715
unit 1761
transformations
phase inversion 1037
pin phase mapping 925, 946, 1045
transition
maximum for all nets
design 877
port 965
tristate cell
checking if instance is 1283
library cell defined as 269, 306, 321,
1277
tristate pin, defined in library as 352, 395

**U**

units
power 1759
toggle rate 1761

**V**

verbosity, messages 173

```
version
library 361
program 182
VHDL
enforcing lrm compliance 453
specifying arithmetic library 452
specifying case 452
specifying preferred architecture 454
specifying read version 455
voltage, operating condition in library 367
```
**W**

```
wire delay, estimation method used in
library 367
wire-load mode, selecting 823
wire-load model
current model for design 1166
current model for subdesign 1292
fanout capacitance, specifying 399
Liberty attributes 399
library default
returning or specifying 354
pin, reporting 1251, 1334
port 780
selection, controlling
design 709
subdesign 751
wire-load selection table, controlling
use 749, 824
wordsize, program 1368
```

September 2017 1848 Product Version 17.1


