// Seed: 1624238999
module module_0 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0
);
  logic [7:0][-1] id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd87,
    parameter id_3 = 32'd73
) (
    input uwire id_0
);
  _id_2(
      id_2
  );
  logic _id_3 = 1;
  wire [-1 : 1] id_4;
  wire id_5;
  wor [id_2 : id_3] id_6, id_7, id_8;
  module_0 modCall_1 ();
  assign id_7 = 1;
endmodule
module module_3 (
    input supply0 id_0
    , id_10,
    output wand id_1,
    input wire id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    output wire id_6,
    output tri1 id_7,
    input tri id_8
);
  parameter id_11 = 1 - -1;
  assign id_10 = 1;
  wire id_12;
  assign id_10 = -1;
  logic id_13[-1 : 1];
  ;
  logic id_14;
  module_0 modCall_1 ();
endmodule
