# âœ¨ Contributors

We thank the following people for their contributions to the **Verilog Library** project.  
Every contribution â€” code, documentation, testing, or ideas â€” helps make this library better and more useful for the community.

---

## ğŸ§‘â€ğŸ’» Core Maintainer
- **[MrAbhi19](https://github.com/mrabhi19)**  
  Founder & Maintainer â€” Physical Design Engineer, open-source HDL builder, and community lead.

---

## ğŸŒ± Contributors
- **[@ojaskudari](https://github.com/ojaskudari)** â€” Developed Verilog code for **Synchronous FIFO**

---

Thank you for helping build an open-source HDL ecosystem! ğŸš€
