Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter/Q_reg[3]/Q
    (Clocked by sysclk R)
Endpoint: state_holder/Q_reg[0]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1459.2
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.8)
Data arrival time: 232.8
Slack: 1226.4
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4     0,   35                       
counter/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0      4    33,   38  /PD_TOP        (1.10)
counter/Q_reg[3]/CK->Q   DFFR_X1                 rr    156.8    156.8    156.8      0.0      0.0      1.5     26.4      6    33,   38  /PD_TOP        (1.10)
priority_encoder/i_0_3/B2->ZN
                         OAI22_X4                rf    188.8     32.0     32.0      0.0     63.5      0.9      3.3      1    36,   35  /PD_TOP        (1.10)
priority_encoder/i_0_0/C1->ZN
                         AOI221_X2               fr    232.8     44.0     44.0      0.0     10.5      0.9      2.0      1    36,   35  /PD_TOP        (1.10)
state_holder/Q_reg[0]/D  DFFR_X2#                 r    232.8      0.0               0.0     40.0                             36,   35  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: temperature[1]
    (Clocked by rtDefaultClock R)
Endpoint: state_holder/Q_reg[0]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1459.2
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.8)
Data arrival time: 974.8
Slack: 484.4
Logic depth: 5
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
temperature[1]           {set_input_delay}        f    700.0    700.0    700.0                        5.3     11.4      2    36,    0                       
priority_encoder/i_0_18/A2->ZN
                         OR3_X4                  ff    800.2    100.2     99.8      0.4    100.0      0.8      3.2      1    36,   35  /PD_TOP        (1.10)
priority_encoder/i_0_17/C1->ZN
                         AOI211_X2               fr    850.7     50.5     50.5      0.0     11.5      1.4      5.6      2    36,   35  /PD_TOP        (1.10)
priority_encoder/i_0_5/A1->ZN
                         AND2_X4                 rr    893.4     42.7     42.7      0.0     48.2      1.4      9.7      2    36,   35  /PD_TOP        (1.10)
priority_encoder/i_0_1/A1->ZN
                         NOR2_X4                 rf    901.6      8.2      8.2      0.0     10.6      0.8      3.2      1    36,   35  /PD_TOP        (1.10)
priority_encoder/i_0_0/B2->ZN
                         AOI221_X2               fr    974.8     73.2     73.2      0.0      5.3      0.9      2.0      1    36,   35  /PD_TOP        (1.10)
state_holder/Q_reg[0]/D  DFFR_X2#                 r    974.8      0.0               0.0     40.0                             36,   35  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_holder/Q_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: front_door
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 200.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 220.7
Slack: -20.7
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4     0,   35                       
state_holder/Q_reg[0]/CK->Q
                         DFFR_X2#*               rr    161.1    161.1    161.1      0.0      0.0      4.0     43.1      7    36,   35  /PD_TOP        (1.10)
output_decoder/i_0_1/A3->ZN
                         NAND3_X4                rf    200.0     38.9     38.8      0.1     15.3      0.6     26.1      1    36,   35  /PD_TOP        (1.10)
output_decoder/i_0_0/A->ZN
                         INV_X8                  fr    220.3     20.3     20.3      0.0     24.6      4.7     14.7      1    36,   35  /PD_TOP        (1.10)
front_door                                        r    220.7      0.4               0.4      7.9                             72,   34                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
