Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,19
design__inferred_latch__count,0
design__instance__count,24627
design__instance__area,140970
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,36
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1095
design__max_cap_violation__count__corner:nom_tt_025C_1v80,6
power__internal__total,0.0008498493698425591
power__switching__total,0.00038142461562529206
power__leakage__total,1.3988029934353108E-7
power__total,0.0012314139166846871
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5755198702726564
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5940256232819993
timing__hold__ws__corner:nom_tt_025C_1v80,0.3181222042501781
timing__setup__ws__corner:nom_tt_025C_1v80,75.50403538325288
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.318122
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,84.664993
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,693
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1095
design__max_cap_violation__count__corner:nom_ss_100C_1v60,8
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8427043745786009
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.865958884665477
timing__hold__ws__corner:nom_ss_100C_1v60,0.876306607636847
timing__setup__ws__corner:nom_ss_100C_1v60,66.0888962262297
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.876307
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,66.088898
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1095
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,6
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4615224166802577
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4778838571236186
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11136680781672527
timing__setup__ws__corner:nom_ff_n40C_1v95,77.03771350005701
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111367
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.437180
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,785
design__max_fanout_violation__count,1095
design__max_cap_violation__count,18
clock__skew__worst_hold,-0.4531571079977249
clock__skew__worst_setup,0.46829164094187326
timing__hold__ws,0.10920686886122978
timing__setup__ws,65.41879045860983
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109207
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,65.418793
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 700.0 400.0
design__core__bbox,5.52 10.88 694.14 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,211
design__die__area,280000
design__core__area,260353
design__instance__count__stdcell,24627
design__instance__area__stdcell,140970
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.541457
design__instance__utilization__stdcell,0.541457
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,26683934
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,470141
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1236
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,9399
route__net__special,2
route__drc_errors__iter:1,12285
route__wirelength__iter:1,598484
route__drc_errors__iter:2,5644
route__wirelength__iter:2,593462
route__drc_errors__iter:3,5201
route__wirelength__iter:3,591285
route__drc_errors__iter:4,653
route__wirelength__iter:4,590634
route__drc_errors__iter:5,96
route__wirelength__iter:5,590455
route__drc_errors__iter:6,15
route__wirelength__iter:6,590437
route__drc_errors__iter:7,0
route__wirelength__iter:7,590443
route__drc_errors,0
route__wirelength,590443
route__vias,101762
route__vias__singlecut,101762
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,1088.85
timing__unannotated_net__count__corner:nom_tt_025C_1v80,116
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,116
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,116
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,6
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1095
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5638870641139382
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5816287616161251
timing__hold__ws__corner:min_tt_025C_1v80,0.3152372896390987
timing__setup__ws__corner:min_tt_025C_1v80,75.74601782418708
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.315237
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,85.199089
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,116
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,509
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1095
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8193986832088421
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8410626877456576
timing__hold__ws__corner:min_ss_100C_1v60,0.8704761602358292
timing__setup__ws__corner:min_ss_100C_1v60,66.85606213429946
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.870476
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,66.856064
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,116
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1095
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4531571079977249
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.46829164094187326
timing__hold__ws__corner:min_ff_n40C_1v95,0.10920686886122978
timing__setup__ws__corner:min_ff_n40C_1v95,77.19105573219821
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109207
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,90.833984
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,116
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,42
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1095
design__max_cap_violation__count__corner:max_tt_025C_1v80,16
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5891339804971557
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6118135060633166
timing__hold__ws__corner:max_tt_025C_1v80,0.3214508750167505
timing__setup__ws__corner:max_tt_025C_1v80,75.30666792195886
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.321451
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,84.292168
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,116
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,785
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1095
design__max_cap_violation__count__corner:max_ss_100C_1v60,18
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.869925489600041
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8961869278118536
timing__hold__ws__corner:max_ss_100C_1v60,0.8825924685354459
timing__setup__ws__corner:max_ss_100C_1v60,65.41879045860983
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.882592
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,65.418793
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,116
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1095
design__max_cap_violation__count__corner:max_ff_n40C_1v95,15
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.47201632827252954
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4926723612967805
timing__hold__ws__corner:max_ff_n40C_1v95,0.1134151693550903
timing__setup__ws__corner:max_ff_n40C_1v95,76.90971632801718
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113415
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.136459
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,116
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,116
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000697096
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000678364
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000918203
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000678364
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000009229999999999999719967926081753972766819060780107975006103515625
ir__drop__worst,0.000069700000000000000128196064874686044277041219174861907958984375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
