```
module and_gate (
    input wire a,
    input wire b,
    output wire out_assign,
    output reg out_alwaysblock
);

// Using assign statement for combinational logic
assign out_assign = a & b;

// Using always block for combinational logic
always @(*) begin
    out_alwaysblock = a & b;
end

endmodule
```