Atmel ATF1508AS Fitter Version 1.8.7.8 ,running Thu Jun 15 22:09:09 2023


fit1508 C:\CPU0_CPLDB.tt2 -CUPL -dev P1508C84 -JTAG ON


****** Initial fitting strategy and property ******
 Pla_in_file = CPU0_CPLDB.tt2
 Pla_out_file = CPU0_CPLDB.tt3
 Jedec_file = CPU0_CPLDB.jed
 Vector_file = CPU0_CPLDB.tmv
 verilog_file = CPU0_CPLDB.vt
 Time_file = 
 Log_file = CPU0_CPLDB.fit
 err_file = 
 Device_name = PLCC84
 Module_name = 
 Package_type = PLCC
 Preassign_file = 
 Property_file = 
 Sleep_mode = 
 Preassignment = 
 Security_mode = OFF
 Pin_keep_mode = ON
 Dedicated_input_clock = 
 Dedicated_input_reset = 
 Dedicated_input_oe = 
 supporter = CUPL
 optimize = ON
 Soft_buffer = 
 Xor_synthesis = OFF
 Foldback_logic =  on
 Expander = 
 Cascade_logic = OFF
 Dedicated_input = 
 Output_fast = OFF
 *******************************
 Power down pin 1 = OFF
 Power down pin 2 = OFF
 power_reset = OFF
 JTAG = ON
 TDI pullup = ON
 TMS pullup = ON
 MC_power = OFF
 Open_collector =  SYS_RESET,  CPU0_HALT,  CPU1_RESET,  CPU1_HALT, 
 ITD0 = ON
 ITD1 = ON
 ITD2 = ON
 Fast_inlatch = off
 *******************************
---------------------------------------------------------
 Fitter_Pass 1, Preassign = KEEP, LOGIC_DOUBLING : OFF 
 ... 
## ERROR : Bad user pin assignement : 111
 ## ERROR : Bad user pin assignement 
---------------------------------------------------------
 Fitter_Pass 2, Preassign = KEEP, NODE ASSIGN : OFF 
 ... 
 ## Warning : Placement fail 
---------------------------------------------------------
 Fitter_Pass 3, Preassign = KEEP, CASCADE_LOGIC : (TRY) 
 ... 

Performing global Output Enable pin assignments ...

Performing global pin assignments ...
--------------------------------------



Final global control pins assignment (if applicable)...
-------------------------------------------------------
CLK_32M assigned to pin  2
DEBUG_BUTTON assigned to pin  83



Performing input pin pre-assignments ...
------------------------------------
CLK_32M assigned to pin  2
DEBUG_BUTTON assigned to pin  83
DEBUG_IN_LATCHED.AP equation needs patching.
IRQL4A_IN_LATCHED.AP equation needs patching.
IRQL4B_IN_LATCHED.AP equation needs patching.
IRQL6A_IN_LATCHED.AP equation needs patching.
IRQL6B_IN_LATCHED.AP equation needs patching.
IRQL2A_IN_LATCHED.AP equation needs patching.
6 control equtions need patching

Attempt to place floating signals ...
------------------------------------
CLK_16M_OUTB is placed at pin 12 (MC 3)
IRQL1B_IN is placed at pin 10 (MC 6)
IRQL1A_IN is placed at pin 9 (MC 8)
IRQL2B_IN is placed at pin 8 (MC 11)
DEBUG_IN_LATCHED is placed at feedback node 611 (MC 11)
IRQL3_INT is placed at feedback node 612 (MC 12)
IRQL4B_IN is placed at pin 6 (MC 13)
IRQL2_INT is placed at feedback node 613 (MC 13)
FB_353 is placed at foldback expander node 313 (MC 13)
IRQL4A_IN is placed at pin 5 (MC 14)
DTACK_TIMER_1 is placed at feedback node 614 (MC 14)
FB_352 is placed at foldback expander node 314 (MC 14)
DTACK_TIMER_0 is placed at feedback node 615 (MC 15)
IRQL7_INT is placed at foldback expander node 315 (MC 15)
IRQL5B_IN is placed at pin 4 (MC 16)
XXL_357 is placed at feedback node 616 (MC 16)
CPU_FC1 is placed at pin 22 (MC 17)
IRQL4B_IN_MASK is placed at feedback node 617 (MC 17)
IRQL2B_MASK is placed at feedback node 618 (MC 18)
CPU_FC0 is placed at pin 21 (MC 19)
IRQL2A_MASK is placed at feedback node 619 (MC 19)
RESET_REQ is placed at feedback node 620 (MC 20)
CPU1_RESET is placed at pin 20 (MC 21)
IRQL5B_MASK is placed at feedback node 622 (MC 22)
IRQL6A_MASK is placed at feedback node 623 (MC 23)
CPU1_HALT is placed at pin 18 (MC 24)
SYS_RESET_IN is placed at pin 17 (MC 25)
IRQL4A_MASK is placed at feedback node 625 (MC 25)
IRQL3A_MASK is placed at feedback node 626 (MC 26)
CPU1_INT1 is placed at pin 16 (MC 27)
IRQL3B_MASK is placed at feedback node 628 (MC 28)
FB_354 is placed at foldback expander node 328 (MC 28)
CPU1_INT2 is placed at pin 15 (MC 29)
Com_Ctrl_348 is placed at foldback expander node 329 (MC 29)
IRQL1B_MASK is placed at feedback node 630 (MC 30)
Com_Ctrl_346 is placed at foldback expander node 330 (MC 30)
DEBUG_IN_MASK is placed at feedback node 631 (MC 31)
Com_Ctrl_345 is placed at foldback expander node 331 (MC 31)
TDI is placed at pin 14 (MC 32)
IRQL1A_MASK is placed at feedback node 632 (MC 32)
Com_Ctrl_344 is placed at foldback expander node 332 (MC 32)
CLK_16M_OUTA is placed at pin 31 (MC 35)
CPU0_HALT is placed at pin 30 (MC 37)
CPU1_BARR1 is placed at pin 29 (MC 38)
DEBUG_IN_LATCHED.AP is placed at feedback node 639 (MC 39)
CPU0_IPL2 is placed at pin 28 (MC 40)
IRQL4A_IN_LATCHED.AP is placed at feedback node 641 (MC 41)
IRQL4_INT is placed at feedback node 642 (MC 42)
CPU0_IPL1 is placed at pin 27 (MC 43)
IRQL4B_IN_LATCHED.AP is placed at feedback node 644 (MC 44)
CPU0_IPL0 is placed at pin 25 (MC 45)
Com_Ctrl_348 is placed at foldback expander node 345 (MC 45)
CPU_FC2 is placed at pin 24 (MC 46)
POWERCTL_OE is placed at feedback node 646 (MC 46)
Com_Ctrl_345 is placed at foldback expander node 346 (MC 46)
IRQL6B_MASK is placed at feedback node 647 (MC 47)
Com_Ctrl_344 is placed at foldback expander node 347 (MC 47)
TMS is placed at pin 23 (MC 48)
IRQL5A_MASK is placed at feedback node 648 (MC 48)
IRQL7_INT is placed at foldback expander node 348 (MC 48)
CPU0_D4 is placed at pin 41 (MC 49)
CPU0_D3 is placed at pin 40 (MC 51)
CPU0_D2 is placed at pin 39 (MC 53)
CPU0_D1 is placed at pin 37 (MC 56)
CPU0_D0 is placed at pin 36 (MC 57)
CPU0_AS is placed at pin 35 (MC 59)
CPU0_RW is placed at pin 34 (MC 61)
SYS_RESET is placed at pin 33 (MC 64)
FB_351 is placed at foldback expander node 364 (MC 64)
CPU0_D5 is placed at pin 44 (MC 65)
CPU0_D6 is placed at pin 45 (MC 67)
CPU0_D7 is placed at pin 46 (MC 69)
CPU_INTACK2 is placed at pin 48 (MC 72)
Com_Ctrl_350 is placed at feedback node 672 (MC 72)
CPU_INTACK1 is placed at pin 49 (MC 73)
CPU_INTACK0 is placed at pin 50 (MC 75)
IRQL6A_IN_LATCHED.AP is placed at feedback node 676 (MC 76)
FROM_CPU1_BARR1 is placed at pin 51 (MC 77)
IRQL5_INT is placed at feedback node 677 (MC 77)
IRQL6_INT is placed at feedback node 678 (MC 78)
IRQL6B_IN_LATCHED.AP is placed at feedback node 679 (MC 79)
IRQL7_INT is placed at foldback expander node 379 (MC 79)
FROM_CPU1_BARR2 is placed at pin 52 (MC 80)
XXL_356 is placed at feedback node 680 (MC 80)
IRQL2A_IN_LATCHED.AP is placed at feedback node 684 (MC 84)
CPU1_BARR2 is placed at pin 55 (MC 85)
EXP_EXTRA0 is placed at pin 56 (MC 86)
Com_Ctrl_349 is placed at feedback node 687 (MC 87)
EXP_EXTRA1 is placed at pin 57 (MC 88)
IRQL2A_IN_LATCHED is placed at feedback node 689 (MC 89)
CLK_4M is placed at feedback node 690 (MC 90)
EXP_EXTRA2 is placed at pin 58 (MC 91)
RESET_REQ_OUT is placed at feedback node 692 (MC 92)
CPU0_VPA is placed at pin 60 (MC 93)
EXP_EXTRA3 is placed at pin 61 (MC 94)
CLK_2M is placed at feedback node 695 (MC 95)
Com_Ctrl_348 is placed at foldback expander node 395 (MC 95)
TCK is placed at pin 62 (MC 96)
CLK_8M is placed at feedback node 696 (MC 96)
Com_Ctrl_347 is placed at foldback expander node 396 (MC 96)
INTC_CS is placed at pin 63 (MC 97)
DTACK_FROM_INT is placed at pin 64 (MC 99)
EXP_EXTRA4 is placed at pin 65 (MC 101)
XXL_355 is placed at feedback node 703 (MC 103)
EXP_EXTRA5 is placed at pin 67 (MC 104)
EXP_EXTRA6 is placed at pin 68 (MC 105)
EXP_EXTRA7 is placed at pin 69 (MC 107)
SYS_RESET_INV is placed at pin 70 (MC 109)
Com_Ctrl_347 is placed at foldback expander node 411 (MC 111)
TDO is placed at pin 71 (MC 112)
CLK_1M is placed at pin 73 (MC 115)
CLK_500K is placed at pin 74 (MC 117)
POWERCTL_STATE is placed at pin 75 (MC 118)
IRQL6A_IN is placed at pin 76 (MC 120)
IRQL6B_IN is placed at pin 77 (MC 123)
IRQL3A_IN is placed at pin 79 (MC 125)
IRQL6B_IN_LATCHED is placed at feedback node 725 (MC 125)
IRQL3B_IN is placed at pin 80 (MC 126)
IRQL6A_IN_LATCHED is placed at feedback node 726 (MC 126)
IRQL4B_IN_LATCHED is placed at feedback node 727 (MC 127)
IRQL5A_IN is placed at pin 81 (MC 128)
IRQL4A_IN_LATCHED is placed at feedback node 728 (MC 128)
Com_Ctrl_344 is placed at foldback expander node 428 (MC 128)

                                                                                    
                                             D                                      
                                             E                                      
                                             B                                      
                       I  I I   I I I        U   I I I   I I                        
                       R  R R   R R R        G   R R R   R R                        
                       Q  Q Q   Q Q Q   C    _   Q Q Q   Q Q                        
                       L  L L   L L L   L    B   L L L   L L                        
                       1  1 2   4 4 5   K    U   5 3 3   6 6                        
                       B  A B   B A B   _    T   A B A   B A                        
                       _  _ _ G _ _ _ V 3    T G _ _ _ V _ _                        
                       I  I I N I I I C 2    O N I I I C I I                        
                       N  N N D N N N C M    N D N N N C N N                        
                    -------------------------------------------                     
                   / 11   9   7   5   3   1  83  81  79  77  75 \                  
                  /    10   8   6   4   2  84  82  80  78  76    \                 
    CLK_16M_OUTB | 12                    (*)                   74 | CLK_500K        
             VCC | 13                                          73 | CLK_1M          
             TDI | 14                                          72 | GND             
       CPU1_INT2 | 15                                          71 | TDO             
       CPU1_INT1 | 16                                          70 | SYS_RESET_INV   
    SYS_RESET_IN | 17                                          69 | EXP_EXTRA7      
       CPU1_HALT | 18                                          68 | EXP_EXTRA6      
             GND | 19                                          67 | EXP_EXTRA5      
      CPU1_RESET | 20                                          66 | VCC             
         CPU_FC0 | 21                                          65 | EXP_EXTRA4      
         CPU_FC1 | 22                 ATF1508                  64 | DTACK_FROM_INT  
             TMS | 23               84-Lead PLCC               63 | INTC_CS         
         CPU_FC2 | 24                                          62 | TCK             
       CPU0_IPL0 | 25                                          61 | EXP_EXTRA3      
             VCC | 26                                          60 | CPU0_VPA        
       CPU0_IPL1 | 27                                          59 | GND             
       CPU0_IPL2 | 28                                          58 | EXP_EXTRA2      
      CPU1_BARR1 | 29                                          57 | EXP_EXTRA1      
       CPU0_HALT | 30                                          56 | EXP_EXTRA0      
    CLK_16M_OUTA | 31                                          55 | CPU1_BARR2      
             GND | 32                                          54 |                 
                  \     34  36  38  40  42  44  46  48  50  52   /                 
                   \  33  35  37  39  41  43  45  47  49  51  53/                  
              	    --------------------------------------------                     
                      S C C C C V C C C G V C C C G C C C F F V                     
                      Y P P P P C P P P N C P P P N P P P R R C                     
                      S U U U U C U U U D C U U U D U U U O O C                     
                      _ 0 0 0 0   0 0 0     0 0 0   _ _ _ M M                       
                      R _ _ _ _   _ _ _     _ _ _   I I I _ _                       
                      E R A D D   D D D     D D D   N N N C C                       
                      S W S 0 1   2 3 4     5 6 7   T T T P P                       
                      E                             A A A U U                       
                      T                             C C C 1 1                       
                                                    K K K _ _                       
                                                    2 1 0 B B                       
                                                          A A                       
                                                          R R                       



VCC = Supply Voltage pin which must be connected to (5.0V or 3.0V)

GND = GND pin which must be connected to ground

TMS,TDI,TDO,TDI = JTAG pins which must reserved for the JTAG interface

NC = Unused I/O pins which must be unconnected on the board

Universal-Interconnect-Multiplexer assignments
------------------------------------------------
FanIn assignment for block A [25]
{
CPU_FC2,CLK_16M_OUTA,CPU_FC1,CPU0_AS,CPU_FC0,
DEBUG_IN_LATCHED,DEBUG_IN_MASK,DTACK_TIMER_0,DEBUG_IN_LATCHED.AP,
IRQL3_INT,IRQL3A_IN,IRQL1B_MASK,IRQL3B_IN,IRQL1A_IN,IRQL2B_IN,IRQL4_INT,IRQL2B_MASK,IRQL1B_IN,IRQL3A_MASK,IRQL2A_MASK,IRQL5_INT,IRQL1A_MASK,IRQL6_INT,IRQL3B_MASK,IRQL2A_IN_LATCHED,
}
Multiplexer assignment for block A
CPU_FC2			(MC22	P)   : MUX 0		Ref (C46p)
IRQL3_INT		(MC2	FB)  : MUX 1		Ref (A12fb)
DEBUG_IN_LATCHED		(MC1	FB)  : MUX 3		Ref (A11fb)
IRQL3A_IN		(MC24	P)   : MUX 4		Ref (H125p)
IRQL1B_MASK		(MC8	FB)  : MUX 5		Ref (B30fb)
IRQL3B_IN		(MC25	P)   : MUX 6		Ref (H126p)
IRQL1A_IN		(MC18	P)   : MUX 7		Ref (A8p)
CLK_16M_OUTA		(MC11	P)   : MUX 9		Ref (C35p)
IRQL2B_IN		(MC19	P)   : MUX 10		Ref (A11p)
IRQL4_INT		(MC13	FB)  : MUX 11		Ref (C42fb)
CPU_FC1			(MC20	P)   : MUX 13		Ref (B17p)
IRQL2B_MASK		(MC4	FB)  : MUX 14		Ref (B18fb)
IRQL1B_IN		(MC17	P)   : MUX 15		Ref (A6p)
CPU0_AS			(MC23	P)   : MUX 16		Ref (D59p)
DEBUG_IN_MASK		(MC9	FB)  : MUX 17		Ref (B31fb)
IRQL3A_MASK		(MC6	FB)  : MUX 21		Ref (B26fb)
IRQL2A_MASK		(MC5	FB)  : MUX 22		Ref (B19fb)
DTACK_TIMER_0		(MC3	FB)  : MUX 23		Ref (A15fb)
IRQL5_INT		(MC14	FB)  : MUX 25		Ref (E77fb)
CPU_FC0			(MC21	P)   : MUX 27		Ref (B19p)
IRQL1A_MASK		(MC10	FB)  : MUX 29		Ref (B32fb)
DEBUG_IN_LATCHED.AP		(MC12	FB)  : MUX 32		Ref (C39fb)
IRQL6_INT		(MC15	FB)  : MUX 35		Ref (E78fb)
IRQL3B_MASK		(MC7	FB)  : MUX 37		Ref (B28fb)
IRQL2A_IN_LATCHED		(MC16	FB)  : MUX 39		Ref (F89fb)

FanIn assignment for block B [13]
{
CPU0_D2,CPU_INTACK2,CPU_INTACK0,CPU0_RW,CPU0_D7,CPU0_D5,CPU0_D1,CPU_INTACK1,CPU0_D4,CPU0_D3,CPU0_D6,
INTC_CS,
SYS_RESET,
}
Multiplexer assignment for block B
CPU0_D2			(MC3	P)   : MUX 3		Ref (D53p)
CPU_INTACK2		(MC10	P)   : MUX 5		Ref (E72p)
CPU_INTACK0		(MC12	P)   : MUX 6		Ref (E75p)
CPU0_RW			(MC9	P)   : MUX 8		Ref (D61p)
CPU0_D7			(MC8	P)   : MUX 9		Ref (E69p)
SYS_RESET		(MC5	P)   : MUX 12		Ref (D64p)
CPU0_D5			(MC6	P)   : MUX 13		Ref (E65p)
CPU0_D1			(MC4	P)   : MUX 15		Ref (D56p)
CPU_INTACK1		(MC11	P)   : MUX 20		Ref (E73p)
CPU0_D4			(MC1	P)   : MUX 23		Ref (D49p)
INTC_CS			(MC13	P)   : MUX 25		Ref (G97p)
CPU0_D3			(MC2	P)   : MUX 27		Ref (D51p)
CPU0_D6			(MC7	P)   : MUX 33		Ref (E67p)

FanIn assignment for block C [25]
{
CPU_INTACK2,CLK_16M_OUTA,CPU_INTACK0,CPU0_D5,CPU0_D1,CPU_INTACK1,CPU0_D4,CPU0_RW,
DEBUG_IN_MASK,DEBUG_IN_LATCHED,DTACK_TIMER_1,
IRQL3_INT,INTC_CS,IRQL4_INT,IRQL4B_IN_MASK,IRQL1B_MASK,IRQL5_INT,IRQL4A_IN_LATCHED,IRQL2_INT,IRQL1A_MASK,IRQL6_INT,IRQL4A_MASK,IRQL4B_IN_LATCHED,
SYS_RESET,
XXL_357,
}
Multiplexer assignment for block C
IRQL3_INT		(MC2	FB)  : MUX 1		Ref (A12fb)
XXL_357			(MC5	FB)  : MUX 3		Ref (A16fb)
CPU_INTACK2		(MC22	P)   : MUX 5		Ref (E72p)
INTC_CS			(MC25	P)   : MUX 7		Ref (G97p)
CLK_16M_OUTA		(MC11	P)   : MUX 9		Ref (C35p)
CPU_INTACK0		(MC24	P)   : MUX 10		Ref (E75p)
IRQL4_INT		(MC12	FB)  : MUX 11		Ref (C42fb)
IRQL4B_IN_MASK		(MC6	FB)  : MUX 12		Ref (B17fb)
CPU0_D5			(MC16	P)   : MUX 13		Ref (E65p)
CPU0_D1			(MC14	P)   : MUX 15		Ref (D56p)
DEBUG_IN_MASK		(MC9	FB)  : MUX 17		Ref (B31fb)
IRQL1B_MASK		(MC8	FB)  : MUX 19		Ref (B30fb)
CPU_INTACK1		(MC23	P)   : MUX 20		Ref (E73p)
IRQL5_INT		(MC17	FB)  : MUX 21		Ref (E77fb)
CPU0_D4			(MC13	P)   : MUX 23		Ref (D49p)
DEBUG_IN_LATCHED		(MC1	FB)  : MUX 25		Ref (A11fb)
CPU0_RW			(MC21	P)   : MUX 26		Ref (D61p)
IRQL4A_IN_LATCHED		(MC20	FB)  : MUX 27		Ref (H128fb)
DTACK_TIMER_1		(MC4	FB)  : MUX 29		Ref (A14fb)
SYS_RESET		(MC15	P)   : MUX 30		Ref (D64p)
IRQL2_INT		(MC3	FB)  : MUX 31		Ref (A13fb)
IRQL1A_MASK		(MC10	FB)  : MUX 33		Ref (B32fb)
IRQL6_INT		(MC18	FB)  : MUX 35		Ref (E78fb)
IRQL4A_MASK		(MC7	FB)  : MUX 37		Ref (B25fb)
IRQL4B_IN_LATCHED		(MC19	FB)  : MUX 39		Ref (H127fb)

FanIn assignment for block D [40]
{
CPU_INTACK2,CLK_16M_OUTA,CPU_INTACK0,CPU_FC2,CPU_FC1,Com_Ctrl_349,CPU0_AS,CPU_INTACK1,CPU_FC0,Com_Ctrl_350,
FROM_CPU1_BARR1,
IRQL2B_MASK,IRQL2A_IN_LATCHED,IRQL4A_IN_LATCHED,IRQL5B_IN,IRQL1A_MASK,IRQL3A_IN,IRQL3A_MASK,IRQL1B_IN,IRQL4A_MASK,IRQL6A_IN_LATCHED,IRQL5A_MASK,IRQL2A_MASK,IRQL2B_IN,IRQL1A_IN,IRQL4B_IN_MASK,IRQL3B_MASK,IRQL3B_IN,IRQL5B_MASK,IRQL5A_IN,IRQL6B_MASK,IRQL4B_IN_LATCHED,IRQL1B_MASK,IRQL6A_MASK,IRQL6B_IN_LATCHED,
RESET_REQ_OUT,
SYS_RESET,SYS_RESET_IN,
XXL_355,XXL_356,
}
Multiplexer assignment for block D
IRQL2B_MASK		(MC2	FB)  : MUX 0		Ref (B18fb)
IRQL2A_IN_LATCHED		(MC18	FB)  : MUX 1		Ref (F89fb)
XXL_355			(MC20	FB)  : MUX 2		Ref (G103fb)
IRQL4A_IN_LATCHED		(MC24	FB)  : MUX 3		Ref (H128fb)
IRQL5B_IN		(MC28	P)   : MUX 4		Ref (A16p)
CPU_INTACK2		(MC34	P)   : MUX 5		Ref (E72p)
SYS_RESET		(MC14	P)   : MUX 6		Ref (D64p)
IRQL1A_MASK		(MC10	FB)  : MUX 7		Ref (B32fb)
IRQL3A_IN		(MC38	P)   : MUX 8		Ref (H125p)
CLK_16M_OUTA		(MC11	P)   : MUX 9		Ref (C35p)
CPU_INTACK0		(MC36	P)   : MUX 10		Ref (E75p)
IRQL3A_MASK		(MC7	FB)  : MUX 11		Ref (B26fb)
CPU_FC2			(MC32	P)   : MUX 12		Ref (C46p)
CPU_FC1			(MC29	P)   : MUX 13		Ref (B17p)
Com_Ctrl_349		(MC17	FB)  : MUX 14		Ref (F87fb)
IRQL1B_IN		(MC25	P)   : MUX 15		Ref (A6p)
CPU0_AS			(MC33	P)   : MUX 16		Ref (D59p)
IRQL4A_MASK		(MC6	FB)  : MUX 17		Ref (B25fb)
FROM_CPU1_BARR1		(MC37	P)   : MUX 18		Ref (E77p)
IRQL6A_IN_LATCHED		(MC22	FB)  : MUX 19		Ref (H126fb)
CPU_INTACK1		(MC35	P)   : MUX 20		Ref (E73p)
IRQL5A_MASK		(MC13	FB)  : MUX 21		Ref (C48fb)
IRQL2A_MASK		(MC3	FB)  : MUX 22		Ref (B19fb)
XXL_356			(MC16	FB)  : MUX 23		Ref (E80fb)
IRQL2B_IN		(MC27	P)   : MUX 24		Ref (A11p)
IRQL1A_IN		(MC26	P)   : MUX 25		Ref (A8p)
IRQL4B_IN_MASK		(MC1	FB)  : MUX 26		Ref (B17fb)
IRQL3B_MASK		(MC8	FB)  : MUX 27		Ref (B28fb)
IRQL3B_IN		(MC39	P)   : MUX 28		Ref (H126p)
CPU_FC0			(MC30	P)   : MUX 29		Ref (B19p)
IRQL5B_MASK		(MC4	FB)  : MUX 30		Ref (B22fb)
RESET_REQ_OUT		(MC19	FB)  : MUX 31		Ref (F92fb)
IRQL5A_IN		(MC40	P)   : MUX 32		Ref (H128p)
IRQL6B_MASK		(MC12	FB)  : MUX 33		Ref (C47fb)
SYS_RESET_IN		(MC31	P)   : MUX 34		Ref (B25p)
IRQL4B_IN_LATCHED		(MC23	FB)  : MUX 35		Ref (H127fb)
Com_Ctrl_350		(MC15	FB)  : MUX 36		Ref (E72fb)
IRQL1B_MASK		(MC9	FB)  : MUX 37		Ref (B30fb)
IRQL6A_MASK		(MC5	FB)  : MUX 38		Ref (B23fb)
IRQL6B_IN_LATCHED		(MC21	FB)  : MUX 39		Ref (H125fb)

FanIn assignment for block E [25]
{
CPU_FC2,CPU_INTACK2,Com_Ctrl_349,CPU_FC0,CPU_INTACK1,CPU0_AS,CPU0_RW,CPU_INTACK0,Com_Ctrl_350,CPU_FC1,
DEBUG_IN_MASK,DEBUG_IN_LATCHED,DTACK_TIMER_1,
FROM_CPU1_BARR2,
IRQL6A_IN_LATCHED,IRQL5A_MASK,IRQL6B_IN_LATCHED,IRQL5B_IN,INTC_CS,IRQL5A_IN,IRQL5B_MASK,IRQL6_INT,IRQL6B_MASK,IRQL6A_MASK,
SYS_RESET,
}
Multiplexer assignment for block E
CPU_FC2			(MC17	P)   : MUX 0		Ref (C46p)
IRQL6A_IN_LATCHED		(MC13	FB)  : MUX 1		Ref (H126fb)
IRQL5A_MASK		(MC7	FB)  : MUX 3		Ref (C48fb)
FROM_CPU1_BARR2		(MC23	P)   : MUX 4		Ref (E80p)
CPU_INTACK2		(MC20	P)   : MUX 5		Ref (E72p)
SYS_RESET		(MC8	P)   : MUX 6		Ref (D64p)
Com_Ctrl_349		(MC11	FB)  : MUX 8		Ref (F87fb)
CPU_FC0			(MC16	P)   : MUX 9		Ref (B19p)
CPU_INTACK1		(MC21	P)   : MUX 14		Ref (E73p)
IRQL6B_IN_LATCHED		(MC12	FB)  : MUX 15		Ref (H125fb)
CPU0_AS			(MC18	P)   : MUX 16		Ref (D59p)
DEBUG_IN_MASK		(MC5	FB)  : MUX 17		Ref (B31fb)
IRQL5B_IN		(MC14	P)   : MUX 18		Ref (A16p)
DEBUG_IN_LATCHED		(MC1	FB)  : MUX 23		Ref (A11fb)
INTC_CS			(MC24	P)   : MUX 25		Ref (G97p)
CPU0_RW			(MC19	P)   : MUX 26		Ref (D61p)
CPU_INTACK0		(MC22	P)   : MUX 28		Ref (E75p)
Com_Ctrl_350		(MC9	FB)  : MUX 30		Ref (E72fb)
CPU_FC1			(MC15	P)   : MUX 31		Ref (B17p)
IRQL5A_IN		(MC25	P)   : MUX 32		Ref (H128p)
IRQL5B_MASK		(MC3	FB)  : MUX 34		Ref (B22fb)
IRQL6_INT		(MC10	FB)  : MUX 35		Ref (E78fb)
IRQL6B_MASK		(MC6	FB)  : MUX 37		Ref (C47fb)
IRQL6A_MASK		(MC4	FB)  : MUX 38		Ref (B23fb)
DTACK_TIMER_1		(MC2	FB)  : MUX 39		Ref (A14fb)

FanIn assignment for block F [24]
{
CPU_INTACK1,CLK_500K,CPU0_D0,CPU_INTACK0,CPU0_D5,CLK_16M_OUTA,CPU0_D3,CPU0_D1,CPU0_D2,CPU_INTACK2,CPU0_RW,CLK_2M,CLK_4M,CLK_8M,
DTACK_TIMER_0,DTACK_TIMER_1,
IRQL2A_IN_LATCHED.AP,IRQL2A_MASK,INTC_CS,IRQL2A_IN_LATCHED,
POWERCTL_STATE,POWERCTL_OE,
RESET_REQ,
SYS_RESET,
}
Multiplexer assignment for block F
CPU_INTACK1		(MC22	P)   : MUX 0		Ref (E73p)
RESET_REQ		(MC4	FB)  : MUX 2		Ref (B20fb)
CLK_500K		(MC18	P)   : MUX 3		Ref (H117p)
CPU0_D0			(MC10	P)   : MUX 4		Ref (D57p)
DTACK_TIMER_0		(MC2	FB)  : MUX 5		Ref (A15fb)
CPU_INTACK0		(MC23	P)   : MUX 6		Ref (E75p)
CPU0_D5			(MC12	P)   : MUX 7		Ref (E65p)
CLK_16M_OUTA		(MC5	P)   : MUX 9		Ref (C35p)
POWERCTL_STATE		(MC19	P)   : MUX 11		Ref (H118p)
CPU0_D3			(MC7	P)   : MUX 13		Ref (D51p)
CPU0_D1			(MC9	P)   : MUX 15		Ref (D56p)
IRQL2A_IN_LATCHED.AP		(MC13	FB)  : MUX 16		Ref (F84fb)
CPU0_D2			(MC8	P)   : MUX 17		Ref (D53p)
CPU_INTACK2		(MC21	P)   : MUX 19		Ref (E72p)
CPU0_RW			(MC20	P)   : MUX 20		Ref (D61p)
IRQL2A_MASK		(MC3	FB)  : MUX 22		Ref (B19fb)
CLK_2M			(MC16	FB)  : MUX 23		Ref (F95fb)
INTC_CS			(MC24	P)   : MUX 25		Ref (G97p)
DTACK_TIMER_1		(MC1	FB)  : MUX 27		Ref (A14fb)
IRQL2A_IN_LATCHED		(MC14	FB)  : MUX 29		Ref (F89fb)
SYS_RESET		(MC11	P)   : MUX 30		Ref (D64p)
POWERCTL_OE		(MC6	FB)  : MUX 31		Ref (C46fb)
CLK_4M			(MC15	FB)  : MUX 37		Ref (F90fb)
CLK_8M			(MC17	FB)  : MUX 39		Ref (F96fb)

FanIn assignment for block G [25]
{
CPU_FC2,CPU0_D4,CPU_INTACK0,CPU_INTACK2,CPU_FC0,CPU0_D5,CPU_INTACK1,CPU0_D6,CPU0_AS,CPU_FC1,CPU0_D7,CPU0_RW,
DTACK_TIMER_1,
IRQL2A_IN_LATCHED,IRQL1A_IN,IRQL3A_IN,INTC_CS,IRQL6A_MASK,IRQL6A_IN_LATCHED,IRQL5A_MASK,IRQL2A_MASK,IRQL3A_MASK,IRQL5A_IN,IRQL1A_MASK,
SYS_RESET,
}
Multiplexer assignment for block G
CPU_FC2			(MC17	P)   : MUX 0		Ref (C46p)
IRQL2A_IN_LATCHED		(MC12	FB)  : MUX 1		Ref (F89fb)
IRQL1A_IN		(MC14	P)   : MUX 3		Ref (A8p)
CPU0_D4			(MC7	P)   : MUX 5		Ref (D49p)
CPU_INTACK0		(MC22	P)   : MUX 6		Ref (E75p)
CPU_INTACK2		(MC20	P)   : MUX 7		Ref (E72p)
IRQL3A_IN		(MC24	P)   : MUX 8		Ref (H125p)
INTC_CS			(MC23	P)   : MUX 9		Ref (G97p)
CPU_FC0			(MC16	P)   : MUX 11		Ref (B19p)
CPU0_D5			(MC9	P)   : MUX 13		Ref (E65p)
CPU_INTACK1		(MC21	P)   : MUX 14		Ref (E73p)
CPU0_D6			(MC10	P)   : MUX 15		Ref (E67p)
CPU0_AS			(MC18	P)   : MUX 16		Ref (D59p)
IRQL6A_MASK		(MC3	FB)  : MUX 18		Ref (B23fb)
IRQL6A_IN_LATCHED		(MC13	FB)  : MUX 19		Ref (H126fb)
IRQL5A_MASK		(MC6	FB)  : MUX 21		Ref (C48fb)
IRQL2A_MASK		(MC2	FB)  : MUX 22		Ref (B19fb)
IRQL3A_MASK		(MC4	FB)  : MUX 23		Ref (B26fb)
SYS_RESET		(MC8	P)   : MUX 30		Ref (D64p)
CPU_FC1			(MC15	P)   : MUX 31		Ref (B17p)
IRQL5A_IN		(MC25	P)   : MUX 32		Ref (H128p)
CPU0_D7			(MC11	P)   : MUX 33		Ref (E69p)
CPU0_RW			(MC19	P)   : MUX 36		Ref (D61p)
IRQL1A_MASK		(MC5	FB)  : MUX 37		Ref (B32fb)
DTACK_TIMER_1		(MC1	FB)  : MUX 39		Ref (A14fb)

FanIn assignment for block H [19]
{
CPU0_D0,CLK_2M,CPU_INTACK0,CPU_INTACK2,CLK_1M,CPU_INTACK1,CLK_500K,CPU0_RW,
IRQL4B_IN,IRQL6A_IN,IRQL6B_IN,IRQL4A_IN,IRQL4B_IN_LATCHED.AP,IRQL4B_IN_LATCHED.AP,INTC_CS,IRQL4B_IN_LATCHED.AP,IRQL4B_IN_LATCHED.AP,
POWERCTL_OE,
SYS_RESET,
}
Multiplexer assignment for block H
IRQL4B_IN		(MC11	P)   : MUX 0		Ref (A13p)
IRQL6A_IN		(MC18	P)   : MUX 1		Ref (H120p)
CPU0_D0			(MC4	P)   : MUX 4		Ref (D57p)
CLK_2M			(MC8	FB)  : MUX 5		Ref (F95fb)
CPU_INTACK0		(MC16	P)   : MUX 6		Ref (E75p)
CPU_INTACK2		(MC14	P)   : MUX 7		Ref (E72p)
IRQL6B_IN		(MC19	P)   : MUX 8		Ref (H123p)
IRQL4A_IN		(MC12	P)   : MUX 12		Ref (A14p)
CLK_1M			(MC9	P)   : MUX 13		Ref (H115p)
CPU_INTACK1		(MC15	P)   : MUX 14		Ref (E73p)
IRQL4A_IN_LATCHED.AP		(MC1	FB)  : MUX 15		Ref (C41fb)
IRQL6B_IN_LATCHED.AP		(MC7	FB)  : MUX 19		Ref (E79fb)
CLK_500K		(MC10	P)   : MUX 21		Ref (H117p)
INTC_CS			(MC17	P)   : MUX 25		Ref (G97p)
SYS_RESET		(MC5	P)   : MUX 30		Ref (D64p)
POWERCTL_OE		(MC3	FB)  : MUX 31		Ref (C46fb)
IRQL6A_IN_LATCHED.AP		(MC6	FB)  : MUX 35		Ref (E76fb)
CPU0_RW			(MC13	P)   : MUX 36		Ref (D61p)
IRQL4B_IN_LATCHED.AP		(MC2	FB)  : MUX 39		Ref (C44fb)

Creating JEDEC file C:\CPU0_CPLDB.jed ...

PLCC84 programmed logic:
-----------------------------------
CLK_16M_OUTA.D = !CLK_16M_OUTA.Q;

CLK_16M_OUTB.D = !CLK_16M_OUTA.Q;

CLK_1M.D = !CLK_1M.Q;

CLK_2M.D = !CLK_2M.Q;

CLK_4M.D = !CLK_4M.Q;

CLK_500K.D = !CLK_500K.Q;

CLK_8M.D = !CLK_8M.Q;

CPU0_D2.D = 0;

CPU0_HALT = SYS_RESET.PIN;

CPU0_VPA = 1;

CPU1_BARR1.D = CPU0_D4.PIN;

CPU1_BARR2.D = CPU0_D5.PIN;

CPU1_HALT.D = CPU0_D6.PIN;

CPU1_INT1.D = CPU0_D2.PIN;

CPU1_INT2.D = CPU0_D3.PIN;

CPU1_RESET.D = CPU0_D7.PIN;

DEBUG_IN_LATCHED.D = 0;

DEBUG_IN_MASK.D = CPU0_D7.PIN;

DTACK_TIMER_0.D = 1;

DTACK_FROM_INT = !DTACK_TIMER_1.Q;

DTACK_TIMER_1.D = DTACK_TIMER_0.Q;

EXP_EXTRA0.D = CPU0_D0.PIN;

EXP_EXTRA1.D = CPU0_D1.PIN;

EXP_EXTRA2.D = CPU0_D2.PIN;

EXP_EXTRA3.D = CPU0_D3.PIN;

EXP_EXTRA4.D = CPU0_D4.PIN;

EXP_EXTRA5.D = CPU0_D5.PIN;

EXP_EXTRA6.D = CPU0_D6.PIN;

EXP_EXTRA7.D = CPU0_D7.PIN;

IRQL1A_MASK.D = CPU0_D3.PIN;

IRQL1B_MASK.D = CPU0_D2.PIN;

IRQL2A_IN_LATCHED.D = 0;

IRQL2A_MASK.D = CPU0_D5.PIN;

IRQL2B_MASK.D = CPU0_D4.PIN;

IRQL3A_MASK.D = CPU0_D7.PIN;

IRQL3B_MASK.D = CPU0_D6.PIN;

IRQL4A_IN_LATCHED.D = 0;

IRQL4A_MASK.D = CPU0_D2.PIN;

IRQL4B_IN_LATCHED.D = 0;

IRQL4B_IN_MASK.D = CPU0_D1.PIN;

IRQL5A_MASK.D = CPU0_D4.PIN;

IRQL5B_MASK.D = CPU0_D3.PIN;

IRQL6A_MASK.D = CPU0_D6.PIN;

IRQL6A_IN_LATCHED.D = 0;

IRQL6B_IN_LATCHED.D = 0;

IRQL6B_MASK.D = CPU0_D5.PIN;

!IRQL7_INT = (!DEBUG_IN_LATCHED.Q & !DEBUG_IN_MASK.Q);

POWERCTL_OE.D = CPU0_D1.PIN;

POWERCTL_STATE.D = CPU0_D0.PIN;

RESET_REQ_OUT.D = !RESET_REQ.Q;

RESET_REQ.D = CPU0_D7.PIN;

SYS_RESET.D = 1;

SYS_RESET_INV = !SYS_RESET.PIN;

CPU0_D7.D = (!CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2);

CPU0_D0.D = (XXL_355
	# (!CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL4A_IN_LATCHED.Q & !IRQL4A_MASK.Q));

CPU0_D1.D = ((CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & IRQL3A_IN & !IRQL3B_IN & !IRQL3B_MASK.Q)
	# (CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL3B_IN & !IRQL3B_MASK.Q & IRQL3A_MASK.Q)
	# (!CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & IRQL4A_IN_LATCHED.Q & !IRQL4B_IN_LATCHED.Q & !IRQL4B_IN_MASK.Q)
	# (!CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL4B_IN_LATCHED.Q & !IRQL4B_IN_MASK.Q & IRQL4A_MASK.Q)
	# (CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL5A_IN & IRQL5B_IN & !IRQL5B_MASK.Q)
	# (CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & IRQL5B_IN & !IRQL5B_MASK.Q & IRQL5A_MASK.Q)
	# (!CPU_INTACK0 & CPU_INTACK1 & CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & IRQL6A_IN_LATCHED.Q & !IRQL6B_IN_LATCHED.Q & !IRQL6B_MASK.Q)
	# (!CPU_INTACK0 & CPU_INTACK1 & CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL6B_IN_LATCHED.Q & !IRQL6B_MASK.Q & IRQL6A_MASK.Q)
	# (CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL1B_IN & !IRQL1B_MASK.Q & IRQL1A_IN)
	# (CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL1B_IN & !IRQL1B_MASK.Q & IRQL1A_MASK.Q)
	# (!CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL2B_IN & !IRQL2B_MASK.Q & IRQL2A_IN_LATCHED.Q)
	# (!CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL2B_IN & !IRQL2B_MASK.Q & IRQL2A_MASK.Q));

CPU0_D4.D = XXL_356;

!CPU0_D3.D = ((!CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2)
	# !FROM_CPU1_BARR1);

CPU0_D5.D = (CPU_INTACK1 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2);

CPU0_D6.D = (CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2);

IRQL6_INT = ((IRQL7_INT & !IRQL6A_IN_LATCHED.Q & !IRQL6A_MASK.Q)
	# (IRQL7_INT & !IRQL6B_IN_LATCHED.Q & !IRQL6B_MASK.Q));

IRQL5_INT = ((!IRQL6_INT & IRQL7_INT & IRQL5A_IN & !IRQL5A_MASK.Q)
	# (!IRQL6_INT & IRQL7_INT & IRQL5B_IN & !IRQL5B_MASK.Q));

IRQL4_INT = ((!IRQL5_INT & !IRQL6_INT & IRQL7_INT & !IRQL4A_IN_LATCHED.Q & !IRQL4A_MASK.Q)
	# (!IRQL5_INT & !IRQL6_INT & IRQL7_INT & !IRQL4B_IN_LATCHED.Q & !IRQL4B_IN_MASK.Q));

CPU0_IPL2 = (!IRQL4_INT & !IRQL5_INT & !IRQL6_INT & IRQL7_INT);

IRQL3_INT = ((!IRQL4_INT & !IRQL5_INT & !IRQL6_INT & IRQL7_INT & !IRQL3A_IN & !IRQL3A_MASK.Q)
	# (!IRQL4_INT & !IRQL5_INT & !IRQL6_INT & IRQL7_INT & !IRQL3B_IN & !IRQL3B_MASK.Q));

IRQL2_INT = ((!IRQL3_INT & !IRQL4_INT & !IRQL5_INT & !IRQL6_INT & IRQL7_INT & !IRQL2A_IN_LATCHED.Q & !IRQL2A_MASK.Q)
	# (!IRQL3_INT & !IRQL4_INT & !IRQL5_INT & !IRQL6_INT & IRQL7_INT & !IRQL2B_IN & !IRQL2B_MASK.Q));

CPU0_IPL1 = (!IRQL2_INT & !IRQL3_INT & !IRQL6_INT & IRQL7_INT);

CPU0_IPL0 = ((!IRQL3_INT & !IRQL5_INT & IRQL7_INT & IRQL2_INT)
	# XXL_357
	# (!IRQL3_INT & !IRQL5_INT & IRQL7_INT & IRQL1A_MASK.Q & IRQL1B_MASK.Q));

!Com_Ctrl_344 = (!CPU0_RW & CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !INTC_CS);

!Com_Ctrl_345 = (!CPU0_RW & !CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & !INTC_CS);

!Com_Ctrl_346 = (!CPU0_RW & CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & !INTC_CS);

!Com_Ctrl_347 = (!CPU0_RW & !CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & !INTC_CS);

!Com_Ctrl_348 = (!CPU0_RW & !CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !INTC_CS);

Com_Ctrl_349 = (DTACK_TIMER_0.Q
	# (CPU0_RW & !CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !INTC_CS));

Com_Ctrl_350 = ((CPU0_RW & !CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !INTC_CS)
	# (!CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2));

!FB_351 = (RESET_REQ_OUT.Q & SYS_RESET_IN);

!FB_352 = (CPU_FC2 & !CPU0_AS & CPU_FC0 & CPU_FC1);

!FB_353 = (CPU_FC2 & !CPU0_AS & CPU_FC0 & CPU_FC1);

!FB_354 = (!CPU0_RW & !CPU_INTACK1 & !INTC_CS & !CPU_INTACK0 & !CPU_INTACK2);

XXL_355 = ((CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL1A_IN & !IRQL1A_MASK.Q)
	# (!CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL2A_IN_LATCHED.Q & !IRQL2A_MASK.Q)
	# (!CPU_INTACK0 & CPU_INTACK1 & CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL6A_IN_LATCHED.Q & !IRQL6A_MASK.Q)
	# (CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & IRQL5A_IN & !IRQL5A_MASK.Q)
	# (CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !CPU0_AS & CPU_FC0 & CPU_FC1 & CPU_FC2 & !IRQL3A_IN & !IRQL3A_MASK.Q));

XXL_356 = ((FROM_CPU1_BARR2 & !CPU_FC2)
	# (CPU_FC1 & CPU_FC2 & CPU_FC0 & !CPU0_AS & CPU_INTACK0)
	# (FROM_CPU1_BARR2 & CPU0_AS)
	# (FROM_CPU1_BARR2 & !CPU_FC0)
	# (FROM_CPU1_BARR2 & !CPU_FC1));

XXL_357 = ((!IRQL3_INT & !IRQL5_INT & IRQL7_INT & IRQL6_INT)
	# (!IRQL3_INT & !IRQL5_INT & IRQL7_INT & IRQL1A_IN & IRQL1B_IN)
	# (!IRQL3_INT & !IRQL5_INT & IRQL7_INT & IRQL1A_IN & IRQL1B_MASK.Q)
	# (!IRQL3_INT & !IRQL5_INT & IRQL7_INT & IRQL1B_IN & IRQL1A_MASK.Q)
	# (!IRQL3_INT & !IRQL5_INT & IRQL7_INT & IRQL4_INT));

CLK_16M_OUTA.C = CLK_32M;

CLK_16M_OUTB.C = CLK_32M;

CLK_1M.C = CLK_2M.Q;

CLK_1M.AR = !SYS_RESET.PIN;

CLK_2M.C = CLK_4M.Q;

CLK_2M.AR = !SYS_RESET.PIN;

CLK_4M.C = CLK_8M.Q;

CLK_4M.AR = !SYS_RESET.PIN;

CLK_500K.C = CLK_1M.Q;

CLK_500K.AR = !SYS_RESET.PIN;

CLK_8M.C = CLK_16M_OUTA.Q;

CLK_8M.AR = !SYS_RESET.PIN;

CPU0_D2.C = Com_Ctrl_349;

CPU0_D2.AR = !SYS_RESET.PIN;

CPU0_D2.OE = Com_Ctrl_350;

CPU1_BARR1.C = Com_Ctrl_348;

CPU1_BARR1.AR = !SYS_RESET.PIN;

CPU1_BARR2.C = Com_Ctrl_348;

CPU1_BARR2.AR = !SYS_RESET.PIN;

CPU1_HALT.C = Com_Ctrl_348;

CPU1_HALT.AR = !SYS_RESET.PIN;

CPU1_INT1.C = Com_Ctrl_348;

CPU1_INT1.AR = !SYS_RESET.PIN;

CPU1_INT2.C = Com_Ctrl_348;

CPU1_INT2.AR = !SYS_RESET.PIN;

CPU1_RESET.C = Com_Ctrl_348;

CPU1_RESET.AR = !SYS_RESET.PIN;

DEBUG_IN_LATCHED.C = !DEBUG_BUTTON;

DEBUG_IN_LATCHED.AP = ((CPU_INTACK0 & CPU_INTACK1 & CPU_INTACK2 & DTACK_TIMER_1.Q)
	# !SYS_RESET.PIN);

DEBUG_IN_MASK.C = FB_354;

DEBUG_IN_MASK.AP = !SYS_RESET.PIN;

DTACK_TIMER_0.C = !CLK_16M_OUTA.Q;

DTACK_TIMER_0.AR = FB_353;

DTACK_TIMER_1.C = !CLK_16M_OUTA.Q;

DTACK_TIMER_1.AR = FB_352;

EXP_EXTRA0.C = Com_Ctrl_347;

EXP_EXTRA0.AR = !SYS_RESET.PIN;

EXP_EXTRA1.C = Com_Ctrl_347;

EXP_EXTRA1.AR = !SYS_RESET.PIN;

EXP_EXTRA2.C = Com_Ctrl_347;

EXP_EXTRA2.AR = !SYS_RESET.PIN;

EXP_EXTRA3.C = Com_Ctrl_347;

EXP_EXTRA3.AR = !SYS_RESET.PIN;

EXP_EXTRA4.C = Com_Ctrl_347;

EXP_EXTRA4.AR = !SYS_RESET.PIN;

EXP_EXTRA5.C = Com_Ctrl_347;

EXP_EXTRA5.AR = !SYS_RESET.PIN;

EXP_EXTRA6.C = Com_Ctrl_347;

EXP_EXTRA6.AR = !SYS_RESET.PIN;

EXP_EXTRA7.C = Com_Ctrl_347;

EXP_EXTRA7.AR = !SYS_RESET.PIN;

IRQL1A_MASK.C = Com_Ctrl_346;

IRQL1A_MASK.AP = !SYS_RESET.PIN;

IRQL1B_MASK.C = Com_Ctrl_346;

IRQL1B_MASK.AP = !SYS_RESET.PIN;

IRQL2A_IN_LATCHED.C = (POWERCTL_OE.Q & POWERCTL_STATE.PIN);

IRQL2A_IN_LATCHED.AP = ((!CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & DTACK_TIMER_1.Q & !IRQL2A_IN_LATCHED.Q & !IRQL2A_MASK.Q)
	# !SYS_RESET.PIN);

IRQL2A_MASK.C = Com_Ctrl_346;

IRQL2A_MASK.AP = !SYS_RESET.PIN;

IRQL2B_MASK.C = Com_Ctrl_346;

IRQL2B_MASK.AP = !SYS_RESET.PIN;

IRQL3A_MASK.C = Com_Ctrl_346;

IRQL3A_MASK.AP = !SYS_RESET.PIN;

IRQL3B_MASK.C = Com_Ctrl_346;

IRQL3B_MASK.AP = !SYS_RESET.PIN;

IRQL4A_IN_LATCHED.C = !IRQL4A_IN;

IRQL4A_IN_LATCHED.AP = ((!CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & DTACK_TIMER_1.Q & !IRQL4A_IN_LATCHED.Q & !IRQL4A_MASK.Q)
	# !SYS_RESET.PIN);

IRQL4A_MASK.C = Com_Ctrl_345;

IRQL4A_MASK.AP = !SYS_RESET.PIN;

IRQL4B_IN_LATCHED.C = IRQL4B_IN;

IRQL4B_IN_LATCHED.AP = ((!CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & DTACK_TIMER_1.Q & !IRQL4B_IN_LATCHED.Q & !IRQL4B_IN_MASK.Q & IRQL4A_MASK.Q)
	# !SYS_RESET.PIN
	# (!CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & DTACK_TIMER_1.Q & !IRQL4B_IN_LATCHED.Q & !IRQL4B_IN_MASK.Q & IRQL4A_IN_LATCHED.Q));

IRQL4B_IN_MASK.C = Com_Ctrl_345;

IRQL4B_IN_MASK.AP = !SYS_RESET.PIN;

IRQL5A_MASK.C = Com_Ctrl_345;

IRQL5A_MASK.AP = !SYS_RESET.PIN;

IRQL5B_MASK.C = Com_Ctrl_345;

IRQL5B_MASK.AP = !SYS_RESET.PIN;

IRQL6A_MASK.C = Com_Ctrl_345;

IRQL6A_MASK.AP = !SYS_RESET.PIN;

IRQL6A_IN_LATCHED.C = !IRQL6A_IN;

IRQL6A_IN_LATCHED.AP = ((!CPU_INTACK0 & CPU_INTACK1 & CPU_INTACK2 & DTACK_TIMER_1.Q & !IRQL6A_IN_LATCHED.Q & !IRQL6A_MASK.Q)
	# !SYS_RESET.PIN);

IRQL6B_IN_LATCHED.C = !IRQL6B_IN;

IRQL6B_IN_LATCHED.AP = ((!CPU_INTACK0 & CPU_INTACK1 & CPU_INTACK2 & DTACK_TIMER_1.Q & !IRQL6B_IN_LATCHED.Q & !IRQL6B_MASK.Q & IRQL6A_MASK.Q)
	# !SYS_RESET.PIN
	# (!CPU_INTACK0 & CPU_INTACK1 & CPU_INTACK2 & DTACK_TIMER_1.Q & !IRQL6B_IN_LATCHED.Q & !IRQL6B_MASK.Q & IRQL6A_IN_LATCHED.Q));

IRQL6B_MASK.C = Com_Ctrl_345;

IRQL6B_MASK.AP = !SYS_RESET.PIN;

POWERCTL_OE.C = Com_Ctrl_344;

POWERCTL_OE.AR = !SYS_RESET.PIN;

POWERCTL_STATE.C = Com_Ctrl_344;

POWERCTL_STATE.AR = !SYS_RESET.PIN;

POWERCTL_STATE.OE = POWERCTL_OE.Q;

RESET_REQ_OUT.C = CLK_500K.Q;

RESET_REQ_OUT.AP = !SYS_RESET.PIN;

RESET_REQ.C = Com_Ctrl_344;

RESET_REQ.AR = !SYS_RESET.PIN;

SYS_RESET.C = CLK_16M_OUTA.Q;

SYS_RESET.AR = FB_351;

CPU0_D7.C = Com_Ctrl_349;

CPU0_D7.AR = !SYS_RESET.PIN;

CPU0_D7.OE = Com_Ctrl_350;

CPU0_D0.C = Com_Ctrl_349;

CPU0_D0.AR = !SYS_RESET.PIN;

CPU0_D0.OE = Com_Ctrl_350;

CPU0_D1.C = Com_Ctrl_349;

CPU0_D1.AR = !SYS_RESET.PIN;

CPU0_D1.OE = Com_Ctrl_350;

CPU0_D4.C = Com_Ctrl_349;

CPU0_D4.AR = !SYS_RESET.PIN;

CPU0_D4.OE = Com_Ctrl_350;

CPU0_D3.C = Com_Ctrl_349;

CPU0_D3.AR = !SYS_RESET.PIN;

CPU0_D3.OE = Com_Ctrl_350;

CPU0_D5.C = Com_Ctrl_349;

CPU0_D5.AR = !SYS_RESET.PIN;

CPU0_D5.OE = Com_Ctrl_350;

CPU0_D6.C = Com_Ctrl_349;

CPU0_D6.AR = !SYS_RESET.PIN;

CPU0_D6.OE = Com_Ctrl_350;


PLCC84 Pin/Node Placement:
------------------------------------
Pin 2  = CLK_32M;
Pin 4  = IRQL5B_IN; /* MC 16 */
Pin 5  = IRQL4A_IN; /* MC 14 */
Pin 6  = IRQL4B_IN; /* MC 13 */
Pin 8  = IRQL2B_IN; /* MC 11 */
Pin 9  = IRQL1A_IN; /* MC 8 */
Pin 10 = IRQL1B_IN; /* MC  6 */
Pin 12 = CLK_16M_OUTB; /* MC  3 */
Pin 14 = TDI; /* MC 32 */ 
Pin 15 = CPU1_INT2; /* MC 29 */ 
Pin 16 = CPU1_INT1; /* MC 27 */ 
Pin 17 = SYS_RESET_IN; /* MC 25 */ 
Pin 18 = CPU1_HALT; /* MC 24 */ 
Pin 20 = CPU1_RESET; /* MC 21 */ 
Pin 21 = CPU_FC0; /* MC 19 */ 
Pin 22 = CPU_FC1; /* MC 17 */ 
Pin 23 = TMS; /* MC 48 */ 
Pin 24 = CPU_FC2; /* MC 46 */ 
Pin 25 = CPU0_IPL0; /* MC 45 */ 
Pin 27 = CPU0_IPL1; /* MC 43 */ 
Pin 28 = CPU0_IPL2; /* MC 40 */ 
Pin 29 = CPU1_BARR1; /* MC 38 */ 
Pin 30 = CPU0_HALT; /* MC 37 */ 
Pin 31 = CLK_16M_OUTA; /* MC 35 */ 
Pin 33 = SYS_RESET; /* MC 64 */ 
Pin 34 = CPU0_RW; /* MC 61 */ 
Pin 35 = CPU0_AS; /* MC 59 */ 
Pin 36 = CPU0_D0; /* MC 57 */ 
Pin 37 = CPU0_D1; /* MC 56 */ 
Pin 39 = CPU0_D2; /* MC 53 */ 
Pin 40 = CPU0_D3; /* MC 51 */ 
Pin 41 = CPU0_D4; /* MC 49 */ 
Pin 44 = CPU0_D5; /* MC 65 */ 
Pin 45 = CPU0_D6; /* MC 67 */ 
Pin 46 = CPU0_D7; /* MC 69 */ 
Pin 48 = CPU_INTACK2; /* MC 72 */ 
Pin 49 = CPU_INTACK1; /* MC 73 */ 
Pin 50 = CPU_INTACK0; /* MC 75 */ 
Pin 51 = FROM_CPU1_BARR1; /* MC 77 */ 
Pin 52 = FROM_CPU1_BARR2; /* MC 80 */ 
Pin 55 = CPU1_BARR2; /* MC 85 */ 
Pin 56 = EXP_EXTRA0; /* MC 86 */ 
Pin 57 = EXP_EXTRA1; /* MC 88 */ 
Pin 58 = EXP_EXTRA2; /* MC 91 */ 
Pin 60 = CPU0_VPA; /* MC 93 */ 
Pin 61 = EXP_EXTRA3; /* MC 94 */ 
Pin 62 = TCK; /* MC 96 */ 
Pin 63 = INTC_CS; /* MC 97 */ 
Pin 64 = DTACK_FROM_INT; /* MC 99 */ 
Pin 65 = EXP_EXTRA4; /* MC 101 */ 
Pin 67 = EXP_EXTRA5; /* MC 104 */ 
Pin 68 = EXP_EXTRA6; /* MC 105 */ 
Pin 69 = EXP_EXTRA7; /* MC 107 */ 
Pin 70 = SYS_RESET_INV; /* MC 109 */ 
Pin 71 = TDO; /* MC 112 */ 
Pin 73 = CLK_1M; /* MC 115 */ 
Pin 74 = CLK_500K; /* MC 117 */ 
Pin 75 = POWERCTL_STATE; /* MC 118 */ 
Pin 76 = IRQL6A_IN; /* MC 120 */ 
Pin 77 = IRQL6B_IN; /* MC 123 */ 
Pin 79 = IRQL3A_IN; /* MC 125 */ 
Pin 80 = IRQL3B_IN; /* MC 126 */ 
Pin 81 = IRQL5A_IN; /* MC 128 */ 
Pin 83 = DEBUG_BUTTON;
PINNODE 313 = FB_353; /* MC 13 Foldback */
PINNODE 314 = FB_352; /* MC 14 Foldback */
PINNODE 315 = IRQL7_INT; /* MC 15 Foldback */
PINNODE 328 = FB_354; /* MC 28 Foldback */
PINNODE 329 = Com_Ctrl_348; /* MC 29 Foldback */
PINNODE 330 = Com_Ctrl_346; /* MC 30 Foldback */
PINNODE 331 = Com_Ctrl_345; /* MC 31 Foldback */
PINNODE 332 = Com_Ctrl_344; /* MC 32 Foldback */
PINNODE 345 = Com_Ctrl_348; /* MC 45 Foldback */
PINNODE 346 = Com_Ctrl_345; /* MC 46 Foldback */
PINNODE 347 = Com_Ctrl_344; /* MC 47 Foldback */
PINNODE 348 = IRQL7_INT; /* MC 48 Foldback */
PINNODE 364 = FB_351; /* MC 64 Foldback */
PINNODE 379 = IRQL7_INT; /* MC 79 Foldback */
PINNODE 395 = Com_Ctrl_348; /* MC 95 Foldback */
PINNODE 396 = Com_Ctrl_347; /* MC 96 Foldback */
PINNODE 411 = Com_Ctrl_347; /* MC 111 Foldback */
PINNODE 428 = Com_Ctrl_344; /* MC 128 Foldback */
PINNODE 611 = DEBUG_IN_LATCHED; /* MC 11 Feedback */
PINNODE 612 = IRQL3_INT; /* MC 12 Feedback */
PINNODE 613 = IRQL2_INT; /* MC 13 Feedback */
PINNODE 614 = DTACK_TIMER_1; /* MC 14 Feedback */
PINNODE 615 = DTACK_TIMER_0; /* MC 15 Feedback */
PINNODE 616 = XXL_357; /* MC 16 Feedback */
PINNODE 617 = IRQL4B_IN_MASK; /* MC 17 Feedback */
PINNODE 618 = IRQL2B_MASK; /* MC 18 Feedback */
PINNODE 619 = IRQL2A_MASK; /* MC 19 Feedback */
PINNODE 620 = RESET_REQ; /* MC 20 Feedback */
PINNODE 622 = IRQL5B_MASK; /* MC 22 Feedback */
PINNODE 623 = IRQL6A_MASK; /* MC 23 Feedback */
PINNODE 625 = IRQL4A_MASK; /* MC 25 Feedback */
PINNODE 626 = IRQL3A_MASK; /* MC 26 Feedback */
PINNODE 628 = IRQL3B_MASK; /* MC 28 Feedback */
PINNODE 630 = IRQL1B_MASK; /* MC 30 Feedback */
PINNODE 631 = DEBUG_IN_MASK; /* MC 31 Feedback */
PINNODE 632 = IRQL1A_MASK; /* MC 32 Feedback */
PINNODE 639 = DEBUG_IN_LATCHED.AP; /* MC 39 Feedback */
PINNODE 641 = IRQL4A_IN_LATCHED.AP; /* MC 41 Feedback */
PINNODE 642 = IRQL4_INT; /* MC 42 Feedback */
PINNODE 644 = IRQL4B_IN_LATCHED.AP; /* MC 44 Feedback */
PINNODE 646 = POWERCTL_OE; /* MC 46 Feedback */
PINNODE 647 = IRQL6B_MASK; /* MC 47 Feedback */
PINNODE 648 = IRQL5A_MASK; /* MC 48 Feedback */
PINNODE 672 = Com_Ctrl_350; /* MC 72 Feedback */
PINNODE 676 = IRQL6A_IN_LATCHED.AP; /* MC 76 Feedback */
PINNODE 677 = IRQL5_INT; /* MC 77 Feedback */
PINNODE 678 = IRQL6_INT; /* MC 78 Feedback */
PINNODE 679 = IRQL6B_IN_LATCHED.AP; /* MC 79 Feedback */
PINNODE 680 = XXL_356; /* MC 80 Feedback */
PINNODE 684 = IRQL2A_IN_LATCHED.AP; /* MC 84 Feedback */
PINNODE 687 = Com_Ctrl_349; /* MC 87 Feedback */
PINNODE 689 = IRQL2A_IN_LATCHED; /* MC 89 Feedback */
PINNODE 690 = CLK_4M; /* MC 90 Feedback */
PINNODE 692 = RESET_REQ_OUT; /* MC 92 Feedback */
PINNODE 695 = CLK_2M; /* MC 95 Feedback */
PINNODE 696 = CLK_8M; /* MC 96 Feedback */
PINNODE 703 = XXL_355; /* MC 103 Feedback */
PINNODE 725 = IRQL6B_IN_LATCHED; /* MC 125 Feedback */
PINNODE 726 = IRQL6A_IN_LATCHED; /* MC 126 Feedback */
PINNODE 727 = IRQL4B_IN_LATCHED; /* MC 127 Feedback */
PINNODE 728 = IRQL4A_IN_LATCHED; /* MC 128 Feedback */

** Resource Usage **


DCERP Field = Summary of Allocations.
|||||
|||||_Preset [p,-]       ==  p = PT preset, - No Preset.
||||
||||__Reset [g,r,-]      ==  g= Global AR, r = PT reset, - No reset.
|||
|||___Clock Enable [e,-] ==  e = Product Term, - always enabled, - none.
||
||____Clock [c,g,-],     ==  c = Product term, g = Global term, - No Clock.
|
|_____Type [C,D,L,T],    ==  Register type C= combin, D=dff, L=latch, T=tff.

For input only = INPUT.

MCell Pin# Oe   PinDrive        DCERP  FBDrive              DCERP  Foldback     CascadeOut     TotPT output_slew
MC1   0         --                     --                          --           --             0     slow
MC2   0         --                     --                          --           --             0     slow
MC3   12   on   CLK_16M_OUTB    Dg---  --                          --           --             1     slow
MC4   0         --                     --                          --           --             0     slow
MC5   11        --                     --                          --           --             0     slow
MC6   10   --   IRQL1B_IN       INPUT  --                          --           --             0     slow
MC7   0         --                     --                          --           --             0     slow
MC8   9    --   IRQL1A_IN       INPUT  --                          --           --             0     slow
MC9   0         --                     --                          --           --             0     slow
MC10  0         --                     --                          --           --             0     slow
MC11  8    --   IRQL2B_IN       INPUT  DEBUG_IN_LATCHED     Dg--p  --           --             1     slow
MC12  0         --                     IRQL3_INT            C----  --           --             2     slow
MC13  6    --   IRQL4B_IN       INPUT  IRQL2_INT            C----  FB_353       --             3     slow
MC14  5    --   IRQL4A_IN       INPUT  DTACK_TIMER_1        Dc-r-  FB_352       --             4     slow
MC15  0         --                     DTACK_TIMER_0        Dc-r-  IRQL7_INT    --             3     slow
MC16  4    --   IRQL5B_IN       INPUT  XXL_357              C----  NA           --             5     slow
MC17  22   --   CPU_FC1         INPUT  IRQL4B_IN_MASK       Dc--p  --           --             3     slow
MC18  0         --                     IRQL2B_MASK          Dc--p  --           --             3     slow
MC19  21   --   CPU_FC0         INPUT  IRQL2A_MASK          Dc--p  --           --             3     slow
MC20  0         --                     RESET_REQ            Dc-r-  --           --             3     slow
MC21  20   on   CPU1_RESET      Dc-r-  --                          --           --             3     slow
MC22  0         --                     IRQL5B_MASK          Dc--p  --           --             3     slow
MC23  0         --                     IRQL6A_MASK          Dc--p  --           --             3     slow
MC24  18   on   CPU1_HALT       Dc-r-  --                          --           --             3     slow
MC25  17   --   SYS_RESET_IN    INPUT  IRQL4A_MASK          Dc--p  --           --             3     slow
MC26  0         --                     IRQL3A_MASK          Dc--p  --           --             3     slow
MC27  16   on   CPU1_INT1       Dc-r-  --                          --           --             3     slow
MC28  0         --                     IRQL3B_MASK          Dc--p  FB_354       --             4     slow
MC29  15   on   CPU1_INT2       Dc-r-  --                          Com_Ctrl_348 --             4     slow
MC30  0         --                     IRQL1B_MASK          Dc--p  Com_Ctrl_346 --             4     slow
MC31  0         --                     DEBUG_IN_MASK        Dc--p  Com_Ctrl_345 --             4     slow
MC32  14   --   TDI             INPUT  IRQL1A_MASK          Dc--p  Com_Ctrl_344 --             4     slow
MC33  0         --                     --                          --           --             0     slow
MC34  0         --                     --                          --           --             0     slow
MC35  31   on   CLK_16M_OUTA    Dg---  --                          --           --             1     slow
MC36  0         --                     --                          --           --             0     slow
MC37  30   on   CPU0_HALT       C----  --                          --           --             1     slow
MC38  29   on   CPU1_BARR1      Dc-r-  --                          --           --             3     slow
MC39  0         --                     DEBUG_IN_LATCHED.AP  C----  --           --             2     slow
MC40  28   on   CPU0_IPL2       C----  --                          --           --             1     slow
MC41  0         --                     IRQL4A_IN_LATCHED.AP C----  --           --             2     slow
MC42  0         --                     IRQL4_INT            C----  --           --             2     slow
MC43  27   on   CPU0_IPL1       C----  --                          --           --             1     slow
MC44  0         --                     IRQL4B_IN_LATCHED.AP C----  --           --             3     slow
MC45  25   on   CPU0_IPL0       C----  --                          Com_Ctrl_348 --             4     slow
MC46  24   --   CPU_FC2         INPUT  POWERCTL_OE          Dc-r-  Com_Ctrl_345 --             4     slow
MC47  0         --                     IRQL6B_MASK          Dc--p  Com_Ctrl_344 --             4     slow
MC48  23   --   TMS             INPUT  IRQL5A_MASK          Dc--p  IRQL7_INT    --             4     slow
MC49  41   PT   CPU0_D4         Dc-r-  --                          --           --             4     slow
MC50  0         --                     --                          --           --             0     slow
MC51  40   PT   CPU0_D3         Dc-r-  --                          NA           --             5     slow
MC52  0         --                     --                          --           --             0     slow
MC53  39   PT   CPU0_D2         Dc-r-  --                          --           --             3     slow
MC54  0         --                     --                          NA           -> CPU0_D1     5     slow
MC55  0         --                     --                          NA           -> CPU0_D1     5     slow
MC56  37   PT   CPU0_D1         Dc-r-  --                          NA           --             5     slow
MC57  36   PT   CPU0_D0         Dc-r-  --                          NA           --             5     slow
MC58  0         --                     --                          --           --             0     slow
MC59  35   --   CPU0_AS         INPUT  --                          --           --             0     slow
MC60  0         --                     --                          --           --             0     slow
MC61  34   --   CPU0_RW         INPUT  --                          --           --             0     slow
MC62  0         --                     --                          --           --             0     slow
MC63  0         --                     --                          --           --             0     slow
MC64  33   on   SYS_RESET       Dc-r-  --                          FB_351       --             3     slow
MC65  44   PT   CPU0_D5         Dc-r-  --                          --           --             4     slow
MC66  0         --                     --                          --           --             0     slow
MC67  45   PT   CPU0_D6         Dc-r-  --                          --           --             4     slow
MC68  0         --                     --                          --           --             0     slow
MC69  46   PT   CPU0_D7         Dc-r-  --                          --           --             4     slow
MC70  0         --                     --                          --           --             0     slow
MC71  0         --                     --                          --           --             0     slow
MC72  48   --   CPU_INTACK2     INPUT  Com_Ctrl_350         C----  --           --             2     slow
MC73  49   --   CPU_INTACK1     INPUT  --                          --           --             0     slow
MC74  0         --                     --                          --           --             0     slow
MC75  50   --   CPU_INTACK0     INPUT  --                          --           --             0     slow
MC76  0         --                     IRQL6A_IN_LATCHED.AP C----  --           --             2     slow
MC77  51   --   FROM_CPU1_BARR1 INPUT  IRQL5_INT            C----  --           --             2     slow
MC78  0         --                     IRQL6_INT            C----  --           --             2     slow
MC79  0         --                     IRQL6B_IN_LATCHED.AP C----  IRQL7_INT    --             4     slow
MC80  52   --   FROM_CPU1_BARR2 INPUT  XXL_356              C----  NA           --             5     slow
MC81  0         --                     --                          --           --             0     slow
MC82  0         --                     --                          --           --             0     slow
MC83  54        --                     --                          --           --             0     slow
MC84  0         --                     IRQL2A_IN_LATCHED.AP C----  --           --             2     slow
MC85  55   on   CPU1_BARR2      Dc-r-  --                          --           --             3     slow
MC86  56   on   EXP_EXTRA0      Dc-r-  --                          --           --             3     slow
MC87  0         --                     Com_Ctrl_349         C----  --           --             2     slow
MC88  57   on   EXP_EXTRA1      Dc-r-  --                          --           --             3     slow
MC89  0         --                     IRQL2A_IN_LATCHED    Dc--p  --           --             2     slow
MC90  0         --                     CLK_4M               Dc-r-  --           --             3     slow
MC91  58   on   EXP_EXTRA2      Dc-r-  --                          --           --             3     slow
MC92  0         --                     RESET_REQ_OUT        Dc--p  --           --             3     slow
MC93  60   on   CPU0_VPA        C----  --                          --           --             0     slow
MC94  61   on   EXP_EXTRA3      Dc-r-  --                          --           --             3     slow
MC95  0         --                     CLK_2M               Dc-r-  Com_Ctrl_348 --             4     slow
MC96  62   --   TCK             INPUT  CLK_8M               Dc-r-  Com_Ctrl_347 --             4     slow
MC97  63   --   INTC_CS         INPUT  --                          --           --             0     slow
MC98  0         --                     --                          --           --             0     slow
MC99  64   on   DTACK_FROM_INT  C----  --                          --           --             1     slow
MC100 0         --                     --                          --           --             0     slow
MC101 65   on   EXP_EXTRA4      Dc-r-  --                          --           --             3     slow
MC102 0         --                     --                          --           --             0     slow
MC103 0         --                     XXL_355              C----  NA           --             5     slow
MC104 67   on   EXP_EXTRA5      Dc-r-  --                          --           --             3     slow
MC105 68   on   EXP_EXTRA6      Dc-r-  --                          --           --             3     slow
MC106 0         --                     --                          --           --             0     slow
MC107 69   on   EXP_EXTRA7      Dc-r-  --                          --           --             3     slow
MC108 0         --                     --                          --           --             0     slow
MC109 70   on   SYS_RESET_INV   C----  --                          --           --             1     slow
MC110 0         --                     --                          --           --             0     slow
MC111 0         --                     --                          Com_Ctrl_347 --             1     slow
MC112 71   --   TDO             INPUT  --                          --           --             0     slow
MC113 0         --                     --                          --           --             0     slow
MC114 0         --                     --                          --           --             0     slow
MC115 73   on   CLK_1M          Dc-r-  --                          --           --             3     slow
MC116 0         --                     --                          --           --             0     slow
MC117 74   on   CLK_500K        Dc-r-  --                          --           --             3     slow
MC118 75   PT   POWERCTL_STATE  Dc-r-  --                          --           --             4     slow
MC119 0         --                     --                          --           --             0     slow
MC120 76   --   IRQL6A_IN       INPUT  --                          --           --             0     slow
MC121 0         --                     --                          --           --             0     slow
MC122 0         --                     --                          --           --             0     slow
MC123 77   --   IRQL6B_IN       INPUT  --                          --           --             0     slow
MC124 0         --                     --                          --           --             0     slow
MC125 79   --   IRQL3A_IN       INPUT  IRQL6B_IN_LATCHED    Dc--p  --           --             2     slow
MC126 80   --   IRQL3B_IN       INPUT  IRQL6A_IN_LATCHED    Dc--p  --           --             2     slow
MC127 0         --                     IRQL4B_IN_LATCHED    Dc--p  --           --             2     slow
MC128 81   --   IRQL5A_IN       INPUT  IRQL4A_IN_LATCHED    Dc--p  Com_Ctrl_344 --             3     slow
MC0   2         CLK_32M         INPUT  --                          --           --             0     slow
MC0   1         --                     --                          --           --             0     slow
MC0   84        --                     --                          --           --             0     slow
MC0   83        DEBUG_BUTTON    INPUT  --                          --           --             0     slow

Logic Array Block	Logic Cells	I/O Pins	Foldbacks	TotalPT		FanIN	Cascades
A: LC1	- LC16		7/16(43%)	7/16(43%)	3/16(18%)	19/80(23%)	(25)	0
B: LC17	- LC32		16/16(100%)	8/16(50%)	5/16(31%)	53/80(66%)	(13)	0
C: LC33	- LC48		13/16(81%)	8/16(50%)	4/16(25%)	32/80(40%)	(25)	0
D: LC49	- LC64		6/16(37%)	8/16(50%)	1/16(6%)	35/80(43%)	(40)	2
E: LC65	- LC80		9/16(56%)	8/16(50%)	1/16(6%)	29/80(36%)	(25)	0
F: LC81	- LC96		13/16(81%)	7/16(43%)	2/16(12%)	35/80(43%)	(24)	0
G: LC97	- LC112		7/16(43%)	8/16(50%)	1/16(6%)	20/80(25%)	(25)	0
H: LC113- LC128		7/16(43%)	8/16(50%)	1/16(6%)	19/80(23%)	(19)	0

Total dedicated input used:	2/4 	(50%)
Total I/O pins used		62/64 	(96%)
Total Logic cells used 		80/128 	(62%)
Total Flip-Flop used 		55/128 	(42%)
Total Foldback logic used 	18/128 	(14%)
Total Nodes+FB/MCells 		96/128 	(75%)
Total cascade used 		2
Total input pins 		29
Total output pins 		35
Total Pts 			242
Creating pla file C:\CPU0_CPLDB.tt3 with 0 inputs 0 outputs, 0 pins 0 nodes and 0 pterms...

----------------  End fitter, Design FITS
$Device PLCC84 fits 
FIT1508 completed in 0.00 seconds
