perform multistag bu network distribut share memori multiprocessor abstracta multistag bu network mbn propos paper overcom shortcom convent multistag interconnect network min singl bu hierarch bu interconnect network mbn consist multipl stage buse connect manner similar min bandwidth stage switch mbn similar min switch except singl bu connect instead crossbar mbn support bidirect rout exist number path sourc destin pair paper develop self rout techniqu variou path present algorithm rout request along path minimum distanc analyz probabl packet take differ rout deriv perform analysi synchron packetswitch mbn distribut share memori environ compar result equival bidirect min bmin final present execut time variou applic mbn bmin executiondriven simul show mbn provid similar perform bmin offer simplic hardwar faulttoler convent min b introduct order achiev signific perform parallel comput necessari keep commun overhead low possibl commun overhead multiprocessor system depend great extent underli interconnect network interconnect network either static dynam dynam network connect input output enabl switch applic share memori messag pass multiprocessor among dynam in hierarch buse ring 1 2 multistag interconnect network min 3 4 commerci employ strictli hierarch bu architectur 1 number buse connect form tree processor memori use multipl buse make hierarch busbas system scalabl compar popular singl bu multiprocessor howev bandwidth interconnect decreas one move toward top tree thu scalabl hierarch bu system becom limit bandwidth topmost level bu bandwidth problem allevi fat tree design 5 simplic bu base design avail fast broadcast mechan factor make busbas system attract min hand offer uniform bandwidth across stage network bandwidth network increas proport increas system size make min highli scalabl interconnect switch min made small crossbar switch system size grow bigger switch use keep number stage henc memori latenc low 6 howev complex crossbar switch grow squar size therefor total network cost becom predomin larger system observ traffic network low make crossbar base min switch highli underutil system use privat cach common today share memori multiprocessor effect traffic handl switch network reduc novel interconnect scheme call multistag bu network mbn introduc paper combin posit featur hierarch buse min mbn consist sever stage buse equal number buse stage provid uniform bandwidth across stage form multipl tree processor memori unlik hierarch bu network mbn compris multipl buse higher level reduc traffic higher level maintain cach coher major problem share memori multiprocessor unlik min snoopi cach coher protocol appli mbn 7 improv perform larg extent also mbn provid much better fault toler reliabl compar convent min 8 known distribut share memori organ better scalabl central organ 2 3 organ request respons packet make uturn network reach destin quickli sinc intermedi level mbn consist buse bidirect connect four differ rout techniqu 8 present paper also develop equat probabl take path base memori request order realist comparison min introduc design analysi correspond bidirect min bmin paper bmin allow uturn packet rout base techniqu present paper mbn recent xu ni 9 discuss uturn strategi bidirect min applic ibm sp architectur 4 howev min employ sp architectur clusterbas work differ propos mbn bmin paper analyz perform mbn distribut share memori multiprocessor base differ self rout techniqu unlik previou analysi 8 present analysi base rout along minimum four path given sourc destin pair mbn inher fault toler capabl due number switch disjoint path sourc destin pair paper concentr rout perform evalu router fig 1 distribut share memori multiprocessor use queue analysi executiondriven simul variou applic executiondriven simul extend version proteu 10 simul behavior cach coher distribut share memori multiprocessor variou applic rest paper organ follow present structur introduc four type self rout techniqu mbn section 2 defin rout tag requir implement four rout strategi section 3 present algorithm optim path network given sourcedestin pair section perform analysi mbn bmin present section 4 result comparison convent bidirect min present section 5 section 6 present executiondriven simul specif result final section 7 conclud paper ii structur mbn consid distribut share memori dsm architectur throughout paper environ memori modul directli connect correspond processor shown figur 1 address space share exampl hierarch bu interconnect two level buse shown figur 2a 1 exampl 16 processor 4 memori four level 1 buse one level 2 bu natur top level bu bottleneck system order improv perform number buse must connect top level interleav memori design connect shown figur 2b 1616 system two level buse memori p processor 16 processor hierarchi bu system b 1616 mbn base system use 44 switch memori p processor level 1 bu fig 2 hierarch bu interconnect mbn propos bu along control place switch analog min switch network call multistag bu network mbn n n multistag network use k k switch l log k n stage switch number stage 0 stage l gamma 1 shown fig 3a everi switch set left connect closer processor side set right connect closer memori side construct 44 mbn switch incorpor bu bu access control output buffer shown figur 3b control line associ port carri arbitr inform bu access control suzuki et al studi similar bu structur 11 also propos bidirect min bmin structur comparison differ switch architectur bmin mbn evid fig 3b c bmin switch crossbar wherea mbn switch bu network packet stage pass stage vice versa use destin tag digit k k mbn switch 2k packet k input either side potenti compet bu cycl one packet bu access control choos one random other queu transmit later hand k k bmin switch 2k input connect 2k output request differ destin k k mbn bmin switch support forward backward turn buffer stage control line 1616 multistag network control bu access bu line line control output input output input output input line b 44 mbn switch architectur crossbar control c 44 bmin switch architectur fig 3 compar switch architectur around connect explain next section describ structur mbn structur bmin similar processor p connect left connect mbn switch stage connect right connect stage l gamma 1 memori modul also directli connect processor p call local memori p sourc assign tag destin assign destin tag digit k gamma ari system digit 0 0 signific lgamma1 least signific digit connect stage mbn kshuffl 6 mean right connect posit 0 1 lgamma1 stage connect left connect posit 1 lgamma1 0 stage 2 memori request satisfi intern local memori sourc tag destin tag request tag differ request travel remot memori mbn exampl 1616 mbn 22 switch shown figur 4 may may shuffl interconnect first stage switch rout develop base figur 4 shuffl 1st stage henc set processor memori connect one switch first stage anoth switch posit last stage exist kshuffl connect first stage differ set processor connect first stage last stage switch figur 4 request travel forward direct start processor side pass stage 0 1l gamma 1 order travel backward direct start memori side pass revers direct stage l gamma 11 0 shown figur 5 packet also travel left right make uturn intermedi stage shown figur 6 call rout similarli figur 7 show backward gamma ubu rout messag enter network right make uturn four rout provid four distinct path sourc destin mbn result fault toler reliabl mbn much better convent min exact express mbn reliabl deriv 8 also valid bmin introduc paper convent min like omega delta gsn 6 destin tag use purpos self rout request forward direct case mbn destin tag also use self rout forward direct sinc stage 0 connect straight instead kshuffl destin tag use self rout backward direct explain later rout tag backward rout case obtain revers shuffl destin tag one digit order determin take turn two rout techniqu involv uturn need combin sourc tag destin tag form combin tag follow definit need develop exact rout algorithm later forward rout tag frt destin tag memori request ie brt backward rout tag brt destin tag revers shuffl one digit 0 1 lgamma1 destin brt b 0 b 1 b j gamma1modl definit 3 ct combin tag ct digitwis exclusiveor sourc tag destin tag ie oper j mean c note although digit k gamma ari digit ct binari definit 4 rct rotat combin tag rct combin tag ct revers shuffl right rotat one digit ie rct r 0 r j gamma1modl definit 5 ft forward turn stage ft defin rightmost nonzero posit rotat combin tagrct r definit 6 bt backward turn stage bt defin leftmost nonzero posit combin tag ct rout tag frt brt use self rout case forward backward direct respect tag rct ct use find uturn stage ft bt respect uturn stage ft bt use determin take forward backward turn uturn rout variou rout scheme possibl mbn describ iii rout algorithm mbn section first present four rout techniqu mbn present algorithm choos path minimum distanc although techniqu describ mbn equal valid bmin rout techniqu forward rout forward fw rout request sourc processor move stage 0 stage l gamma 1 mbn destin memori exampl fw rout sourc 0011 destin 1011 shown bold line figur 4 jth digit forward rout tag frt use switch stage j selfrout thu request start fig 4 forward fw rout mbn posit left stage 0 switch posit 0 1 j lgamma2 0 right stage 0 undergo kshuffl reach posit 1 2 j lgamma2 0 0 input stage 1 get switch 1 2 j lgamma2 0 1 output stage 1 gener request arriv posit left stage j switch posit j lgamma2 0 1 right stage j goe kshuffl except last stage arriv posit j1 lgamma2 0 1 j j left stage j 1 final reach destin 0 1 j output last stage mbn b backward bw rout backward bw rout request sourc node move backward stage l gamma 1 stage 0 destin node exampl bw rout 0011 1011 shown use bold line figur 5 jth digit backward rout tag brt use switch stage j selfrout thu request start posit right stage l gamma 1 switch posit 0 1 j lgamma2 lgamma2 left stage l gamma 1 undergo revers kshuffl reach posit lgamma2 0 1 j lgamma2 right stage l gamma 2 gener request arriv posit j j1 lgamma2 right stage j switch posit j j1 lgamma2 j gamma1modl jth digit brt b fig 5 backward bw rout mbn left stage j goe revers shuffl except last stage arriv posit left stage c forwardu rout forwardu rout request start sourc stage 0 follow fw rout use frt stage fts1 reach left stage ft posit ft fts1 lgamma2 0 1 ft gamma1 ft gamma1 ft take uturn instead get switch right stage ft request switch left stage ft posit rout use brt stage 0 final reach posit 0 1 ft gamma1 ft lgamma2 lgamma1 left stage 0 exampl fu rout 0010 0110 shown bold line figur 6 backwardu bu rout backwardu rout request start sourc stage l gamma 1 follow bw rout use brt stage bts1 reach posit right stage bt stage bt take uturn instead get switch left stage bt request get switch right stage bt posit dbt dbts1 lgamma2 routingus frt stage l gamma 1 final request reach posit right stage l gamma 1 fig 6 forwardu fu rout mbn exampl bu rout 0010 0110 shown figur 7 b optim path algorithm distanc sourc destin mbn defin minimum number switch packet travel convent min distanc alway equal l number stage network case mbn howev distanc may less l fu bu rout chosen fu bu forwardu backwardu rout use turn stage happen less center stage network therefor net save term distanc given sourc destin detail express overal save distanc mbn given section 4 present algorithm choos optim rout given sourcedestin pair optim path algorithm 1 stage fig 7 backwardu bu rout mbn 2 3 4 5 l bl2c 7 request local memori 8 els 9 find ft bt base tag rct ct respect 10 11 select forwardu fu rout backwardu bu rout 12 els 13 select forwardu fu rout 14 els bt u 15 select backwardu bu rout 16 els 17 select forward fw rout backward bw rout optim path algorithm choos rout minimum path length given sourc destin algorithm comput tag describ earlier section use comparison tag decid four rout would give minimum path length network algorithm defin center stage mbn must point optim rout two node fix given network henc optim path precomput store tabl read request issu need execut algorithm everi time messag sent sourc destin request local memori case travers mbn requir request pass least one stage mbn memori connect processor first last stage mbn call cluster memori similarli processor one switch away memori call cluster processor memori request cluster memori requir one switch travers thu rout taken serv purpos satisfi check fu bu rout would next possibl minimum path ft bl2c bt dl2e turn stage mbn center stage would reduc total path length less l thu fu bu rout select none condit true ft bl2c bt dl2e case forward fw rout backward bw rout option actual path length term number switch travers present ffl local memori 0 switch mbn travers ffl forward rout backward rout l switch destin fwbw rout fu rout bu rout path length rout given source0 differ destin ffl forwardu rout 1 2 memori 2 theta ft ffl backwardu rout 1 2 memori 2 theta l path length equat use form tabl given sourc destin exampl tabl 1 show path length sourc 0 differ destin 10241024 network 1023 path length rout quit differ thu rout algorithm requir rout request optim path exampl destin 2 backwardu rout result optim path length hand destin 256 forwardu rout result optim path length two request use forward backward rout strategi iv perform mbn multistag bu network mbn analyz distribut share memori environ shown figur 1 also analyz bmin compar result mbn case memori modul directli connect processor p call local memori p request processor local memori call intern request carri intern bu processor local memori memori also receiv extern request origin processor carri mbn network oper distribut memori system processor reach switch size k first stage last stage p connect thu extern request destin cluster processor memori return first stage forwardu rout last stage backwardu rout without go whole mbn howev request neither local cluster memori request may take one four rout describ earlier intern extern request arriv memori queue one select servic fcf basi remain request queu buffer memori receiv request memori modul send repli packet either directli local processor anoth processor network depend whether request intern extern compar perform mbn bmin transmiss request repli packet goe network follow rout given earlier paper shall assum synchron packet switch system analyz multistag network sinc buffer size four give effect infinit buffer 12 13 simplic shall assum infinit buffer mbn bmin analysi extend finit buffer equat fairli complic 13 sinc aim analyz rout scheme prefer give basic infinit buffer analysi bu servic time mbn link servic time bmin transfer messag form one system cycl time servic time memori modul assum integr multipl system cycl time processor repres delay center given cycl submit memori request given probabl busi comput send memori request processor becom idl memori respons packet case read acknowledg case write obtain variou system paramet defin size mbn min switch number processor memori system number stage probabl processor submit memori request given cycl provid busi probabl processor request local memori provid made memori request probabl request pass stage switch stage number local request processor per cycl number remot request processor per cycl delay network consid stage length memori modul delay memori modul util fraction time processor busi perform analysi mbn bmin carri follow assumpt 12 13 packet gener sourc node independ ident distribut random process point time processor either busi intern comput wait respons memori request pend request busi processor gener packet probabl p cycl probabl request local memori intern request probabl memori modul extern request repli memori travel opposit direct path mbn bmin may note case min like butterfli 3 repli travers direct ie processor memori side reach request processor min unidirect link 9 bidirect link use stage henc request repli messag may travel forward backward direct respect messag processor memori gener use probabl specifi request probabl p request probabl defin section 3 use mean estim processor behavior term memori request processor busi comput ie request outstand switch memori modul send memori request cycl processor decid whether messag sent base probabl averag take 1p cycl send request processor ffl local memori request probabl given request made memori probabl use decid whether request local extern memori though simpl probabl play import role input analysi request memori processor wait acknowledg acknowledg receiv processor use comput one cycl base probabl decid whether continu send anoth request memori processor util processor util p u defin fraction time processor busi determin wait time servic time face request variou servic center number applic larg portion request made cluster processor 8 studi perform mbn vari probabl cluster request studi forwardu backwardu rout allow first last stage request rout forward fw rout processor util case given follow equat paper messag mbn bmin sent along minimum distanc case 2 ffl ff correspond expect delay local memori request serv ffl fi correspond expect delay serv request cluster memori ffl fl correspond expect delay serv request except cluster memori follow fu bu rout correspond expect delay serv request folllow forward rout fw backward rout bw deriv term ff fi fl j present term depend rout probabl along path b amount traffic network c servic demand individu servic center thu get nonlinear equat p u singl variabl solv use iter techniqu b rout probabl path delay rout probabl path delay deriv mbn bmin assumpt nonloc memori equal address processor equat modifi case nonuniform remot memori refer sinc path length backward rout bw fw rout deriv term j base fw rout multipli 2 includ bw rout similar method use fu bu rout well local memori request ff local memori request involv switch travers thu delay servic request memori modul given probabl processor request memori p request local memori deduc rout fi request cluster processor travel first last stage switch take fu bu rout destin processor sourcedestin pair bit except least signific log 2 k bit ct zero entail type rout thu number cluster memori given sourc k size mbn bmin switch switch stage 0 travers reach cluster memori send back acknowledg given extern memori request probabl request cluster memori express thu 2 theta r 0 delay switch travers dm memori servic delay get follow equat theta nonclust fu bu rout fl forwardu backwardu rout request travers one direct particular stage explain section 2 make uturn reach destin processor thu given turn stage ft path length said 2 theta ft 1 ft travers stage left ft travers twice necessarili switch ft bl2c path length optim bt dl2e optim path length alreadi cover cluster memori 2 consid ft bl2c similar deriv done bt dl2e also know number destin total n gamma 1 given turn stage 1 ft defin rightmost bit tag bit left posit 1 give us k number way discuss section 3 rotat combin tag rct defin digitwis exor sourc destin tag thu rct tag made 1s 0s ie rct tag bitwis regardless sourc destin tag number way bit rct 1 k gamma 1 thu given extern memori request equat probabl nonclust fu bu rout delay rout depend stage uturn go take place thu within summat equat includ delay switch travers particular path discuss turn stage ft travers stage left ft twice thu delay except turn stage 2 theta term multipli two consid acknowledg packet also request acknowledg also travers turn stage memori modul delay r dm includ delay 2 theta probabl give us equat fl forward rout j final sourcedestin pair dont fall rout size mbn fu bu rout fw bw rout ii number destin differ network size use differ rout rout categori forward rout path taken sinc forward rout backward rout last choic type sourcedestin pair simpli express j type rout switch travers thu give summat switch respons time thu expect delay rout express fi p fl p given equat 4 6 respect equat 0 9 valid local memori access probabl memori address equal probabl ie 1 actual case interact task within cluster equat easili extend includ case tabl 2 show number destin reach processor 0 rout function network size switch size network 2 theta 2 observ tabl signific number connect benefit rout fw bw commonli adopt today also number processor use fu bu rout two success network size explain behavior exampl consid correspond network size 64 128 respect network though differ size number destin fu rout addit one stage introduc true center stage true center stage l 6 sinc center bit ct tag 0 fu bu rout appar addit center stage increas number possibl fu bu rout delay r 0 r n dm depend amount traffic network turn function p u b servic demand individu servic center queue analysi delay given next c queue delay switch order make analysi simpler stage network consid isol stage consid queue center n input let probabl packet one input given cycl q servic demand packet servic center cycl number request come queue servic time previou request form binomi distribut number q mean number arriv request varianc q averag queue length q queue center found use pollaczekkhinchin pk mean valu formula 14 e throughput request et henc use littl law mean respons time center r deriv l l bu mbn switch queue b bmin switch queue fig 8 queue bmin mbn switch queue model mbn switch bmin switch shown figur 8 mbn switch content bu packet k right port k left port switch stage probabl packet visit stage calcul mean switch respons time r mbn switch use follow equat network delay n sum respons time stage packet visit rout network case bmin 2k input 2k output switch request probabl input output bmin switch stage p u follow model shown fig 8b calcul respons time bmin switch use total network delay n sum respons time switch differ stage network mean number arriv request memori modul intern extern request memori modul respect varianc henc averag memori queue length mean memori respons time delay packet request take optim path sourc destin number switch travers would depend natur ct rct delay deriv insert equat 357 8 turn plug equat 2 obtain processor util respons time network get nonlinear equat p u singl variabl solv use iter techniqu iter techniqu use comput processor util p u present follow 1 initi p u guess expect processor util better guess lesser number iter comput 2 calcul request probabl stage network memori modul intermedi step might calcul static valu p probabl stage network travers 3 calcul mean switch respons time memori respons time r r respect 4 base valu calcul network delay memori delay use equat provid ff fi fl j 5 base valu calcul new processor util p u 6 repeat step 25 new p u within toler last p u initi valu 05 p u accuraci 000001 use gener analyt result present next section v result discuss perform extens cyclebycycl simul verifi propos rout work measur rout probabl network delay 16 simul done use synchron packetswitch distribut memori environ simul specif analysi detail view make network oper clear processor util request probabl simulationmbnm01 analysismbnm01 simulationmbnm09 analysismbnm09 fig 9 comparison analysi simul processor util mbn vari simul cycl consid time requir transmiss packet one output buffer switch next stage output buffer includ transmiss packet link time switch take rout correspond destin buffer minimum time taken packet reach memori base number switch rout cover four rout discuss section 2 use simul simul compar sourc destin run optim rout algorithm choos proper rout choic backward forward rout made follow memori request could use either forward fw backward bw rout use forward rout acknowledg packet use backward rout keep load distribut rout apart differ rout decis base sole tag gener optim rout algorithm probabl fed simul input paramet memori except local memori equal like address upon memori request section present rel perform bmin mbn start compar respons time request probabl simulationmbnm01 analysismbnm01 simulationmbnm09 analysismbnm09 fig 10 comparison analysi simul respons time mbn vari m010305070 processor util request probabl mbnm01 bminm01 cminm01 mbnm09 bminm09 cminm09 fig 11 comparison processor util vari respons time request probabl mbnm01 bminm01 cminm01 mbnm09 bminm09 cminm09 fig 12 comparison respons time vari result simul versu obtain analysi mbn mani simul experi run verifi analyt model develop paper simul result close match analysi vari paramet present result 64 theta 64 system 2 theta 2 switch memori servic time assum 4 cycl processor util p u defin averag amount use work processor given cycl respons time defin averag differ time processor submit memori request time get repli back figur show comparison analysi simul result processor util respons time mbn figur analyt result match close simul indic independ queue assum analysi caus much error plot show result analysi simul function memori request probabl p plot memori request probabl p vari 01 10 two valu local memori request probabl 01 09 chosen larger valu request satisfi without go mbn thu processor util number processor p01mbn p01bmin p05mbn p05bmin fig 13 processor util scalabl mbn vs bmin vari p much higher fig 9 respons time much lower fig 10 p get larger request gener respons time increas due processor util reduc higher amount traffic queue delay figur 11 12 show comparison perform mbn convent min cmin propos bidirect min bmin convent min similar network employ butterfli machin 3 request respons packet travel one direct processor memori side hand bmin allow four rout propos mbn two plot show processor util respons time three network two differ valu mbn behav exactli similar cmin bmin term processor util respons time also network 09 01 bmin perform better mbn mbn perform better cmin figur 13 14 show processor util respons time variou system size result obtain local memori request probabl fix 05 two differ valu p 01 05 see figur even system size grow respons time number processor p01mbn p01bmin p05mbn p05bmin fig 14 respons time scalabl mbn vs bmin vari p perform mbn remain close bmin curv cmin left clariti observ mbn alway perform better cmin also seen figur system size doubl reduct perform big indic mbn highli scalabl given traffic load rang processor util remain approxim 05 04 system size chang 32 1024 switch request probabl p much greater effect perform final present processor util respons time mbn obtain differ switch size differ number processor tabl iii place tabl left empti n theta n mbn built use k theta k switch request probabl p local memori request probabl fix 05 decreas increas 4 8 mbn less effici due increas content delay 8x8 busbas switch hand 512 theta 512 system k increas 2 8 good improv number switch entir network still quit high keep content low enough gain perform proc differ switch size mbn bmin mbn bmin mbn bmin mbn bmin mbn bmin mbn bmin iii processor util respons time mbn bmin vari k n compar mbn perform bmin see switch size increas bmin give higher processor util lower respons time increas perform due lower content crossbar switch howev bmin give increas perform expens cost 8 cost paramet base number connect point switch present number connect k 2 k theta k switch bu number connect 2k thu total cost bmin mbn kn log k n 2n log k n respect includ paramet along processor util respons time costeffect mbn higher bmin shown 8 4 theta 4 switch size work costeffici differ network size workload input vi executiondriven simul result execut time applic multiprocessor architectur ultim paramet indic perform order show mbn perform similar bidirect min bmin studi perform use executiondriven simul variou applic simul base proteu 10 origin develop mit howev origin simul model indirect interconnect network base analyt model modifi simul extens exactli model bmin mbn use 2 theta 2 switch packetswitch strategi system consid paper privat cach memori oper base directorybas cachecoher protocol 15 node configur network cach memori network interfac proc fig 15 node configur network interfac interfac simul model shown figur 15 cach control cc memori control mc connect network interfac directli commun node system paramet use simul given tabl iv detail simul found 16 17 benchmark applic select numer applic workload evalu network perform cachecoher sharedmemori environ applic multipl two 2d matrix matmul floydwarshal allpairshortestpath algorithm fwa block lu factor dens 2d matrix lu 1d fast fourier transform fft simul rarefi flow object wind tunnel mp3d matrix multipl done two 128 theta 128 doubl precis matric princip data structur four share twodimension array real number two input matric transpos matrix one output matrix share data size 512 kbyte floydwarshal algorithm use graph 128 node random weight assign edg princip data structur two share twodimension array integ one distanc matrix anoth predecessor matrix share data size 128 kbyte program goe mani iter number vertic iter particular row distanc predecessor matrix read processor iter follow barrier paramet valu number processor 64 share memori size per node 32 kbyte cach size 8 kbyte cach line size 32 byte cach access time 1 memori access time 8 switch delay 1 link width 16 bit flit length 16 bit packet size 8 byte iv simul paramet block lu decomposit applic done 256 theta 256 matrix use 8 theta 8 block princip data structur twodimension array first dimens block second contain data point block manner data point block oper processor alloc contigu fals share line interfer elimin implement cooleytukey 1d fft algorithm simul done input point princip data structur two 1d array complex number data share first log 2 stage n number data point p number processor rest log 2 p stage everi data point share two processor stage instead use two separ input output array interleav array avoid larg number conflict miss mp3d threedimension particl simul use rarefi fluid flow simul use 16000 molecul default geometri provid splash 18 use 14 theta 24 theta 4 2646cell space contain singl flat sheet place angl free stream simul done 5 time step share data set size 800 kbyte work partit molecul static schedul processor clump size 8 use detail benchmark applic memori refer cach miss messag gener matmul 9215571 743258 1474220 lu 112270761 706579 1671854 characterist applic use evalu applic bmin latenc mbn latenc cmin latenc matmul 22448 23125 53848 vi averag messag latenc use differ network simul environ found 17 b simul result characterist applic measur simul given tabl v tabl show number share memori refer cach miss share memori refer total number messag gener execut begin present averag messag latenc experienc applic run share memori environ valu shown tabl vi show respons time messag significantli differ use mbn oppos bmin howev respons time cmin significantli higher mbn bmin applic thu time taken serv cach miss higher use cmin mbn use uturn rout strategi one factor reduc averag latenc interconnect network introduct uturn reduc respons time messag also distribut messag throughout switch use applic stage 05 stage 1 stage 2 stage 3 stage 4 turn uturn matmul 79327 185033 343747 313942 157439 3996773 213 mp3d 138163 295884 752859 684434 345831 7664693 2244 vii number uturn taken differ stage mbn write stall time read stall time parallel execut synchron time execut time million cycl execut time million cycl execut time million cycl execut time million cycl execut time million cycles4mbn matmul4mbn mbn packet buffer per link 64 byte mbn ctfft2mbn48 mp3d cmin cmin cmin bmin bmin bmin bmin bmin cmin cmin fig 16 executionbas simul result fu bu strategi shown tabl vii list number packet made uturn stage mbn bmin network model allow uturn last stage network sinc turn last stage similar turn first stage count six stage 2 theta 2 switch 64 theta 64 network turn first last stage 0 5 constitut messag sent cluster memori last column tabl show percentag packet take uturn applic number uturn quit signific evalu base execut time applic give perform interconnect network realist environ simul give execut time applic million cycl also measur time differ activ shown fig 16 time shade differ follow activ ffl time spent comput synchron ffl read stall time maximum read stall time experienc processor ffl write stall time maximum write stall time experienc processor graph fig 16 divid 5 set 3 bar set differ applic show execut time use mbn vs bmin vs cmin figur show bmin mbn give much better perform cmin improv overal execut time mainli due reduct read stall time write stall time directli relat network latenc seen result mbn perform similar bmin perform observ applic consid write stall time lower read stall time fewer write miss vii conclus paper present multistag bu network mbn offer better perform reliabl convent multistag interconnect network min equival bidirect min bmin also present perform comparison self rout scheme differ path develop base rout tag algorithm present find path minimum distanc sourc destin probabl take differ path deriv queue analysi present evalu perform mbn bmin analysi verifi simul comparison result min made shown perform mbn similar bmin term respons time processor util much better convent min emphas potenti mbn executionbas evalu also present cachecoher share memori multiprocessor environ use directorybas cach coher protocol perform mbn environ also shown almost equal bmin term messag latenc execut time five applic fact along simplic hardwar better faulttoler make mbn viabl altern exist min r hierarch cachebu architectur share memori multiprocessor technic summari butterfli parallel processor overview version 1 sp1 highperform switch network architectur connect machin cm5 design perform gener interconnect network multistag bu network mbn interconnect network cach coher multipro cessor perform reliabl multistag bu network optim softwar multicast wormholerout multistag network proteu highperform parallel architectur simul outputbuff switch architectur asynchron transfer mode perform multistag interconnect network multiprocessor finit buffer analysi multistag interconnect network queue system volum new solut coher problem multicach system distribut share memori multiprocessor use multistag bu network evalu virtual channel cach coher share memori multiprocessor splash stanford parallel applic sharedmemori tr ctr l n bhuyan h wang r iyer impact ccnuma memori manag polici applic perform multistag switch network ieee transact parallel distribut system v11 n3 p230246 march 2000 kenneth hoganson map parallel applic commun topolog rhombic overlappingclust multiprocessor journal supercomput v17 n1 p6790 aug 2000 ravishankar r iyer laxmi n bhuyan design evalu switch cach architectur ccnuma multiprocessor ieee transact comput v49 n8 p779797 august 2000 chadi aljundi jeanluc dekeys mtahar kechadi isaac scherson univers perform factor multicriteria evalu multistag interconnect network futur gener comput system v22 n7 p794804 august 2006 ravishankar iyer hujun wang laxmi narayan bhuyan design analysi static memori manag polici ccnuma multiprocessor journal system architectur euromicro journal v48 n13 p5980 septemb 2002