Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\weiya\OneDrive\Desktop\CPEN311\lab4\task6\dnn_accel_system.qsys --block-symbol-file --output-directory=C:\Users\weiya\OneDrive\Desktop\CPEN311\lab4\task6\dnn_accel_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading task6/dnn_accel_system.qsys
Progress: Reading input file
Progress: Adding bank0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module bank0
Progress: Adding bank1 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module bank1
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding dotopt_0 [dotopt 1.0]
Progress: Parameterizing module dotopt_0
Progress: Adding dotprod_0 [dotprod 1.0]
Progress: Parameterizing module dotprod_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 19.1]
Progress: Parameterizing module pll_0
Progress: Adding vga_avalon_0 [vga_avalon 1.0]
Progress: Parameterizing module vga_avalon_0
Progress: Adding wordcopy_0 [wordcopy 1.0]
Progress: Parameterizing module wordcopy_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dnn_accel_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: dnn_accel_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: dnn_accel_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: dnn_accel_system.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\weiya\OneDrive\Desktop\CPEN311\lab4\task6\dnn_accel_system.qsys --synthesis=VERILOG --output-directory=C:\Users\weiya\OneDrive\Desktop\CPEN311\lab4\task6\dnn_accel_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading task6/dnn_accel_system.qsys
Progress: Reading input file
Progress: Adding bank0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module bank0
Progress: Adding bank1 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module bank1
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding dotopt_0 [dotopt 1.0]
Progress: Parameterizing module dotopt_0
Progress: Adding dotprod_0 [dotprod 1.0]
Progress: Parameterizing module dotprod_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 19.1]
Progress: Parameterizing module pll_0
Progress: Adding vga_avalon_0 [vga_avalon 1.0]
Progress: Parameterizing module vga_avalon_0
Progress: Adding wordcopy_0 [wordcopy 1.0]
Progress: Parameterizing module wordcopy_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dnn_accel_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: dnn_accel_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: dnn_accel_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: dnn_accel_system.pll_0: Able to implement PLL with user settings
Info: dnn_accel_system: Generating dnn_accel_system "dnn_accel_system" for QUARTUS_SYNTH
Info: bank0: Starting RTL generation for module 'dnn_accel_system_bank0'
Info: bank0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dnn_accel_system_bank0 --dir=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0005_bank0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0005_bank0_gen//dnn_accel_system_bank0_component_configuration.pl  --do_build_sim=0  ]
Info: bank0: Done RTL generation for module 'dnn_accel_system_bank0'
Info: bank0: "dnn_accel_system" instantiated altera_avalon_onchip_memory2 "bank0"
Info: bank1: Starting RTL generation for module 'dnn_accel_system_bank1'
Info: bank1:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dnn_accel_system_bank1 --dir=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0006_bank1_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0006_bank1_gen//dnn_accel_system_bank1_component_configuration.pl  --do_build_sim=0  ]
Info: bank1: Done RTL generation for module 'dnn_accel_system_bank1'
Info: bank1: "dnn_accel_system" instantiated altera_avalon_onchip_memory2 "bank1"
Info: dotopt_0: "dnn_accel_system" instantiated dotopt "dotopt_0"
Info: jtag_uart_0: Starting RTL generation for module 'dnn_accel_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=dnn_accel_system_jtag_uart_0 --dir=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0008_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0008_jtag_uart_0_gen//dnn_accel_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'dnn_accel_system_jtag_uart_0'
Info: jtag_uart_0: "dnn_accel_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'dnn_accel_system_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=dnn_accel_system_new_sdram_controller_0 --dir=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0009_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0009_new_sdram_controller_0_gen//dnn_accel_system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'dnn_accel_system_new_sdram_controller_0'
Info: new_sdram_controller_0: "dnn_accel_system" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "dnn_accel_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'dnn_accel_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dnn_accel_system_onchip_memory2_0 --dir=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0010_onchip_memory2_0_gen//dnn_accel_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'dnn_accel_system_onchip_memory2_0'
Info: onchip_memory2_0: "dnn_accel_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'dnn_accel_system_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dnn_accel_system_pio_0 --dir=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0011_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0011_pio_0_gen//dnn_accel_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'dnn_accel_system_pio_0'
Info: pio_0: "dnn_accel_system" instantiated altera_avalon_pio "pio_0"
Info: pll_0: "dnn_accel_system" instantiated altera_pll "pll_0"
Info: vga_avalon_0: "dnn_accel_system" instantiated vga_avalon "vga_avalon_0"
Info: wordcopy_0: "dnn_accel_system" instantiated wordcopy "wordcopy_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "dnn_accel_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "dnn_accel_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "dnn_accel_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'dnn_accel_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=dnn_accel_system_nios2_gen2_0_cpu --dir=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/19.1/quartus/bin64/ --verilog --config=C:/Users/weiya/AppData/Local/Temp/alt9331_1867714393468070859.dir/0017_cpu_gen//dnn_accel_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.12.04 17:29:58 (*) Starting Nios II generation
Info: cpu: # 2022.12.04 17:29:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.12.04 17:29:58 (*)   Creating all objects for CPU
Info: cpu: # 2022.12.04 17:29:59 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.12.04 17:29:59 (*)   Creating plain-text RTL
Info: cpu: # 2022.12.04 17:29:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'dnn_accel_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: wordcopy_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "wordcopy_0_avalon_master_translator"
Info: new_sdram_controller_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "new_sdram_controller_0_s1_translator"
Info: wordcopy_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "wordcopy_0_avalon_master_agent"
Info: new_sdram_controller_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "new_sdram_controller_0_s1_agent"
Info: new_sdram_controller_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: wordcopy_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "wordcopy_0_avalon_master_limiter"
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_004"
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/task6/dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: dnn_accel_system: Done "dnn_accel_system" with 50 modules, 77 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
