
---------- Begin Simulation Statistics ----------
simSeconds                                   0.017680                       # Number of seconds simulated (Second)
simTicks                                  17679711500                       # Number of ticks simulated (Tick)
finalTick                                81896038023500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    199.88                       # Real time elapsed on the host (Second)
hostTickRate                                 88450960                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   53116144                       # Number of bytes of host memory used (Byte)
simInsts                                     10000020                       # Number of instructions simulated (Count)
simOps                                       10426511                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    50030                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      52163                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                               20                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.000000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.000000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                   20                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                     20                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.000000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.000000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 2                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                1                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts               1                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                20                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            6     30.00%     30.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     30.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     30.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            8     40.00%     70.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            4     20.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     90.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            1      5.00%     95.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            1      5.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total           20                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::switch_cpus.data      2485729                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2485729                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data      2485729                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2485729                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            2                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      1013550                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1013552                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            2                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      1013550                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1013552                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data  83943834672                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  83943834672                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data  83943834672                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  83943834672                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data            2                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data      3499279                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3499281                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data            2                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data      3499279                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3499281                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.289645                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.289646                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.289645                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.289646                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 82821.601965                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 82821.438537                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 82821.601965                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 82821.438537                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     33659412                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         3294                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       797924                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           35                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      42.183732                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    94.114286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       633504                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            633504                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data       200285                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        200285                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data       200285                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       200285                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data       813265                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       813265                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data       813265                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       813265                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  69852169672                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  69852169672                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  69852169672                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  69852169672                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.232409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.232409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.232409                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.232409                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 85891.031425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 85891.031425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 85891.031425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 85891.031425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 809167                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      1667273                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1667273                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data            1                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data       376807                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        376808                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  30170102500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  30170102500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      2044080                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2044081                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.184341                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.184341                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 80067.786692                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 80067.574202                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data       200285                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       200285                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data       176522                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       176522                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  16715178500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  16715178500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.086358                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.086358                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 94691.757968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 94691.757968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data       818456                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         818456                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data            1                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data       636743                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       636744                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  53773732172                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  53773732172                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      1455199                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1455200                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data            1                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.437564                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.437565                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 84451.234127                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 84451.101498                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       636743                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       636743                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  53136991172                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  53136991172                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.437564                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.437564                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 83451.237268                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 83451.237268                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          4085.726492                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3161582                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             809167                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.907206                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        81878358319000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.013996                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  4085.712496                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.997488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          452                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         2959                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          683                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7811825                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7811825                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles           20                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              2                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses            2                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads             3                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numMemRefs                 2                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads           58                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses           20                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads            41                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites           19                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                    20                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                      20                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    1                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst             18                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst      1029977                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1029995                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst            18                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      1029977                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1029995                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst           31                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              33                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst           31                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             33                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst      2143500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2143500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst      2143500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2143500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst           20                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst      1030008                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1030028                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst           20                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      1030008                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1030028                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.100000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000030                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000032                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.100000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000030                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 69145.161290                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64954.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 69145.161290                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64954.545455                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst            3                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst           28                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           28                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst           28                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           28                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst      2050500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2050500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst      2050500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2050500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000027                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000027                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 73232.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73232.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 73232.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73232.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst           18                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      1029977                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1029995                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst           31                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            33                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst      2143500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2143500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst           20                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      1030008                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1030028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.100000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000030                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 69145.161290                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64954.545455                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst           28                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           28                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst      2050500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2050500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000027                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000027                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 73232.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73232.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            29.997803                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        81878358312500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     2.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst    27.997803                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.006835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.007324                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           30                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.007324                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2060086                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2060086                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 81878358322000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF  17679701500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.data         105714                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    105714                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.data        105714                       # number of overall hits (Count)
system.l2.overallHits::total                   105714                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.inst           28                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data       707551                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  707583                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                   2                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.inst           28                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data       707551                       # number of overall misses (Count)
system.l2.overallMisses::total                 707583                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst      2008000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data  66789127000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        66791135000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst      2008000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data  66789127000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       66791135000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                  2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.inst           28                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data       813265                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                813297                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data                 2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst           28                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data       813265                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               813297                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.870013                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.870018                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.870013                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.870018                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 71714.285714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 94394.788503                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    94393.357387                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 71714.285714                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 94394.788503                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   94393.357387                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               481877                       # number of writebacks (Count)
system.l2.writebacks::total                    481877                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst           28                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data       707551                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              707579                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst           28                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data       707551                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             707579                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst      1728000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data  59713657000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    59715385000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst      1728000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data  59713657000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   59715385000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.870013                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.870013                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.870013                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.870013                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 61714.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 84394.845036                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 84393.947531                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 61714.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 84394.845036                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 84393.947531                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         642044                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst             2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst           28                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               30                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst      2008000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2008000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus.inst           28                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             30                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 71714.285714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66933.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst           28                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           28                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst      1728000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      1728000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.933333                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 61714.285714                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61714.285714                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data       105713                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                105713                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                1                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus.data       531030                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              531031                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data  50443778500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    50443778500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus.data       636743                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            636744                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus.data     0.833979                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.833979                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 94992.332825                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94992.153942                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data       531030                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          531030                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data  45133498500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  45133498500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.833979                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.833977                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 84992.370488                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 84992.370488                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data            1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data       176521                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          176522                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data  16345348500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  16345348500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus.data       176522                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        176523                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.999994                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999994                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 92597.189570                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 92596.665005                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       176521                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       176521                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  14580158500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  14580158500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.999994                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999989                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 82597.302870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 82597.302870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       633504                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           633504                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       633504                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       633504                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 63090.259079                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1476563                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     642044                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.299785                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                81878358312500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.078170                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.138821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         0.148665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst     1.969325                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 63087.924097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000030                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.962645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.962681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          65536                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  391                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3522                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                35326                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                26297                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   13687292                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  13687292                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    481877.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples    707550.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000017380250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        30099                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        30099                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1705436                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             452881                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      707578                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     481877                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    707578                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   481877                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.77                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                707578                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               481877                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  237845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  257902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  153823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   58006                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2321                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  11152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  24507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  30676                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  31679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  33924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  34013                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  34281                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  34548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  34328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  34273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  34967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  34304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  34290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  42060                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  30239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        30099                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      23.508090                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     21.133496                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    364.370903                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047        30098    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         30099                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        30099                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.008970                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.008492                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.129862                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            29913     99.38%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              127      0.42%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               44      0.15%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                6      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                8      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         30099                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                45284992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             30840128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2561410122.55771255                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1744379595.78695607                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   17679629500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      14863.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     45283200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     30838656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 101359.120028627163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 2561308763.437684059143                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1744296336.509789705276                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data       707550                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       481877                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst       574000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  30306442250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 425931131250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     20500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     42832.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    883900.11                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     45283136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       45285184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     30840128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     30840128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data       707549                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          707581                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       481877                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         481877                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           7240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data           7240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst       101359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data   2561305143                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2561420982                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         7240                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       101359                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        108599                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1744379596                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1744379596                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1744379596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          7240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data          7240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       101359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data   2561305143                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4305800578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               707578                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              481854                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        44111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        44097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        44156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        44211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        44258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        44272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        44262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        44287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        44276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        44238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        44237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        44297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        44296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        44262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        44199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        44119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        30003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        30015                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        30006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        30003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        30051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        30129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        30182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        30206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        30189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        30158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        30157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        30217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        30212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        30182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        30115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        30029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             17039928750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3537890000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        30307016250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                24082.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42832.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              604410                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             404875                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.02                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       180138                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   422.575226                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   336.611540                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   264.788352                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        11520      6.40%      6.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        38023     21.11%     27.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        32526     18.06%     45.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        35262     19.57%     65.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        22863     12.69%     77.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        14706      8.16%     85.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        10092      5.60%     91.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2663      1.48%     93.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12483      6.93%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       180138                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          45284992                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       30838656                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2561.410123                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1744.296337                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   33.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               20.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              13.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       643563900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       342047145                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2525089560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1255905900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1395232800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   8028204900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     28387680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   14218431885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   804.223071                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     11313250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    590200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17078188250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       642685680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       341576565                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2527017360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1259371980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1395232800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   8028499590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     28136640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   14222520615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   804.454338                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     10572250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    590200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17078929250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              176550                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        481877                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            160134                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             531030                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            531029                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         176552                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2057172                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2057172                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     76125184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 76125184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             707582                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   707582    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               707582                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          3518926500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         3752862250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1349593                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       642011                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                 35359403                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       3.535940                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       0.282810                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                13414863                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.instsIssued               62108559                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued         503249                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      2987853                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     10375326                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.numIssuedDist::samples     35357364                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.756595                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.145271                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          19945290     56.41%     56.41% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1            560110      1.58%     57.99% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2            596597      1.69%     59.68% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3            373161      1.06%     60.74% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4          12508555     35.38%     96.11% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5            361110      1.02%     97.14% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6            451424      1.28%     98.41% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7            173850      0.49%     98.90% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8            189914      0.54%     99.44% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9             64876      0.18%     99.63% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10           105315      0.30%     99.92% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11            11782      0.03%     99.96% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12            15380      0.04%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           12                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total      35357364                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu            1394      0.01%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd        222432      1.19%      1.19% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%      1.19% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%      1.19% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult      1428504      7.62%      8.82% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc       572086      3.05%     11.87% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv        496981      2.65%     14.52% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc       785203      4.19%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     18.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead       12988901     69.30%     88.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite       2248538     12.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu      1276989      2.06%      2.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult            0      0.00%      2.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%      2.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd      3017139      4.86%      6.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%      6.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%      6.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult      1527194      2.46%      9.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc      1367051      2.20%     11.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv        85640      0.14%     11.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc       254816      0.41%     12.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     12.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     12.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     12.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     12.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     12.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     12.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc        38045      0.06%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     12.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead     53012863     85.36%     97.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      1528822      2.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     62108559                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.756493                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                    18744039                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.301795                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads         42855812                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites         1759414                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses      1350123                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads        135965945                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites        14643496                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses      9732485                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses             4033731                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses            76818867                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts             23888                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                      33                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                    2039                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads      2550546                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      2016574                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads        94361                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores       119857                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups      4567120                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads       329871                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites       164659                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits          214218                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions      4567120                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return           19      0.01%      0.01% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect            6      0.00%      0.01% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect            0      0.00%      0.01% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond       260469     99.98%     99.99% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond           25      0.01%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total       260519                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return           19      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect            6      0.01%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect            0      0.00%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond        90820     99.94%     99.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond           25      0.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total        90870                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond        10199     99.99%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond            1      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total        10200                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond       169642    100.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total       169642                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond         7989    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total         7989                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget       149747     57.48%     57.48% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB       110772     42.52%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total       260519                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch         3975     38.97%     38.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return         6225     61.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total        10200                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted       260469                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken       110758                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect        10200                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss            1                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted         3975                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted         6225                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups       260519                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates         3975                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits          144771                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.555702                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted            3                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return           19      0.01%      0.01% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect            6      0.00%      0.01% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect            0      0.00%      0.01% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond       260469     99.98%     99.99% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond           25      0.01%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total       260519                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return           19      0.02%      0.02% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect            6      0.01%      0.02% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect            0      0.00%      0.02% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond       115712     99.97%     99.99% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond           11      0.01%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total       115748                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond         3974     99.97%     99.97% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond            1      0.03%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total         3975                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond         3974     99.97%     99.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond            1      0.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total         3975                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes           25                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops             25                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes           25                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used              0                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts      2988312                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.branchMispredicts        10199                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples     35068251                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.297320                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.752180                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0     33767395     96.29%     96.29% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1       200543      0.57%     96.86% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2        86325      0.25%     97.11% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3        64380      0.18%     97.29% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4        39323      0.11%     97.40% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5        73895      0.21%     97.61% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6        70036      0.20%     97.81% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7        20556      0.06%     97.87% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8        22415      0.06%     97.94% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9        16014      0.05%     97.98% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10        10328      0.03%     98.01% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11        21935      0.06%     98.07% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12       675106      1.93%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total     35068251                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu       962897      9.24%      9.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%      9.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%      9.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd      2956957     28.36%     37.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     37.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     37.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult      1506907     14.45%     52.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc      1364753     13.09%     65.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv        85296      0.82%     65.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc       199024      1.91%     67.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc        28433      0.27%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     68.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      1867012     17.91%     86.04% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      1455212     13.96%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     10426491                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples       675106                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts     10000000                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps       10426491                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP     10000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP     10426491                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          3.535940                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          0.282810                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs      3322224                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts      4271380                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts      1867012                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts      1455212                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts      9392989                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu       962897      9.24%      9.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult            0      0.00%      9.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv            0      0.00%      9.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd      2956957     28.36%     37.60% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     37.60% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     37.60% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult      1506907     14.45%     52.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc      1364753     13.09%     65.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv        85296      0.82%     65.96% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc       199024      1.91%     67.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0      0.00%     67.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu            0      0.00%     67.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0      0.00%     67.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     67.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc        28433      0.27%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     68.14% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead      1867012     17.91%     86.04% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite      1455212     13.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total     10426491                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl       169642                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl       169642                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl       169642                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles           372099                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles      33752559                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles            624294                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles        598102                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles          10301                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved        96103                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred             1                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       13554486                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts             9                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts     62084658                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches       203359                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts     52994222                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts      1525584                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     1.755817                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads       284685                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites       284919                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads     56837067                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites      1051871                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs     54519806                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads    123353454                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites      5913914                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numVecRegReads     14885608                       # Number of times the vector registers were read (Count)
system.switch_cpus.executeStats0.numVecRegWrites      8552470                       # Number of times the vector registers were written (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches       110772                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles              34307137                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles           20604                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.cacheLines           1030008                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes           901                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples     35357364                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.421479                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     1.982428                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0         33342542     94.30%     94.30% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           133785      0.38%     94.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2           166900      0.47%     95.15% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3            62641      0.18%     95.33% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4           485203      1.37%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5            62274      0.18%     96.88% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6            71115      0.20%     97.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7            39538      0.11%     97.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8            96834      0.27%     97.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9            38045      0.11%     97.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10           44510      0.13%     97.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11           38661      0.11%     97.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12          775316      2.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total     35357364                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts      14312433                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     0.404770                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches       260519                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.007368                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles      1039925                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles             10301                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles           15263334                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles           188815                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       13414863                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts           58                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts          2550546                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         2016574                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents             36502                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents           120823                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents          194                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect         6314                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect         3977                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations            0                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts        10291                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         11091371                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        11082608                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst           9017145                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          15194353                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.313427                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.593454                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads               57839                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads          683479                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation          194                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         561321                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads        45642                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache         796892                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      1867012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean   1353.012510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev  1322.419043                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9         223886     11.99%     11.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19         5978      0.32%     12.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29         3272      0.18%     12.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39         3445      0.18%     12.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49         4897      0.26%     12.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59         4247      0.23%     13.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69         5589      0.30%     13.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79         4463      0.24%     13.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89         4509      0.24%     13.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99         5203      0.28%     14.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109         5555      0.30%     14.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119         6130      0.33%     14.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129         6374      0.34%     15.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139         9489      0.51%     15.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149        19015      1.02%     16.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159        14197      0.76%     17.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169         9178      0.49%     17.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179         6756      0.36%     18.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189         5896      0.32%     18.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199         5536      0.30%     18.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209         5277      0.28%     19.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219         5680      0.30%     19.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229         5384      0.29%     19.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239         5699      0.31%     20.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249         6259      0.34%     20.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259         6941      0.37%     20.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269         7373      0.39%     21.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279         7637      0.41%     21.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289         8138      0.44%     22.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299         9643      0.52%     22.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows      1445366     77.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         6666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      1867012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  17679711500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles          10301                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles           587294                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles        17600281                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles            981264                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      16178215                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       13463802                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents         23945                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents        1558987                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents        2646444                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents       12010857                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands     19195172                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups            57066341                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups          7144180                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups         18224926                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps      15240126                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          3954160                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           5069092                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                 47807948                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                27119403                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads           833243                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores          699170                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           10426491                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp             176551                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1115381                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           335830                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            636744                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           636742                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             30                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        176523                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           60                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2435697                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2435757                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92593088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                92595008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          642044                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  30840128                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1455341                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000023                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.004833                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1455307    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      34      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1455341                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 81896038023500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1444734000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             42000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1219891500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1622464                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       809167                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              34                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.128722                       # Number of seconds simulated (Second)
simTicks                                 128721623000                       # Number of ticks simulated (Tick)
finalTick                                82024759646500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1196.94                       # Real time elapsed on the host (Second)
hostTickRate                                107541848                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   53116144                       # Number of bytes of host memory used (Byte)
simInsts                                    110000027                       # Number of instructions simulated (Count)
simOps                                      115296527                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    91901                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      96326                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numOps                      0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                       nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                       nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::switch_cpus.data     19145848                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19145848                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     19145848                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19145848                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      7835710                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7835710                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      7835710                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7835710                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 654167680499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 654167680499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 654167680499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 654167680499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     26981558                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      26981558                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     26981558                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     26981558                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.290410                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.290410                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.290410                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.290410                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 83485.437886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 83485.437886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 83485.437886                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 83485.437886                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    244173861                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        13163                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      5669182                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          135                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      43.070387                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    97.503704                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      4541114                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           4541114                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      2033779                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2033779                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      2033779                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2033779                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      5801931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      5801931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      5801931                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      5801931                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 508209349499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 508209349499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 508209349499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 508209349499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.215033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.215033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.215033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.215033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 87593.139163                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 87593.139163                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 87593.139163                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 87593.139163                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                5801931                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     12806166                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        12806166                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      3294608                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3294608                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 263342703000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 263342703000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     16100774                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     16100774                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.204624                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.204624                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 79931.422190                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 79931.422190                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      2033779                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2033779                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      1260829                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1260829                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 121925475000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 121925475000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.078309                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.078309                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 96702.625812                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 96702.625812                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data      6339682                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6339682                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data      4541102                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      4541102                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 390824977499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 390824977499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     10880784                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10880784                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.417351                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.417351                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 86063.906404                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 86063.906404                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data      4541102                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      4541102                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data 386283874499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 386283874499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.417351                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.417351                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 85063.906184                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 85063.906184                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 4096                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             25085189                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            5806027                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.320543                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data         4096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          462                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         2957                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          675                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           59765047                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          59765047                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                 nan                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                  nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                 nan                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::switch_cpus.inst      8293854                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8293854                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      8293854                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8293854                       # number of overall hits (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst      8293854                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8293854                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      8293854                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8293854                       # number of overall (read+write) accesses (Count)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      8293854                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8293854                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      8293854                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8293854                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   30                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              9323879                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 30                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           310795.966667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst           28                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.006836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.007324                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           30                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.007324                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16587708                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16587708                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.data         758701                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    758701                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.data        758701                       # number of overall hits (Count)
system.l2.overallHits::total                   758701                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.data      5043230                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5043230                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.data      5043230                       # number of overall misses (Count)
system.l2.overallMisses::total                5043230                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.data 486387939000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       486387939000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data 486387939000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      486387939000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.data      5801931                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5801931                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data      5801931                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5801931                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.data     0.869233                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.869233                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.869233                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.869233                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.data 96443.735265                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    96443.735265                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 96443.735265                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   96443.735265                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              3782414                       # number of writebacks (Count)
system.l2.writebacks::total                   3782414                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.data      5043230                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5043230                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data      5043230                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5043230                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.data 435955639000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   435955639000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data 435955639000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  435955639000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.data     0.869233                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.869233                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.869233                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.869233                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.data 86443.735265                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 86443.735265                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 86443.735265                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 86443.735265                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5043242                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           13                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             13                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadExReq.hits::switch_cpus.data       758689                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                758689                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data      3782413                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             3782413                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data 366983755000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   366983755000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data      4541102                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           4541102                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.832928                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.832928                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 97023.713434                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 97023.713434                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data      3782413                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         3782413                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 329159615000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 329159615000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.832928                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.832928                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 87023.710790                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 87023.710790                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data           12                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                12                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data      1260817                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1260817                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data 119404184000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 119404184000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data      1260829                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1260829                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.999990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 94703.818238                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 94703.818238                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data      1260817                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1260817                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 106796024000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 106796024000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.999990                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999990                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 84703.826170                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 84703.826170                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      4541114                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          4541114                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      4541114                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      4541114                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        65536                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11749745                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5108778                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.299913                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.141736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 65535.858264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          65536                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  401                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3528                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                35247                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                26360                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   97874138                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  97874138                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   3782414.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples   5043231.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000007478250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       236284                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       236284                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            12352360                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            3554532                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     5043231                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    3782414                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   5043231                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  3782414                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.82                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               5043231                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              3782414                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1679117                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1800533                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1119904                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  443677                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  18331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  85563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 190380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 240480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 248816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 266685                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 267078                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 268736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 270788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 269213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 269145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 273783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 269547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 270684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 333822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 237287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       236284                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.343934                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     21.143604                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      2.966964                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11             1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13            73      0.03%      0.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15          1529      0.65%      0.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17         19266      8.15%      8.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19         34534     14.62%     23.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21         83437     35.31%     58.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23         43052     18.22%     76.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25         35476     15.01%     91.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27          9909      4.19%     96.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29          6316      2.67%     98.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31          1758      0.74%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33           794      0.34%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35           109      0.05%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37            27      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39             3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        236284                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       236284                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.007910                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.007500                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.120101                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           234981     99.45%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              873      0.37%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              346      0.15%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               47      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               27      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        236284                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               322766784                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            242074496                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2507479135.80921841                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1880604752.78500795                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  128721627500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      14584.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.data    322766784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    242074432                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.data 2507479135.809218406677                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1880604255.588045120239                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.data      5043231                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      3782414                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 226133711250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3342017765000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     44839.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    883567.42                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.data    322766784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      322766784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    242074496                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    242074496                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.data      5043231                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         5043231                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      3782414                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        3782414                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.data   2507479136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2507479136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1880604753                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1880604753                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1880604753                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data   2507479136                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4388083889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              5043231                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             3782413                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       315213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       315214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       315212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       315162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       315162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       315226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       315271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       315250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       315229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       315200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       315161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       315163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       315137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       315162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       315225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       315244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       236493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       236480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       236492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       236442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       236442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       236441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       236419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       236403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       236381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       236346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       236313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       236315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       236284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       236314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       236381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       236467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            131573130000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           25216155000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       226133711250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26089.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           44839.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             4275344                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            3178836                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1371464                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   411.851954                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   330.006327                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   254.458870                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        89079      6.50%      6.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       294968     21.51%     28.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       251011     18.30%     46.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       272523     19.87%     66.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       179858     13.11%     79.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       113774      8.30%     87.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        76000      5.54%     93.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        21776      1.59%     94.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        72475      5.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1371464                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         322766784                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      242074432                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2507.479136                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1880.604256                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   34.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               19.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              14.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      4895819460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2602189755                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    18005009400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    9874214640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 10161228480.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  58457602290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    201648960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  104197712985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   809.481038                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     68706500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4298320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 124354596500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4896433500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2602516125                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    18003659940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    9869981220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 10161228480.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  58458405990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    200972160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  104193197415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   809.445958                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     67110750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4298320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 124356192250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1260816                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3782414                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1260816                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3782414                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3782414                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1260817                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     15129691                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                15129691                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    564841216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                564841216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5043231                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5043231    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5043231                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         26885832500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        26749915750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       10086461                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5043230                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                257443246                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       2.574432                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       0.388435                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               118196110                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.instsIssued              412819426                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued        2173834                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined     13326049                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     47244130                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.numIssuedDist::samples    257443246                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.603536                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.180358                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0         154971300     60.20%     60.20% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1           5828136      2.26%     62.46% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2           6440723      2.50%     64.96% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           3816495      1.48%     66.44% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4          73159516     28.42%     94.86% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           3088465      1.20%     96.06% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           4314026      1.68%     97.74% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           1845656      0.72%     98.45% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           1849216      0.72%     99.17% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9            705063      0.27%     99.45% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10          1172340      0.46%     99.90% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11           114193      0.04%     99.95% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12           138117      0.05%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           12                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total     257443246                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           10937      0.01%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd       2419967      1.95%      1.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%      1.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%      1.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult     15758010     12.69%     14.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc      6340686      5.10%     19.75% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv       5074104      4.08%     23.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc      8021028      6.46%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     30.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead       76937963     61.94%     92.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite       9656376      7.77%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu      9949315      2.41%      2.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult            0      0.00%      2.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%      2.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd     34016411      8.24%     10.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     10.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     10.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult     17294241      4.19%     14.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc     15592547      3.78%     18.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv       975423      0.24%     18.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc      2534117      0.61%     19.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     19.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     19.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     19.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     19.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     19.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     19.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc       368785      0.09%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     19.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead    320924153     77.74%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite     11164434      2.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    412819426                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.603536                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                   124219071                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.300904                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        303266404                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        12237460                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     10463973                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads        906208605                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites       119285991                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses     97196622                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            24382615                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses           512655882                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts            102361                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads     18199883                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     13245658                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads       991235                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores      1271680                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups     31445541                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads      2908146                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites      1591601                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits         2262915                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions     31445541                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond      1715449    100.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total      1715449                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond       382138    100.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total       382138                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond        43479    100.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total        43479                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond      1333310    100.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total      1333310                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond        33547    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total        33547                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget      1045738     60.96%     60.96% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB       669711     39.04%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total      1715449                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch        17129     39.40%     39.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return        26350     60.60%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total        43479                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted      1715449                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken       669711                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect        43479                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted        17129                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted        26350                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups      1715449                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates        17129                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits         1022017                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.595772                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond      1715449    100.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total      1715449                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond       693432    100.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total       693432                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond        17129    100.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total        17129                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond        17129    100.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total        17129                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops              0                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used              0                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts     13328210                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.branchMispredicts        43479                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples    256148195                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.409411                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.053089                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0    243467913     95.05%     95.05% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      1723095      0.67%     95.72% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2       711703      0.28%     96.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3       677914      0.26%     96.26% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       347292      0.14%     96.40% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       796820      0.31%     96.71% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6       766481      0.30%     97.01% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7       195973      0.08%     97.09% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       101866      0.04%     97.13% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9       144940      0.06%     97.18% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10        53565      0.02%     97.20% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11       236826      0.09%     97.30% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12      6923807      2.70%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total    256148195                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu      8579911      8.18%      8.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%      8.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%      8.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd     33765438     32.20%     40.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     40.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     40.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult     17207388     16.41%     56.79% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc     15584044     14.86%     71.65% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv       974004      0.93%     72.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc      2272676      2.17%     74.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     74.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     74.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     74.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     74.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     74.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc       324667      0.31%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     75.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     15281107     14.57%     89.62% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite     10880781     10.38%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    104870016                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples      6923807                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts    100000007                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps      104870016                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP    100000007                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP    104870016                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          2.574432                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          0.388435                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs     26161888                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts     34886814                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts     15281107                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts     10880781                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts     95785784                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu      8579911      8.18%      8.18% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult            0      0.00%      8.18% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv            0      0.00%      8.18% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd     33765438     32.20%     40.38% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     40.38% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     40.38% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult     17207388     16.41%     56.79% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc     15584044     14.86%     71.65% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv       974004      0.93%     72.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc      2272676      2.17%     74.74% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.74% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0      0.00%     74.74% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.74% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu            0      0.00%     74.74% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0      0.00%     74.74% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     74.74% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc       324667      0.31%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     75.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead     15281107     14.57%     89.62% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite     10880781     10.38%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total    104870016                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl      1333310                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl      1333310                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl      1333310                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles          2874057                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles     244233638                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles           4157260                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       6134106                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles          44185                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved       609415                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.decodedInsts      118773820                       # Number of instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts    412717071                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches      1476257                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts    320841632                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts     11152310                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     1.603138                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads      1818906                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites      1819653                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads    349216437                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites      8381421                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs    331993942                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads    851129278                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites     67530874                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numVecRegReads    162498040                       # Number of times the vector registers were read (Count)
system.switch_cpus.executeStats0.numVecRegWrites     89744177                       # Number of times the vector registers were written (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches       669711                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles             249066191                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles           88370                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.cacheLines           8293854                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes          3263                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples    257443246                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.484361                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     2.111696                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0        240723920     93.51%     93.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           951151      0.37%     93.88% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          1281594      0.50%     94.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3           648588      0.25%     94.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4          3803599      1.48%     96.10% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5           588401      0.23%     96.33% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6           675540      0.26%     96.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7           404254      0.16%     96.75% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8           955567      0.37%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9           389595      0.15%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10          410000      0.16%     97.43% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11          387339      0.15%     97.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12         6223698      2.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total    257443246                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts     119072766                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     0.462520                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches      1715449                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.006663                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles      8332870                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles             44185                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles          147608939                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles          1421901                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      118196110                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts           89                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts         18199883                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts        13245658                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents            431456                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents           607084                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents         1292                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect        26724                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect        17134                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations            0                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts        43858                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        107692768                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       107660595                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst          92088918                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         157250461                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.418192                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.585619                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads              653755                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads         2918762                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation         1292                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores        2364875                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads       520897                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache        5661710                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     15281106                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean   1016.889787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev  1091.059149                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        1897235     12.42%     12.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        64939      0.42%     12.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29        32651      0.21%     13.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39        33473      0.22%     13.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49        47240      0.31%     13.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59        42189      0.28%     13.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69        51827      0.34%     14.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79        46133      0.30%     14.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89        46296      0.30%     14.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99        57608      0.38%     15.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109        58652      0.38%     15.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119        66146      0.43%     16.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129        64083      0.42%     16.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139        90564      0.59%     17.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       176188      1.15%     18.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159       154962      1.01%     19.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169        96979      0.63%     19.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179        61893      0.41%     20.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189        53271      0.35%     20.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199        47519      0.31%     20.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209        45000      0.29%     21.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219        53514      0.35%     21.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229        49712      0.33%     21.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239        50500      0.33%     22.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249        57713      0.38%     22.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259        62672      0.41%     22.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269        66372      0.43%     23.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        72258      0.47%     23.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289        78204      0.51%     24.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        98143      0.64%     25.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows     11457170     74.98%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         6053                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     15281106                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles          44185                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles          5063123                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles       163501092                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles           7851455                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      80983391                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      118387104                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents        169203                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents       17473344                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents       11623801                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents       51459796                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    183309826                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           518871289                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         49751922                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups        177950038                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps     165271080                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps         18038674                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts          51269513                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                367422614                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               237692165                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads          3627104                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores         3019672                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts        100000007                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          104870016                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            1260828                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      8323528                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2521645                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           4541102                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          4541103                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1260829                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17405793                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17405793                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    661954880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               661954880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5043242                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 242074496                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          10845173                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000002                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.001518                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                10845148    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      25      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            10845173                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 128721623000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        10343045000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        8702896500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11603862                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5801931                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              25                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
