<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="pe" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="input_buffers" src_type="ap_int&lt;8&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="54" hw_interface="BRAM" hw_name="input_buffers" hw_bitwidth="8" hw_size_or_depth="54"/>
      <arg id="1" access_type="r" src_name="weight_stream" src_type="stream&lt;ap_int&lt;8&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1" hw_interface="FIFO" hw_name="weight_stream_V" hw_bitwidth="8" hw_size_or_depth="1"/>
      <arg id="2" access_type="w" src_name="pe_input_stream" src_type="stream&lt;ap_int&lt;8&gt;, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="9" hw_interface="FIFO" hw_name="pe_input_stream_V" hw_bitwidth="8" hw_size_or_depth="1" array_transform_category="partition" array_transform_type="complete" array_transform_dim="0" array_transform_factor="9"/>
      <arg id="3" access_type="w" src_name="pe_weight_stream" src_type="stream&lt;ap_int&lt;8&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1" hw_interface="FIFO" hw_name="pe_weight_stream_V" hw_bitwidth="8" hw_size_or_depth="1"/>
    </args>
    <return src_type="void" src_bitwidth="0" hw_interface="" hw_name="" hw_bitwidth="0" offset="0x0"/>
  </kernel>
</root>
