\hypertarget{union_p_m___c_p_u_s_e_l___type}{}\section{P\+M\+\_\+\+C\+P\+U\+S\+E\+L\+\_\+\+Type Union Reference}
\label{union_p_m___c_p_u_s_e_l___type}\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}


{\ttfamily \#include $<$pm.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type_a285712acd136d7f8257dece3a78fbb51}{CPUDIV}}:3\\
\>uint8\_t \mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type_a8b4eebe79ded0459acec2f4950102ba3}{\_\_pad0\_\_}}:5\\
\} \mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type_ab220bef40fefa7e06f59247a63a143af}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type_a9428adc9af4653a2050e2536b55dec8d}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_p_m___c_p_u_s_e_l___type_a8b4eebe79ded0459acec2f4950102ba3}\label{union_p_m___c_p_u_s_e_l___type_a8b4eebe79ded0459acec2f4950102ba3}} 
\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 3.. 7 Reserved \mbox{\Hypertarget{union_p_m___c_p_u_s_e_l___type_ab220bef40fefa7e06f59247a63a143af}\label{union_p_m___c_p_u_s_e_l___type_ab220bef40fefa7e06f59247a63a143af}} 
\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}!bit@{bit}}
\index{bit@{bit}!PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_p_m___c_p_u_s_e_l___type_a285712acd136d7f8257dece3a78fbb51}\label{union_p_m___c_p_u_s_e_l___type_a285712acd136d7f8257dece3a78fbb51}} 
\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}!CPUDIV@{CPUDIV}}
\index{CPUDIV@{CPUDIV}!PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}
\subsubsection{\texorpdfstring{CPUDIV}{CPUDIV}}
{\footnotesize\ttfamily uint8\+\_\+t C\+P\+U\+D\+IV}

bit\+: 0.. 2 C\+PU Prescaler Selection \mbox{\Hypertarget{union_p_m___c_p_u_s_e_l___type_a9428adc9af4653a2050e2536b55dec8d}\label{union_p_m___c_p_u_s_e_l___type_a9428adc9af4653a2050e2536b55dec8d}} 
\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}!reg@{reg}}
\index{reg@{reg}!PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t reg}

Type used for register access 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2pm_8h}{pm.\+h}}\end{DoxyCompactItemize}
